****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:59:38 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2321     3.2821
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/CLK (DFFNARX1_RVT)
                                                     0.0833                     0.0000     3.2821 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/Q (DFFNARX1_RVT)
                                                     0.1630   1.0000            0.6415 &   3.9235 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[30] (net)
                               2   4.6104 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 (AO22X2_LVT)
                                            0.0237   0.1630   1.0000   0.0155   0.0155 &   3.9391 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1384   1.0000            0.2313 &   4.1703 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  13.1996 
  sd_DQ_out[30] (out)                       0.0081   0.1384   1.0000   0.0056   0.0060 &   4.1763 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        4.1763

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -4.1763
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5763


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2312     3.2812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/CLK (DFFNARX1_RVT)
                                                     0.0833                     0.0000     3.2812 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/Q (DFFNARX1_RVT)
                                                     0.1491   1.0000            0.6334 &   3.9145 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[23] (net)
                               2   4.0050 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 (AO22X2_LVT)
                                            0.0000   0.1491   1.0000   0.0000   0.0001 &   3.9146 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1317   1.0000            0.2226 &   4.1372 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  12.2832 
  sd_DQ_out[23] (out)                       0.0000   0.1317   1.0000   0.0000   0.0004 &   4.1376 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        4.1376

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -4.1376
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5376


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U74/A1 (NAND2X0_LVT)        0.0020   0.0463   1.0000   0.0014   0.0043 &   2.7636 f
  I_CONTEXT_MEM/U74/Y (NAND2X0_LVT)                  0.1564   1.0000            0.1176 &   2.8812 r
  I_CONTEXT_MEM/n68 (net)      1   2.5369 
  I_CONTEXT_MEM/ZBUF_21_inst_83353/A (NBUFFX16_LVT)
                                            0.0107   0.1564   1.0000   0.0074   0.0074 &   2.8886 r
  I_CONTEXT_MEM/ZBUF_21_inst_83353/Y (NBUFFX16_LVT)
                                                     0.1056   1.0000            0.1672 &   3.0559 r
  I_CONTEXT_MEM/ZBUF_21_223 (net)
                               1  53.2939 
  I_CONTEXT_MEM/U76/A3 (NAND4X0_LVT)        0.0106   0.1142   1.0000   0.0073   0.0356 &   3.0914 r
  I_CONTEXT_MEM/U76/Y (NAND4X0_LVT)                  0.1071   1.0000            0.1062 &   3.1976 f
  I_CONTEXT_MEM/pci_context_data[11] (net)
                               1   0.9972 
  ZBUF_144_inst_80025/A (NBUFFX4_LVT)       0.0000   0.1071   1.0000   0.0000   0.0000 &   3.1976 f
  ZBUF_144_inst_80025/Y (NBUFFX4_LVT)                0.0989   1.0000            0.1830 &   3.3807 f
  ZBUF_144_142 (net)           6  24.5350 
  I_RISC_CORE/Instrn_11__UPF_LS/A (LSUPX8_LVT)
                                            0.0039   0.0994   1.0000   0.0027   0.0083 &   3.3890 f
  I_RISC_CORE/Instrn_11__UPF_LS/Y (LSUPX8_LVT)       0.0330   1.0000            0.2330 &   3.6220 f
  I_RISC_CORE/n[1349] (net)    1  21.7544 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (SDFFX1_HVT)
                                            0.0034   0.0338   1.0000   0.0024   0.0079 &   3.6299 f
  data arrival time                                                                        3.6299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1528     3.5528
  clock reconvergence pessimism                                                 0.0014     3.5542
  clock uncertainty                                                            -0.1000     3.4542
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)                          3.4542 r
  library setup time                                          1.0000           -0.1891     3.2651
  data required time                                                                       3.2651
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2651
  data arrival time                                                                       -3.6299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3648


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0246   0.1145   1.0000   0.0168   0.0191 &   2.5337 r
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.1277   1.0000            0.1916 &   2.7253 r
  I_CONTEXT_MEM/n177 (net)    10  23.8010 
  I_CONTEXT_MEM/U184/A1 (AOI22X1_RVT)       0.0120   0.1279   1.0000   0.0081   0.0118 &   2.7371 r
  I_CONTEXT_MEM/U184/Y (AOI22X1_RVT)                 0.0723   1.0000            0.3135 &   3.0507 f
  I_CONTEXT_MEM/n167 (net)     1   1.9766 
  I_CONTEXT_MEM/ZBUF_2_inst_83034/A (NBUFFX16_LVT)
                                            0.0000   0.0723   1.0000   0.0000   0.0000 &   3.0507 f
  I_CONTEXT_MEM/ZBUF_2_inst_83034/Y (NBUFFX16_LVT)   0.0634   1.0000            0.1296 &   3.1803 f
  I_CONTEXT_MEM/ZBUF_2_197 (net)
                               1  29.5505 
  I_CONTEXT_MEM/U186/A2 (NAND3X1_LVT)       0.0017   0.0651   1.0000   0.0012   0.0110 &   3.1913 f
  I_CONTEXT_MEM/U186/Y (NAND3X1_LVT)                 0.0578   1.0000            0.1782 &   3.3695 r
  I_CONTEXT_MEM/pci_context_data[22] (net)
                               2   2.5559 
  I_RISC_CORE/Instrn_22__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0578   1.0000   0.0000   0.0000 &   3.3695 r
  I_RISC_CORE/Instrn_22__UPF_LS/Y (LSUPX4_LVT)       0.0479   1.0000            0.1831 &   3.5525 r
  I_RISC_CORE/n[1338] (net)    1  13.9251 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (SDFFX1_HVT)
                                            0.0045   0.0481   1.0000   0.0031   0.0058 &   3.5584 r
  data arrival time                                                                        3.5584

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1502     3.5502
  clock reconvergence pessimism                                                 0.0014     3.5516
  clock uncertainty                                                            -0.1000     3.4516
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)                          3.4516 r
  library setup time                                          1.0000           -0.2535     3.1981
  data required time                                                                       3.1981
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1981
  data arrival time                                                                       -3.5584
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3602


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U63/A2 (NAND3X2_RVT)        0.0246   0.1146   1.0000   0.0168   0.0187 &   2.5334 r
  I_CONTEXT_MEM/U63/Y (NAND3X2_RVT)                  0.1096   1.0000            0.3545 &   2.8879 f
  I_CONTEXT_MEM/n60 (net)      1   6.8425 
  I_CONTEXT_MEM/U304/A2 (AND4X4_LVT)        0.0383   0.1096   1.0000   0.0251   0.0253 &   2.9132 f
  I_CONTEXT_MEM/U304/Y (AND4X4_LVT)                  0.0766   1.0000            0.2832 &   3.1965 f
  I_CONTEXT_MEM/n202 (net)     1  24.2602 
  I_CONTEXT_MEM/U17/A2 (NAND2X2_LVT)        0.0000   0.0772   1.0000   0.0000   0.0064 &   3.2029 f
  I_CONTEXT_MEM/U17/Y (NAND2X2_LVT)                  0.0446   1.0000            0.1592 &   3.3621 r
  I_CONTEXT_MEM/pci_context_data[15] (net)
                               2   3.2119 
  I_RISC_CORE/Instrn_15__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0446   1.0000   0.0000   0.0000 &   3.3622 r
  I_RISC_CORE/Instrn_15__UPF_LS/Y (LSUPX8_LVT)       0.0440   1.0000            0.1811 &   3.5432 r
  I_RISC_CORE/n[1345] (net)    1  21.3770 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (SDFFX1_HVT)
                                            0.0029   0.0447   1.0000   0.0020   0.0081 &   3.5513 r
  data arrival time                                                                        3.5513

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1527     3.5527
  clock reconvergence pessimism                                                 0.0014     3.5541
  clock uncertainty                                                            -0.1000     3.4541
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)                          3.4541 r
  library setup time                                          1.0000           -0.2519     3.2021
  data required time                                                                       3.2021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2021
  data arrival time                                                                       -3.5513
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3491


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5890     1.5890
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.1224                     0.0000     1.5890 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0647   1.0000            0.3738 &   1.9628 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   2.5611 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0647   1.0000   0.0000   0.0000 &   1.9628 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0775   1.0000            0.1812 &   2.1441 f
  I_PARSER/context_cmd[1] (net)
                               2  13.5273 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0001 &   2.1442 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0798   1.0000            0.1405 &   2.2847 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  48.8417 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0882   1.0000   0.0000   0.0241 &   2.3088 f
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0833   1.0000            0.1941 &   2.5029 r
  I_CONTEXT_MEM/n130 (net)     2  14.9316 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0833   1.0000   0.0000   0.0010 &   2.5039 r
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0688   1.0000            0.1094 &   2.6133 r
  I_CONTEXT_MEM/n178 (net)     1   2.9397 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0688   1.0000   0.0000   0.0000 &   2.6133 r
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0582   1.0000            0.0573 &   2.6706 f
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.7792 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0015   0.0582   1.0000   0.0011   0.0018 &   2.6724 f
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0449   1.0000            0.0530 &   2.7254 r
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  25.6859 
  I_CONTEXT_MEM/U59/A1 (NAND2X2_LVT)        0.0021   0.0452   1.0000   0.0014   0.0046 &   2.7300 r
  I_CONTEXT_MEM/U59/Y (NAND2X2_LVT)                  0.0334   1.0000            0.1042 &   2.8342 f
  I_CONTEXT_MEM/n55 (net)      1   1.9099 
  I_CONTEXT_MEM/ZBUF_21_inst_30466/A (NBUFFX16_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000 &   2.8342 f
  I_CONTEXT_MEM/ZBUF_21_inst_30466/Y (NBUFFX16_LVT)
                                                     0.0894   1.0000            0.1170 &   2.9512 f
  I_CONTEXT_MEM/ZBUF_21_1465 (net)
                               1  64.9144 
  I_CONTEXT_MEM/U61/A3 (NAND4X0_LVT)        0.0208   0.1019   1.0000   0.0147   0.0469 &   2.9981 f
  I_CONTEXT_MEM/U61/Y (NAND4X0_LVT)                  0.1502   1.0000            0.1337 &   3.1318 r
  I_CONTEXT_MEM/pci_context_data[8] (net)
                               1   1.7488 
  ZBUF_60_inst_80021/A (NBUFFX8_LVT)        0.0000   0.1502   1.0000   0.0000   0.0000 &   3.1318 r
  ZBUF_60_inst_80021/Y (NBUFFX8_LVT)                 0.0967   1.0000            0.1612 &   3.2930 r
  ZBUF_60_142 (net)            6  27.3302 
  I_RISC_CORE/Instrn_8__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0974   1.0000   0.0000   0.0072 &   3.3002 r
  I_RISC_CORE/Instrn_8__UPF_LS/Y (LSUPX8_LVT)        0.0428   1.0000            0.2227 &   3.5229 r
  I_RISC_CORE/n[1352] (net)    1  20.9599 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (SDFFX2_HVT)
                                            0.0161   0.0432   1.0000   0.0117   0.0164 &   3.5393 r
  data arrival time                                                                        3.5393

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1521     3.5521
  clock reconvergence pessimism                                                 0.0014     3.5535
  clock uncertainty                                                            -0.1000     3.4535
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)                           3.4535 r
  library setup time                                          1.0000           -0.2621     3.1914
  data required time                                                                       3.1914
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1914
  data arrival time                                                                       -3.5393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5890     1.5890
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.1224                     0.0000     1.5890 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0647   1.0000            0.3738 &   1.9628 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   2.5611 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0647   1.0000   0.0000   0.0000 &   1.9628 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0775   1.0000            0.1812 &   2.1441 f
  I_PARSER/context_cmd[1] (net)
                               2  13.5273 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0001 &   2.1442 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0798   1.0000            0.1405 &   2.2847 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  48.8417 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0882   1.0000   0.0000   0.0241 &   2.3088 f
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0833   1.0000            0.1941 &   2.5029 r
  I_CONTEXT_MEM/n130 (net)     2  14.9316 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0833   1.0000   0.0000   0.0010 &   2.5039 r
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0688   1.0000            0.1094 &   2.6133 r
  I_CONTEXT_MEM/n178 (net)     1   2.9397 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0688   1.0000   0.0000   0.0000 &   2.6133 r
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0582   1.0000            0.0573 &   2.6706 f
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.7792 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0015   0.0582   1.0000   0.0011   0.0018 &   2.6724 f
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0449   1.0000            0.0530 &   2.7254 r
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  25.6859 
  I_CONTEXT_MEM/U161/A1 (NAND2X0_LVT)       0.0021   0.0452   1.0000   0.0014   0.0046 &   2.7300 r
  I_CONTEXT_MEM/U161/Y (NAND2X0_LVT)                 0.0837   1.0000            0.0589 &   2.7889 f
  I_CONTEXT_MEM/n144 (net)     1   1.7840 
  I_CONTEXT_MEM/ZBUF_21_inst_31053/A (NBUFFX16_RVT)
                                            0.0000   0.0837   1.0000   0.0000   0.0000 &   2.7889 f
  I_CONTEXT_MEM/ZBUF_21_inst_31053/Y (NBUFFX16_RVT)
                                                     0.1434   1.0000            0.2032 &   2.9921 f
  I_CONTEXT_MEM/ZBUF_21_1708 (net)
                               1  71.0505 
  I_CONTEXT_MEM/U162/A3 (NAND3X2_LVT)       0.0000   0.1656   1.0000   0.0000   0.0528 &   3.0449 f
  I_CONTEXT_MEM/U162/Y (NAND3X2_LVT)                 0.0849   1.0000            0.2874 &   3.3324 r
  I_CONTEXT_MEM/pci_context_data[12] (net)
                               6   8.6992 
  I_RISC_CORE/Instrn_12__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0849   1.0000   0.0000   0.0007 &   3.3330 r
  I_RISC_CORE/Instrn_12__UPF_LS/Y (LSUPX8_LVT)       0.0344   1.0000            0.2071 &   3.5402 r
  I_RISC_CORE/n[1348] (net)    1  12.5283 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (SDFFX1_HVT)
                                            0.0129   0.0346   1.0000   0.0093   0.0115 &   3.5516 r
  data arrival time                                                                        3.5516

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1499     3.5499
  clock reconvergence pessimism                                                 0.0014     3.5513
  clock uncertainty                                                            -0.1000     3.4513
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX1_HVT)                          3.4513 r
  library setup time                                          1.0000           -0.2472     3.2041
  data required time                                                                       3.2041
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2041
  data arrival time                                                                       -3.5516
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3475


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U83/A2 (NAND3X4_RVT)        0.0246   0.1147   1.0000   0.0168   0.0188 &   2.5334 r
  I_CONTEXT_MEM/U83/Y (NAND3X4_RVT)                  0.1526   1.0000            0.4151 &   2.9486 f
  I_CONTEXT_MEM/n81 (net)      1  13.3654 
  I_CONTEXT_MEM/U314/A4 (NAND4X0_LVT)       0.0216   0.1526   1.0000   0.0149   0.0161 &   2.9647 f
  I_CONTEXT_MEM/U314/Y (NAND4X0_LVT)                 0.1647   1.0000            0.1709 &   3.1356 r
  I_CONTEXT_MEM/pci_context_data[9] (net)
                               1   1.7273 
  ZBUF_167_inst_80015/A (NBUFFX8_LVT)       0.0000   0.1647   1.0000   0.0000   0.0000 &   3.1356 r
  ZBUF_167_inst_80015/Y (NBUFFX8_LVT)                0.0913   1.0000            0.1630 &   3.2986 r
  ZBUF_167_142 (net)           6  24.1186 
  I_RISC_CORE/Instrn_9__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0918   1.0000   0.0000   0.0056 &   3.3042 r
  I_RISC_CORE/Instrn_9__UPF_LS/Y (LSUPX8_LVT)        0.0474   1.0000            0.2205 &   3.5247 r
  I_RISC_CORE/n[1351] (net)    1  25.0343 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (SDFFX2_HVT)
                                            0.0038   0.0484   1.0000   0.0026   0.0099 &   3.5346 r
  data arrival time                                                                        3.5346

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1530     3.5530
  clock reconvergence pessimism                                                 0.0014     3.5544
  clock uncertainty                                                            -0.1000     3.4544
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)                           3.4544 r
  library setup time                                          1.0000           -0.2648     3.1896
  data required time                                                                       3.1896
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1896
  data arrival time                                                                       -3.5346
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3450


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U68/A2 (NAND3X4_RVT)        0.0246   0.1145   1.0000   0.0168   0.0189 &   2.5336 r
  I_CONTEXT_MEM/U68/Y (NAND3X4_RVT)                  0.2071   1.0000            0.4588 &   2.9924 f
  I_CONTEXT_MEM/n65 (net)      1  28.5772 
  I_CONTEXT_MEM/U71/A2 (NAND4X0_LVT)        0.0503   0.2075   1.0000   0.0357   0.0444 &   3.0368 f
  I_CONTEXT_MEM/U71/Y (NAND4X0_LVT)                  0.1724   1.0000            0.2230 &   3.2598 r
  I_CONTEXT_MEM/pci_context_data[13] (net)
                               2   3.2333 
  I_RISC_CORE/Instrn_13__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1724   1.0000   0.0000   0.0000 &   3.2598 r
  I_RISC_CORE/Instrn_13__UPF_LS/Y (LSUPX4_LVT)       0.0558   1.0000            0.2759 &   3.5358 r
  I_RISC_CORE/n[1347] (net)    1  17.9486 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.0563   1.0000   0.0000   0.0044 &   3.5402 r
  data arrival time                                                                        3.5402

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1528     3.5528
  clock reconvergence pessimism                                                 0.0014     3.5542
  clock uncertainty                                                            -0.1000     3.4542
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)                          3.4542 r
  library setup time                                          1.0000           -0.2574     3.1969
  data required time                                                                       3.1969
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1969
  data arrival time                                                                       -3.5402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3434


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0246   0.1145   1.0000   0.0168   0.0191 &   2.5337 r
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.1277   1.0000            0.1916 &   2.7253 r
  I_CONTEXT_MEM/n177 (net)    10  23.8010 
  I_CONTEXT_MEM/ZBUF_337_inst_79784/A (NBUFFX2_LVT)
                                            0.0118   0.1277   1.0000   0.0080   0.0081 &   2.7335 r
  I_CONTEXT_MEM/ZBUF_337_inst_79784/Y (NBUFFX2_LVT)
                                                     0.0713   1.0000            0.1151 &   2.8486 r
  I_CONTEXT_MEM/ZBUF_337_95 (net)
                               1   5.8446 
  I_CONTEXT_MEM/U156/A1 (AOI22X1_LVT)       0.0072   0.0713   1.0000   0.0050   0.0052 &   2.8538 r
  I_CONTEXT_MEM/U156/Y (AOI22X1_LVT)                 0.0362   1.0000            0.1411 &   2.9949 f
  I_CONTEXT_MEM/n139 (net)     1   1.5900 
  I_CONTEXT_MEM/ZBUF_2_inst_83035/A (NBUFFX8_LVT)
                                            0.0000   0.0362   1.0000   0.0000   0.0000 &   2.9949 f
  I_CONTEXT_MEM/ZBUF_2_inst_83035/Y (NBUFFX8_LVT)    0.0572   1.0000            0.1024 &   3.0973 f
  I_CONTEXT_MEM/ZBUF_2_198 (net)
                               1  17.7575 
  I_CONTEXT_MEM/U158/A2 (NAND3X4_LVT)       0.0000   0.0575   1.0000   0.0000   0.0034 &   3.1007 f
  I_CONTEXT_MEM/U158/Y (NAND3X4_LVT)                 0.0859   1.0000            0.2203 &   3.3210 r
  I_CONTEXT_MEM/pci_context_data[10] (net)
                               6  12.9774 
  I_RISC_CORE/Instrn_10__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0011 &   3.3222 r
  I_RISC_CORE/Instrn_10__UPF_LS/Y (LSUPX8_LVT)       0.0406   1.0000            0.2118 &   3.5339 r
  I_RISC_CORE/n[1350] (net)    1  18.2901 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0410   1.0000   0.0000   0.0046 &   3.5385 r
  data arrival time                                                                        3.5385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1524     3.5524
  clock reconvergence pessimism                                                 0.0014     3.5538
  clock uncertainty                                                            -0.1000     3.4538
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)                          3.4538 r
  library setup time                                          1.0000           -0.2502     3.2036
  data required time                                                                       3.2036
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2036
  data arrival time                                                                       -3.5385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3349


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5890     1.5890
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.1224                     0.0000     1.5890 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0647   1.0000            0.3738 &   1.9628 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   2.5611 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0647   1.0000   0.0000   0.0000 &   1.9628 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0775   1.0000            0.1812 &   2.1441 f
  I_PARSER/context_cmd[1] (net)
                               2  13.5273 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0001 &   2.1442 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0798   1.0000            0.1405 &   2.2847 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  48.8417 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.0882   1.0000   0.0000   0.0241 &   2.3088 f
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0833   1.0000            0.1941 &   2.5029 r
  I_CONTEXT_MEM/n130 (net)     2  14.9316 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0833   1.0000   0.0000   0.0010 &   2.5039 r
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0688   1.0000            0.1094 &   2.6133 r
  I_CONTEXT_MEM/n178 (net)     1   2.9397 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0688   1.0000   0.0000   0.0000 &   2.6133 r
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0582   1.0000            0.0573 &   2.6706 f
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.7792 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0015   0.0582   1.0000   0.0011   0.0018 &   2.6724 f
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0449   1.0000            0.0530 &   2.7254 r
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  25.6859 
  I_CONTEXT_MEM/U177/A1 (NAND2X0_LVT)       0.0020   0.0451   1.0000   0.0014   0.0020 &   2.7274 r
  I_CONTEXT_MEM/U177/Y (NAND2X0_LVT)                 0.0916   1.0000            0.0609 &   2.7883 f
  I_CONTEXT_MEM/n159 (net)     1   1.9071 
  I_CONTEXT_MEM/ZBUF_21_inst_79766/A (NBUFFX16_LVT)
                                            0.0000   0.0916   1.0000   0.0000   0.0000 &   2.7883 f
  I_CONTEXT_MEM/ZBUF_21_inst_79766/Y (NBUFFX16_LVT)
                                                     0.1008   1.0000            0.1563 &   2.9446 f
  I_CONTEXT_MEM/ZBUF_21_93 (net)
                               1  85.2222 
  I_CONTEXT_MEM/U178/A3 (NAND3X1_LVT)       0.0554   0.1517   1.0000   0.0396   0.1086 &   3.0532 f
  I_CONTEXT_MEM/U178/Y (NAND3X1_LVT)                 0.0704   1.0000            0.2547 &   3.3078 r
  I_CONTEXT_MEM/pci_context_data[19] (net)
                               2   3.4810 
  I_RISC_CORE/Instrn_19__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0704   1.0000   0.0000   0.0000 &   3.3078 r
  I_RISC_CORE/Instrn_19__UPF_LS/Y (LSUPX4_LVT)       0.0557   1.0000            0.1978 &   3.5057 r
  I_RISC_CORE/n[1341] (net)    1  17.9213 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/D (SDFFX2_HVT)
                                            0.0000   0.0562   1.0000   0.0000   0.0043 &   3.5100 r
  data arrival time                                                                        3.5100

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1503     3.5503
  clock reconvergence pessimism                                                 0.0014     3.5517
  clock uncertainty                                                            -0.1000     3.4517
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)                          3.4517 r
  library setup time                                          1.0000           -0.2688     3.1829
  data required time                                                                       3.1829
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1829
  data arrival time                                                                       -3.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/ZINV_67_inst_80006/A (INVX2_LVT)
                                            0.0000   0.1022   1.0000   0.0000   0.0245 &   2.3406 r
  I_CONTEXT_MEM/ZINV_67_inst_80006/Y (INVX2_LVT)     0.0512   1.0000            0.0354 &   2.3760 f
  I_CONTEXT_MEM/ZINV_67_142 (net)
                               2   2.3239 
  I_CONTEXT_MEM/ZINV_22_inst_80005/A (INVX2_LVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000 &   2.3761 f
  I_CONTEXT_MEM/ZINV_22_inst_80005/Y (INVX2_LVT)     0.0416   1.0000            0.0535 &   2.4295 r
  I_CONTEXT_MEM/ZINV_22_142 (net)
                               2   2.9711 
  I_CONTEXT_MEM/U20/A2 (NAND4X0_RVT)        0.0043   0.0416   1.0000   0.0030   0.0030 &   2.4326 r
  I_CONTEXT_MEM/U20/Y (NAND4X0_RVT)                  0.2131   1.0000            0.1940 &   2.6266 f
  I_CONTEXT_MEM/n206 (net)     1   1.4181 
  I_CONTEXT_MEM/U86/A (NBUFFX8_HVT)         0.0000   0.2131   1.0000   0.0000   0.0000 &   2.6266 f
  I_CONTEXT_MEM/U86/Y (NBUFFX8_HVT)                  0.1690   1.0000            0.3829 &   3.0095 f
  I_CONTEXT_MEM/n31 (net)      1  12.8311 
  I_CONTEXT_MEM/U23/A2 (NAND4X0_LVT)        0.0000   0.1690   1.0000   0.0000   0.0012 &   3.0108 f
  I_CONTEXT_MEM/U23/Y (NAND4X0_LVT)                  0.1285   1.0000            0.1733 &   3.1841 r
  I_CONTEXT_MEM/pci_context_data[29] (net)
                               1   1.9065 
  ZBUF_155_inst_79991/A (NBUFFX8_RVT)       0.0053   0.1285   1.0000   0.0036   0.0037 &   3.1877 r
  ZBUF_155_inst_79991/Y (NBUFFX8_RVT)                0.1533   1.0000            0.2138 &   3.4016 r
  ZBUF_155_142 (net)           6  34.4019 
  I_RISC_CORE/Instrn_29__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1546   1.0000   0.0000   0.0127 &   3.4143 r
  I_RISC_CORE/Instrn_29__UPF_LS/Y (LSUPX4_LVT)       0.0507   1.0000            0.2599 &   3.6743 r
  I_RISC_CORE/n[1331] (net)    1  15.3123 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/D (SDFFX2_LVT)
                                            0.0000   0.0509   1.0000   0.0000   0.0033 &   3.6776 r
  data arrival time                                                                        3.6776

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1524     3.5524
  clock reconvergence pessimism                                                 0.0014     3.5538
  clock uncertainty                                                            -0.1000     3.4538
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFX2_LVT)                          3.4538 r
  library setup time                                          1.0000           -0.1029     3.3509
  data required time                                                                       3.3509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3509
  data arrival time                                                                       -3.6776
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3267


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/ZBUF_48_inst_80030/A (NBUFFX2_RVT)
                                            0.0246   0.1145   1.0000   0.0168   0.0192 &   2.5339 r
  I_CONTEXT_MEM/ZBUF_48_inst_80030/Y (NBUFFX2_RVT)   0.0726   1.0000            0.1596 &   2.6935 r
  I_CONTEXT_MEM/ZBUF_48_143 (net)
                               2   1.7846 
  I_CONTEXT_MEM/U30/A2 (NAND3X0_LVT)        0.0000   0.0726   1.0000   0.0000   0.0000 &   2.6935 r
  I_CONTEXT_MEM/U30/Y (NAND3X0_LVT)                  0.1139   1.0000            0.0940 &   2.7875 f
  I_CONTEXT_MEM/n35 (net)      1   1.7755 
  I_CONTEXT_MEM/HFSBUF_2_3071/A (NBUFFX4_LVT)
                                            0.0119   0.1139   1.0000   0.0083   0.0083 &   2.7958 f
  I_CONTEXT_MEM/HFSBUF_2_3071/Y (NBUFFX4_LVT)        0.0770   1.0000            0.1737 &   2.9695 f
  I_CONTEXT_MEM/HFSNET_17 (net)
                               1  15.8888 
  I_CONTEXT_MEM/U36/A2 (NAND4X0_LVT)        0.0000   0.0771   1.0000   0.0000   0.0028 &   2.9723 f
  I_CONTEXT_MEM/U36/Y (NAND4X0_LVT)                  0.1012   1.0000            0.0972 &   3.0695 r
  I_CONTEXT_MEM/pci_context_data[25] (net)
                               1   0.9376 
  ZBUF_152_inst_79984/A (NBUFFX4_LVT)       0.0000   0.1012   1.0000   0.0000   0.0000 &   3.0695 r
  ZBUF_152_inst_79984/Y (NBUFFX4_LVT)                0.1422   1.0000            0.1714 &   3.2409 r
  ZBUF_152_141 (net)           6  23.5159 
  I_RISC_CORE/Instrn_25__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.1424   1.0000   0.0000   0.0052 &   3.2461 r
  I_RISC_CORE/Instrn_25__UPF_LS/Y (LSUPX8_LVT)       0.0436   1.0000            0.2577 &   3.5037 r
  I_RISC_CORE/n[1335] (net)    1  21.5850 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D (SDFFX2_HVT)
                                            0.0049   0.0441   1.0000   0.0032   0.0083 &   3.5120 r
  data arrival time                                                                        3.5120

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1525     3.5525
  clock reconvergence pessimism                                                 0.0014     3.5539
  clock uncertainty                                                            -0.1000     3.4539
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)                          3.4539 r
  library setup time                                          1.0000           -0.2625     3.1914
  data required time                                                                       3.1914
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1914
  data arrival time                                                                       -3.5120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3206


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0246   0.1145   1.0000   0.0168   0.0191 &   2.5337 r
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.1277   1.0000            0.1916 &   2.7253 r
  I_CONTEXT_MEM/n177 (net)    10  23.8010 
  I_CONTEXT_MEM/U172/A1 (AOI22X1_LVT)       0.0120   0.1279   1.0000   0.0081   0.0118 &   2.7371 r
  I_CONTEXT_MEM/U172/Y (AOI22X1_LVT)                 0.0386   1.0000            0.1592 &   2.8963 f
  I_CONTEXT_MEM/n157 (net)     1   1.4467 
  I_CONTEXT_MEM/ZBUF_2_inst_79814/A (NBUFFX8_RVT)
                                            0.0000   0.0386   1.0000   0.0000   0.0000 &   2.8963 f
  I_CONTEXT_MEM/ZBUF_2_inst_79814/Y (NBUFFX8_RVT)    0.1265   1.0000            0.1694 &   3.0657 f
  I_CONTEXT_MEM/ZBUF_2_104 (net)
                               1  37.8488 
  I_CONTEXT_MEM/U174/A2 (NAND3X2_LVT)       0.0197   0.1287   1.0000   0.0137   0.0303 &   3.0960 f
  I_CONTEXT_MEM/U174/Y (NAND3X2_LVT)                 0.0540   1.0000            0.2296 &   3.3256 r
  I_CONTEXT_MEM/pci_context_data[18] (net)
                               3   3.9966 
  I_RISC_CORE/Instrn_18__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0540   1.0000   0.0000   0.0000 &   3.3256 r
  I_RISC_CORE/Instrn_18__UPF_LS/Y (LSUPX4_LVT)       0.0558   1.0000            0.1849 &   3.5104 r
  I_RISC_CORE/n[1342] (net)    1  17.9249 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/D (SDFFX1_HVT)
                                            0.0000   0.0563   1.0000   0.0000   0.0045 &   3.5149 r
  data arrival time                                                                        3.5149

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1503     3.5503
  clock reconvergence pessimism                                                 0.0014     3.5517
  clock uncertainty                                                            -0.1000     3.4517
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)                          3.4517 r
  library setup time                                          1.0000           -0.2574     3.1943
  data required time                                                                       3.1943
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1943
  data arrival time                                                                       -3.5149
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3206


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0246   0.1145   1.0000   0.0168   0.0191 &   2.5337 r
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.1277   1.0000            0.1916 &   2.7253 r
  I_CONTEXT_MEM/n177 (net)    10  23.8010 
  I_CONTEXT_MEM/U168/A1 (AOI22X2_LVT)       0.0120   0.1279   1.0000   0.0081   0.0118 &   2.7371 r
  I_CONTEXT_MEM/U168/Y (AOI22X2_LVT)                 0.0891   1.0000            0.2103 &   2.9474 f
  I_CONTEXT_MEM/n153 (net)     1  15.4224 
  I_CONTEXT_MEM/U170/A2 (NAND3X4_LVT)       0.0000   0.0892   1.0000   0.0000   0.0024 &   2.9499 f
  I_CONTEXT_MEM/U170/Y (NAND3X4_LVT)                 0.1517   1.0000            0.2774 &   3.2273 r
  I_CONTEXT_MEM/pci_context_data[17] (net)
                               3  31.1804 
  I_RISC_CORE/Instrn_17__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1526   1.0000   0.0000   0.0106 &   3.2379 r
  I_RISC_CORE/Instrn_17__UPF_LS/Y (LSUPX4_LVT)       0.0550   1.0000            0.2616 &   3.4995 r
  I_RISC_CORE/n[1343] (net)    1  17.7927 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (SDFFX1_HVT)
                                            0.0143   0.0553   1.0000   0.0101   0.0138 &   3.5133 r
  data arrival time                                                                        3.5133

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1501     3.5501
  clock reconvergence pessimism                                                 0.0014     3.5515
  clock uncertainty                                                            -0.1000     3.4515
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)                          3.4515 r
  library setup time                                          1.0000           -0.2569     3.1946
  data required time                                                                       3.1946
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1946
  data arrival time                                                                       -3.5133
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3187


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSINV_925_4515/A (INVX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSINV_925_4515/Y (INVX16_LVT)       0.0776   1.0000            0.0486 &   2.2337 f
  I_CONTEXT_MEM/HFSNET_83 (net)
                               7  82.7830 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0056   0.1331   1.0000   0.0039   0.0669 &   2.3006 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0499   1.0000            0.1536 &   2.4542 f
  I_CONTEXT_MEM/n129 (net)     3   2.6327 
  I_CONTEXT_MEM/U316/A1 (AND2X4_LVT)        0.0000   0.0499   1.0000   0.0000   0.0000 &   2.4542 f
  I_CONTEXT_MEM/U316/Y (AND2X4_LVT)                  0.1171   1.0000            0.1838 &   2.6380 f
  I_CONTEXT_MEM/n231 (net)    11  28.7272 
  I_CONTEXT_MEM/U187/A1 (AOI22X1_RVT)       0.0161   0.1173   1.0000   0.0109   0.0133 &   2.6513 f
  I_CONTEXT_MEM/U187/Y (AOI22X1_RVT)                 0.0901   1.0000            0.3937 &   3.0449 r
  I_CONTEXT_MEM/n217 (net)     1   1.9658 
  I_CONTEXT_MEM/ZBUF_53_inst_30465/A (NBUFFX8_RVT)
                                            0.0000   0.0901   1.0000   0.0000   0.0000 &   3.0449 r
  I_CONTEXT_MEM/ZBUF_53_inst_30465/Y (NBUFFX8_RVT)   0.1977   1.0000            0.2048 &   3.2497 r
  I_CONTEXT_MEM/ZBUF_53_1465 (net)
                               1  47.1628 
  I_CONTEXT_MEM/U190/A1 (NAND3X1_LVT)       0.0475   0.2011   1.0000   0.0321   0.0590 &   3.3087 r
  I_CONTEXT_MEM/U190/Y (NAND3X1_LVT)                 0.0480   1.0000            0.1543 &   3.4630 f
  I_CONTEXT_MEM/pci_context_data[24] (net)
                               2   3.0739 
  I_RISC_CORE/Instrn_24__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000 &   3.4630 f
  I_RISC_CORE/Instrn_24__UPF_LS/Y (LSUPX8_LVT)       0.0288   1.0000            0.1928 &   3.6558 f
  I_RISC_CORE/n[1336] (net)    1  17.0499 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/D (SDFFX2_LVT)
                                            0.0017   0.0293   1.0000   0.0011   0.0051 &   3.6609 f
  data arrival time                                                                        3.6609

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1525     3.5525
  clock reconvergence pessimism                                                 0.0014     3.5539
  clock uncertainty                                                            -0.1000     3.4539
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_LVT)                          3.4539 r
  library setup time                                          1.0000           -0.1033     3.3506
  data required time                                                                       3.3506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3506
  data arrival time                                                                       -3.6609
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3103


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSINV_925_4515/A (INVX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSINV_925_4515/Y (INVX16_LVT)       0.0776   1.0000            0.0486 &   2.2337 f
  I_CONTEXT_MEM/HFSNET_83 (net)
                               7  82.7830 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0056   0.1331   1.0000   0.0039   0.0669 &   2.3006 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0499   1.0000            0.1536 &   2.4542 f
  I_CONTEXT_MEM/n129 (net)     3   2.6327 
  I_CONTEXT_MEM/U316/A1 (AND2X4_LVT)        0.0000   0.0499   1.0000   0.0000   0.0000 &   2.4542 f
  I_CONTEXT_MEM/U316/Y (AND2X4_LVT)                  0.1171   1.0000            0.1838 &   2.6380 f
  I_CONTEXT_MEM/n231 (net)    11  28.7272 
  I_CONTEXT_MEM/U191/A1 (AOI22X1_RVT)       0.0161   0.1172   1.0000   0.0109   0.0134 &   2.6514 f
  I_CONTEXT_MEM/U191/Y (AOI22X1_RVT)                 0.0840   1.0000            0.3896 &   3.0410 r
  I_CONTEXT_MEM/n228 (net)     1   1.6986 
  I_CONTEXT_MEM/ZBUF_2_inst_31052/A (NBUFFX8_RVT)
                                            0.0000   0.0840   1.0000   0.0000   0.0000 &   3.0411 r
  I_CONTEXT_MEM/ZBUF_2_inst_31052/Y (NBUFFX8_RVT)    0.1903   1.0000            0.1985 &   3.2396 r
  I_CONTEXT_MEM/ZBUF_2_1707 (net)
                               1  45.0867 
  I_CONTEXT_MEM/U194/A1 (NAND3X1_LVT)       0.0736   0.1926   1.0000   0.0490   0.0731 &   3.3127 r
  I_CONTEXT_MEM/U194/Y (NAND3X1_LVT)                 0.0462   1.0000            0.1518 &   3.4645 f
  I_CONTEXT_MEM/pci_context_data[30] (net)
                               2   2.8108 
  I_RISC_CORE/Instrn_30__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0462   1.0000   0.0000   0.0000 &   3.4645 f
  I_RISC_CORE/Instrn_30__UPF_LS/Y (LSUPX8_LVT)       0.0321   1.0000            0.1934 &   3.6579 f
  I_RISC_CORE/n[1330] (net)    1  20.7327 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/D (SDFFX1_LVT)
                                            0.0058   0.0327   1.0000   0.0042   0.0091 &   3.6671 f
  data arrival time                                                                        3.6671

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1524     3.5524
  clock reconvergence pessimism                                                 0.0014     3.5538
  clock uncertainty                                                            -0.1000     3.4538
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_LVT)                          3.4538 r
  library setup time                                          1.0000           -0.0927     3.3612
  data required time                                                                       3.3612
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3612
  data arrival time                                                                       -3.6671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3059


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U26/A2 (AND2X2_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3406 r
  I_CONTEXT_MEM/U26/Y (AND2X2_LVT)                   0.0713   1.0000            0.1336 &   2.4743 r
  I_CONTEXT_MEM/n132 (net)     4   5.2981 
  I_CONTEXT_MEM/U276/A2 (AND2X4_LVT)        0.0038   0.0713   1.0000   0.0027   0.0027 &   2.4770 r
  I_CONTEXT_MEM/U276/Y (AND2X4_LVT)                  0.1455   1.0000            0.1874 &   2.6644 r
  I_CONTEXT_MEM/n234 (net)     9  29.2869 
  I_CONTEXT_MEM/ZINV_34_inst_6243/A (INVX2_LVT)
                                            0.0251   0.1457   1.0000   0.0164   0.0183 &   2.6827 r
  I_CONTEXT_MEM/ZINV_34_inst_6243/Y (INVX2_LVT)      0.0946   1.0000            0.0817 &   2.7644 f
  I_CONTEXT_MEM/ZINV_34_7 (net)
                               1   9.9167 
  I_CONTEXT_MEM/ZINV_11_inst_6242/A (INVX1_RVT)
                                            0.0000   0.0946   1.0000   0.0000   0.0008 &   2.7652 f
  I_CONTEXT_MEM/ZINV_11_inst_6242/Y (INVX1_RVT)      0.0693   1.0000            0.0995 &   2.8647 r
  I_CONTEXT_MEM/ZINV_11_7 (net)
                               1   1.1229 
  I_CONTEXT_MEM/U88/A3 (AOI22X1_LVT)        0.0000   0.0693   1.0000   0.0000   0.0000 &   2.8647 r
  I_CONTEXT_MEM/U88/Y (AOI22X1_LVT)                  0.0369   1.0000            0.1229 &   2.9876 f
  I_CONTEXT_MEM/n88 (net)      1   1.4360 
  I_CONTEXT_MEM/ZBUF_21_inst_27506/A (NBUFFX8_LVT)
                                            0.0000   0.0369   1.0000   0.0000   0.0000 &   2.9876 f
  I_CONTEXT_MEM/ZBUF_21_inst_27506/Y (NBUFFX8_LVT)   0.0597   1.0000            0.1042 &   3.0918 f
  I_CONTEXT_MEM/ZBUF_21_236 (net)
                               1  19.8503 
  I_CONTEXT_MEM/U92/A1 (NAND4X0_LVT)        0.0043   0.0600   1.0000   0.0030   0.0071 &   3.0988 f
  I_CONTEXT_MEM/U92/Y (NAND4X0_LVT)                  0.0972   1.0000            0.0818 &   3.1807 r
  I_CONTEXT_MEM/pci_context_data[23] (net)
                               1   0.9987 
  ZBUF_201_inst_79990/A (NBUFFX4_LVT)       0.0045   0.0972   1.0000   0.0031   0.0031 &   3.1838 r
  ZBUF_201_inst_79990/Y (NBUFFX4_LVT)                0.1674   1.0000            0.1823 &   3.3661 r
  ZBUF_201_142 (net)           3  29.0843 
  I_RISC_CORE/Instrn_23__UPF_LS/A (LSUPX2_LVT)
                                            0.0000   0.1678   1.0000   0.0000   0.0075 &   3.3736 r
  I_RISC_CORE/Instrn_23__UPF_LS/Y (LSUPX2_LVT)       0.0344   1.0000            0.2830 &   3.6567 r
  I_RISC_CORE/n[1337] (net)    1   5.0140 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/D (SDFFX2_LVT)
                                            0.0000   0.0344   1.0000   0.0000   0.0002 &   3.6569 r
  data arrival time                                                                        3.6569

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1491     3.5491
  clock reconvergence pessimism                                                 0.0014     3.5506
  clock uncertainty                                                            -0.1000     3.4506
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFX2_LVT)                          3.4506 r
  library setup time                                          1.0000           -0.0971     3.3534
  data required time                                                                       3.3534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3534
  data arrival time                                                                       -3.6569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3034


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U54/A1 (NAND2X0_RVT)        0.0020   0.0463   1.0000   0.0014   0.0027 &   2.7620 f
  I_CONTEXT_MEM/U54/Y (NAND2X0_RVT)                  0.2371   1.0000            0.1586 &   2.9206 r
  I_CONTEXT_MEM/n51 (net)      1   1.9373 
  I_CONTEXT_MEM/ZBUF_21_inst_31805/A (NBUFFX8_LVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000 &   2.9206 r
  I_CONTEXT_MEM/ZBUF_21_inst_31805/Y (NBUFFX8_LVT)   0.1212   1.0000            0.2019 &   3.1225 r
  I_CONTEXT_MEM/ZBUF_21_2056 (net)
                               1  34.5532 
  I_CONTEXT_MEM/U104/A1 (NAND4X0_LVT)       0.0198   0.1225   1.0000   0.0137   0.0258 &   3.1483 r
  I_CONTEXT_MEM/U104/Y (NAND4X0_LVT)                 0.1106   1.0000            0.0799 &   3.2282 f
  I_CONTEXT_MEM/pci_context_data[27] (net)
                               1   0.9582 
  ZBUF_135_inst_80010/A (NBUFFX4_LVT)       0.0000   0.1106   1.0000   0.0000   0.0000 &   3.2282 f
  ZBUF_135_inst_80010/Y (NBUFFX4_LVT)                0.0965   1.0000            0.1838 &   3.4120 f
  ZBUF_135_142 (net)           6  23.5506 
  I_RISC_CORE/Instrn_27__UPF_LS/A (LSUPX8_LVT)
                                            0.0014   0.0969   1.0000   0.0010   0.0062 &   3.4182 f
  I_RISC_CORE/Instrn_27__UPF_LS/Y (LSUPX8_LVT)       0.0289   1.0000            0.2290 &   3.6471 f
  I_RISC_CORE/n[1333] (net)    1  17.2454 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D (SDFFX2_LVT)
                                            0.0000   0.0293   1.0000   0.0000   0.0039 &   3.6510 f
  data arrival time                                                                        3.6510

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1525     3.5525
  clock reconvergence pessimism                                                 0.0014     3.5539
  clock uncertainty                                                            -0.1000     3.4539
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)                          3.4539 r
  library setup time                                          1.0000           -0.1033     3.3506
  data required time                                                                       3.3506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3506
  data arrival time                                                                       -3.6510
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3004


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.1018   1.0000   0.0000   0.0197 &   2.3358 r
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.1144   1.0000            0.1789 &   2.5147 r
  I_CONTEXT_MEM/n237 (net)    11  20.2229 
  I_CONTEXT_MEM/U87/A2 (AND2X4_LVT)         0.0246   0.1145   1.0000   0.0168   0.0191 &   2.5337 r
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.1277   1.0000            0.1916 &   2.7253 r
  I_CONTEXT_MEM/n177 (net)    10  23.8010 
  I_CONTEXT_MEM/U180/A1 (AOI22X1_LVT)       0.0120   0.1279   1.0000   0.0081   0.0117 &   2.7370 r
  I_CONTEXT_MEM/U180/Y (AOI22X1_LVT)                 0.0366   1.0000            0.1591 &   2.8961 f
  I_CONTEXT_MEM/n164 (net)     1   1.4297 
  I_CONTEXT_MEM/ZBUF_21_inst_80034/A (NBUFFX8_LVT)
                                            0.0000   0.0366   1.0000   0.0000   0.0000 &   2.8961 f
  I_CONTEXT_MEM/ZBUF_21_inst_80034/Y (NBUFFX8_LVT)   0.0528   1.0000            0.0993 &   2.9954 f
  I_CONTEXT_MEM/ZBUF_21_143 (net)
                               1  14.4920 
  I_CONTEXT_MEM/U182/A2 (NAND3X0_LVT)       0.0029   0.0529   1.0000   0.0020   0.0042 &   2.9997 f
  I_CONTEXT_MEM/U182/Y (NAND3X0_LVT)                 0.0929   1.0000            0.0871 &   3.0868 r
  I_CONTEXT_MEM/pci_context_data[20] (net)
                               1   1.7119 
  ZBUF_1268_inst_83366/A (NBUFFX8_LVT)      0.0000   0.0929   1.0000   0.0000   0.0000 &   3.0868 r
  ZBUF_1268_inst_83366/Y (NBUFFX8_LVT)               0.1152   1.0000            0.1439 &   3.2307 r
  ZBUF_1268_224 (net)          8  36.4076 
  I_RISC_CORE/Instrn_20__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1168   1.0000   0.0000   0.0140 &   3.2447 r
  I_RISC_CORE/Instrn_20__UPF_LS/Y (LSUPX4_LVT)       0.0491   1.0000            0.2304 &   3.4751 r
  I_RISC_CORE/n[1340] (net)    1  14.4597 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/D (SDFFX2_HVT)
                                            0.0000   0.0493   1.0000   0.0000   0.0031 &   3.4782 r
  data arrival time                                                                        3.4782

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1501     3.5501
  clock reconvergence pessimism                                                 0.0014     3.5516
  clock uncertainty                                                            -0.1000     3.4516
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX2_HVT)                          3.4516 r
  library setup time                                          1.0000           -0.2653     3.1863
  data required time                                                                       3.1863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1863
  data arrival time                                                                       -3.4782
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2919


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U49/A1 (NAND2X0_LVT)        0.0020   0.0463   1.0000   0.0014   0.0027 &   2.7620 f
  I_CONTEXT_MEM/U49/Y (NAND2X0_LVT)                  0.1238   1.0000            0.0952 &   2.8572 r
  I_CONTEXT_MEM/n47 (net)      1   1.6651 
  I_CONTEXT_MEM/ZBUF_21_inst_32253/A (NBUFFX8_LVT)
                                            0.0000   0.1238   1.0000   0.0000   0.0000 &   2.8572 r
  I_CONTEXT_MEM/ZBUF_21_inst_32253/Y (NBUFFX8_LVT)   0.1484   1.0000            0.1731 &   3.0302 r
  I_CONTEXT_MEM/ZBUF_21_2275 (net)
                               1  50.0857 
  I_CONTEXT_MEM/U51/A3 (NAND4X0_LVT)        0.0382   0.1518   1.0000   0.0275   0.0512 &   3.0814 r
  I_CONTEXT_MEM/U51/Y (NAND4X0_LVT)                  0.1269   1.0000            0.1275 &   3.2089 f
  I_CONTEXT_MEM/pci_context_data[28] (net)
                               1   1.4982 
  ZBUF_173_inst_80014/A (NBUFFX8_LVT)       0.0000   0.1269   1.0000   0.0000   0.0000 &   3.2089 f
  ZBUF_173_inst_80014/Y (NBUFFX8_LVT)                0.0664   1.0000            0.1681 &   3.3770 f
  ZBUF_173_142 (net)           6  22.6788 
  I_RISC_CORE/Instrn_28__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0669   1.0000   0.0000   0.0054 &   3.3824 f
  I_RISC_CORE/Instrn_28__UPF_LS/Y (LSUPX4_LVT)       0.0413   1.0000            0.2145 &   3.5968 f
  I_RISC_CORE/n[1332] (net)    1  16.4242 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/D (SDFFX1_RVT)
                                            0.0033   0.0417   1.0000   0.0023   0.0060 &   3.6028 f
  data arrival time                                                                        3.6028

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1525     3.5525
  clock reconvergence pessimism                                                 0.0014     3.5539
  clock uncertainty                                                            -0.1000     3.4539
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)                          3.4539 r
  library setup time                                          1.0000           -0.1367     3.3172
  data required time                                                                       3.3172
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3172
  data arrival time                                                                       -3.6028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2856


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U39/A1 (NAND2X0_LVT)        0.0020   0.0463   1.0000   0.0014   0.0027 &   2.7620 f
  I_CONTEXT_MEM/U39/Y (NAND2X0_LVT)                  0.1376   1.0000            0.1042 &   2.8662 r
  I_CONTEXT_MEM/n38 (net)      1   2.0123 
  I_CONTEXT_MEM/ZBUF_21_inst_29054/A (NBUFFX8_LVT)
                                            0.0000   0.1376   1.0000   0.0000   0.0000 &   2.8662 r
  I_CONTEXT_MEM/ZBUF_21_inst_29054/Y (NBUFFX8_LVT)   0.1539   1.0000            0.1823 &   3.0486 r
  I_CONTEXT_MEM/ZBUF_21_925 (net)
                               1  52.5910 
  I_CONTEXT_MEM/U41/A3 (NAND4X0_LVT)        0.0566   0.1570   1.0000   0.0409   0.0640 &   3.1125 r
  I_CONTEXT_MEM/U41/Y (NAND4X0_LVT)                  0.1215   1.0000            0.1305 &   3.2431 f
  I_CONTEXT_MEM/pci_context_data[31] (net)
                               1   1.5724 
  ZBUF_22_inst_80012/A (NBUFFX8_LVT)        0.0000   0.1215   1.0000   0.0000   0.0000 &   3.2431 f
  ZBUF_22_inst_80012/Y (NBUFFX8_LVT)                 0.0659   1.0000            0.1641 &   3.4072 f
  ZBUF_22_142 (net)            2  22.4441 
  I_RISC_CORE/Instrn_31__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0665   1.0000   0.0000   0.0056 &   3.4129 f
  I_RISC_CORE/Instrn_31__UPF_LS/Y (LSUPX4_LVT)       0.0443   1.0000            0.2157 &   3.6285 f
  I_RISC_CORE/n[1329] (net)    1  17.9638 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/D (SDFFX1_LVT)
                                            0.0088   0.0446   1.0000   0.0063   0.0105 &   3.6391 f
  data arrival time                                                                        3.6391

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1524     3.5524
  clock reconvergence pessimism                                                 0.0014     3.5538
  clock uncertainty                                                            -0.1000     3.4538
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_LVT)                          3.4538 r
  library setup time                                          1.0000           -0.0978     3.3560
  data required time                                                                       3.3560
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3560
  data arrival time                                                                       -3.6391
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2831


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U165/A1 (NAND2X4_LVT)       0.0020   0.0463   1.0000   0.0014   0.0031 &   2.7624 f
  I_CONTEXT_MEM/U165/Y (NAND2X4_LVT)                 0.1819   1.0000            0.2117 &   2.9741 r
  I_CONTEXT_MEM/n148 (net)     1  43.0647 
  I_CONTEXT_MEM/U199/A2 (NAND3X0_LVT)       0.0173   0.1837   1.0000   0.0120   0.0297 &   3.0038 r
  I_CONTEXT_MEM/U199/Y (NAND3X0_LVT)                 0.1115   1.0000            0.1161 &   3.1199 f
  I_CONTEXT_MEM/pci_context_data[16] (net)
                               1   1.5210 
  ZBUF_77_inst_80020/A (NBUFFX8_LVT)        0.0000   0.1115   1.0000   0.0000   0.0000 &   3.1199 f
  ZBUF_77_inst_80020/Y (NBUFFX8_LVT)                 0.0791   1.0000            0.1665 &   3.2864 f
  ZBUF_77_142 (net)            4  32.8234 
  I_RISC_CORE/Instrn_16__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0805   1.0000   0.0000   0.0108 &   3.2972 f
  I_RISC_CORE/Instrn_16__UPF_LS/Y (LSUPX8_LVT)       0.0175   1.0000            0.2088 &   3.5060 f
  I_RISC_CORE/n[1344] (net)    1   4.6613 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (SDFFX1_HVT)
                                            0.0000   0.0175   1.0000   0.0000   0.0002 &   3.5062 f
  data arrival time                                                                        3.5062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1492     3.5492
  clock reconvergence pessimism                                                 0.0014     3.5506
  clock uncertainty                                                            -0.1000     3.4506
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)                          3.4506 r
  library setup time                                          1.0000           -0.1815     3.2691
  data required time                                                                       3.2691
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2691
  data arrival time                                                                       -3.5062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2371


  Startpoint: I_PARSER/out_bus_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5891     1.5891
  I_PARSER/out_bus_reg_1_/CLK (SDFFARX1_HVT)         0.1227                     0.0000     1.5891 r
  I_PARSER/out_bus_reg_1_/Q (SDFFARX1_HVT)           0.3137   1.0000            1.4450 &   3.0341 r
  I_PARSER/risc_Instrn_lo[1] (net)
                               2   4.6803 
  I_RISC_CORE/Instrn_1__UPF_LS/A (LSUPX4_RVT)
                                            0.0228   0.3137   1.0000   0.0158   0.0159 &   3.0500 r
  I_RISC_CORE/Instrn_1__UPF_LS/Y (LSUPX4_RVT)        0.0647   1.0000            0.4936 &   3.5436 r
  I_RISC_CORE/n[1359] (net)    1  17.0957 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/D (SDFFX1_RVT)
                                            0.0000   0.0650   1.0000   0.0000   0.0039 &   3.5474 r
  data arrival time                                                                        3.5474

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1527     3.5527
  clock reconvergence pessimism                                                 0.0014     3.5541
  clock uncertainty                                                            -0.1000     3.4541
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFX1_RVT)                           3.4541 r
  library setup time                                          1.0000           -0.1379     3.3161
  data required time                                                                       3.3161
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3161
  data arrival time                                                                       -3.5474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2313


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2300     3.2800
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2800 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/Q (DFFNARX1_LVT)
                                                     0.0960   1.0000            0.3254 &   3.6054 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[25] (net)
                               2   5.1304 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 (AO22X2_LVT)
                                            0.0178   0.0960   1.0000   0.0121   0.0121 &   3.6175 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X2_LVT)       0.1412   1.0000            0.2109 &   3.8284 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1  13.8491 
  sd_DQ_out[25] (out)                       0.0000   0.1412   1.0000   0.0000   0.0007 &   3.8291 r
  sd_DQ_out[25] (net)          1 
  data arrival time                                                                        3.8291

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8291
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2291


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U79/A1 (NAND2X0_LVT)        0.0020   0.0463   1.0000   0.0014   0.0044 &   2.7637 f
  I_CONTEXT_MEM/U79/Y (NAND2X0_LVT)                  0.1157   1.0000            0.0909 &   2.8546 r
  I_CONTEXT_MEM/n75 (net)      1   1.4971 
  I_CONTEXT_MEM/ZBUF_21_inst_30761/A (NBUFFX8_LVT)
                                            0.0000   0.1157   1.0000   0.0000   0.0000 &   2.8546 r
  I_CONTEXT_MEM/ZBUF_21_inst_30761/Y (NBUFFX8_LVT)   0.1457   1.0000            0.1708 &   3.0254 r
  I_CONTEXT_MEM/ZBUF_21_1585 (net)
                               1  49.6562 
  I_CONTEXT_MEM/U81/A3 (NAND4X0_LVT)        0.0095   0.1501   1.0000   0.0066   0.0312 &   3.0565 r
  I_CONTEXT_MEM/U81/Y (NAND4X0_LVT)                  0.1252   1.0000            0.1299 &   3.1865 f
  I_CONTEXT_MEM/pci_context_data[14] (net)
                               1   1.6009 
  ZBUF_24_inst_80027/A (NBUFFX8_LVT)        0.0000   0.1252   1.0000   0.0000   0.0000 &   3.1865 f
  ZBUF_24_inst_80027/Y (NBUFFX8_LVT)                 0.0610   1.0000            0.1637 &   3.3501 f
  ZBUF_24_142 (net)            2  18.9223 
  I_RISC_CORE/Instrn_14__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0612   1.0000   0.0000   0.0036 &   3.3538 f
  I_RISC_CORE/Instrn_14__UPF_LS/Y (LSUPX4_LVT)       0.0443   1.0000            0.2116 &   3.5654 f
  I_RISC_CORE/n[1346] (net)    1  17.8324 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D (SDFFX2_LVT)
                                            0.0000   0.0447   1.0000   0.0000   0.0045 &   3.5699 f
  data arrival time                                                                        3.5699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1529     3.5529
  clock reconvergence pessimism                                                 0.0014     3.5544
  clock uncertainty                                                            -0.1000     3.4544
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/CLK (SDFFX2_LVT)                          3.4544 r
  library setup time                                          1.0000           -0.1095     3.3448
  data required time                                                                       3.3448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3448
  data arrival time                                                                       -3.5699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2251


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2302     3.2802
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/Q (DFFNARX1_LVT)
                                                     0.1105   1.0000            0.3346 &   3.6148 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[3] (net)
                               2   6.2529 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A2 (AO22X2_LVT)
                                            0.0000   0.1105   1.0000   0.0000   0.0002 &   3.6150 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1310   1.0000            0.2094 &   3.8244 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  12.3063 
  sd_DQ_out[3] (out)                        0.0000   0.1310   1.0000   0.0000   0.0003 &   3.8248 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                        3.8248

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8248
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2248


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2299     3.2799
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2799 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/Q (DFFNARX1_LVT)
                                                     0.0948   1.0000            0.3246 &   3.6045 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[1] (net)
                               2   5.0399 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A2 (AO22X2_LVT)
                                            0.0145   0.0948   1.0000   0.0101   0.0102 &   3.6147 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X2_LVT)       0.1366   1.0000            0.2073 &   3.8220 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  13.1644 
  sd_DQ_out[1] (out)                        0.0000   0.1366   1.0000   0.0000   0.0005 &   3.8225 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                        3.8225

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2225


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2302     3.2802
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/Q (DFFNARX1_LVT)
                                                     0.0923   1.0000            0.3231 &   3.6032 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[27] (net)
                               2   4.8506 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 (AO22X2_LVT)
                                            0.0122   0.0923   1.0000   0.0082   0.0083 &   3.6115 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X2_LVT)       0.1347   1.0000            0.2051 &   3.8166 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1  12.8867 
  sd_DQ_out[27] (out)                       0.0000   0.1347   1.0000   0.0000   0.0005 &   3.8171 r
  sd_DQ_out[27] (net)          1 
  data arrival time                                                                        3.8171

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8171
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2171


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2320     3.2820
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2820 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_/Q (DFFNARX1_LVT)
                                                     0.0499   1.0000            0.2739 &   3.5560 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[10] (net)
                               2   1.7322 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 (AO22X1_LVT)
                                            0.0000   0.0499   1.0000   0.0000   0.0000 &   3.5560 f
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_LVT)       0.0446   1.0000            0.1430 &   3.6990 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.4370 
  ZBUF_4_inst_80302/A (NBUFFX8_LVT)         0.0000   0.0446   1.0000   0.0000   0.0000 &   3.6990 f
  ZBUF_4_inst_80302/Y (NBUFFX8_LVT)                  0.0516   1.0000            0.1060 &   3.8050 f
  sd_DQ_out[10] (net)          1  15.2508 
  sd_DQ_out[10] (out)                       0.0000   0.0517   1.0000   0.0000   0.0009 &   3.8059 f
  data arrival time                                                                        3.8059

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2059


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2320     3.2820
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2820 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/Q (DFFNARX1_LVT)
                                                     0.0848   1.0000            0.3184 &   3.6004 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[18] (net)
                               2   4.2714 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 (AO22X2_LVT)
                                            0.0078   0.0848   1.0000   0.0054   0.0055 &   3.6059 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X2_LVT)       0.1307   1.0000            0.1995 &   3.8054 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  12.2943 
  sd_DQ_out[18] (out)                       0.0000   0.1307   1.0000   0.0000   0.0003 &   3.8057 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                        3.8057

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2057


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2299     3.2799
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2799 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/Q (DFFNARX1_LVT)
                                                     0.0850   1.0000            0.3184 &   3.5983 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[7] (net)
                               2   4.2816 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 (AO22X2_LVT)
                                            0.0069   0.0850   1.0000   0.0048   0.0049 &   3.6031 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X2_LVT)       0.1341   1.0000            0.2018 &   3.8050 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1  12.7910 
  sd_DQ_out[7] (out)                        0.0000   0.1341   1.0000   0.0000   0.0004 &   3.8054 r
  sd_DQ_out[7] (net)           1 
  data arrival time                                                                        3.8054

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8054
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2054


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5887     1.5887
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1225                     0.0000     1.5887 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.1071   1.0000            0.4459 &   2.0346 r
  I_PARSER/fifo_write_push (net)
                               3   3.8028 
  I_PARSER/U777/A2 (OR2X4_LVT)              0.0000   0.1071   1.0000   0.0000   0.0000 &   2.0346 r
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0843   1.0000            0.1503 &   2.1849 r
  I_PARSER/context_cmd[1] (net)
                               2  13.8899 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0001 &   2.1851 r
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0948   1.0000            0.1310 &   2.3161 r
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  49.1827 
  I_CONTEXT_MEM/U31/A2 (NOR2X4_LVT)         0.0000   0.1022   1.0000   0.0000   0.0246 &   2.3407 r
  I_CONTEXT_MEM/U31/Y (NOR2X4_LVT)                   0.0705   1.0000            0.1832 &   2.5239 f
  I_CONTEXT_MEM/n130 (net)     2  14.8067 
  I_CONTEXT_MEM/U32/A2 (AND2X1_LVT)         0.0000   0.0705   1.0000   0.0000   0.0010 &   2.5248 f
  I_CONTEXT_MEM/U32/Y (AND2X1_LVT)                   0.0496   1.0000            0.1221 &   2.6469 f
  I_CONTEXT_MEM/n178 (net)     1   2.8941 
  I_CONTEXT_MEM/ZINV_678_inst_80033/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.6469 f
  I_CONTEXT_MEM/ZINV_678_inst_80033/Y (INVX4_LVT)    0.0780   1.0000            0.0759 &   2.7229 r
  I_CONTEXT_MEM/ZINV_678_143 (net)
                               2  17.9461 
  I_CONTEXT_MEM/ZINV_613_inst_80032/A (INVX16_LVT)
                                            0.0027   0.0781   1.0000   0.0019   0.0026 &   2.7255 r
  I_CONTEXT_MEM/ZINV_613_inst_80032/Y (INVX16_LVT)   0.0461   1.0000            0.0338 &   2.7593 f
  I_CONTEXT_MEM/ZINV_613_143 (net)
                              20  24.7234 
  I_CONTEXT_MEM/U44/A1 (NAND2X0_LVT)        0.0020   0.0463   1.0000   0.0014   0.0026 &   2.7619 f
  I_CONTEXT_MEM/U44/Y (NAND2X0_LVT)                  0.1288   1.0000            0.0965 &   2.8584 r
  I_CONTEXT_MEM/n43 (net)      1   1.7142 
  I_CONTEXT_MEM/ZBUF_21_inst_80026/A (NBUFFX8_LVT)
                                            0.0000   0.1288   1.0000   0.0000   0.0000 &   2.8584 r
  I_CONTEXT_MEM/ZBUF_21_inst_80026/Y (NBUFFX8_LVT)   0.1394   1.0000            0.1745 &   3.0329 r
  I_CONTEXT_MEM/ZBUF_21_142 (net)
                               1  46.7721 
  I_CONTEXT_MEM/U46/A3 (NAND4X0_LVT)        0.0000   0.1432   1.0000   0.0000   0.0222 &   3.0551 r
  I_CONTEXT_MEM/U46/Y (NAND4X0_LVT)                  0.1054   1.0000            0.1059 &   3.1610 f
  I_CONTEXT_MEM/pci_context_data[26] (net)
                               1   0.7624 
  ZBUF_33_inst_79980/A (NBUFFX2_LVT)        0.0000   0.1054   1.0000   0.0000   0.0000 &   3.1610 f
  ZBUF_33_inst_79980/Y (NBUFFX2_LVT)                 0.0789   1.0000            0.1526 &   3.3136 f
  ZBUF_33_141 (net)            2  14.0417 
  I_RISC_CORE/Instrn_26__UPF_LS/A (LSUPX4_LVT)
                                            0.0045   0.0789   1.0000   0.0031   0.0041 &   3.3176 f
  I_RISC_CORE/Instrn_26__UPF_LS/Y (LSUPX4_LVT)       0.0446   1.0000            0.2250 &   3.5426 f
  I_RISC_CORE/n[1334] (net)    1  18.0516 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D (SDFFX2_LVT)
                                            0.0023   0.0450   1.0000   0.0016   0.0060 &   3.5487 f
  data arrival time                                                                        3.5487

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1525     3.5525
  clock reconvergence pessimism                                                 0.0014     3.5539
  clock uncertainty                                                            -0.1000     3.4539
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFX2_LVT)                          3.4539 r
  library setup time                                          1.0000           -0.1097     3.3442
  data required time                                                                       3.3442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3442
  data arrival time                                                                       -3.5487
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2044


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2300     3.2800
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2800 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/Q (DFFNARX1_LVT)
                                                     0.0809   1.0000            0.3158 &   3.5958 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[9] (net)
                               2   3.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 (AO22X2_LVT)
                                            0.0052   0.0809   1.0000   0.0037   0.0037 &   3.5995 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X2_LVT)       0.1386   1.0000            0.2034 &   3.8029 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1  13.4666 
  sd_DQ_out[9] (out)                        0.0000   0.1386   1.0000   0.0000   0.0005 &   3.8034 r
  sd_DQ_out[9] (net)           1 
  data arrival time                                                                        3.8034

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8034
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2034


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2303     3.2803
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000     3.2803 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/Q (DFFNARX1_LVT)
                                                     0.0855   1.0000            0.3187 &   3.5990 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[4] (net)
                               2   4.3204 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A2 (AO22X2_LVT)
                                            0.0024   0.0855   1.0000   0.0017   0.0018 &   3.6007 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X2_LVT)       0.1335   1.0000            0.2016 &   3.8024 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  12.6989 
  sd_DQ_out[4] (out)                        0.0000   0.1335   1.0000   0.0000   0.0004 &   3.8028 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                        3.8028

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.8028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2028


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2321     3.2821
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2821 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_/Q (DFFNARX1_LVT)
                                                     0.0475   1.0000            0.2704 &   3.5525 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[14] (net)
                               2   1.3737 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 (AO22X1_LVT)
                                            0.0000   0.0475   1.0000   0.0000   0.0000 &   3.5525 f
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.0441   1.0000            0.1406 &   3.6931 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   1.3614 
  ZBUF_4_inst_83182/A (NBUFFX8_LVT)         0.0000   0.0441   1.0000   0.0000   0.0000 &   3.6931 f
  ZBUF_4_inst_83182/Y (NBUFFX8_LVT)                  0.0517   1.0000            0.1057 &   3.7988 f
  sd_DQ_out[14] (net)          1  15.3183 
  sd_DQ_out[14] (out)                       0.0000   0.0517   1.0000   0.0000   0.0009 &   3.7997 f
  data arrival time                                                                        3.7997

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1997


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2318     3.2818
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/Q (DFFNARX1_LVT)
                                                     0.0753   1.0000            0.3118 &   3.5936 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[0] (net)
                               2   3.5169 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A2 (AO22X2_LVT)
                                            0.0088   0.0753   1.0000   0.0062   0.0063 &   3.5999 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X2_LVT)       0.1359   1.0000            0.1994 &   3.7993 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  13.0614 
  sd_DQ_out[0] (out)                        0.0000   0.1359   1.0000   0.0000   0.0004 &   3.7997 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                        3.7997

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1997


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2300     3.2800
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2800 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/Q (DFFNARX1_LVT)
                                                     0.0765   1.0000            0.3126 &   3.5925 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[29] (net)
                               2   3.6110 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 (AO22X2_LVT)
                                            0.0062   0.0765   1.0000   0.0044   0.0045 &   3.5970 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X2_LVT)       0.1389   1.0000            0.2019 &   3.7988 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1  13.5027 
  sd_DQ_out[29] (out)                       0.0000   0.1389   1.0000   0.0000   0.0005 &   3.7994 r
  sd_DQ_out[29] (net)          1 
  data arrival time                                                                        3.7994

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7994
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1994


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2299     3.2799
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2799 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/Q (DFFNARX1_LVT)
                                                     0.0736   1.0000            0.3105 &   3.5904 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[5] (net)
                               2   3.3786 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A2 (AO22X2_LVT)
                                            0.0093   0.0736   1.0000   0.0065   0.0065 &   3.5969 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X2_LVT)       0.1382   1.0000            0.2003 &   3.7972 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  13.4102 
  sd_DQ_out[5] (out)                        0.0000   0.1382   1.0000   0.0000   0.0006 &   3.7978 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                        3.7978

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1978


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2303     3.2803
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000     3.2803 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/Q (DFFNARX1_LVT)
                                                     0.0775   1.0000            0.3133 &   3.5936 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[20] (net)
                               2   3.6946 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 (AO22X2_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000 &   3.5936 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X2_LVT)       0.1375   1.0000            0.2013 &   3.7949 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  13.3011 
  sd_DQ_out[20] (out)                       0.0000   0.1375   1.0000   0.0000   0.0005 &   3.7955 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                        3.7955

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1955


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2311     3.2811
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2811 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/Q (DFFNARX1_LVT)
                                                     0.0778   1.0000            0.3136 &   3.5947 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[12] (net)
                               2   3.7153 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 (AO22X2_LVT)
                                            0.0024   0.0778   1.0000   0.0016   0.0017 &   3.5964 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X2_LVT)       0.1335   1.0000            0.1987 &   3.7950 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  12.7012 
  sd_DQ_out[12] (out)                       0.0000   0.1335   1.0000   0.0000   0.0004 &   3.7954 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                        3.7954

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1954


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2312     3.2812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2812 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/Q (DFFNARX1_LVT)
                                                     0.0717   1.0000            0.3091 &   3.5903 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[6] (net)
                               2   3.2204 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A2 (AO22X2_LVT)
                                            0.0000   0.0717   1.0000   0.0000   0.0000 &   3.5903 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X2_LVT)       0.1450   1.0000            0.2042 &   3.7945 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  14.4171 
  sd_DQ_out[6] (out)                        0.0000   0.1450   1.0000   0.0000   0.0006 &   3.7952 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                        3.7952

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7952
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1952


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2302     3.2802
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000     3.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/Q (DFFNARX1_LVT)
                                                     0.0776   1.0000            0.3134 &   3.5936 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[8] (net)
                               2   3.7027 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 (AO22X2_LVT)
                                            0.0060   0.0776   1.0000   0.0041   0.0041 &   3.5978 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X2_LVT)       0.1305   1.0000            0.1966 &   3.7944 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  12.2648 
  sd_DQ_out[8] (out)                        0.0000   0.1305   1.0000   0.0000   0.0004 &   3.7947 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                        3.7947

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1947


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2299     3.2799
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000     3.2799 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/Q (DFFNARX1_LVT)
                                                     0.0825   1.0000            0.3168 &   3.5967 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[17] (net)
                               2   4.0931 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 (AO22X2_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0001 &   3.5968 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X2_LVT)       0.1289   1.0000            0.1974 &   3.7941 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  12.0245 
  sd_DQ_out[17] (out)                       0.0000   0.1289   1.0000   0.0000   0.0003 &   3.7945 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                        3.7945

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7945
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1945


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2300     3.2800
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2800 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/Q (DFFNARX1_LVT)
                                                     0.0800   1.0000            0.3151 &   3.5951 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[13] (net)
                               2   3.8908 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 (AO22X2_LVT)
                                            0.0000   0.0800   1.0000   0.0000   0.0001 &   3.5951 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X2_LVT)       0.1311   1.0000            0.1979 &   3.7930 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  12.3482 
  sd_DQ_out[13] (out)                       0.0000   0.1311   1.0000   0.0000   0.0004 &   3.7934 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                        3.7934

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7934
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1934


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2312     3.2812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2812 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/Q (DFFNARX1_LVT)
                                                     0.0772   1.0000            0.3132 &   3.5943 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[16] (net)
                               2   3.6705 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 (AO22X2_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0001 &   3.5944 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X2_LVT)       0.1322   1.0000            0.1976 &   3.7919 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  12.5114 
  sd_DQ_out[16] (out)                       0.0000   0.1322   1.0000   0.0000   0.0004 &   3.7923 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                        3.7923

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7923
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1923


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2299     3.2799
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2799 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/Q (DFFNARX1_LVT)
                                                     0.0620   1.0000            0.3020 &   3.5819 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[21] (net)
                               2   2.4367 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 (AO22X2_LVT)
                                            0.0000   0.0620   1.0000   0.0000   0.0000 &   3.5819 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X2_LVT)       0.1502   1.0000            0.2040 &   3.7858 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1  15.1832 
  sd_DQ_out[21] (out)                       0.0076   0.1502   1.0000   0.0052   0.0060 &   3.7918 r
  sd_DQ_out[21] (net)          1 
  data arrival time                                                                        3.7918

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1918


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2303     3.2803
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000     3.2803 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/Q (DFFNARX1_LVT)
                                                     0.0709   1.0000            0.3085 &   3.5888 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[28] (net)
                               2   3.1607 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 (AO22X2_LVT)
                                            0.0023   0.0709   1.0000   0.0016   0.0016 &   3.5904 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X2_LVT)       0.1377   1.0000            0.1989 &   3.7893 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  13.3333 
  sd_DQ_out[28] (out)                       0.0000   0.1377   1.0000   0.0000   0.0005 &   3.7898 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                        3.7898

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7898
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1898


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2321     3.2821
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2821 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/Q (DFFNARX1_LVT)
                                                     0.0702   1.0000            0.3080 &   3.5901 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[2] (net)
                               2   3.1003 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A2 (AO22X2_LVT)
                                            0.0000   0.0702   1.0000   0.0000   0.0000 &   3.5901 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X2_LVT)       0.1381   1.0000            0.1989 &   3.7890 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  13.3896 
  sd_DQ_out[2] (out)                        0.0000   0.1381   1.0000   0.0000   0.0005 &   3.7896 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                        3.7896

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7896
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1896


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2301     3.2801
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_19_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2801 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_19_/Q (DFFNARX1_LVT)
                                                     0.0710   1.0000            0.3086 &   3.5887 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[19] (net)
                               2   3.1659 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 (AO22X2_LVT)
                                            0.0000   0.0710   1.0000   0.0000   0.0000 &   3.5887 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1318   1.0000            0.1949 &   3.7836 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  12.4485 
  sd_DQ_out[19] (out)                       0.0063   0.1318   1.0000   0.0044   0.0047 &   3.7884 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                        3.7884

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7884
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1884


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2321     3.2821
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2821 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/Q (DFFNARX1_LVT)
                                                     0.0613   1.0000            0.3015 &   3.5836 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[22] (net)
                               2   2.3791 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 (AO22X2_LVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &   3.5836 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X2_LVT)       0.1490   1.0000            0.2028 &   3.7864 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  14.9971 
  sd_DQ_out[22] (out)                       0.0000   0.1490   1.0000   0.0000   0.0007 &   3.7872 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                        3.7872

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1872


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2302     3.2802
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/Q (DFFNARX1_LVT)
                                                     0.0721   1.0000            0.3094 &   3.5895 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[24] (net)
                               2   3.2582 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 (AO22X2_LVT)
                                            0.0000   0.0721   1.0000   0.0000   0.0000 &   3.5896 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X2_LVT)       0.1318   1.0000            0.1954 &   3.7850 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  12.4635 
  sd_DQ_out[24] (out)                       0.0000   0.1318   1.0000   0.0000   0.0004 &   3.7854 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                        3.7854

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7854
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1854


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2302     3.2802
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (DFFNARX1_LVT)
                                                     0.0714   1.0000            0.3089 &   3.5891 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[11] (net)
                               2   3.2013 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 (AO22X2_LVT)
                                            0.0000   0.0714   1.0000   0.0000   0.0000 &   3.5891 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X2_LVT)       0.1316   1.0000            0.1950 &   3.7841 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1  12.4308 
  sd_DQ_out[11] (out)                       0.0000   0.1316   1.0000   0.0000   0.0004 &   3.7845 r
  sd_DQ_out[11] (net)          1 
  data arrival time                                                                        3.7845

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7845
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1845


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2302     3.2802
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000     3.2802 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/Q (DFFNARX1_LVT)
                                                     0.0684   1.0000            0.3067 &   3.5869 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[15] (net)
                               2   2.9594 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 (AO22X2_LVT)
                                            0.0000   0.0684   1.0000   0.0000   0.0000 &   3.5870 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X2_LVT)       0.1362   1.0000            0.1969 &   3.7839 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1  13.1023 
  sd_DQ_out[15] (out)                       0.0000   0.1362   1.0000   0.0000   0.0005 &   3.7844 r
  sd_DQ_out[15] (net)          1 
  data arrival time                                                                        3.7844

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7844
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1844


  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cto_buf_58700/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.3475     1.3475
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0713                     0.0000     1.3475 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0424   1.0000            0.2518 &   1.5992 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   1.3822 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_82108/A2 (AO21X1_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000 &   1.5993 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_82108/Y (AO21X1_LVT)
                                                     0.0404   1.0000            0.1261 &   1.7254 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   0.5865 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0404   1.0000   0.0000   0.0000 &   1.7254 f
  data arrival time                                                                        1.7254

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock network delay (propagated)                                              0.5973     1.7973
  clock reconvergence pessimism                                                 0.0297     1.8270
  clock uncertainty                                                            -0.1000     1.7270
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)                                       1.7270 f
  clock gating setup time                                     1.0000           -0.1849     1.5421
  data required time                                                                       1.5421
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5421
  data arrival time                                                                       -1.7254
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1833


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2320     3.2820
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2820 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/Q (DFFNARX1_LVT)
                                                     0.0595   1.0000            0.3003 &   3.5823 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[26] (net)
                               2   2.2411 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 (AO22X2_LVT)
                                            0.0056   0.0595   1.0000   0.0039   0.0039 &   3.5862 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X2_LVT)       0.1369   1.0000            0.1939 &   3.7801 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  13.2155 
  sd_DQ_out[26] (out)                       0.0000   0.1369   1.0000   0.0000   0.0006 &   3.7807 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                        3.7807

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7807
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1807


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2300     3.2800
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000     3.2800 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/Q (DFFNARX1_LVT)
                                                     0.0638   1.0000            0.3033 &   3.5833 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[31] (net)
                               2   2.5813 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 (AO22X2_LVT)
                                            0.0000   0.0638   1.0000   0.0000   0.0000 &   3.5833 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X2_LVT)       0.1346   1.0000            0.1940 &   3.7773 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1  12.8683 
  sd_DQ_out[31] (out)                       0.0000   0.1346   1.0000   0.0000   0.0004 &   3.7778 r
  sd_DQ_out[31] (net)          1 
  data arrival time                                                                        3.7778

  clock v_SDRAM_CLK (rise edge)                      0.0000                     4.1000     4.1000
  clock network delay (ideal)                                                   0.5000     4.6000
  clock reconvergence pessimism                                                 0.0000     4.6000
  clock uncertainty                                                            -0.1000     4.5000
  output external delay                                                        -0.9000     3.6000
  data required time                                                                       3.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6000
  data arrival time                                                                       -3.7778
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1778


  Startpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_649857150/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1914     1.1914
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_HVT)
                                                     0.0458                     0.0000     1.1914 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_HVT)
                                                     0.2925   1.0000            1.3696 &   2.5610 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count[0] (net)
                               4   4.0822 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3/A2 (XOR2X1_HVT)
                                            0.0000   0.2925   1.0000   0.0000   0.0000 &   2.5610 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3/Y (XOR2X1_HVT)
                                                     0.2660   1.0000            1.0845 &   3.6455 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n7 (net)
                               1   0.7651 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10/A1 (AND2X1_HVT)
                                            0.0265   0.2660   1.0000   0.0177   0.0178 &   3.6633 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10/Y (AND2X1_HVT)
                                                     0.2086   1.0000            0.4871 &   4.1504 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n9 (net)
                               2   2.5611 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9/A2 (AND2X1_HVT)
                                            0.0477   0.2086   1.0000   0.0308   0.0309 &   4.1812 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9/Y (AND2X1_HVT)
                                                     0.1454   1.0000            0.4030 &   4.5842 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n5 (net)
                               1   0.7228 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_HVT)
                                            0.0110   0.1454   1.0000   0.0076   0.0077 &   4.5918 f
  data arrival time                                                                        4.5918

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9790     5.0790
  clock reconvergence pessimism                                                 0.0790     5.1580
  clock uncertainty                                                            -0.1000     5.0580
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_HVT)              5.0580 r
  library setup time                                          1.0000           -0.6137     4.4443
  data required time                                                                       4.4443
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4443
  data arrival time                                                                       -4.5918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1475


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_/CLK (SDFFNARX1_HVT)
                                                     0.0658                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_/Q (SDFFNARX1_HVT)
                                                     0.2637   1.0000            1.1565 &   4.4814 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_871 (net)
                               2   3.2381 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1581/A (NBUFFX4_LVT)
                                            0.0480   0.2637   1.0000   0.0345   0.0345 &   4.5159 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1581/Y (NBUFFX4_LVT)
                                                     0.0742   1.0000            0.2394 &   4.7554 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1012 (net)
                               4   3.8591 
  I_SDRAM_TOP/I_SDRAM_IF/U5343/A2 (AO22X1_HVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0000 &   4.7554 f
  I_SDRAM_TOP/I_SDRAM_IF/U5343/Y (AO22X1_HVT)        0.1707   1.0000            0.5403 &   5.2956 f
  I_SDRAM_TOP/I_SDRAM_IF/n3280 (net)
                               1   0.7988 
  I_SDRAM_TOP/I_SDRAM_IF/U5348/A1 (OR2X1_RVT)
                                            0.0251   0.1707   1.0000   0.0178   0.0178 &   5.3134 f
  I_SDRAM_TOP/I_SDRAM_IF/U5348/Y (OR2X1_RVT)         0.0793   1.0000            0.3091 &   5.6225 f
  I_SDRAM_TOP/I_SDRAM_IF/n5530 (net)
                               2   1.4670 
  I_SDRAM_TOP/I_SDRAM_IF/U8730/A2 (AO22X1_RVT)
                                            0.0047   0.0793   1.0000   0.0033   0.0033 &   5.6258 f
  I_SDRAM_TOP/I_SDRAM_IF/U8730/Y (AO22X1_RVT)        0.0907   1.0000            0.3087 &   5.9344 f
  I_SDRAM_TOP/I_SDRAM_IF/N2659 (net)
                               1   1.3328 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/D (SDFFNARX1_HVT)
                                            0.0056   0.0907   1.0000   0.0039   0.0039 &   5.9383 f
  data arrival time                                                                        5.9383

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0801     7.3704
  clock uncertainty                                                            -0.1000     7.2704
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/CLK (SDFFNARX1_HVT)                        7.2704 f
  library setup time                                          1.0000           -1.4441     5.8263
  data required time                                                                       5.8263
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8263
  data arrival time                                                                       -5.9383
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1120


  Startpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_649857150/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1914     1.1914
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_HVT)
                                                     0.0458                     0.0000     1.1914 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_HVT)
                                                     0.2925   1.0000            1.3696 &   2.5610 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count[0] (net)
                               4   4.0822 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U2/A2 (NAND2X0_HVT)
                                            0.0000   0.2925   1.0000   0.0000   0.0000 &   2.5610 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U2/Y (NAND2X0_HVT)
                                                     0.3259   1.0000            0.4567 &   3.0178 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/n3 (net)
                               1   1.3788 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U1/A1 (XNOR2X1_HVT)
                                            0.0000   0.3259   1.0000   0.0000   0.0000 &   3.0178 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U1/Y (XNOR2X1_HVT)
                                                     0.2978   1.0000            0.9277 &   3.9455 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n8 (net)
                               2   2.4634 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U11/A1 (AND2X1_HVT)
                                            0.0782   0.2978   1.0000   0.0552   0.0553 &   4.0007 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U11/Y (AND2X1_HVT)
                                                     0.1904   1.0000            0.4999 &   4.5006 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n10 (net)
                               1   1.8375 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/D (DFFARX1_HVT)
                                            0.0501   0.1904   1.0000   0.0361   0.0361 &   4.5368 r
  data arrival time                                                                        4.5368

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9790     5.0790
  clock reconvergence pessimism                                                 0.0790     5.1580
  clock uncertainty                                                            -0.1000     5.0580
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK (DFFARX1_HVT)              5.0580 r
  library setup time                                          1.0000           -0.6325     4.4256
  data required time                                                                       4.4256
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4256
  data arrival time                                                                       -4.5368
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1112


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2250     1.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__16_/CLK (SDFFARX1_HVT)
                                                     0.1307                     0.0000     1.2250 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__16_/Q (SDFFARX1_HVT)
                                                     0.3346   1.0000            1.3459 &   2.5709 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__16_ (net)
                               5   5.7612 
  I_SDRAM_TOP/I_SDRAM_IF/U1169/A2 (AO22X1_HVT)
                                            0.0355   0.3346   1.0000   0.0246   0.0246 &   2.5955 f
  I_SDRAM_TOP/I_SDRAM_IF/U1169/Y (AO22X1_HVT)        0.2040   1.0000            0.7937 &   3.3892 f
  I_SDRAM_TOP/I_SDRAM_IF/n325 (net)
                               1   1.8657 
  I_SDRAM_TOP/I_SDRAM_IF/U1171/A1 (OR2X1_HVT)
                                            0.0411   0.2040   1.0000   0.0278   0.0278 &   3.4170 f
  I_SDRAM_TOP/I_SDRAM_IF/U1171/Y (OR2X1_HVT)         0.1679   1.0000            0.5332 &   3.9502 f
  I_SDRAM_TOP/I_SDRAM_IF/n1871 (net)
                               2   1.5488 
  I_SDRAM_TOP/I_SDRAM_IF/U3729/A2 (AO22X1_HVT)
                                            0.0076   0.1679   1.0000   0.0053   0.0053 &   3.9555 f
  I_SDRAM_TOP/I_SDRAM_IF/U3729/Y (AO22X1_HVT)        0.1669   1.0000            0.6115 &   4.5670 f
  I_SDRAM_TOP/I_SDRAM_IF/N1303 (net)
                               1   0.6740 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__8_/D (SDFFARX1_RVT)
                                            0.0136   0.1669   1.0000   0.0094   0.0094 &   4.5764 f
  data arrival time                                                                        4.5764

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0578     5.1578
  clock reconvergence pessimism                                                 0.0703     5.2281
  clock uncertainty                                                            -0.1000     5.1281
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__8_/CLK (SDFFARX1_RVT)                        5.1281 r
  library setup time                                          1.0000           -0.6580     4.4702
  data required time                                                                       4.4702
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4702
  data arrival time                                                                       -4.5764
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1063


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0765     1.0765
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK (SDFFARX1_RVT)
                                                     0.0745                     0.0000     1.0765 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/QN (SDFFARX1_RVT)
                                                     0.1104   1.0000            0.3684 &   1.4449 r
  I_PCI_TOP/n110 (net)         1   0.7382 
  I_PCI_TOP/ZBUF_494_inst_33871/A (NBUFFX2_RVT)
                                            0.0000   0.1104   1.0000   0.0000   0.0000 &   1.4449 r
  I_PCI_TOP/ZBUF_494_inst_33871/Y (NBUFFX2_RVT)      0.2290   1.0000            0.2437 &   1.6887 r
  I_PCI_TOP/ZBUF_494_3188 (net)
                               5  13.8103 
  I_PCI_TOP/HFSINV_546_5675/A (INVX4_LVT)   0.0412   0.2290   1.0000   0.0295   0.0299 &   1.7186 r
  I_PCI_TOP/HFSINV_546_5675/Y (INVX4_LVT)            0.1292   1.0000            0.0929 &   1.8115 f
  I_PCI_TOP/HFSNET_209 (net)  12  20.0231 
  I_PCI_TOP/U1635/A2 (AND2X1_LVT)           0.0040   0.1294   1.0000   0.0027   0.0042 &   1.8156 f
  I_PCI_TOP/U1635/Y (AND2X1_LVT)                     0.0521   1.0000            0.1611 &   1.9768 f
  I_PCI_TOP/n1369 (net)        3   2.9869 
  I_PCI_TOP/U1637/A2 (XOR3X1_HVT)           0.0000   0.0521   1.0000   0.0000   0.0000 &   1.9768 f
  I_PCI_TOP/U1637/Y (XOR3X1_HVT)                     0.2944   1.0000            1.4228 &   3.3996 f
  I_PCI_TOP/n1379 (net)        1   2.9559 
  I_PCI_TOP/U1686/B (FADDX1_LVT)            0.0000   0.2944   1.0000   0.0000   0.0000 &   3.3996 f
  I_PCI_TOP/U1686/S (FADDX1_LVT)                     0.0914   1.0000            0.3519 &   3.7515 f
  I_PCI_TOP/n1383 (net)        1   2.9737 
  I_PCI_TOP/U1688/B (FADDX1_LVT)            0.0000   0.0914   1.0000   0.0000   0.0000 &   3.7516 f
  I_PCI_TOP/U1688/S (FADDX1_LVT)                     0.0524   1.0000            0.2474 &   3.9990 r
  I_PCI_TOP/n1338 (net)        1   0.8380 
  I_PCI_TOP/U1640/A (INVX0_RVT)             0.0000   0.0524   1.0000   0.0000   0.0000 &   3.9990 r
  I_PCI_TOP/U1640/Y (INVX0_RVT)                      0.0701   1.0000            0.0739 &   4.0729 f
  I_PCI_TOP/n1388 (net)        1   2.2918 
  I_PCI_TOP/U1691/B (FADDX1_LVT)            0.0000   0.0701   1.0000   0.0000   0.0000 &   4.0729 f
  I_PCI_TOP/U1691/CO (FADDX1_LVT)                    0.0682   1.0000            0.1602 &   4.2331 f
  I_PCI_TOP/n1443 (net)        1   2.2448 
  I_PCI_TOP/U1750/CI (FADDX1_LVT)           0.0008   0.0682   1.0000   0.0006   0.0006 &   4.2337 f
  I_PCI_TOP/U1750/CO (FADDX1_LVT)                    0.0806   1.0000            0.1733 &   4.4070 f
  I_PCI_TOP/n1563 (net)        1   3.4971 
  I_PCI_TOP/U1873/CI (FADDX1_LVT)           0.0056   0.0806   1.0000   0.0039   0.0040 &   4.4109 f
  I_PCI_TOP/U1873/CO (FADDX1_LVT)                    0.0700   1.0000            0.1658 &   4.5767 f
  I_PCI_TOP/n1674 (net)        1   2.1595 
  I_PCI_TOP/U1980/CI (FADDX1_LVT)           0.0027   0.0700   1.0000   0.0019   0.0019 &   4.5786 f
  I_PCI_TOP/U1980/CO (FADDX1_LVT)                    0.0739   1.0000            0.1675 &   4.7460 f
  I_PCI_TOP/n1798 (net)        1   2.8324 
  I_PCI_TOP/U2095/CI (FADDX1_LVT)           0.0067   0.0739   1.0000   0.0046   0.0047 &   4.7507 f
  I_PCI_TOP/U2095/CO (FADDX1_LVT)                    0.0694   1.0000            0.1654 &   4.9162 f
  I_PCI_TOP/n2151 (net)        1   2.4495 
  I_PCI_TOP/U2434/CI (FADDX1_LVT)           0.0000   0.0694   1.0000   0.0000   0.0000 &   4.9162 f
  I_PCI_TOP/U2434/CO (FADDX1_LVT)                    0.0705   1.0000            0.1635 &   5.0797 f
  I_PCI_TOP/n2440 (net)        1   2.4693 
  I_PCI_TOP/U2689/CI (FADDX1_LVT)           0.0063   0.0705   1.0000   0.0043   0.0043 &   5.0840 f
  I_PCI_TOP/U2689/CO (FADDX1_LVT)                    0.0735   1.0000            0.1693 &   5.2532 f
  I_PCI_TOP/n2581 (net)        1   2.9878 
  I_PCI_TOP/U2815/CI (FADDX1_LVT)           0.0030   0.0735   1.0000   0.0021   0.0022 &   5.2554 f
  I_PCI_TOP/U2815/CO (FADDX1_LVT)                    0.0698   1.0000            0.1657 &   5.4211 f
  I_PCI_TOP/n2843 (net)        1   2.4962 
  I_PCI_TOP/U3032/CI (FADDX1_LVT)           0.0062   0.0698   1.0000   0.0043   0.0043 &   5.4255 f
  I_PCI_TOP/U3032/CO (FADDX1_LVT)                    0.0652   1.0000            0.1579 &   5.5834 f
  I_PCI_TOP/n3004 (net)        1   1.9251 
  I_PCI_TOP/U3158/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   5.5834 f
  I_PCI_TOP/U3158/CO (FADDX1_LVT)                    0.0692   1.0000            0.1612 &   5.7446 f
  I_PCI_TOP/n3165 (net)        1   2.4391 
  I_PCI_TOP/U3283/CI (FADDX1_LVT)           0.0000   0.0692   1.0000   0.0000   0.0000 &   5.7446 f
  I_PCI_TOP/U3283/CO (FADDX1_LVT)                    0.0747   1.0000            0.1701 &   5.9148 f
  I_PCI_TOP/n3320 (net)        1   3.1370 
  I_PCI_TOP/U3397/CI (FADDX1_LVT)           0.0000   0.0747   1.0000   0.0000   0.0001 &   5.9148 f
  I_PCI_TOP/U3397/CO (FADDX1_LVT)                    0.0722   1.0000            0.1695 &   6.0843 f
  I_PCI_TOP/n3459 (net)        1   2.8119 
  I_PCI_TOP/U3499/CI (FADDX1_LVT)           0.0000   0.0722   1.0000   0.0000   0.0000 &   6.0844 f
  I_PCI_TOP/U3499/CO (FADDX1_LVT)                    0.0894   1.0000            0.1890 &   6.2733 f
  I_PCI_TOP/n3593 (net)        1   5.1356 
  I_PCI_TOP/U3600/B (FADDX1_LVT)            0.0053   0.0894   1.0000   0.0037   0.0038 &   6.2771 f
  I_PCI_TOP/U3600/CO (FADDX1_LVT)                    0.0635   1.0000            0.1630 &   6.4402 f
  I_PCI_TOP/n3716 (net)        1   1.6899 
  I_PCI_TOP/U3689/CI (FADDX1_LVT)           0.0000   0.0635   1.0000   0.0000   0.0000 &   6.4402 f
  I_PCI_TOP/U3689/CO (FADDX1_LVT)                    0.0650   1.0000            0.1548 &   6.5949 f
  I_PCI_TOP/n3871 (net)        1   1.9148 
  I_PCI_TOP/U3803/CI (FADDX1_LVT)           0.0000   0.0650   1.0000   0.0000   0.0000 &   6.5950 f
  I_PCI_TOP/U3803/CO (FADDX1_LVT)                    0.0710   1.0000            0.1635 &   6.7584 f
  I_PCI_TOP/n4012 (net)        1   2.6748 
  I_PCI_TOP/U3906/CI (FADDX1_LVT)           0.0041   0.0710   1.0000   0.0028   0.0028 &   6.7613 f
  I_PCI_TOP/U3906/CO (FADDX1_LVT)                    0.0723   1.0000            0.1679 &   6.9292 f
  I_PCI_TOP/n4148 (net)        1   2.8278 
  I_PCI_TOP/U4007/CI (FADDX1_LVT)           0.0031   0.0723   1.0000   0.0021   0.0022 &   6.9313 f
  I_PCI_TOP/U4007/CO (FADDX1_LVT)                    0.0676   1.0000            0.1615 &   7.0929 f
  I_PCI_TOP/n4404 (net)        1   2.1395 
  I_PCI_TOP/U4194/CI (FADDX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   7.0929 f
  I_PCI_TOP/U4194/CO (FADDX1_LVT)                    0.0642   1.0000            0.1553 &   7.2482 f
  I_PCI_TOP/n4482 (net)        1   1.8103 
  I_PCI_TOP/U4246/CI (FADDX1_LVT)           0.0000   0.0642   1.0000   0.0000   0.0000 &   7.2482 f
  I_PCI_TOP/U4246/CO (FADDX1_LVT)                    0.0638   1.0000            0.1527 &   7.4010 f
  I_PCI_TOP/n4546 (net)        1   1.7440 
  I_PCI_TOP/U4289/CI (FADDX1_LVT)           0.0000   0.0638   1.0000   0.0000   0.0000 &   7.4010 f
  I_PCI_TOP/U4289/CO (FADDX1_LVT)                    0.0647   1.0000            0.1537 &   7.5547 f
  I_PCI_TOP/n5900 (net)        1   1.8272 
  I_PCI_TOP/U5322/CI (FADDX1_LVT)           0.0000   0.0647   1.0000   0.0000   0.0000 &   7.5547 f
  I_PCI_TOP/U5322/CO (FADDX1_LVT)                    0.0786   1.0000            0.1607 &   7.7154 f
  I_PCI_TOP/n6608 (net)        1   2.4113 
  I_PCI_TOP/U5859/CI (FADDX1_LVT)           0.0000   0.0786   1.0000   0.0000   0.0000 &   7.7154 f
  I_PCI_TOP/U5859/CO (FADDX1_LVT)                    0.0845   1.0000            0.1632 &   7.8787 f
  I_PCI_TOP/n7295 (net)        1   2.0054 
  I_PCI_TOP/U6377/CI (FADDX1_LVT)           0.0000   0.0845   1.0000   0.0000   0.0000 &   7.8787 f
  I_PCI_TOP/U6377/S (FADDX1_LVT)                     0.0571   1.0000            0.2530 &   8.1317 r
  I_PCI_TOP/n7298 (net)        1   1.2220 
  I_PCI_TOP/U6378/A (INVX1_LVT)             0.0000   0.0571   1.0000   0.0000   0.0000 &   8.1317 r
  I_PCI_TOP/U6378/Y (INVX1_LVT)                      0.0371   1.0000            0.0348 &   8.1665 f
  I_PCI_TOP/I_PCI_CORE_N559 (net)
                               1   1.5591 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_/D (SDFFARX1_LVT)
                                            0.0011   0.0371   1.0000   0.0008   0.0008 &   8.1673 f
  data arrival time                                                                        8.1673

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9437     8.4437
  clock reconvergence pessimism                                                 0.0710     8.5147
  clock uncertainty                                                            -0.1000     8.4147
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_/CLK (SDFFARX1_LVT)                            8.4147 r
  library setup time                                          1.0000           -0.3521     8.0626
  data required time                                                                       8.0626
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0626
  data arrival time                                                                       -8.1673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1047


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/CLK (SDFFARX2_LVT)
                                                     0.0730                     0.0000     1.0787 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/QN (SDFFARX2_LVT)
                                                     0.1549   1.0000            0.3302 &   1.4089 f
  I_PCI_TOP/mult_x_23_n821 (net)
                               6  11.1061 
  I_PCI_TOP/ZBUF_46_inst_31518/A (NBUFFX2_HVT)
                                            0.0056   0.1550   1.0000   0.0039   0.0050 &   1.4139 f
  I_PCI_TOP/ZBUF_46_inst_31518/Y (NBUFFX2_HVT)       0.2155   1.0000            0.3720 &   1.7859 f
  I_PCI_TOP/ZBUF_46_1925 (net)
                               3   5.5223 
  I_PCI_TOP/U2005/A1 (NOR2X1_HVT)           0.0257   0.2155   1.0000   0.0178   0.0179 &   1.8038 f
  I_PCI_TOP/U2005/Y (NOR2X1_HVT)                     0.2450   1.0000            0.6991 &   2.5028 r
  I_PCI_TOP/n1819 (net)        2   4.1940 
  I_PCI_TOP/U2123/A (FADDX1_HVT)            0.0038   0.2450   1.0000   0.0026   0.0026 &   2.5055 r
  I_PCI_TOP/U2123/CO (FADDX1_HVT)                    0.3861   1.0000            0.8841 &   3.3895 r
  I_PCI_TOP/n1965 (net)        1   2.8866 
  I_PCI_TOP/U2261/A (FADDX1_RVT)            0.0000   0.3861   1.0000   0.0000   0.0000 &   3.3896 r
  I_PCI_TOP/U2261/S (FADDX1_RVT)                     0.1530   1.0000            0.7102 &   4.0997 f
  I_PCI_TOP/n1967 (net)        1   2.3536 
  I_PCI_TOP/U2262/B (FADDX1_LVT)            0.0000   0.1530   1.0000   0.0000   0.0000 &   4.0998 f
  I_PCI_TOP/U2262/S (FADDX1_LVT)                     0.1029   1.0000            0.2671 &   4.3669 f
  I_PCI_TOP/n2024 (net)        1   2.8920 
  I_PCI_TOP/U2314/B (FADDX1_RVT)            0.0048   0.1029   1.0000   0.0033   0.0033 &   4.3702 f
  I_PCI_TOP/U2314/S (FADDX1_RVT)                     0.1298   1.0000            0.5299 &   4.9001 r
  I_PCI_TOP/n1832 (net)        1   2.0519 
  I_PCI_TOP/U2128/A (INVX0_LVT)             0.0095   0.1298   1.0000   0.0066   0.0066 &   4.9067 r
  I_PCI_TOP/U2128/Y (INVX0_LVT)                      0.0771   1.0000            0.0661 &   4.9728 f
  I_PCI_TOP/n2030 (net)        1   2.2105 
  I_PCI_TOP/U2317/A (FADDX1_LVT)            0.0000   0.0771   1.0000   0.0000   0.0000 &   4.9729 f
  I_PCI_TOP/U2317/CO (FADDX1_LVT)                    0.0779   1.0000            0.1972 &   5.1701 f
  I_PCI_TOP/n2847 (net)        1   3.4626 
  I_PCI_TOP/U3034/A (FADDX1_LVT)            0.0000   0.0779   1.0000   0.0000   0.0001 &   5.1701 f
  I_PCI_TOP/U3034/CO (FADDX1_LVT)                    0.0806   1.0000            0.1959 &   5.3661 f
  I_PCI_TOP/n2212 (net)        1   3.2823 
  I_PCI_TOP/U2485/CI (FADDX1_LVT)           0.0054   0.0806   1.0000   0.0038   0.0038 &   5.3699 f
  I_PCI_TOP/U2485/CO (FADDX1_LVT)                    0.0732   1.0000            0.1735 &   5.5434 f
  I_PCI_TOP/n2307 (net)        1   2.9260 
  I_PCI_TOP/U2566/CI (FADDX1_LVT)           0.0000   0.0732   1.0000   0.0000   0.0000 &   5.5434 f
  I_PCI_TOP/U2566/CO (FADDX1_LVT)                    0.0732   1.0000            0.1700 &   5.7135 f
  I_PCI_TOP/n2689 (net)        1   2.9356 
  I_PCI_TOP/U2901/CI (FADDX1_LVT)           0.0022   0.0732   1.0000   0.0015   0.0016 &   5.7150 f
  I_PCI_TOP/U2901/CO (FADDX1_LVT)                    0.0737   1.0000            0.1707 &   5.8858 f
  I_PCI_TOP/n3463 (net)        1   3.0066 
  I_PCI_TOP/U3501/CI (FADDX1_LVT)           0.0033   0.0737   1.0000   0.0023   0.0023 &   5.8881 f
  I_PCI_TOP/U3501/CO (FADDX1_LVT)                    0.0675   1.0000            0.1613 &   6.0494 f
  I_PCI_TOP/n3763 (net)        1   2.0439 
  I_PCI_TOP/U3727/CI (FADDX1_LVT)           0.0000   0.0675   1.0000   0.0000   0.0000 &   6.0494 f
  I_PCI_TOP/U3727/CO (FADDX1_LVT)                    0.0688   1.0000            0.1616 &   6.2110 f
  I_PCI_TOP/n3914 (net)        1   2.3729 
  I_PCI_TOP/U3836/B (FADDX1_LVT)            0.0000   0.0688   1.0000   0.0000   0.0000 &   6.2110 f
  I_PCI_TOP/U3836/CO (FADDX1_LVT)                    0.0678   1.0000            0.1587 &   6.3697 f
  I_PCI_TOP/n4058 (net)        1   2.1569 
  I_PCI_TOP/U3942/CI (FADDX1_LVT)           0.0000   0.0678   1.0000   0.0000   0.0000 &   6.3697 f
  I_PCI_TOP/U3942/CO (FADDX1_LVT)                    0.0716   1.0000            0.1655 &   6.5352 f
  I_PCI_TOP/n4184 (net)        1   2.7492 
  I_PCI_TOP/U4034/CI (FADDX1_LVT)           0.0047   0.0716   1.0000   0.0033   0.0033 &   6.5386 f
  I_PCI_TOP/U4034/CO (FADDX1_LVT)                    0.0740   1.0000            0.1704 &   6.7090 f
  I_PCI_TOP/n4322 (net)        1   3.0483 
  I_PCI_TOP/U4136/CI (FADDX1_LVT)           0.0051   0.0740   1.0000   0.0036   0.0036 &   6.7126 f
  I_PCI_TOP/U4136/CO (FADDX1_LVT)                    0.0647   1.0000            0.1591 &   6.8717 f
  I_PCI_TOP/n4412 (net)        1   1.8620 
  I_PCI_TOP/U4198/CI (FADDX1_LVT)           0.0000   0.0647   1.0000   0.0000   0.0000 &   6.8717 f
  I_PCI_TOP/U4198/CO (FADDX1_LVT)                    0.0652   1.0000            0.1526 &   7.0243 f
  I_PCI_TOP/n4486 (net)        1   1.7104 
  I_PCI_TOP/U4248/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   7.0243 f
  I_PCI_TOP/U4248/CO (FADDX1_LVT)                    0.0635   1.0000            0.1515 &   7.1758 f
  I_PCI_TOP/n4550 (net)        1   1.6138 
  I_PCI_TOP/U4291/CI (FADDX1_LVT)           0.0000   0.0635   1.0000   0.0000   0.0000 &   7.1758 f
  I_PCI_TOP/U4291/CO (FADDX1_LVT)                    0.0646   1.0000            0.1528 &   7.3286 f
  I_PCI_TOP/n6596 (net)        1   1.7704 
  I_PCI_TOP/U5852/CI (FADDX1_LVT)           0.0000   0.0646   1.0000   0.0000   0.0000 &   7.3286 f
  I_PCI_TOP/U5852/CO (FADDX1_LVT)                    0.0685   1.0000            0.1583 &   7.4869 f
  I_PCI_TOP/n7981 (net)        1   2.1822 
  I_PCI_TOP/U6904/CI (FADDX1_LVT)           0.0026   0.0685   1.0000   0.0018   0.0018 &   7.4887 f
  I_PCI_TOP/U6904/CO (FADDX1_LVT)                    0.0649   1.0000            0.1568 &   7.6454 f
  I_PCI_TOP/n7989 (net)        1   1.8855 
  I_PCI_TOP/U6908/CI (FADDX1_LVT)           0.0000   0.0649   1.0000   0.0000   0.0000 &   7.6455 f
  I_PCI_TOP/U6908/CO (FADDX1_LVT)                    0.0794   1.0000            0.1561 &   7.8016 f
  I_PCI_TOP/n4408 (net)        1   1.9670 
  I_PCI_TOP/U4196/CI (FADDX1_LVT)           0.0000   0.0794   1.0000   0.0000   0.0000 &   7.8016 f
  I_PCI_TOP/U4196/S (FADDX1_LVT)                     0.0712   1.0000            0.2576 &   8.0592 r
  I_PCI_TOP/n4411 (net)        1   1.8093 
  I_PCI_TOP/U4197/A (INVX1_HVT)             0.0085   0.0712   1.0000   0.0059   0.0059 &   8.0651 r
  I_PCI_TOP/U4197/Y (INVX1_HVT)                      0.0778   1.0000            0.0946 &   8.1597 f
  I_PCI_TOP/I_PCI_CORE_N271 (net)
                               1   1.0107 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_/D (SDFFARX1_LVT)
                                            0.0060   0.0778   1.0000   0.0041   0.0041 &   8.1639 f
  data arrival time                                                                        8.1639

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9464     8.4464
  clock reconvergence pessimism                                                 0.0859     8.5323
  clock uncertainty                                                            -0.1000     8.4323
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_/CLK (SDFFARX1_LVT)                            8.4323 r
  library setup time                                          1.0000           -0.3731     8.0592
  data required time                                                                       8.0592
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0592
  data arrival time                                                                       -8.1639
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1047


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0922     1.0922
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__22_/CLK (SDFFARX1_LVT)
                                                     0.1013                     0.0000     1.0922 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__22_/QN (SDFFARX1_LVT)
                                                     0.1581   1.0000            0.3362 &   1.4284 r
  I_PCI_TOP/mult_x_26_n821 (net)
                               2   5.5653 
  I_PCI_TOP/U4332/A (INVX4_LVT)             0.0308   0.1581   1.0000   0.0210   0.0211 &   1.4495 r
  I_PCI_TOP/U4332/Y (INVX4_LVT)                      0.1084   1.0000            0.0915 &   1.5409 f
  I_PCI_TOP/n8402 (net)       17  24.3215 
  I_PCI_TOP/U1812/A2 (AND2X1_HVT)           0.0000   0.1085   1.0000   0.0000   0.0009 &   1.5419 f
  I_PCI_TOP/U1812/Y (AND2X1_HVT)                     0.2252   1.0000            0.3917 &   1.9335 f
  I_PCI_TOP/n1617 (net)        3   3.0539 
  I_PCI_TOP/U1930/A (INVX0_HVT)             0.0000   0.2252   1.0000   0.0000   0.0000 &   1.9336 f
  I_PCI_TOP/U1930/Y (INVX0_HVT)                      0.1301   1.0000            0.2206 &   2.1542 r
  I_PCI_TOP/n1615 (net)        1   0.7244 
  I_PCI_TOP/U1931/A2 (NAND2X0_HVT)          0.0000   0.1301   1.0000   0.0000   0.0000 &   2.1542 r
  I_PCI_TOP/U1931/Y (NAND2X0_HVT)                    0.2473   1.0000            0.2782 &   2.4324 f
  I_PCI_TOP/n1619 (net)        1   0.8313 
  I_PCI_TOP/U1933/A2 (AO22X1_HVT)           0.0415   0.2473   1.0000   0.0297   0.0297 &   2.4622 f
  I_PCI_TOP/U1933/Y (AO22X1_HVT)                     0.2940   1.0000            0.7905 &   3.2527 f
  I_PCI_TOP/n1751 (net)        1   4.5661 
  I_PCI_TOP/U2053/B (FADDX1_RVT)            0.0160   0.2940   1.0000   0.0114   0.0115 &   3.2643 f
  I_PCI_TOP/U2053/S (FADDX1_RVT)                     0.1412   1.0000            0.6431 &   3.9073 r
  I_PCI_TOP/n1755 (net)        1   2.5570 
  I_PCI_TOP/U2054/A (FADDX1_LVT)            0.0118   0.1412   1.0000   0.0081   0.0082 &   3.9155 r
  I_PCI_TOP/U2054/S (FADDX1_LVT)                     0.0813   1.0000            0.2806 &   4.1961 f
  I_PCI_TOP/n1722 (net)        1   2.9921 
  I_PCI_TOP/U2021/B (FADDX1_LVT)            0.0000   0.0813   1.0000   0.0000   0.0000 &   4.1962 f
  I_PCI_TOP/U2021/S (FADDX1_LVT)                     0.0531   1.0000            0.2434 &   4.4395 r
  I_PCI_TOP/n1637 (net)        1   0.8998 
  I_PCI_TOP/U1944/A (INVX0_HVT)             0.0000   0.0531   1.0000   0.0000   0.0000 &   4.4395 r
  I_PCI_TOP/U1944/Y (INVX0_HVT)                      0.1451   1.0000            0.1196 &   4.5591 f
  I_PCI_TOP/n1758 (net)        1   1.8429 
  I_PCI_TOP/U2056/CI (FADDX1_LVT)           0.0000   0.1451   1.0000   0.0000   0.0000 &   4.5591 f
  I_PCI_TOP/U2056/CO (FADDX1_LVT)                    0.0743   1.0000            0.2027 &   4.7618 f
  I_PCI_TOP/n1876 (net)        1   2.7132 
  I_PCI_TOP/U2170/CI (FADDX1_LVT)           0.0038   0.0743   1.0000   0.0026   0.0027 &   4.7645 f
  I_PCI_TOP/U2170/CO (FADDX1_LVT)                    0.0750   1.0000            0.1649 &   4.9293 f
  I_PCI_TOP/n2070 (net)        1   2.3723 
  I_PCI_TOP/U2356/CI (FADDX1_LVT)           0.0000   0.0750   1.0000   0.0000   0.0000 &   4.9294 f
  I_PCI_TOP/U2356/CO (FADDX1_LVT)                    0.0683   1.0000            0.1600 &   5.0894 f
  I_PCI_TOP/n2397 (net)        1   1.8960 
  I_PCI_TOP/U2649/CI (FADDX1_LVT)           0.0037   0.0683   1.0000   0.0026   0.0026 &   5.0920 f
  I_PCI_TOP/U2649/CO (FADDX1_LVT)                    0.0656   1.0000            0.1578 &   5.2498 f
  I_PCI_TOP/n2533 (net)        1   1.9711 
  I_PCI_TOP/U2772/CI (FADDX1_LVT)           0.0000   0.0656   1.0000   0.0000   0.0000 &   5.2499 f
  I_PCI_TOP/U2772/CO (FADDX1_LVT)                    0.0757   1.0000            0.1698 &   5.4197 f
  I_PCI_TOP/n2789 (net)        1   3.2759 
  I_PCI_TOP/U2988/CI (FADDX1_LVT)           0.0041   0.0757   1.0000   0.0029   0.0029 &   5.4226 f
  I_PCI_TOP/U2988/CO (FADDX1_LVT)                    0.0675   1.0000            0.1638 &   5.5864 f
  I_PCI_TOP/n2952 (net)        1   2.2008 
  I_PCI_TOP/U3117/CI (FADDX1_LVT)           0.0073   0.0675   1.0000   0.0050   0.0051 &   5.5915 f
  I_PCI_TOP/U3117/CO (FADDX1_LVT)                    0.0663   1.0000            0.1585 &   5.7499 f
  I_PCI_TOP/n3109 (net)        1   2.0600 
  I_PCI_TOP/U3241/CI (FADDX1_LVT)           0.0000   0.0663   1.0000   0.0000   0.0000 &   5.7499 f
  I_PCI_TOP/U3241/CO (FADDX1_LVT)                    0.0629   1.0000            0.1529 &   5.9028 f
  I_PCI_TOP/n3270 (net)        1   1.6770 
  I_PCI_TOP/U3360/CI (FADDX1_LVT)           0.0000   0.0629   1.0000   0.0000   0.0000 &   5.9028 f
  I_PCI_TOP/U3360/CO (FADDX1_LVT)                    0.0741   1.0000            0.1665 &   6.0693 f
  I_PCI_TOP/n3414 (net)        1   3.0720 
  I_PCI_TOP/U3465/CI (FADDX1_LVT)           0.0000   0.0741   1.0000   0.0000   0.0001 &   6.0694 f
  I_PCI_TOP/U3465/CO (FADDX1_LVT)                    0.0730   1.0000            0.1703 &   6.2396 f
  I_PCI_TOP/n3550 (net)        1   2.9171 
  I_PCI_TOP/U3567/CI (FADDX1_LVT)           0.0000   0.0730   1.0000   0.0000   0.0001 &   6.2397 f
  I_PCI_TOP/U3567/CO (FADDX1_LVT)                    0.0770   1.0000            0.1701 &   6.4097 f
  I_PCI_TOP/n3676 (net)        1   2.9457 
  I_PCI_TOP/U3661/CI (FADDX1_LVT)           0.0182   0.0770   1.0000   0.0130   0.0130 &   6.4227 f
  I_PCI_TOP/U3661/CO (FADDX1_LVT)                    0.0688   1.0000            0.1661 &   6.5888 f
  I_PCI_TOP/n3837 (net)        1   2.3654 
  I_PCI_TOP/U3779/CI (FADDX1_LVT)           0.0080   0.0688   1.0000   0.0055   0.0056 &   6.5944 f
  I_PCI_TOP/U3779/CO (FADDX1_LVT)                    0.0743   1.0000            0.1695 &   6.7639 f
  I_PCI_TOP/n3980 (net)        1   3.0912 
  I_PCI_TOP/U3883/A (FADDX1_LVT)            0.0000   0.0743   1.0000   0.0000   0.0001 &   6.7639 f
  I_PCI_TOP/U3883/CO (FADDX1_LVT)                    0.0695   1.0000            0.1822 &   6.9461 f
  I_PCI_TOP/n4119 (net)        1   2.1271 
  I_PCI_TOP/U3986/CI (FADDX1_LVT)           0.0047   0.0695   1.0000   0.0033   0.0033 &   6.9494 f
  I_PCI_TOP/U3986/CO (FADDX1_LVT)                    0.0686   1.0000            0.1620 &   7.1114 f
  I_PCI_TOP/n4378 (net)        1   2.3201 
  I_PCI_TOP/U4176/CI (FADDX1_LVT)           0.0000   0.0686   1.0000   0.0000   0.0000 &   7.1115 f
  I_PCI_TOP/U4176/CO (FADDX1_LVT)                    0.0661   1.0000            0.1587 &   7.2701 f
  I_PCI_TOP/n4460 (net)        1   2.0339 
  I_PCI_TOP/U4231/CI (FADDX1_LVT)           0.0000   0.0661   1.0000   0.0000   0.0000 &   7.2702 f
  I_PCI_TOP/U4231/CO (FADDX1_LVT)                    0.0652   1.0000            0.1562 &   7.4263 f
  I_PCI_TOP/n4527 (net)        1   1.9256 
  I_PCI_TOP/U4276/CI (FADDX1_LVT)           0.0034   0.0652   1.0000   0.0023   0.0024 &   7.4287 f
  I_PCI_TOP/U4276/CO (FADDX1_LVT)                    0.0800   1.0000            0.1589 &   7.5876 f
  I_PCI_TOP/n5885 (net)        1   2.2208 
  I_PCI_TOP/U5312/CI (FADDX1_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   7.5876 f
  I_PCI_TOP/U5312/CO (FADDX1_LVT)                    0.0648   1.0000            0.1609 &   7.7486 f
  I_PCI_TOP/n5912 (net)        1   1.7868 
  I_PCI_TOP/U5329/CI (FADDX1_LVT)           0.0000   0.0648   1.0000   0.0000   0.0000 &   7.7486 f
  I_PCI_TOP/U5329/CO (FADDX1_LVT)                    0.0857   1.0000            0.1540 &   7.9025 f
  I_PCI_TOP/n7278 (net)        1   1.8111 
  I_PCI_TOP/U6367/CI (FADDX1_LVT)           0.0000   0.0857   1.0000   0.0000   0.0000 &   7.9026 f
  I_PCI_TOP/U6367/S (FADDX1_LVT)                     0.0527   1.0000            0.2490 &   8.1515 r
  I_PCI_TOP/n7281 (net)        1   0.8594 
  I_PCI_TOP/U6368/A (INVX0_LVT)             0.0034   0.0527   1.0000   0.0023   0.0023 &   8.1539 r
  I_PCI_TOP/U6368/Y (INVX0_LVT)                      0.0303   1.0000            0.0279 &   8.1818 f
  I_PCI_TOP/I_PCI_CORE_N367 (net)
                               1   0.6058 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_/D (SDFFARX1_LVT)
                                            0.0000   0.0303   1.0000   0.0000   0.0000 &   8.1818 f
  data arrival time                                                                        8.1818

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9507     8.4507
  clock reconvergence pessimism                                                 0.0710     8.5217
  clock uncertainty                                                            -0.1000     8.4217
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__30_/CLK (SDFFARX1_LVT)                            8.4217 r
  library setup time                                          1.0000           -0.3441     8.0776
  data required time                                                                       8.0776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0776
  data arrival time                                                                       -8.1818
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1042


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2120     1.2120
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2120 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/Q (SDFFARX1_HVT)
                                                     0.3185   1.0000            1.3174 &   2.5294 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__28_ (net)
                               5   5.3109 
  I_SDRAM_TOP/I_SDRAM_IF/U1452/A2 (AO22X1_HVT)
                                            0.0121   0.3185   1.0000   0.0084   0.0084 &   2.5379 f
  I_SDRAM_TOP/I_SDRAM_IF/U1452/Y (AO22X1_HVT)        0.1850   1.0000            0.7593 &   3.2971 f
  I_SDRAM_TOP/I_SDRAM_IF/n447 (net)
                               1   1.2485 
  I_SDRAM_TOP/I_SDRAM_IF/U1455/A1 (OR2X1_HVT)
                                            0.0075   0.1850   1.0000   0.0052   0.0052 &   3.3023 f
  I_SDRAM_TOP/I_SDRAM_IF/U1455/Y (OR2X1_HVT)         0.1871   1.0000            0.5339 &   3.8363 f
  I_SDRAM_TOP/I_SDRAM_IF/n513 (net)
                               2   2.1504 
  I_SDRAM_TOP/I_SDRAM_IF/U1459/A2 (AO22X1_HVT)
                                            0.0377   0.1871   1.0000   0.0271   0.0271 &   3.8634 f
  I_SDRAM_TOP/I_SDRAM_IF/U1459/Y (AO22X1_HVT)        0.1954   1.0000            0.6610 &   4.5244 f
  I_SDRAM_TOP/I_SDRAM_IF/N1414 (net)
                               1   1.5959 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/D (SDFFARX1_RVT)
                                            0.0520   0.1954   1.0000   0.0375   0.0375 &   4.5619 f
  data arrival time                                                                        4.5619

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.0703     5.2302
  clock uncertainty                                                            -0.1000     5.1302
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/CLK (SDFFARX1_RVT)                       5.1302 r
  library setup time                                          1.0000           -0.6709     4.4593
  data required time                                                                       4.4593
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4593
  data arrival time                                                                       -4.5619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1026


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2138     1.2138
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/CLK (SDFFARX2_HVT)
                                                     0.1091                     0.0000     1.2138 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/Q (SDFFARX2_HVT)
                                                     0.2807   1.0000            1.4541 &   2.6679 f
  I_SDRAM_TOP/I_SDRAM_IF/n17789 (net)
                               5   6.4826 
  I_SDRAM_TOP/I_SDRAM_IF/U11736/A2 (AO22X1_HVT)
                                            0.0443   0.2807   1.0000   0.0316   0.0317 &   2.6996 f
  I_SDRAM_TOP/I_SDRAM_IF/U11736/Y (AO22X1_HVT)       0.1831   1.0000            0.7254 &   3.4250 f
  I_SDRAM_TOP/I_SDRAM_IF/n8610 (net)
                               1   1.1922 
  I_SDRAM_TOP/I_SDRAM_IF/U11737/A2 (OR2X1_HVT)
                                            0.0430   0.1831   1.0000   0.0309   0.0309 &   3.4559 f
  I_SDRAM_TOP/I_SDRAM_IF/U11737/Y (OR2X1_HVT)        0.1597   1.0000            0.4435 &   3.8995 f
  I_SDRAM_TOP/I_SDRAM_IF/n9464 (net)
                               2   1.2859 
  I_SDRAM_TOP/I_SDRAM_IF/U11741/A2 (AO22X1_HVT)
                                            0.0061   0.1597   1.0000   0.0042   0.0042 &   3.9037 f
  I_SDRAM_TOP/I_SDRAM_IF/U11741/Y (AO22X1_HVT)       0.1871   1.0000            0.6294 &   4.5331 f
  I_SDRAM_TOP/I_SDRAM_IF/N1636 (net)
                               1   1.3251 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__24_/D (SDFFARX1_RVT)
                                            0.0415   0.1871   1.0000   0.0292   0.0292 &   4.5622 f
  data arrival time                                                                        4.5622

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0567     5.1567
  clock reconvergence pessimism                                                 0.0703     5.2270
  clock uncertainty                                                            -0.1000     5.1270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__24_/CLK (SDFFARX1_RVT)                       5.1270 r
  library setup time                                          1.0000           -0.6671     4.4599
  data required time                                                                       4.4599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4599
  data arrival time                                                                       -4.5622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1024


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/Q (SDFFARX1_HVT)
                                                     0.3014   1.0000            1.3102 &   2.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/n17472 (net)
                               5   4.8411 
  I_SDRAM_TOP/I_SDRAM_IF/U3880/A2 (AO22X1_HVT)
                                            0.0399   0.3014   1.0000   0.0264   0.0264 &   2.5563 f
  I_SDRAM_TOP/I_SDRAM_IF/U3880/Y (AO22X1_HVT)        0.1859   1.0000            0.7459 &   3.3022 f
  I_SDRAM_TOP/I_SDRAM_IF/n1992 (net)
                               1   1.2814 
  I_SDRAM_TOP/I_SDRAM_IF/U3882/A1 (OR2X1_HVT)
                                            0.0257   0.1859   1.0000   0.0181   0.0181 &   3.3204 f
  I_SDRAM_TOP/I_SDRAM_IF/U3882/Y (OR2X1_HVT)         0.1887   1.0000            0.5359 &   3.8562 f
  I_SDRAM_TOP/I_SDRAM_IF/n7904 (net)
                               2   2.1983 
  I_SDRAM_TOP/I_SDRAM_IF/U3886/A2 (AO22X1_HVT)
                                            0.0354   0.1887   1.0000   0.0254   0.0254 &   3.8816 f
  I_SDRAM_TOP/I_SDRAM_IF/U3886/Y (AO22X1_HVT)        0.2004   1.0000            0.6677 &   4.5493 f
  I_SDRAM_TOP/I_SDRAM_IF/N2201 (net)
                               1   1.7566 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__19_/D (SDFFARX1_RVT)
                                            0.0370   0.2004   1.0000   0.0265   0.0265 &   4.5758 f
  data arrival time                                                                        4.5758

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0975     5.2536
  clock uncertainty                                                            -0.1000     5.1536
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__19_/CLK (SDFFARX1_RVT)                       5.1536 r
  library setup time                                          1.0000           -0.6787     4.4749
  data required time                                                                       4.4749
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4749
  data arrival time                                                                       -4.5758
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1010


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2249     1.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__30_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2249 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__30_/Q (SDFFARX1_HVT)
                                                     0.3525   1.0000            1.3431 &   2.5681 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__30_ (net)
                               5   6.2525 
  I_SDRAM_TOP/I_SDRAM_IF/U4206/A2 (AO22X1_HVT)
                                            0.0353   0.3525   1.0000   0.0244   0.0245 &   2.5925 f
  I_SDRAM_TOP/I_SDRAM_IF/U4206/Y (AO22X1_HVT)        0.1805   1.0000            0.7830 &   3.3755 f
  I_SDRAM_TOP/I_SDRAM_IF/n2239 (net)
                               1   1.0981 
  I_SDRAM_TOP/I_SDRAM_IF/U4208/A1 (OR2X1_HVT)
                                            0.0137   0.1805   1.0000   0.0095   0.0095 &   3.3850 f
  I_SDRAM_TOP/I_SDRAM_IF/U4208/Y (OR2X1_HVT)         0.1895   1.0000            0.5319 &   3.9169 f
  I_SDRAM_TOP/I_SDRAM_IF/n3212 (net)
                               2   2.2246 
  I_SDRAM_TOP/I_SDRAM_IF/U4214/A2 (AO22X1_HVT)
                                            0.0261   0.1895   1.0000   0.0184   0.0184 &   3.9354 f
  I_SDRAM_TOP/I_SDRAM_IF/U4214/Y (AO22X1_HVT)        0.1767   1.0000            0.6427 &   4.5780 f
  I_SDRAM_TOP/I_SDRAM_IF/N941 (net)
                               1   0.9887 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__26_/D (SDFFARX1_RVT)
                                            0.0400   0.1767   1.0000   0.0287   0.0288 &   4.6068 f
  data arrival time                                                                        4.6068

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0602     5.1602
  clock reconvergence pessimism                                                 0.1154     5.2756
  clock uncertainty                                                            -0.1000     5.1756
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__26_/CLK (SDFFARX1_RVT)                       5.1756 r
  library setup time                                          1.0000           -0.6691     4.5065
  data required time                                                                       4.5065
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5065
  data arrival time                                                                       -4.6068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1003


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/Q (SDFFNARX1_HVT)
                                                     0.3569   1.0000            1.2347 &   4.5495 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1059] (net)
                               5   5.9431 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41165/A2 (AO22X1_HVT)
                                            0.0289   0.3569   1.0000   0.0200   0.0201 &   4.5696 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41165/Y (AO22X1_HVT)
                                                     0.2162   1.0000            0.8236 &   5.3932 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22192 (net)
                               1   2.2475 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41164/A1 (OR2X1_RVT)
                                            0.0397   0.2162   1.0000   0.0285   0.0286 &   5.4218 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41164/Y (OR2X1_RVT)
                                                     0.0817   1.0000            0.3491 &   5.7709 f
  I_SDRAM_TOP/I_SDRAM_IF/n8522 (net)
                               2   1.7220 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41086/A2 (AO22X1_LVT)
                                            0.0099   0.0817   1.0000   0.0069   0.0069 &   5.7778 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41086/Y (AO22X1_LVT)
                                                     0.0521   1.0000            0.1728 &   5.9506 f
  I_SDRAM_TOP/I_SDRAM_IF/N2399 (net)
                               1   2.3312 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/D (SDFFNARX1_HVT)
                                            0.0016   0.0521   1.0000   0.0011   0.0011 &   5.9517 f
  data arrival time                                                                        5.9517

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0801     7.3760
  clock uncertainty                                                            -0.1000     7.2760
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK (SDFFNARX1_HVT)                       7.2760 f
  library setup time                                          1.0000           -1.4244     5.8516
  data required time                                                                       5.8516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8516
  data arrival time                                                                       -5.9517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1001


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2766     3.3266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/Q (SDFFNARX1_HVT)
                                                     0.3041   1.0000            1.2009 &   4.5274 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_473 (net)
                               5   4.4555 
  I_SDRAM_TOP/I_SDRAM_IF/U10564/A1 (OA22X1_HVT)
                                            0.0596   0.3041   1.0000   0.0428   0.0428 &   4.5702 f
  I_SDRAM_TOP/I_SDRAM_IF/U10564/Y (OA22X1_HVT)       0.2322   1.0000            0.8379 &   5.4082 f
  I_SDRAM_TOP/I_SDRAM_IF/n7183 (net)
                               1   0.9936 
  I_SDRAM_TOP/I_SDRAM_IF/U10565/A2 (AND2X1_LVT)
                                            0.0211   0.2322   1.0000   0.0146   0.0146 &   5.4228 f
  I_SDRAM_TOP/I_SDRAM_IF/U10565/Y (AND2X1_LVT)       0.0667   1.0000            0.2187 &   5.6415 f
  I_SDRAM_TOP/I_SDRAM_IF/n8520 (net)
                               2   2.7576 
  I_SDRAM_TOP/I_SDRAM_IF/U11688/A2 (AO22X1_RVT)
                                            0.0043   0.0667   1.0000   0.0030   0.0030 &   5.6445 f
  I_SDRAM_TOP/I_SDRAM_IF/U11688/Y (AO22X1_RVT)       0.0868   1.0000            0.2930 &   5.9375 f
  I_SDRAM_TOP/I_SDRAM_IF/N3396 (net)
                               1   1.0002 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000 &   5.9375 f
  data arrival time                                                                        5.9375

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0870     7.3834
  clock uncertainty                                                            -0.1000     7.2834
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/CLK (SDFFNARX1_HVT)                      7.2834 f
  library setup time                                          1.0000           -1.4434     5.8399
  data required time                                                                       5.8399
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8399
  data arrival time                                                                       -5.9375
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0976


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__19_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__19_/Q (SDFFNARX1_HVT)
                                                     0.2256   1.0000            1.1209 &   4.4482 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_580 (net)
                               2   2.0457 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_1479/A (NBUFFX4_LVT)
                                            0.0295   0.2256   1.0000   0.0206   0.0207 &   4.4689 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_1479/Y (NBUFFX4_LVT)
                                                     0.0683   1.0000            0.2192 &   4.6881 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_910 (net)
                               4   4.4457 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40841/A2 (AO22X1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000 &   4.6881 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40841/Y (AO22X1_HVT)
                                                     0.1982   1.0000            0.5668 &   5.2550 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22063 (net)
                               1   1.6909 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40840/A1 (OR2X1_RVT)
                                            0.0555   0.1982   1.0000   0.0392   0.0392 &   5.2942 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40840/Y (OR2X1_RVT)
                                                     0.0817   1.0000            0.3346 &   5.6288 f
  I_SDRAM_TOP/I_SDRAM_IF/n4527 (net)
                               2   1.7096 
  I_SDRAM_TOP/I_SDRAM_IF/U5822/A2 (AO22X1_RVT)
                                            0.0095   0.0817   1.0000   0.0066   0.0066 &   5.6354 f
  I_SDRAM_TOP/I_SDRAM_IF/U5822/Y (AO22X1_RVT)        0.0888   1.0000            0.3076 &   5.9429 f
  I_SDRAM_TOP/I_SDRAM_IF/N3210 (net)
                               1   1.1684 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__15_/D (SDFFNARX1_HVT)
                                            0.0067   0.0888   1.0000   0.0046   0.0046 &   5.9476 f
  data arrival time                                                                        5.9476

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1515     7.3015
  clock reconvergence pessimism                                                 0.1000     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__15_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4505     5.8509
  data required time                                                                       5.8509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8509
  data arrival time                                                                       -5.9476
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0967


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2743     3.3243
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/CLK (SDFFNARX1_HVT)
                                                     0.0712                     0.0000     3.3243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/Q (SDFFNARX1_HVT)
                                                     0.3514   1.0000            1.2241 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/n17796 (net)
                               5   5.7873 
  I_SDRAM_TOP/I_SDRAM_IF/U6068/A2 (AO22X1_HVT)
                                            0.0344   0.3514   1.0000   0.0238   0.0239 &   4.5722 f
  I_SDRAM_TOP/I_SDRAM_IF/U6068/Y (AO22X1_HVT)        0.2013   1.0000            0.8049 &   5.3771 f
  I_SDRAM_TOP/I_SDRAM_IF/n3628 (net)
                               1   1.7766 
  I_SDRAM_TOP/I_SDRAM_IF/U6069/A2 (OR2X1_RVT)
                                            0.0740   0.2013   1.0000   0.0523   0.0523 &   5.4294 f
  I_SDRAM_TOP/I_SDRAM_IF/U6069/Y (OR2X1_RVT)         0.0805   1.0000            0.2763 &   5.7057 f
  I_SDRAM_TOP/I_SDRAM_IF/n4886 (net)
                               2   1.5338 
  I_SDRAM_TOP/I_SDRAM_IF/U6070/A4 (AO22X1_RVT)
                                            0.0079   0.0805   1.0000   0.0054   0.0054 &   5.7112 f
  I_SDRAM_TOP/I_SDRAM_IF/U6070/Y (AO22X1_RVT)        0.0928   1.0000            0.2099 &   5.9211 f
  I_SDRAM_TOP/I_SDRAM_IF/N3061 (net)
                               1   1.0753 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__24_/D (SDFFNARX1_HVT)
                                            0.0212   0.0928   1.0000   0.0152   0.0152 &   5.9363 f
  data arrival time                                                                        5.9363

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0894     7.3872
  clock uncertainty                                                            -0.1000     7.2872
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__24_/CLK (SDFFNARX1_HVT)                      7.2872 f
  library setup time                                          1.0000           -1.4464     5.8408
  data required time                                                                       5.8408
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8408
  data arrival time                                                                       -5.9363
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0955


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0765     1.0765
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK (SDFFARX1_RVT)
                                                     0.0745                     0.0000     1.0765 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/QN (SDFFARX1_RVT)
                                                     0.1104   1.0000            0.3684 &   1.4449 r
  I_PCI_TOP/n110 (net)         1   0.7382 
  I_PCI_TOP/ZBUF_494_inst_33871/A (NBUFFX2_RVT)
                                            0.0000   0.1104   1.0000   0.0000   0.0000 &   1.4449 r
  I_PCI_TOP/ZBUF_494_inst_33871/Y (NBUFFX2_RVT)      0.2290   1.0000            0.2437 &   1.6887 r
  I_PCI_TOP/ZBUF_494_3188 (net)
                               5  13.8103 
  I_PCI_TOP/HFSINV_546_5675/A (INVX4_LVT)   0.0412   0.2290   1.0000   0.0295   0.0299 &   1.7186 r
  I_PCI_TOP/HFSINV_546_5675/Y (INVX4_LVT)            0.1292   1.0000            0.0929 &   1.8115 f
  I_PCI_TOP/HFSNET_209 (net)  12  20.0231 
  I_PCI_TOP/U1635/A2 (AND2X1_LVT)           0.0040   0.1294   1.0000   0.0027   0.0042 &   1.8156 f
  I_PCI_TOP/U1635/Y (AND2X1_LVT)                     0.0521   1.0000            0.1611 &   1.9768 f
  I_PCI_TOP/n1369 (net)        3   2.9869 
  I_PCI_TOP/U1637/A2 (XOR3X1_HVT)           0.0000   0.0521   1.0000   0.0000   0.0000 &   1.9768 f
  I_PCI_TOP/U1637/Y (XOR3X1_HVT)                     0.2944   1.0000            1.4228 &   3.3996 f
  I_PCI_TOP/n1379 (net)        1   2.9559 
  I_PCI_TOP/U1686/B (FADDX1_LVT)            0.0000   0.2944   1.0000   0.0000   0.0000 &   3.3996 f
  I_PCI_TOP/U1686/S (FADDX1_LVT)                     0.0914   1.0000            0.3519 &   3.7515 f
  I_PCI_TOP/n1383 (net)        1   2.9737 
  I_PCI_TOP/U1688/B (FADDX1_LVT)            0.0000   0.0914   1.0000   0.0000   0.0000 &   3.7516 f
  I_PCI_TOP/U1688/S (FADDX1_LVT)                     0.0524   1.0000            0.2474 &   3.9990 r
  I_PCI_TOP/n1338 (net)        1   0.8380 
  I_PCI_TOP/U1640/A (INVX0_RVT)             0.0000   0.0524   1.0000   0.0000   0.0000 &   3.9990 r
  I_PCI_TOP/U1640/Y (INVX0_RVT)                      0.0701   1.0000            0.0739 &   4.0729 f
  I_PCI_TOP/n1388 (net)        1   2.2918 
  I_PCI_TOP/U1691/B (FADDX1_LVT)            0.0000   0.0701   1.0000   0.0000   0.0000 &   4.0729 f
  I_PCI_TOP/U1691/CO (FADDX1_LVT)                    0.0682   1.0000            0.1602 &   4.2331 f
  I_PCI_TOP/n1443 (net)        1   2.2448 
  I_PCI_TOP/U1750/CI (FADDX1_LVT)           0.0008   0.0682   1.0000   0.0006   0.0006 &   4.2337 f
  I_PCI_TOP/U1750/CO (FADDX1_LVT)                    0.0806   1.0000            0.1733 &   4.4070 f
  I_PCI_TOP/n1563 (net)        1   3.4971 
  I_PCI_TOP/U1873/CI (FADDX1_LVT)           0.0056   0.0806   1.0000   0.0039   0.0040 &   4.4109 f
  I_PCI_TOP/U1873/CO (FADDX1_LVT)                    0.0700   1.0000            0.1658 &   4.5767 f
  I_PCI_TOP/n1674 (net)        1   2.1595 
  I_PCI_TOP/U1980/CI (FADDX1_LVT)           0.0027   0.0700   1.0000   0.0019   0.0019 &   4.5786 f
  I_PCI_TOP/U1980/CO (FADDX1_LVT)                    0.0739   1.0000            0.1675 &   4.7460 f
  I_PCI_TOP/n1798 (net)        1   2.8324 
  I_PCI_TOP/U2095/CI (FADDX1_LVT)           0.0067   0.0739   1.0000   0.0046   0.0047 &   4.7507 f
  I_PCI_TOP/U2095/CO (FADDX1_LVT)                    0.0694   1.0000            0.1654 &   4.9162 f
  I_PCI_TOP/n2151 (net)        1   2.4495 
  I_PCI_TOP/U2434/CI (FADDX1_LVT)           0.0000   0.0694   1.0000   0.0000   0.0000 &   4.9162 f
  I_PCI_TOP/U2434/CO (FADDX1_LVT)                    0.0705   1.0000            0.1635 &   5.0797 f
  I_PCI_TOP/n2440 (net)        1   2.4693 
  I_PCI_TOP/U2689/CI (FADDX1_LVT)           0.0063   0.0705   1.0000   0.0043   0.0043 &   5.0840 f
  I_PCI_TOP/U2689/CO (FADDX1_LVT)                    0.0735   1.0000            0.1693 &   5.2532 f
  I_PCI_TOP/n2581 (net)        1   2.9878 
  I_PCI_TOP/U2815/CI (FADDX1_LVT)           0.0030   0.0735   1.0000   0.0021   0.0022 &   5.2554 f
  I_PCI_TOP/U2815/CO (FADDX1_LVT)                    0.0698   1.0000            0.1657 &   5.4211 f
  I_PCI_TOP/n2843 (net)        1   2.4962 
  I_PCI_TOP/U3032/CI (FADDX1_LVT)           0.0062   0.0698   1.0000   0.0043   0.0043 &   5.4255 f
  I_PCI_TOP/U3032/CO (FADDX1_LVT)                    0.0652   1.0000            0.1579 &   5.5834 f
  I_PCI_TOP/n3004 (net)        1   1.9251 
  I_PCI_TOP/U3158/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   5.5834 f
  I_PCI_TOP/U3158/CO (FADDX1_LVT)                    0.0692   1.0000            0.1612 &   5.7446 f
  I_PCI_TOP/n3165 (net)        1   2.4391 
  I_PCI_TOP/U3283/CI (FADDX1_LVT)           0.0000   0.0692   1.0000   0.0000   0.0000 &   5.7446 f
  I_PCI_TOP/U3283/CO (FADDX1_LVT)                    0.0747   1.0000            0.1701 &   5.9148 f
  I_PCI_TOP/n3320 (net)        1   3.1370 
  I_PCI_TOP/U3397/CI (FADDX1_LVT)           0.0000   0.0747   1.0000   0.0000   0.0001 &   5.9148 f
  I_PCI_TOP/U3397/CO (FADDX1_LVT)                    0.0722   1.0000            0.1695 &   6.0843 f
  I_PCI_TOP/n3459 (net)        1   2.8119 
  I_PCI_TOP/U3499/CI (FADDX1_LVT)           0.0000   0.0722   1.0000   0.0000   0.0000 &   6.0844 f
  I_PCI_TOP/U3499/CO (FADDX1_LVT)                    0.0894   1.0000            0.1890 &   6.2733 f
  I_PCI_TOP/n3593 (net)        1   5.1356 
  I_PCI_TOP/U3600/B (FADDX1_LVT)            0.0053   0.0894   1.0000   0.0037   0.0038 &   6.2771 f
  I_PCI_TOP/U3600/CO (FADDX1_LVT)                    0.0635   1.0000            0.1630 &   6.4402 f
  I_PCI_TOP/n3716 (net)        1   1.6899 
  I_PCI_TOP/U3689/CI (FADDX1_LVT)           0.0000   0.0635   1.0000   0.0000   0.0000 &   6.4402 f
  I_PCI_TOP/U3689/CO (FADDX1_LVT)                    0.0650   1.0000            0.1548 &   6.5949 f
  I_PCI_TOP/n3871 (net)        1   1.9148 
  I_PCI_TOP/U3803/CI (FADDX1_LVT)           0.0000   0.0650   1.0000   0.0000   0.0000 &   6.5950 f
  I_PCI_TOP/U3803/CO (FADDX1_LVT)                    0.0710   1.0000            0.1635 &   6.7584 f
  I_PCI_TOP/n4012 (net)        1   2.6748 
  I_PCI_TOP/U3906/CI (FADDX1_LVT)           0.0041   0.0710   1.0000   0.0028   0.0028 &   6.7613 f
  I_PCI_TOP/U3906/CO (FADDX1_LVT)                    0.0723   1.0000            0.1679 &   6.9292 f
  I_PCI_TOP/n4148 (net)        1   2.8278 
  I_PCI_TOP/U4007/CI (FADDX1_LVT)           0.0031   0.0723   1.0000   0.0021   0.0022 &   6.9313 f
  I_PCI_TOP/U4007/CO (FADDX1_LVT)                    0.0676   1.0000            0.1615 &   7.0929 f
  I_PCI_TOP/n4404 (net)        1   2.1395 
  I_PCI_TOP/U4194/CI (FADDX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   7.0929 f
  I_PCI_TOP/U4194/CO (FADDX1_LVT)                    0.0642   1.0000            0.1553 &   7.2482 f
  I_PCI_TOP/n4482 (net)        1   1.8103 
  I_PCI_TOP/U4246/CI (FADDX1_LVT)           0.0000   0.0642   1.0000   0.0000   0.0000 &   7.2482 f
  I_PCI_TOP/U4246/CO (FADDX1_LVT)                    0.0638   1.0000            0.1527 &   7.4010 f
  I_PCI_TOP/n4546 (net)        1   1.7440 
  I_PCI_TOP/U4289/CI (FADDX1_LVT)           0.0000   0.0638   1.0000   0.0000   0.0000 &   7.4010 f
  I_PCI_TOP/U4289/CO (FADDX1_LVT)                    0.0647   1.0000            0.1537 &   7.5547 f
  I_PCI_TOP/n5900 (net)        1   1.8272 
  I_PCI_TOP/U5322/CI (FADDX1_LVT)           0.0000   0.0647   1.0000   0.0000   0.0000 &   7.5547 f
  I_PCI_TOP/U5322/CO (FADDX1_LVT)                    0.0786   1.0000            0.1607 &   7.7154 f
  I_PCI_TOP/n6608 (net)        1   2.4113 
  I_PCI_TOP/U5859/CI (FADDX1_LVT)           0.0000   0.0786   1.0000   0.0000   0.0000 &   7.7154 f
  I_PCI_TOP/U5859/S (FADDX1_LVT)                     0.0605   1.0000            0.2431 &   7.9585 r
  I_PCI_TOP/n5903 (net)        1   0.6818 
  I_PCI_TOP/U5323/A (INVX0_HVT)             0.0032   0.0605   1.0000   0.0022   0.0022 &   7.9607 r
  I_PCI_TOP/U5323/Y (INVX0_HVT)                      0.1448   1.0000            0.1246 &   8.0854 f
  I_PCI_TOP/I_PCI_CORE_N558 (net)
                               1   1.8363 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_/D (SDFFARX1_LVT)
                                            0.0294   0.1448   1.0000   0.0212   0.0212 &   8.1066 f
  data arrival time                                                                        8.1066

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9436     8.4436
  clock reconvergence pessimism                                                 0.0710     8.5147
  clock uncertainty                                                            -0.1000     8.4147
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__29_/CLK (SDFFARX1_LVT)                            8.4147 r
  library setup time                                          1.0000           -0.4035     8.0111
  data required time                                                                       8.0111
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0111
  data arrival time                                                                       -8.1066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0955


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2191     1.2191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_/CLK (SDFFARX1_RVT)
                                                     0.1111                     0.0000     1.2191 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_/Q (SDFFARX1_RVT)
                                                     0.0786   1.0000            0.5237 &   1.7428 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__26_ (net)
                               1   1.1772 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_101_820/A (INVX0_HVT)
                                            0.0089   0.0786   1.0000   0.0062   0.0062 &   1.7489 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_101_820/Y (INVX0_HVT)
                                                     0.1900   1.0000            0.1515 &   1.9004 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_252 (net)
                               2   2.0149 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818/A (INVX0_RVT)
                                            0.0110   0.1900   1.0000   0.0076   0.0076 &   1.9080 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818/Y (INVX0_RVT)
                                                     0.1312   1.0000            0.1633 &   2.0714 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_250 (net)
                               4   3.2169 
  I_SDRAM_TOP/I_SDRAM_IF/U2123/A2 (AO22X1_HVT)
                                            0.0047   0.1312   1.0000   0.0033   0.0033 &   2.0746 f
  I_SDRAM_TOP/I_SDRAM_IF/U2123/Y (AO22X1_HVT)        0.1898   1.0000            0.6087 &   2.6834 f
  I_SDRAM_TOP/I_SDRAM_IF/n774 (net)
                               1   1.4143 
  I_SDRAM_TOP/I_SDRAM_IF/U2125/A1 (OR2X1_HVT)
                                            0.0310   0.1898   1.0000   0.0222   0.0222 &   2.7055 f
  I_SDRAM_TOP/I_SDRAM_IF/U2125/Y (OR2X1_HVT)         0.1850   1.0000            0.5364 &   3.2419 f
  I_SDRAM_TOP/I_SDRAM_IF/n2646 (net)
                               2   2.0844 
  I_SDRAM_TOP/I_SDRAM_IF/U2126/A4 (AO22X1_HVT)
                                            0.0159   0.1850   1.0000   0.0110   0.0110 &   3.2529 f
  I_SDRAM_TOP/I_SDRAM_IF/U2126/Y (AO22X1_HVT)        0.2323   1.0000            0.4988 &   3.7517 f
  I_SDRAM_TOP/I_SDRAM_IF/N1048 (net)
                               1   2.7448 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__6_/D (SDFFARX1_HVT)
                                            0.0450   0.2323   1.0000   0.0303   0.0303 &   3.7820 f
  data arrival time                                                                        3.7820

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__6_/CLK (SDFFARX1_HVT)                        5.1174 r
  library setup time                                          1.0000           -1.4307     3.6867
  data required time                                                                       3.6867
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6867
  data arrival time                                                                       -3.7820
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0953


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2132     1.2132
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__22_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     1.2132 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__22_/Q (SDFFARX1_HVT)
                                                     0.3387   1.0000            1.3325 &   2.5457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__22_ (net)
                               5   5.8708 
  I_SDRAM_TOP/I_SDRAM_IF/U1975/A2 (AO22X1_HVT)
                                            0.0390   0.3387   1.0000   0.0264   0.0265 &   2.5722 f
  I_SDRAM_TOP/I_SDRAM_IF/U1975/Y (AO22X1_HVT)        0.1999   1.0000            0.7927 &   3.3648 f
  I_SDRAM_TOP/I_SDRAM_IF/n692 (net)
                               1   1.7314 
  I_SDRAM_TOP/I_SDRAM_IF/U1976/A2 (OR2X1_HVT)
                                            0.0442   0.1999   1.0000   0.0311   0.0311 &   3.3959 f
  I_SDRAM_TOP/I_SDRAM_IF/U1976/Y (OR2X1_HVT)         0.1942   1.0000            0.4823 &   3.8783 f
  I_SDRAM_TOP/I_SDRAM_IF/n1385 (net)
                               2   2.3600 
  I_SDRAM_TOP/I_SDRAM_IF/U1981/A2 (AO22X1_HVT)
                                            0.0215   0.1942   1.0000   0.0144   0.0145 &   3.8927 f
  I_SDRAM_TOP/I_SDRAM_IF/U1981/Y (AO22X1_HVT)        0.1760   1.0000            0.6455 &   4.5382 f
  I_SDRAM_TOP/I_SDRAM_IF/N2164 (net)
                               1   0.9638 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/D (SDFFARX1_RVT)
                                            0.0355   0.1760   1.0000   0.0255   0.0255 &   4.5638 f
  data arrival time                                                                        4.5638

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0826     5.2386
  clock uncertainty                                                            -0.1000     5.1386
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/CLK (SDFFARX1_RVT)                       5.1386 r
  library setup time                                          1.0000           -0.6700     4.4686
  data required time                                                                       4.4686
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4686
  data arrival time                                                                       -4.5638
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0952


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/CLK (SDFFNARX1_HVT)
                                                     0.0672                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/Q (SDFFNARX1_HVT)
                                                     0.2780   1.0000            1.1704 &   4.4954 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_122 (net)
                               4   3.6853 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528/A (INVX1_LVT)
                                            0.0217   0.2780   1.0000   0.0151   0.0151 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528/Y (INVX1_LVT)
                                                     0.1420   1.0000            0.1745 &   4.6849 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_4659 (net)
                               2   2.3465 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_43526/A (INVX0_HVT)
                                            0.0324   0.1420   1.0000   0.0226   0.0226 &   4.7076 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_43526/Y (INVX0_HVT)
                                                     0.0906   1.0000            0.1453 &   4.8528 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4659 (net)
                               1   0.6597 
  I_SDRAM_TOP/I_SDRAM_IF/U5548/A2 (AO22X1_HVT)
                                            0.0064   0.0906   1.0000   0.0045   0.0045 &   4.8573 f
  I_SDRAM_TOP/I_SDRAM_IF/U5548/Y (AO22X1_HVT)        0.1874   1.0000            0.5731 &   5.4303 f
  I_SDRAM_TOP/I_SDRAM_IF/n3374 (net)
                               1   1.3345 
  I_SDRAM_TOP/I_SDRAM_IF/U5550/A1 (OR2X1_RVT)
                                            0.0174   0.1874   1.0000   0.0120   0.0121 &   5.4424 f
  I_SDRAM_TOP/I_SDRAM_IF/U5550/Y (OR2X1_RVT)         0.0823   1.0000            0.3265 &   5.7689 f
  I_SDRAM_TOP/I_SDRAM_IF/n5489 (net)
                               2   1.7502 
  I_SDRAM_TOP/I_SDRAM_IF/U5555/A2 (AO22X1_LVT)
                                            0.0069   0.0823   1.0000   0.0048   0.0048 &   5.7738 f
  I_SDRAM_TOP/I_SDRAM_IF/U5555/Y (AO22X1_LVT)        0.0600   1.0000            0.1655 &   5.9392 f
  I_SDRAM_TOP/I_SDRAM_IF/N4001 (net)
                               1   1.4404 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/D (SDFFNARX1_HVT)
                                            0.0025   0.0600   1.0000   0.0017   0.0018 &   5.9410 f
  data arrival time                                                                        5.9410

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0801     7.3752
  clock uncertainty                                                            -0.1000     7.2752
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/CLK (SDFFNARX1_HVT)                      7.2752 f
  library setup time                                          1.0000           -1.4291     5.8461
  data required time                                                                       5.8461
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8461
  data arrival time                                                                       -5.9410
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0949


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2091     1.2091
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__0_/CLK (SDFFARX1_LVT)
                                                     0.0932                     0.0000     1.2091 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__0_/Q (SDFFARX1_LVT)
                                                     0.0767   1.0000            0.3715 &   1.5807 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__0_ (net)
                               5   3.9914 
  I_SDRAM_TOP/I_SDRAM_IF/U4923/A1 (OA22X1_HVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0000 &   1.5807 f
  I_SDRAM_TOP/I_SDRAM_IF/U4923/Y (OA22X1_HVT)        0.2305   1.0000            0.6451 &   2.2258 f
  I_SDRAM_TOP/I_SDRAM_IF/n2905 (net)
                               1   0.9584 
  I_SDRAM_TOP/I_SDRAM_IF/U4925/A1 (AND2X1_HVT)
                                            0.0353   0.2305   1.0000   0.0251   0.0251 &   2.2509 f
  I_SDRAM_TOP/I_SDRAM_IF/U4925/Y (AND2X1_HVT)        0.3354   1.0000            0.5361 &   2.7869 f
  I_SDRAM_TOP/I_SDRAM_IF/n3082 (net)
                               2   6.0397 
  I_SDRAM_TOP/I_SDRAM_IF/U5115/A2 (AO22X1_HVT)
                                            0.1569   0.3354   1.0000   0.1200   0.1202 &   2.9071 f
  I_SDRAM_TOP/I_SDRAM_IF/U5115/Y (AO22X1_HVT)        0.2429   1.0000            0.8271 &   3.7342 f
  I_SDRAM_TOP/I_SDRAM_IF/N456 (net)
                               1   3.0646 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__16_/D (SDFFARX1_HVT)
                                            0.0826   0.2429   1.0000   0.0608   0.0608 &   3.7951 f
  data arrival time                                                                        3.7951

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0530     5.1530
  clock reconvergence pessimism                                                 0.0703     5.2233
  clock uncertainty                                                            -0.1000     5.1233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__16_/CLK (SDFFARX1_HVT)                        5.1233 r
  library setup time                                          1.0000           -1.4231     3.7002
  data required time                                                                       3.7002
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7002
  data arrival time                                                                       -3.7951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0949


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58248/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2291     1.2291
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_/CLK (SDFFARX2_HVT)
                                                     0.1324                     0.0000     1.2291 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_/Q (SDFFARX2_HVT)
                                                     0.3088   1.0000            1.4988 &   2.7279 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__11_ (net)
                               5   8.3256 
  I_SDRAM_TOP/I_SDRAM_IF/U1563/A2 (AO22X1_HVT)
                                            0.0681   0.3088   1.0000   0.0451   0.0452 &   2.7731 f
  I_SDRAM_TOP/I_SDRAM_IF/U1563/Y (AO22X1_HVT)        0.1660   1.0000            0.7279 &   3.5010 f
  I_SDRAM_TOP/I_SDRAM_IF/n499 (net)
                               1   0.6505 
  I_SDRAM_TOP/I_SDRAM_IF/U1565/A1 (OR2X1_HVT)
                                            0.0000   0.1660   1.0000   0.0000   0.0000 &   3.5010 f
  I_SDRAM_TOP/I_SDRAM_IF/U1565/Y (OR2X1_HVT)         0.1848   1.0000            0.5164 &   4.0174 f
  I_SDRAM_TOP/I_SDRAM_IF/n1245 (net)
                               2   2.0849 
  I_SDRAM_TOP/I_SDRAM_IF/U1566/A4 (AO22X1_HVT)
                                            0.0241   0.1848   1.0000   0.0169   0.0169 &   4.0343 f
  I_SDRAM_TOP/I_SDRAM_IF/U1566/Y (AO22X1_HVT)        0.2449   1.0000            0.5084 &   4.5427 f
  I_SDRAM_TOP/I_SDRAM_IF/N1504 (net)
                               1   3.1296 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__19_/D (SDFFARX1_RVT)
                                            0.0533   0.2449   1.0000   0.0360   0.0360 &   4.5787 f
  data arrival time                                                                        4.5787

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0626     5.1626
  clock reconvergence pessimism                                                 0.1176     5.2802
  clock uncertainty                                                            -0.1000     5.1802
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__19_/CLK (SDFFARX1_RVT)                       5.1802 r
  library setup time                                          1.0000           -0.6963     4.4840
  data required time                                                                       4.4840
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4840
  data arrival time                                                                       -4.5787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0948


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0860     1.0860
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_/CLK (SDFFARX1_LVT)
                                                     0.0890                     0.0000     1.0860 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_/QN (SDFFARX1_LVT)
                                                     0.1294   1.0000            0.2993 &   1.3854 f
  I_PCI_TOP/mult_x_25_n799 (net)
                               2   4.5556 
  I_PCI_TOP/HFSINV_455_5263/A (INVX4_RVT)   0.0047   0.1294   1.0000   0.0032   0.0033 &   1.3887 f
  I_PCI_TOP/HFSINV_455_5263/Y (INVX4_RVT)            0.1629   1.0000            0.1729 &   1.5615 r
  I_PCI_TOP/HFSNET_141 (net)  15  20.4220 
  I_PCI_TOP/U6509/A2 (AND2X1_LVT)           0.0000   0.1629   1.0000   0.0000   0.0014 &   1.5630 r
  I_PCI_TOP/U6509/Y (AND2X1_LVT)                     0.0712   1.0000            0.1301 &   1.6930 r
  I_PCI_TOP/n7439 (net)        3   3.1047 
  I_PCI_TOP/U6511/A1 (OR2X1_HVT)            0.0080   0.0712   1.0000   0.0055   0.0055 &   1.6986 r
  I_PCI_TOP/U6511/Y (OR2X1_HVT)                      0.1352   1.0000            0.2693 &   1.9679 r
  I_PCI_TOP/n7407 (net)        1   0.6996 
  I_PCI_TOP/U6513/A3 (AO22X1_HVT)           0.0000   0.1352   1.0000   0.0000   0.0000 &   1.9679 r
  I_PCI_TOP/U6513/Y (AO22X1_HVT)                     0.2477   1.0000            0.4976 &   2.4655 r
  I_PCI_TOP/n7433 (net)        1   1.8581 
  I_PCI_TOP/U6542/A (FADDX1_HVT)            0.0000   0.2477   1.0000   0.0000   0.0000 &   2.4655 r
  I_PCI_TOP/U6542/S (FADDX1_HVT)                     0.3138   1.0000            1.2741 &   3.7396 f
  I_PCI_TOP/n7485 (net)        1   2.7102 
  I_PCI_TOP/U6588/B (FADDX1_RVT)            0.0356   0.3138   1.0000   0.0247   0.0247 &   3.7643 f
  I_PCI_TOP/U6588/CO (FADDX1_RVT)                    0.1419   1.0000            0.4566 &   4.2209 f
  I_PCI_TOP/n7447 (net)        1   2.3626 
  I_PCI_TOP/U6551/CI (FADDX1_HVT)           0.0133   0.1419   1.0000   0.0092   0.0092 &   4.2301 f
  I_PCI_TOP/U6551/S (FADDX1_HVT)                     0.2931   1.0000            1.1590 &   5.3891 r
  I_PCI_TOP/n7517 (net)        1   1.9889 
  I_PCI_TOP/U6625/B (FADDX1_HVT)            0.0000   0.2931   1.0000   0.0000   0.0000 &   5.3892 r
  I_PCI_TOP/U6625/S (FADDX1_HVT)                     0.3030   1.0000            1.2807 &   6.6698 f
  I_PCI_TOP/n7946 (net)        1   2.3667 
  I_PCI_TOP/U6892/B (FADDX1_LVT)            0.0242   0.3030   1.0000   0.0168   0.0168 &   6.6866 f
  I_PCI_TOP/U6892/CO (FADDX1_LVT)                    0.0883   1.0000            0.2627 &   6.9493 f
  I_PCI_TOP/n7942 (net)        1   1.8455 
  I_PCI_TOP/U6891/CI (FADDX1_LVT)           0.0000   0.0883   1.0000   0.0000   0.0000 &   6.9493 f
  I_PCI_TOP/U6891/CO (FADDX1_LVT)                    0.0907   1.0000            0.1663 &   7.1156 f
  I_PCI_TOP/n7939 (net)        1   1.8873 
  I_PCI_TOP/U6890/CI (FADDX1_LVT)           0.0086   0.0907   1.0000   0.0060   0.0060 &   7.1216 f
  I_PCI_TOP/U6890/CO (FADDX1_LVT)                    0.1004   1.0000            0.1805 &   7.3021 f
  I_PCI_TOP/n7936 (net)        1   3.1347 
  I_PCI_TOP/U6889/CI (FADDX1_LVT)           0.0053   0.1004   1.0000   0.0037   0.0038 &   7.3058 f
  I_PCI_TOP/U6889/CO (FADDX1_LVT)                    0.0874   1.0000            0.1715 &   7.4773 f
  I_PCI_TOP/n7933 (net)        1   1.8366 
  I_PCI_TOP/U6888/CI (FADDX1_LVT)           0.0000   0.0874   1.0000   0.0000   0.0000 &   7.4773 f
  I_PCI_TOP/U6888/CO (FADDX1_LVT)                    0.0896   1.0000            0.1661 &   7.6434 f
  I_PCI_TOP/n7930 (net)        1   1.9004 
  I_PCI_TOP/U6887/CI (FADDX1_LVT)           0.0035   0.0896   1.0000   0.0024   0.0025 &   7.6458 f
  I_PCI_TOP/U6887/CO (FADDX1_LVT)                    0.0891   1.0000            0.1678 &   7.8137 f
  I_PCI_TOP/n7927 (net)        1   1.9518 
  I_PCI_TOP/U6886/CI (FADDX1_LVT)           0.0000   0.0891   1.0000   0.0000   0.0000 &   7.8137 f
  I_PCI_TOP/U6886/CO (FADDX1_LVT)                    0.0858   1.0000            0.1632 &   7.9769 f
  I_PCI_TOP/n7924 (net)        1   1.6268 
  I_PCI_TOP/U6885/CI (FADDX1_LVT)           0.0000   0.0858   1.0000   0.0000   0.0000 &   7.9769 f
  I_PCI_TOP/U6885/S (FADDX1_LVT)                     0.0716   1.0000            0.1757 &   8.1525 f
  I_PCI_TOP/I_PCI_CORE_N335 (net)
                               1   1.2061 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__30_/D (SDFFARX1_LVT)
                                            0.0000   0.0716   1.0000   0.0000   0.0000 &   8.1526 f
  data arrival time                                                                        8.1526

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9417     8.4417
  clock reconvergence pessimism                                                 0.0859     8.5276
  clock uncertainty                                                            -0.1000     8.4276
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__30_/CLK (SDFFARX1_LVT)                            8.4276 r
  library setup time                                          1.0000           -0.3697     8.0579
  data required time                                                                       8.0579
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0579
  data arrival time                                                                       -8.1526
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0946


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2766     3.3266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/Q (SDFFNARX1_HVT)
                                                     0.3041   1.0000            1.2009 &   4.5274 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_473 (net)
                               5   4.4555 
  I_SDRAM_TOP/I_SDRAM_IF/U9701/A2 (AO22X1_HVT)
                                            0.0596   0.3041   1.0000   0.0428   0.0428 &   4.5702 f
  I_SDRAM_TOP/I_SDRAM_IF/U9701/Y (AO22X1_HVT)        0.1665   1.0000            0.7246 &   5.2949 f
  I_SDRAM_TOP/I_SDRAM_IF/n6446 (net)
                               1   0.6664 
  I_SDRAM_TOP/I_SDRAM_IF/U9703/A1 (OR2X1_RVT)
                                            0.0000   0.1665   1.0000   0.0000   0.0000 &   5.2949 f
  I_SDRAM_TOP/I_SDRAM_IF/U9703/Y (OR2X1_RVT)         0.0898   1.0000            0.3200 &   5.6149 f
  I_SDRAM_TOP/I_SDRAM_IF/n6979 (net)
                               2   2.5289 
  I_SDRAM_TOP/I_SDRAM_IF/U10354/A2 (AO22X1_RVT)
                                            0.0000   0.0898   1.0000   0.0000   0.0000 &   5.6149 f
  I_SDRAM_TOP/I_SDRAM_IF/U10354/Y (AO22X1_RVT)       0.0863   1.0000            0.3101 &   5.9250 f
  I_SDRAM_TOP/I_SDRAM_IF/N3408 (net)
                               1   0.9660 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/D (SDFFNARX1_HVT)
                                            0.0117   0.0863   1.0000   0.0083   0.0083 &   5.9333 f
  data arrival time                                                                        5.9333

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0870     7.3833
  clock uncertainty                                                            -0.1000     7.2833
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/CLK (SDFFNARX1_HVT)                      7.2833 f
  library setup time                                          1.0000           -1.4432     5.8401
  data required time                                                                       5.8401
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8401
  data arrival time                                                                       -5.9333
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0932


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615156803/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2210     1.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__20_/CLK (SDFFARX1_HVT)
                                                     0.1306                     0.0000     1.2210 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__20_/Q (SDFFARX1_HVT)
                                                     0.3112   1.0000            1.3315 &   2.5524 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__20_ (net)
                               5   5.1168 
  I_SDRAM_TOP/I_SDRAM_IF/U2059/A2 (AO22X1_HVT)
                                            0.0194   0.3112   1.0000   0.0135   0.0135 &   2.5659 f
  I_SDRAM_TOP/I_SDRAM_IF/U2059/Y (AO22X1_HVT)        0.1965   1.0000            0.7656 &   3.3316 f
  I_SDRAM_TOP/I_SDRAM_IF/n738 (net)
                               1   1.6222 
  I_SDRAM_TOP/I_SDRAM_IF/U2061/A1 (OR2X1_HVT)
                                            0.0229   0.1965   1.0000   0.0158   0.0159 &   3.3475 f
  I_SDRAM_TOP/I_SDRAM_IF/U2061/Y (OR2X1_HVT)         0.1726   1.0000            0.5313 &   3.8788 f
  I_SDRAM_TOP/I_SDRAM_IF/n1541 (net)
                               2   1.7004 
  I_SDRAM_TOP/I_SDRAM_IF/U3477/A2 (AO22X1_HVT)
                                            0.0204   0.1726   1.0000   0.0137   0.0137 &   3.8925 f
  I_SDRAM_TOP/I_SDRAM_IF/U3477/Y (AO22X1_HVT)        0.2019   1.0000            0.6561 &   4.5486 f
  I_SDRAM_TOP/I_SDRAM_IF/N951 (net)
                               1   1.8090 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__4_/D (SDFFARX1_RVT)
                                            0.0588   0.2019   1.0000   0.0424   0.0425 &   4.5911 f
  data arrival time                                                                        4.5911

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0568     5.1568
  clock reconvergence pessimism                                                 0.1156     5.2725
  clock uncertainty                                                            -0.1000     5.1725
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__4_/CLK (SDFFARX1_RVT)                        5.1725 r
  library setup time                                          1.0000           -0.6742     4.4983
  data required time                                                                       4.4983
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4983
  data arrival time                                                                       -4.5911
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__19_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__19_/Q (SDFFARX1_HVT)
                                                     0.3309   1.0000            1.3253 &   2.5457 f
  I_SDRAM_TOP/I_SDRAM_IF/n8190 (net)
                               5   5.6547 
  I_SDRAM_TOP/I_SDRAM_IF/U3619/A2 (AO22X1_HVT)
                                            0.0367   0.3309   1.0000   0.0248   0.0248 &   2.5706 f
  I_SDRAM_TOP/I_SDRAM_IF/U3619/Y (AO22X1_HVT)        0.1710   1.0000            0.7531 &   3.3237 f
  I_SDRAM_TOP/I_SDRAM_IF/n1654 (net)
                               1   0.8043 
  I_SDRAM_TOP/I_SDRAM_IF/U3621/A1 (OR2X1_HVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000 &   3.3237 f
  I_SDRAM_TOP/I_SDRAM_IF/U3621/Y (OR2X1_HVT)         0.2000   1.0000            0.5312 &   3.8549 f
  I_SDRAM_TOP/I_SDRAM_IF/n2114 (net)
                               2   2.5293 
  I_SDRAM_TOP/I_SDRAM_IF/U3625/A2 (AO22X1_HVT)
                                            0.0147   0.2000   1.0000   0.0102   0.0102 &   3.8651 f
  I_SDRAM_TOP/I_SDRAM_IF/U3625/Y (AO22X1_HVT)        0.2184   1.0000            0.6938 &   4.5588 f
  I_SDRAM_TOP/I_SDRAM_IF/N487 (net)
                               1   2.3209 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/D (SDFFARX1_RVT)
                                            0.0157   0.2184   1.0000   0.0109   0.0109 &   4.5697 f
  data arrival time                                                                        4.5697

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.1154     5.2712
  clock uncertainty                                                            -0.1000     5.1712
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/CLK (SDFFARX1_RVT)                        5.1712 r
  library setup time                                          1.0000           -0.6939     4.4774
  data required time                                                                       4.4774
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4774
  data arrival time                                                                       -4.5697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0924


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_/Q (SDFFNARX1_HVT)
                                                     0.3382   1.0000            1.2232 &   4.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_477 (net)
                               5   5.4179 
  I_SDRAM_TOP/I_SDRAM_IF/U10368/A2 (AO22X1_HVT)
                                            0.0667   0.3382   1.0000   0.0453   0.0454 &   4.5950 f
  I_SDRAM_TOP/I_SDRAM_IF/U10368/Y (AO22X1_HVT)       0.1714   1.0000            0.7598 &   5.3548 f
  I_SDRAM_TOP/I_SDRAM_IF/n6999 (net)
                               1   0.8160 
  I_SDRAM_TOP/I_SDRAM_IF/U10369/A2 (OR2X1_RVT)
                                            0.0000   0.1714   1.0000   0.0000   0.0000 &   5.3548 f
  I_SDRAM_TOP/I_SDRAM_IF/U10369/Y (OR2X1_RVT)        0.0912   1.0000            0.2719 &   5.6267 f
  I_SDRAM_TOP/I_SDRAM_IF/n8394 (net)
                               2   2.5340 
  I_SDRAM_TOP/I_SDRAM_IF/U11625/A2 (AO22X1_RVT)
                                            0.0000   0.0912   1.0000   0.0000   0.0000 &   5.6268 f
  I_SDRAM_TOP/I_SDRAM_IF/U11625/Y (AO22X1_RVT)       0.0836   1.0000            0.3064 &   5.9332 f
  I_SDRAM_TOP/I_SDRAM_IF/N3400 (net)
                               1   0.7588 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0836   1.0000   0.0000   0.0000 &   5.9332 f
  data arrival time                                                                        5.9332

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0870     7.3833
  clock uncertainty                                                            -0.1000     7.2833
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_/CLK (SDFFNARX1_HVT)                      7.2833 f
  library setup time                                          1.0000           -1.4420     5.8414
  data required time                                                                       5.8414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8414
  data arrival time                                                                       -5.9332
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0918


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__22_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__22_/Q (SDFFARX1_HVT)
                                                     0.3335   1.0000            1.3315 &   2.5557 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__22_ (net)
                               5   5.7277 
  I_SDRAM_TOP/I_SDRAM_IF/U10062/A2 (AO22X1_HVT)
                                            0.0232   0.3335   1.0000   0.0160   0.0161 &   2.5718 f
  I_SDRAM_TOP/I_SDRAM_IF/U10062/Y (AO22X1_HVT)       0.1777   1.0000            0.7640 &   3.3357 f
  I_SDRAM_TOP/I_SDRAM_IF/n6740 (net)
                               1   1.0111 
  I_SDRAM_TOP/I_SDRAM_IF/U10064/A1 (OR2X1_HVT)
                                            0.0106   0.1777   1.0000   0.0073   0.0073 &   3.3431 f
  I_SDRAM_TOP/I_SDRAM_IF/U10064/Y (OR2X1_HVT)        0.1860   1.0000            0.5271 &   3.8702 f
  I_SDRAM_TOP/I_SDRAM_IF/n7303 (net)
                               2   2.1214 
  I_SDRAM_TOP/I_SDRAM_IF/U10701/A2 (AO22X1_HVT)
                                            0.0159   0.1860   1.0000   0.0110   0.0110 &   3.8812 f
  I_SDRAM_TOP/I_SDRAM_IF/U10701/Y (AO22X1_HVT)       0.2025   1.0000            0.6677 &   4.5490 f
  I_SDRAM_TOP/I_SDRAM_IF/N731 (net)
                               1   1.8247 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__6_/D (SDFFARX1_RVT)
                                            0.0466   0.2025   1.0000   0.0335   0.0335 &   4.5825 f
  data arrival time                                                                        4.5825

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0589     5.1589
  clock reconvergence pessimism                                                 0.1154     5.2743
  clock uncertainty                                                            -0.1000     5.1743
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__6_/CLK (SDFFARX1_RVT)                         5.1743 r
  library setup time                                          1.0000           -0.6827     4.4916
  data required time                                                                       4.4916
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4916
  data arrival time                                                                       -4.5825
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0909


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/CLK (SDFFARX2_HVT)
                                                     0.1272                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/Q (SDFFARX2_HVT)
                                                     0.2758   1.0000            1.4616 &   2.6883 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_18__15_ (net)
                               5   6.1418 
  I_SDRAM_TOP/I_SDRAM_IF/U4697/A2 (AO22X1_HVT)
                                            0.0362   0.2758   1.0000   0.0254   0.0254 &   2.7137 f
  I_SDRAM_TOP/I_SDRAM_IF/U4697/Y (AO22X1_HVT)        0.1778   1.0000            0.7156 &   3.4293 f
  I_SDRAM_TOP/I_SDRAM_IF/n2693 (net)
                               1   1.0217 
  I_SDRAM_TOP/I_SDRAM_IF/U4699/A1 (OR2X1_HVT)
                                            0.0139   0.1778   1.0000   0.0096   0.0096 &   3.4389 f
  I_SDRAM_TOP/I_SDRAM_IF/U4699/Y (OR2X1_HVT)         0.1656   1.0000            0.5090 &   3.9478 f
  I_SDRAM_TOP/I_SDRAM_IF/n2709 (net)
                               2   1.4747 
  I_SDRAM_TOP/I_SDRAM_IF/U4713/A2 (AO22X1_HVT)
                                            0.0173   0.1656   1.0000   0.0120   0.0120 &   3.9598 f
  I_SDRAM_TOP/I_SDRAM_IF/U4713/Y (AO22X1_HVT)        0.1727   1.0000            0.6175 &   4.5773 f
  I_SDRAM_TOP/I_SDRAM_IF/N1263 (net)
                               1   0.8593 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__31_/D (SDFFARX1_RVT)
                                            0.0000   0.1727   1.0000   0.0000   0.0000 &   4.5773 f
  data arrival time                                                                        4.5773

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0571     5.1571
  clock reconvergence pessimism                                                 0.0975     5.2546
  clock uncertainty                                                            -0.1000     5.1546
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__31_/CLK (SDFFARX1_RVT)                       5.1546 r
  library setup time                                          1.0000           -0.6680     4.4866
  data required time                                                                       4.4866
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4866
  data arrival time                                                                       -4.5773
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0907


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613556787/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2265     1.2265
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__9_/CLK (SDFFARX1_HVT)
                                                     0.1069                     0.0000     1.2265 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__9_/Q (SDFFARX1_HVT)
                                                     0.3386   1.0000            1.3308 &   2.5573 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__9_ (net)
                               5   5.8671 
  I_SDRAM_TOP/I_SDRAM_IF/U10247/A2 (AO22X1_HVT)
                                            0.0559   0.3386   1.0000   0.0380   0.0380 &   2.5953 f
  I_SDRAM_TOP/I_SDRAM_IF/U10247/Y (AO22X1_HVT)       0.1849   1.0000            0.7762 &   3.3715 f
  I_SDRAM_TOP/I_SDRAM_IF/n6877 (net)
                               1   1.2451 
  I_SDRAM_TOP/I_SDRAM_IF/U10249/A1 (OR2X1_HVT)
                                            0.0134   0.1849   1.0000   0.0093   0.0093 &   3.3808 f
  I_SDRAM_TOP/I_SDRAM_IF/U10249/Y (OR2X1_HVT)        0.1990   1.0000            0.5423 &   3.9231 f
  I_SDRAM_TOP/I_SDRAM_IF/n7640 (net)
                               2   2.5037 
  I_SDRAM_TOP/I_SDRAM_IF/U10253/A2 (AO22X1_HVT)
                                            0.0248   0.1990   1.0000   0.0173   0.0173 &   3.9403 f
  I_SDRAM_TOP/I_SDRAM_IF/U10253/Y (AO22X1_HVT)       0.1747   1.0000            0.6479 &   4.5882 f
  I_SDRAM_TOP/I_SDRAM_IF/N687 (net)
                               1   0.9256 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__25_/D (SDFFARX1_RVT)
                                            0.0119   0.1747   1.0000   0.0082   0.0083 &   4.5965 f
  data arrival time                                                                        4.5965

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0593     5.1593
  clock reconvergence pessimism                                                 0.1170     5.2764
  clock uncertainty                                                            -0.1000     5.1764
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__25_/CLK (SDFFARX1_RVT)                        5.1764 r
  library setup time                                          1.0000           -0.6704     4.5059
  data required time                                                                       4.5059
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5059
  data arrival time                                                                       -4.5965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0905


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594256582/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0919     1.0919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_/CLK (SDFFARX2_LVT)
                                                     0.1028                     0.0000     1.0919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_/QN (SDFFARX2_LVT)
                                                     0.1926   1.0000            0.3735 &   1.4654 r
  I_PCI_TOP/mult_x_27_n810 (net)
                              12  14.2594 
  I_PCI_TOP/U152/A2 (OR2X1_HVT)             0.0093   0.1925   1.0000   0.0064   0.0065 &   1.4719 r
  I_PCI_TOP/U152/Y (OR2X1_HVT)                       0.3491   1.0000            0.4590 &   1.9309 r
  I_PCI_TOP/n1169 (net)        5   6.0820 
  I_PCI_TOP/U169/A (INVX0_HVT)              0.0330   0.3491   1.0000   0.0229   0.0229 &   1.9538 r
  I_PCI_TOP/U169/Y (INVX0_HVT)                       0.1985   1.0000            0.3124 &   2.2661 f
  I_PCI_TOP/n1251 (net)        2   1.5136 
  I_PCI_TOP/U170/A1 (AO21X1_HVT)            0.0146   0.1985   1.0000   0.0101   0.0101 &   2.2762 f
  I_PCI_TOP/U170/Y (AO21X1_HVT)                      0.1934   1.0000            0.6184 &   2.8946 f
  I_PCI_TOP/n96 (net)          1   1.2014 
  I_PCI_TOP/U171/A2 (AND3X1_LVT)            0.0250   0.1934   1.0000   0.0177   0.0178 &   2.9124 f
  I_PCI_TOP/U171/Y (AND3X1_LVT)                      0.0624   1.0000            0.2219 &   3.1342 f
  I_PCI_TOP/n1139 (net)        1   2.1964 
  I_PCI_TOP/U1401/A (FADDX1_RVT)            0.0000   0.0624   1.0000   0.0000   0.0000 &   3.1342 f
  I_PCI_TOP/U1401/CO (FADDX1_RVT)                    0.1314   1.0000            0.3298 &   3.4640 f
  I_PCI_TOP/n1134 (net)        1   1.6994 
  I_PCI_TOP/U1400/CI (FADDX1_RVT)           0.0000   0.1314   1.0000   0.0000   0.0000 &   3.4640 f
  I_PCI_TOP/U1400/CO (FADDX1_RVT)                    0.1386   1.0000            0.3644 &   3.8284 f
  I_PCI_TOP/n118 (net)         1   2.1401 
  I_PCI_TOP/U178/CI (FADDX1_LVT)            0.0000   0.1386   1.0000   0.0000   0.0000 &   3.8284 f
  I_PCI_TOP/U178/CO (FADDX1_LVT)                     0.0693   1.0000            0.1937 &   4.0221 f
  I_PCI_TOP/n115 (net)         1   2.1501 
  I_PCI_TOP/U177/CI (FADDX1_LVT)            0.0000   0.0693   1.0000   0.0000   0.0000 &   4.0221 f
  I_PCI_TOP/U177/CO (FADDX1_LVT)                     0.0674   1.0000            0.1607 &   4.1829 f
  I_PCI_TOP/n104 (net)         1   2.2004 
  I_PCI_TOP/U176/CI (FADDX1_LVT)            0.0046   0.0674   1.0000   0.0032   0.0032 &   4.1861 f
  I_PCI_TOP/U176/CO (FADDX1_LVT)                     0.0667   1.0000            0.1589 &   4.3449 f
  I_PCI_TOP/n775 (net)         1   2.1042 
  I_PCI_TOP/U1058/CI (FADDX1_LVT)           0.0047   0.0667   1.0000   0.0033   0.0033 &   4.3482 f
  I_PCI_TOP/U1058/CO (FADDX1_LVT)                    0.0701   1.0000            0.1629 &   4.5112 f
  I_PCI_TOP/n864 (net)         1   2.5458 
  I_PCI_TOP/U1143/CI (FADDX1_LVT)           0.0000   0.0701   1.0000   0.0000   0.0000 &   4.5112 f
  I_PCI_TOP/U1143/CO (FADDX1_LVT)                    0.0689   1.0000            0.1630 &   4.6743 f
  I_PCI_TOP/n975 (net)         1   2.3943 
  I_PCI_TOP/U1249/CI (FADDX1_LVT)           0.0077   0.0689   1.0000   0.0054   0.0054 &   4.6796 f
  I_PCI_TOP/U1249/CO (FADDX1_LVT)                    0.0676   1.0000            0.1608 &   4.8404 f
  I_PCI_TOP/n4586 (net)        1   2.2253 
  I_PCI_TOP/U4325/CI (FADDX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   4.8405 f
  I_PCI_TOP/U4325/CO (FADDX1_LVT)                    0.0623   1.0000            0.1525 &   4.9930 f
  I_PCI_TOP/n5132 (net)        1   1.6068 
  I_PCI_TOP/U4768/CI (FADDX1_LVT)           0.0000   0.0623   1.0000   0.0000   0.0000 &   4.9930 f
  I_PCI_TOP/U4768/CO (FADDX1_LVT)                    0.0880   1.0000            0.1828 &   5.1758 f
  I_PCI_TOP/n5206 (net)        1   4.9452 
  I_PCI_TOP/U4794/B (FADDX1_LVT)            0.0085   0.0880   1.0000   0.0059   0.0060 &   5.1819 f
  I_PCI_TOP/U4794/CO (FADDX1_LVT)                    0.0680   1.0000            0.1641 &   5.3459 f
  I_PCI_TOP/n5203 (net)        1   1.8186 
  I_PCI_TOP/U4793/CI (FADDX1_LVT)           0.0000   0.0680   1.0000   0.0000   0.0000 &   5.3459 f
  I_PCI_TOP/U4793/CO (FADDX1_LVT)                    0.0668   1.0000            0.1562 &   5.5022 f
  I_PCI_TOP/n5202 (net)        1   1.8656 
  I_PCI_TOP/U4792/CI (FADDX1_LVT)           0.0000   0.0668   1.0000   0.0000   0.0000 &   5.5022 f
  I_PCI_TOP/U4792/CO (FADDX1_LVT)                    0.0666   1.0000            0.1567 &   5.6589 f
  I_PCI_TOP/n5199 (net)        1   1.9440 
  I_PCI_TOP/U4791/CI (FADDX1_LVT)           0.0000   0.0666   1.0000   0.0000   0.0000 &   5.6589 f
  I_PCI_TOP/U4791/CO (FADDX1_LVT)                    0.0657   1.0000            0.1572 &   5.8161 f
  I_PCI_TOP/n5194 (net)        1   1.9822 
  I_PCI_TOP/U4790/CI (FADDX1_LVT)           0.0000   0.0657   1.0000   0.0000   0.0000 &   5.8161 f
  I_PCI_TOP/U4790/CO (FADDX1_LVT)                    0.0687   1.0000            0.1607 &   5.9768 f
  I_PCI_TOP/n5191 (net)        1   2.3733 
  I_PCI_TOP/U4789/CI (FADDX1_LVT)           0.0080   0.0687   1.0000   0.0055   0.0055 &   5.9823 f
  I_PCI_TOP/U4789/CO (FADDX1_LVT)                    0.0697   1.0000            0.1634 &   6.1458 f
  I_PCI_TOP/n5188 (net)        1   2.4977 
  I_PCI_TOP/U4788/CI (FADDX1_LVT)           0.0061   0.0697   1.0000   0.0042   0.0043 &   6.1501 f
  I_PCI_TOP/U4788/CO (FADDX1_LVT)                    0.0714   1.0000            0.1632 &   6.3132 f
  I_PCI_TOP/n5185 (net)        1   2.4221 
  I_PCI_TOP/U4787/CI (FADDX1_LVT)           0.0000   0.0714   1.0000   0.0000   0.0000 &   6.3133 f
  I_PCI_TOP/U4787/CO (FADDX1_LVT)                    0.0667   1.0000            0.1577 &   6.4710 f
  I_PCI_TOP/n5182 (net)        1   1.8532 
  I_PCI_TOP/U4786/CI (FADDX1_LVT)           0.0000   0.0667   1.0000   0.0000   0.0000 &   6.4710 f
  I_PCI_TOP/U4786/CO (FADDX1_LVT)                    0.0934   1.0000            0.1650 &   6.6360 f
  I_PCI_TOP/n5179 (net)        1   2.7530 
  I_PCI_TOP/U4785/CI (FADDX1_LVT)           0.0000   0.0934   1.0000   0.0000   0.0000 &   6.6361 f
  I_PCI_TOP/U4785/CO (FADDX1_LVT)                    0.0894   1.0000            0.1722 &   6.8083 f
  I_PCI_TOP/n5176 (net)        1   2.1886 
  I_PCI_TOP/U4784/CI (FADDX1_LVT)           0.0046   0.0894   1.0000   0.0032   0.0032 &   6.8115 f
  I_PCI_TOP/U4784/CO (FADDX1_LVT)                    0.0921   1.0000            0.1702 &   6.9817 f
  I_PCI_TOP/n5173 (net)        1   2.1795 
  I_PCI_TOP/U4783/CI (FADDX1_LVT)           0.0040   0.0921   1.0000   0.0028   0.0028 &   6.9845 f
  I_PCI_TOP/U4783/CO (FADDX1_LVT)                    0.0742   1.0000            0.1677 &   7.1523 f
  I_PCI_TOP/n5170 (net)        1   1.8560 
  I_PCI_TOP/U4782/CI (FADDX1_LVT)           0.0000   0.0742   1.0000   0.0000   0.0000 &   7.1523 f
  I_PCI_TOP/U4782/CO (FADDX1_LVT)                    0.0918   1.0000            0.1644 &   7.3166 f
  I_PCI_TOP/n5167 (net)        1   2.3262 
  I_PCI_TOP/U4781/CI (FADDX1_LVT)           0.0000   0.0918   1.0000   0.0000   0.0000 &   7.3166 f
  I_PCI_TOP/U4781/CO (FADDX1_LVT)                    0.0939   1.0000            0.1742 &   7.4909 f
  I_PCI_TOP/n5164 (net)        1   2.4634 
  I_PCI_TOP/U4780/CI (FADDX1_LVT)           0.0048   0.0939   1.0000   0.0033   0.0033 &   7.4942 f
  I_PCI_TOP/U4780/CO (FADDX1_LVT)                    0.0902   1.0000            0.1720 &   7.6662 f
  I_PCI_TOP/n5161 (net)        1   2.1484 
  I_PCI_TOP/U4779/CI (FADDX1_LVT)           0.0000   0.0902   1.0000   0.0000   0.0000 &   7.6662 f
  I_PCI_TOP/U4779/CO (FADDX1_LVT)                    0.0867   1.0000            0.1649 &   7.8311 f
  I_PCI_TOP/n5158 (net)        1   1.7126 
  I_PCI_TOP/U4778/CI (FADDX1_LVT)           0.0000   0.0867   1.0000   0.0000   0.0000 &   7.8311 f
  I_PCI_TOP/U4778/CO (FADDX1_LVT)                    0.0862   1.0000            0.1661 &   7.9972 f
  I_PCI_TOP/n5155 (net)        1   1.9259 
  I_PCI_TOP/U4777/CI (FADDX1_LVT)           0.0000   0.0862   1.0000   0.0000   0.0000 &   7.9972 f
  I_PCI_TOP/U4777/S (FADDX1_LVT)                     0.0775   1.0000            0.1883 &   8.1855 f
  I_PCI_TOP/I_PCI_CORE_N399 (net)
                               1   2.2195 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__30_/D (SDFFARX1_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000 &   8.1855 f
  data arrival time                                                                        8.1855

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9549     8.4549
  clock reconvergence pessimism                                                 0.1032     8.5580
  clock uncertainty                                                            -0.1000     8.4580
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__30_/CLK (SDFFARX1_LVT)                            8.4580 r
  library setup time                                          1.0000           -0.3626     8.0954
  data required time                                                                       8.0954
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0954
  data arrival time                                                                       -8.1855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0901


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2306     1.2306
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2306 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/Q (SDFFARX1_HVT)
                                                     0.3077   1.0000            1.3232 &   2.5538 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__23_ (net)
                               5   5.0188 
  I_SDRAM_TOP/I_SDRAM_IF/U2288/A2 (AO22X1_HVT)
                                            0.0440   0.3077   1.0000   0.0302   0.0303 &   2.5841 f
  I_SDRAM_TOP/I_SDRAM_IF/U2288/Y (AO22X1_HVT)        0.1703   1.0000            0.7325 &   3.3166 f
  I_SDRAM_TOP/I_SDRAM_IF/n864 (net)
                               1   0.7817 
  I_SDRAM_TOP/I_SDRAM_IF/U2290/A1 (OR2X1_HVT)
                                            0.0094   0.1703   1.0000   0.0065   0.0065 &   3.3231 f
  I_SDRAM_TOP/I_SDRAM_IF/U2290/Y (OR2X1_HVT)         0.1871   1.0000            0.5216 &   3.8447 f
  I_SDRAM_TOP/I_SDRAM_IF/n2042 (net)
                               2   2.1534 
  I_SDRAM_TOP/I_SDRAM_IF/U2294/A2 (AO22X1_HVT)
                                            0.0224   0.1871   1.0000   0.0155   0.0155 &   3.8602 f
  I_SDRAM_TOP/I_SDRAM_IF/U2294/Y (AO22X1_HVT)        0.2216   1.0000            0.6858 &   4.5460 f
  I_SDRAM_TOP/I_SDRAM_IF/N1916 (net)
                               1   2.4194 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__19_/D (SDFFARX1_RVT)
                                            0.0233   0.2216   1.0000   0.0161   0.0162 &   4.5622 f
  data arrival time                                                                        4.5622

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0634     5.1634
  clock reconvergence pessimism                                                 0.0976     5.2610
  clock uncertainty                                                            -0.1000     5.1610
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__19_/CLK (SDFFARX1_RVT)                       5.1610 r
  library setup time                                          1.0000           -0.6885     4.4725
  data required time                                                                       4.4725
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4725
  data arrival time                                                                       -4.5622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0896


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2193     1.2193
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/Q (SDFFARX1_HVT)
                                                     0.3179   1.0000            1.3203 &   2.5396 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__31_ (net)
                               5   5.2962 
  I_SDRAM_TOP/I_SDRAM_IF/U4305/A2 (AO22X1_HVT)
                                            0.0265   0.3179   1.0000   0.0184   0.0184 &   2.5580 f
  I_SDRAM_TOP/I_SDRAM_IF/U4305/Y (AO22X1_HVT)        0.1906   1.0000            0.7649 &   3.3229 f
  I_SDRAM_TOP/I_SDRAM_IF/n2313 (net)
                               1   1.4296 
  I_SDRAM_TOP/I_SDRAM_IF/U4306/A2 (OR2X1_HVT)
                                            0.0310   0.1906   1.0000   0.0221   0.0222 &   3.3451 f
  I_SDRAM_TOP/I_SDRAM_IF/U4306/Y (OR2X1_HVT)         0.1783   1.0000            0.4651 &   3.8101 f
  I_SDRAM_TOP/I_SDRAM_IF/n3043 (net)
                               2   1.8819 
  I_SDRAM_TOP/I_SDRAM_IF/U4312/A2 (AO22X1_HVT)
                                            0.0196   0.1783   1.0000   0.0136   0.0136 &   3.8237 f
  I_SDRAM_TOP/I_SDRAM_IF/U4312/Y (AO22X1_HVT)        0.2420   1.0000            0.6952 &   4.5189 f
  I_SDRAM_TOP/I_SDRAM_IF/N2209 (net)
                               1   3.0430 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__27_/D (SDFFARX1_RVT)
                                            0.0333   0.2420   1.0000   0.0235   0.0235 &   4.5424 f
  data arrival time                                                                        4.5424

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0975     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__27_/CLK (SDFFARX1_RVT)                       5.1537 r
  library setup time                                          1.0000           -0.7008     4.4529
  data required time                                                                       4.4529
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4529
  data arrival time                                                                       -4.5424
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0895


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2101     1.2101
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_/CLK (SDFFARX1_HVT)
                                                     0.0920                     0.0000     1.2101 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_/Q (SDFFARX1_HVT)
                                                     0.2170   1.0000            1.2329 &   2.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_13__26_ (net)
                               1   2.3193 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_105_926/A (INVX0_HVT)
                                            0.0000   0.2170   1.0000   0.0000   0.0000 &   2.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_105_926/Y (INVX0_HVT)
                                                     0.2149   1.0000            0.2642 &   2.7072 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_358 (net)
                               2   2.1363 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_925/A (INVX1_RVT)
                                            0.0159   0.2149   1.0000   0.0110   0.0110 &   2.7182 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_925/Y (INVX1_RVT)
                                                     0.1305   1.0000            0.1566 &   2.8748 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_357 (net)
                               4   3.4731 
  I_SDRAM_TOP/I_SDRAM_IF/U4770/A1 (OA22X1_HVT)
                                            0.0048   0.1305   1.0000   0.0033   0.0034 &   2.8782 f
  I_SDRAM_TOP/I_SDRAM_IF/U4770/Y (OA22X1_HVT)        0.2300   1.0000            0.6881 &   3.5663 f
  I_SDRAM_TOP/I_SDRAM_IF/n2774 (net)
                               1   0.9178 
  I_SDRAM_TOP/I_SDRAM_IF/U4772/A1 (AND2X1_HVT)
                                            0.0297   0.2300   1.0000   0.0208   0.0208 &   3.5871 f
  I_SDRAM_TOP/I_SDRAM_IF/U4772/Y (AND2X1_HVT)        0.2544   1.0000            0.4899 &   4.0770 f
  I_SDRAM_TOP/I_SDRAM_IF/n2860 (net)
                               2   3.8879 
  I_SDRAM_TOP/I_SDRAM_IF/U4868/A2 (AO22X1_HVT)
                                            0.0307   0.2544   1.0000   0.0213   0.0214 &   4.0983 f
  I_SDRAM_TOP/I_SDRAM_IF/U4868/Y (AO22X1_HVT)        0.1800   1.0000            0.6999 &   4.7982 f
  I_SDRAM_TOP/I_SDRAM_IF/N1020 (net)
                               1   1.0937 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__10_/D (SDFFARX1_LVT)
                                            0.0169   0.1800   1.0000   0.0117   0.0117 &   4.8100 f
  data arrival time                                                                        4.8100

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0463     5.1463
  clock reconvergence pessimism                                                 0.0929     5.2393
  clock uncertainty                                                            -0.1000     5.1393
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__10_/CLK (SDFFARX1_LVT)                       5.1393 r
  library setup time                                          1.0000           -0.4177     4.7215
  data required time                                                                       4.7215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7215
  data arrival time                                                                       -4.8100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__1_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__1_/Q (SDFFNARX1_HVT)
                                                     0.3135   1.0000            1.1966 &   4.4642 f
  I_SDRAM_TOP/I_SDRAM_IF/n17382 (net)
                               5   4.7187 
  I_SDRAM_TOP/I_SDRAM_IF/U6695/A2 (AO22X1_RVT)
                                            0.0863   0.3135   1.0000   0.0609   0.0609 &   4.5251 f
  I_SDRAM_TOP/I_SDRAM_IF/U6695/Y (AO22X1_RVT)        0.0881   1.0000            0.4902 &   5.0153 f
  I_SDRAM_TOP/I_SDRAM_IF/n4010 (net)
                               1   1.1153 
  I_SDRAM_TOP/I_SDRAM_IF/U6697/A1 (OR2X1_HVT)
                                            0.0121   0.0881   1.0000   0.0085   0.0085 &   5.0238 f
  I_SDRAM_TOP/I_SDRAM_IF/U6697/Y (OR2X1_HVT)         0.1686   1.0000            0.4365 &   5.4603 f
  I_SDRAM_TOP/I_SDRAM_IF/n5588 (net)
                               2   1.5752 
  I_SDRAM_TOP/I_SDRAM_IF/U8797/A2 (AO22X1_RVT)
                                            0.0162   0.1686   1.0000   0.0112   0.0112 &   5.4715 f
  I_SDRAM_TOP/I_SDRAM_IF/U8797/Y (AO22X1_RVT)        0.0933   1.0000            0.3825 &   5.8540 f
  I_SDRAM_TOP/I_SDRAM_IF/N2959 (net)
                               1   1.5477 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__17_/D (SDFFNARX1_HVT)
                                            0.0156   0.0933   1.0000   0.0112   0.0112 &   5.8652 f
  data arrival time                                                                        5.8652

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0941     7.2441
  clock reconvergence pessimism                                                 0.0834     7.3275
  clock uncertainty                                                            -0.1000     7.2275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__17_/CLK (SDFFNARX1_HVT)                      7.2275 f
  library setup time                                          1.0000           -1.4507     5.7768
  data required time                                                                       5.7768
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7768
  data arrival time                                                                       -5.8652
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2191     1.2191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_/CLK (SDFFARX1_RVT)
                                                     0.1111                     0.0000     1.2191 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_/Q (SDFFARX1_RVT)
                                                     0.0786   1.0000            0.5237 &   1.7428 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__26_ (net)
                               1   1.1772 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_101_820/A (INVX0_HVT)
                                            0.0089   0.0786   1.0000   0.0062   0.0062 &   1.7489 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_101_820/Y (INVX0_HVT)
                                                     0.1900   1.0000            0.1515 &   1.9004 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_252 (net)
                               2   2.0149 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818/A (INVX0_RVT)
                                            0.0110   0.1900   1.0000   0.0076   0.0076 &   1.9080 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818/Y (INVX0_RVT)
                                                     0.1312   1.0000            0.1633 &   2.0714 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_250 (net)
                               4   3.2169 
  I_SDRAM_TOP/I_SDRAM_IF/U2236/A4 (AO22X1_HVT)
                                            0.0047   0.1312   1.0000   0.0033   0.0033 &   2.0746 f
  I_SDRAM_TOP/I_SDRAM_IF/U2236/Y (AO22X1_HVT)        0.1742   1.0000            0.4111 &   2.4857 f
  I_SDRAM_TOP/I_SDRAM_IF/n835 (net)
                               1   0.9055 
  I_SDRAM_TOP/I_SDRAM_IF/U2238/A1 (OR2X1_HVT)
                                            0.0093   0.1742   1.0000   0.0065   0.0065 &   2.4922 f
  I_SDRAM_TOP/I_SDRAM_IF/U2238/Y (OR2X1_HVT)         0.1965   1.0000            0.5313 &   3.0235 f
  I_SDRAM_TOP/I_SDRAM_IF/n2496 (net)
                               2   2.4255 
  I_SDRAM_TOP/I_SDRAM_IF/U2245/A2 (AO22X1_HVT)
                                            0.0429   0.1965   1.0000   0.0301   0.0301 &   3.0537 f
  I_SDRAM_TOP/I_SDRAM_IF/U2245/Y (AO22X1_HVT)        0.2203   1.0000            0.6925 &   3.7462 f
  I_SDRAM_TOP/I_SDRAM_IF/N1060 (net)
                               1   2.3795 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__18_/D (SDFFARX1_HVT)
                                            0.0510   0.2203   1.0000   0.0352   0.0353 &   3.7814 f
  data arrival time                                                                        3.7814

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__18_/CLK (SDFFARX1_HVT)                       5.1174 r
  library setup time                                          1.0000           -1.4244     3.6930
  data required time                                                                       3.6930
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6930
  data arrival time                                                                       -3.7814
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2278     1.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2278 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/Q (SDFFARX1_HVT)
                                                     0.2943   1.0000            1.3051 &   2.5330 f
  I_SDRAM_TOP/I_SDRAM_IF/n1799 (net)
                               5   4.6452 
  I_SDRAM_TOP/I_SDRAM_IF/U4053/A1 (OA22X1_HVT)
                                            0.0239   0.2943   1.0000   0.0166   0.0166 &   2.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/U4053/Y (OA22X1_HVT)        0.2554   1.0000            0.8597 &   3.4092 f
  I_SDRAM_TOP/I_SDRAM_IF/n2129 (net)
                               1   1.7415 
  I_SDRAM_TOP/I_SDRAM_IF/U4055/A1 (AND2X1_HVT)
                                            0.1205   0.2554   1.0000   0.0924   0.0924 &   3.5016 f
  I_SDRAM_TOP/I_SDRAM_IF/U4055/Y (AND2X1_HVT)        0.1894   1.0000            0.4646 &   3.9663 f
  I_SDRAM_TOP/I_SDRAM_IF/n3078 (net)
                               2   1.9962 
  I_SDRAM_TOP/I_SDRAM_IF/U5113/A2 (AO22X1_HVT)
                                            0.0068   0.1894   1.0000   0.0047   0.0047 &   3.9710 f
  I_SDRAM_TOP/I_SDRAM_IF/U5113/Y (AO22X1_HVT)        0.1671   1.0000            0.6296 &   4.6006 f
  I_SDRAM_TOP/I_SDRAM_IF/N2098 (net)
                               1   0.6823 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__11_/D (SDFFARX1_RVT)
                                            0.0000   0.1671   1.0000   0.0000   0.0000 &   4.6006 f
  data arrival time                                                                        4.6006

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0609     5.1609
  clock reconvergence pessimism                                                 0.1167     5.2776
  clock uncertainty                                                            -0.1000     5.1776
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__11_/CLK (SDFFARX1_RVT)                       5.1776 r
  library setup time                                          1.0000           -0.6651     4.5125
  data required time                                                                       4.5125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5125
  data arrival time                                                                       -4.6006
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0881


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/CLK (SDFFARX1_HVT)
                                                     0.0920                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/Q (SDFFARX1_HVT)
                                                     0.2160   1.0000            1.2320 &   2.4416 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_13__2_ (net)
                               1   2.2885 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_1252/A (INVX0_HVT)
                                            0.0000   0.2160   1.0000   0.0000   0.0000 &   2.4416 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_1252/Y (INVX0_HVT)
                                                     0.2001   1.0000            0.2561 &   2.6977 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_684 (net)
                               2   1.9194 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_1251/A (INVX0_RVT)
                                            0.0093   0.2001   1.0000   0.0064   0.0064 &   2.7042 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_1251/Y (INVX0_RVT)
                                                     0.1310   1.0000            0.1633 &   2.8675 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_683 (net)
                               4   2.9580 
  I_SDRAM_TOP/I_SDRAM_IF/U3128/A2 (AO22X1_HVT)
                                            0.0083   0.1310   1.0000   0.0057   0.0057 &   2.8733 f
  I_SDRAM_TOP/I_SDRAM_IF/U3128/Y (AO22X1_HVT)        0.1804   1.0000            0.5984 &   3.4716 f
  I_SDRAM_TOP/I_SDRAM_IF/n1306 (net)
                               1   1.1067 
  I_SDRAM_TOP/I_SDRAM_IF/U3130/A1 (OR2X1_HVT)
                                            0.0281   0.1804   1.0000   0.0200   0.0200 &   3.4917 f
  I_SDRAM_TOP/I_SDRAM_IF/U3130/Y (OR2X1_HVT)         0.2554   1.0000            0.5767 &   4.0684 f
  I_SDRAM_TOP/I_SDRAM_IF/n7789 (net)
                               2   4.1343 
  I_SDRAM_TOP/I_SDRAM_IF/U3134/A2 (AO22X1_HVT)
                                            0.0520   0.2554   1.0000   0.0369   0.0370 &   4.1054 f
  I_SDRAM_TOP/I_SDRAM_IF/U3134/Y (AO22X1_HVT)        0.1791   1.0000            0.6998 &   4.8052 f
  I_SDRAM_TOP/I_SDRAM_IF/N1028 (net)
                               1   1.0658 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__18_/D (SDFFARX1_LVT)
                                            0.0364   0.1791   1.0000   0.0261   0.0262 &   4.8313 f
  data arrival time                                                                        4.8313

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.0929     5.2528
  clock uncertainty                                                            -0.1000     5.1528
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__18_/CLK (SDFFARX1_LVT)                       5.1528 r
  library setup time                                          1.0000           -0.4092     4.7436
  data required time                                                                       4.7436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7436
  data arrival time                                                                       -4.8313
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0877


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58252/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/CLK (SDFFARX1_HVT)
                                                     0.1237                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/Q (SDFFARX1_HVT)
                                                     0.2124   1.0000            1.2519 &   2.4737 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_30__4_ (net)
                               1   2.1768 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_130_1256/A (INVX1_HVT)
                                            0.0198   0.2124   1.0000   0.0139   0.0140 &   2.4877 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_130_1256/Y (INVX1_HVT)
                                                     0.1523   1.0000            0.2240 &   2.7116 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_688 (net)
                               2   1.8375 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1255/A (INVX0_LVT)
                                            0.0000   0.1523   1.0000   0.0000   0.0000 &   2.7117 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1255/Y (INVX0_LVT)
                                                     0.0964   1.0000            0.0842 &   2.7959 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_687 (net)
                               4   3.2882 
  I_SDRAM_TOP/I_SDRAM_IF/U4665/A2 (AO22X1_HVT)
                                            0.0000   0.0964   1.0000   0.0000   0.0000 &   2.7959 f
  I_SDRAM_TOP/I_SDRAM_IF/U4665/Y (AO22X1_HVT)        0.1761   1.0000            0.5653 &   3.3612 f
  I_SDRAM_TOP/I_SDRAM_IF/n2658 (net)
                               1   0.9667 
  I_SDRAM_TOP/I_SDRAM_IF/U4667/A1 (OR2X1_HVT)
                                            0.0240   0.1761   1.0000   0.0169   0.0169 &   3.3781 f
  I_SDRAM_TOP/I_SDRAM_IF/U4667/Y (OR2X1_HVT)         0.1679   1.0000            0.5098 &   3.8878 f
  I_SDRAM_TOP/I_SDRAM_IF/n2664 (net)
                               2   1.5505 
  I_SDRAM_TOP/I_SDRAM_IF/U4676/A2 (AO22X1_HVT)
                                            0.0064   0.1679   1.0000   0.0045   0.0045 &   3.8923 f
  I_SDRAM_TOP/I_SDRAM_IF/U4676/Y (AO22X1_HVT)        0.2012   1.0000            0.6515 &   4.5438 f
  I_SDRAM_TOP/I_SDRAM_IF/N1822 (net)
                               1   1.7864 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/D (SDFFARX1_RVT)
                                            0.0560   0.2012   1.0000   0.0391   0.0391 &   4.5829 f
  data arrival time                                                                        4.5829

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0575     5.1575
  clock reconvergence pessimism                                                 0.1154     5.2730
  clock uncertainty                                                            -0.1000     5.1730
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/CLK (SDFFARX1_RVT)                       5.1730 r
  library setup time                                          1.0000           -0.6770     4.4959
  data required time                                                                       4.4959
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4959
  data arrival time                                                                       -4.5829
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0869


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613756789/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2285     1.2285
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/CLK (SDFFARX1_HVT)
                                                     0.1109                     0.0000     1.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/Q (SDFFARX1_HVT)
                                                     0.3450   1.0000            1.3377 &   2.5662 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__5_ (net)
                               5   6.0452 
  I_SDRAM_TOP/I_SDRAM_IF/U10734/A2 (AO22X1_HVT)
                                            0.0281   0.3450   1.0000   0.0194   0.0195 &   2.5857 f
  I_SDRAM_TOP/I_SDRAM_IF/U10734/Y (AO22X1_HVT)       0.1745   1.0000            0.7695 &   3.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/n7335 (net)
                               1   0.9100 
  I_SDRAM_TOP/I_SDRAM_IF/U10736/A1 (OR2X1_HVT)
                                            0.0153   0.1745   1.0000   0.0106   0.0106 &   3.3658 f
  I_SDRAM_TOP/I_SDRAM_IF/U10736/Y (OR2X1_HVT)        0.1908   1.0000            0.5278 &   3.8936 f
  I_SDRAM_TOP/I_SDRAM_IF/n8290 (net)
                               2   2.2632 
  I_SDRAM_TOP/I_SDRAM_IF/U11548/A2 (AO22X1_HVT)
                                            0.0216   0.1908   1.0000   0.0150   0.0150 &   3.9086 f
  I_SDRAM_TOP/I_SDRAM_IF/U11548/Y (AO22X1_HVT)       0.1905   1.0000            0.6588 &   4.5673 f
  I_SDRAM_TOP/I_SDRAM_IF/N821 (net)
                               1   1.4356 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__1_/D (SDFFARX1_RVT)
                                            0.0310   0.1905   1.0000   0.0216   0.0216 &   4.5889 f
  data arrival time                                                                        4.5889

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0624     5.1624
  clock reconvergence pessimism                                                 0.1172     5.2795
  clock uncertainty                                                            -0.1000     5.1795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__1_/CLK (SDFFARX1_RVT)                         5.1795 r
  library setup time                                          1.0000           -0.6771     4.5024
  data required time                                                                       4.5024
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5024
  data arrival time                                                                       -4.5889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0865


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__20_/CLK (SDFFARX2_LVT)
                                                     0.0809                     0.0000     1.0787 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__20_/Q (SDFFARX2_LVT)
                                                     0.0701   1.0000            0.4497 &   1.5285 r
  I_PCI_TOP/n9019 (net)        2   2.0927 
  I_PCI_TOP/ZBUF_254_inst_35464/A (NBUFFX4_LVT)
                                            0.0000   0.0701   1.0000   0.0000   0.0000 &   1.5285 r
  I_PCI_TOP/ZBUF_254_inst_35464/Y (NBUFFX4_LVT)      0.1042   1.0000            0.1375 &   1.6660 r
  I_PCI_TOP/ZBUF_254_3981 (net)
                              11  15.9732 
  I_PCI_TOP/U6246/A2 (AND2X1_HVT)           0.0000   0.1043   1.0000   0.0000   0.0005 &   1.6665 r
  I_PCI_TOP/U6246/Y (AND2X1_HVT)                     0.2700   1.0000            0.4667 &   2.1333 r
  I_PCI_TOP/n7085 (net)        2   3.9984 
  I_PCI_TOP/U6291/A2 (XOR3X1_HVT)           0.0265   0.2700   1.0000   0.0183   0.0184 &   2.1516 r
  I_PCI_TOP/U6291/Y (XOR3X1_HVT)                     0.3333   1.0000            1.6320 &   3.7836 f
  I_PCI_TOP/n7152 (net)        1   4.2247 
  I_PCI_TOP/U6316/A (FADDX1_RVT)            0.0255   0.3333   1.0000   0.0177   0.0178 &   3.8014 f
  I_PCI_TOP/U6316/S (FADDX1_RVT)                     0.1309   1.0000            0.7484 &   4.5498 r
  I_PCI_TOP/n7171 (net)        1   2.0923 
  I_PCI_TOP/U6324/B (FADDX1_RVT)            0.0000   0.1309   1.0000   0.0000   0.0000 &   4.5498 r
  I_PCI_TOP/U6324/S (FADDX1_RVT)                     0.1478   1.0000            0.5055 &   5.0552 f
  I_PCI_TOP/n7184 (net)        1   2.1493 
  I_PCI_TOP/U6329/B (FADDX1_LVT)            0.0000   0.1478   1.0000   0.0000   0.0000 &   5.0553 f
  I_PCI_TOP/U6329/S (FADDX1_LVT)                     0.0780   1.0000            0.2582 &   5.3134 f
  I_PCI_TOP/n7259 (net)        1   2.3032 
  I_PCI_TOP/U6355/A (FADDX1_LVT)            0.0000   0.0780   1.0000   0.0000   0.0000 &   5.3134 f
  I_PCI_TOP/U6355/CO (FADDX1_LVT)                    0.0629   1.0000            0.1790 &   5.4924 f
  I_PCI_TOP/n7254 (net)        1   1.6707 
  I_PCI_TOP/U6354/CI (FADDX1_LVT)           0.0000   0.0629   1.0000   0.0000   0.0000 &   5.4925 f
  I_PCI_TOP/U6354/CO (FADDX1_LVT)                    0.0696   1.0000            0.1606 &   5.6531 f
  I_PCI_TOP/n7252 (net)        1   2.4937 
  I_PCI_TOP/U6353/B (FADDX1_LVT)            0.0000   0.0696   1.0000   0.0000   0.0000 &   5.6531 f
  I_PCI_TOP/U6353/CO (FADDX1_LVT)                    0.0849   1.0000            0.1765 &   5.8296 f
  I_PCI_TOP/n7248 (net)        1   3.9217 
  I_PCI_TOP/U6352/B (FADDX1_LVT)            0.0000   0.0849   1.0000   0.0000   0.0001 &   5.8297 f
  I_PCI_TOP/U6352/CO (FADDX1_LVT)                    0.0904   1.0000            0.1619 &   5.9916 f
  I_PCI_TOP/n7245 (net)        1   1.7696 
  I_PCI_TOP/U6351/CI (FADDX1_LVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.9916 f
  I_PCI_TOP/U6351/CO (FADDX1_LVT)                    0.0717   1.0000            0.1670 &   6.1587 f
  I_PCI_TOP/n7242 (net)        1   1.8673 
  I_PCI_TOP/U6350/CI (FADDX1_LVT)           0.0000   0.0717   1.0000   0.0000   0.0000 &   6.1587 f
  I_PCI_TOP/U6350/CO (FADDX1_LVT)                    0.0664   1.0000            0.1564 &   6.3151 f
  I_PCI_TOP/n7239 (net)        1   1.7442 
  I_PCI_TOP/U6349/CI (FADDX1_LVT)           0.0000   0.0664   1.0000   0.0000   0.0000 &   6.3151 f
  I_PCI_TOP/U6349/CO (FADDX1_LVT)                    0.0675   1.0000            0.1558 &   6.4709 f
  I_PCI_TOP/n7236 (net)        1   1.8948 
  I_PCI_TOP/U6348/CI (FADDX1_LVT)           0.0000   0.0675   1.0000   0.0000   0.0000 &   6.4710 f
  I_PCI_TOP/U6348/CO (FADDX1_LVT)                    0.0902   1.0000            0.1593 &   6.6303 f
  I_PCI_TOP/n7233 (net)        1   2.1456 
  I_PCI_TOP/U6347/B (FADDX1_LVT)            0.0000   0.0902   1.0000   0.0000   0.0000 &   6.6303 f
  I_PCI_TOP/U6347/CO (FADDX1_LVT)                    0.0956   1.0000            0.1794 &   6.8097 f
  I_PCI_TOP/n7230 (net)        1   3.2026 
  I_PCI_TOP/U6346/CI (FADDX1_LVT)           0.0000   0.0956   1.0000   0.0000   0.0001 &   6.8098 f
  I_PCI_TOP/U6346/CO (FADDX1_LVT)                    0.0934   1.0000            0.1693 &   6.9791 f
  I_PCI_TOP/n7227 (net)        1   1.8477 
  I_PCI_TOP/U6345/CI (FADDX1_LVT)           0.0000   0.0934   1.0000   0.0000   0.0000 &   6.9791 f
  I_PCI_TOP/U6345/CO (FADDX1_LVT)                    0.0905   1.0000            0.1747 &   7.1538 f
  I_PCI_TOP/n7224 (net)        1   2.4317 
  I_PCI_TOP/U6344/CI (FADDX1_LVT)           0.0104   0.0905   1.0000   0.0072   0.0072 &   7.1610 f
  I_PCI_TOP/U6344/CO (FADDX1_LVT)                    0.0879   1.0000            0.1637 &   7.3247 f
  I_PCI_TOP/n7221 (net)        1   1.6139 
  I_PCI_TOP/U6343/CI (FADDX1_LVT)           0.0000   0.0879   1.0000   0.0000   0.0000 &   7.3247 f
  I_PCI_TOP/U6343/CO (FADDX1_LVT)                    0.0884   1.0000            0.1666 &   7.4913 f
  I_PCI_TOP/n7218 (net)        1   1.9248 
  I_PCI_TOP/U6342/CI (FADDX1_LVT)           0.0000   0.0884   1.0000   0.0000   0.0000 &   7.4913 f
  I_PCI_TOP/U6342/CO (FADDX1_LVT)                    0.0887   1.0000            0.1670 &   7.6584 f
  I_PCI_TOP/n7215 (net)        1   1.9360 
  I_PCI_TOP/U6341/CI (FADDX1_LVT)           0.0000   0.0887   1.0000   0.0000   0.0000 &   7.6584 f
  I_PCI_TOP/U6341/CO (FADDX1_LVT)                    0.0895   1.0000            0.1683 &   7.8267 f
  I_PCI_TOP/n7212 (net)        1   2.0256 
  I_PCI_TOP/U6340/CI (FADDX1_LVT)           0.0000   0.0895   1.0000   0.0000   0.0000 &   7.8267 f
  I_PCI_TOP/U6340/CO (FADDX1_LVT)                    0.0886   1.0000            0.1686 &   7.9953 f
  I_PCI_TOP/n7209 (net)        1   2.0195 
  I_PCI_TOP/U6339/CI (FADDX1_LVT)           0.0000   0.0886   1.0000   0.0000   0.0000 &   7.9953 f
  I_PCI_TOP/U6339/S (FADDX1_LVT)                     0.0691   1.0000            0.1717 &   8.1671 f
  I_PCI_TOP/I_PCI_CORE_N463 (net)
                               1   0.8639 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__30_/D (SDFFARX1_LVT)
                                            0.0000   0.0691   1.0000   0.0000   0.0000 &   8.1671 f
  data arrival time                                                                        8.1671

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9523     8.4523
  clock reconvergence pessimism                                                 0.0855     8.5378
  clock uncertainty                                                            -0.1000     8.4378
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__30_/CLK (SDFFARX1_LVT)                            8.4378 r
  library setup time                                          1.0000           -0.3571     8.0807
  data required time                                                                       8.0807
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0807
  data arrival time                                                                       -8.1671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0863


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_/CLK (SDFFARX1_RVT)
                                                     0.1058                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_/Q (SDFFARX1_RVT)
                                                     0.1249   1.0000            0.5680 &   1.7877 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__23_ (net)
                               5   4.8247 
  I_SDRAM_TOP/I_SDRAM_IF/U1665/A2 (AO22X1_HVT)
                                            0.0000   0.1249   1.0000   0.0000   0.0000 &   1.7877 f
  I_SDRAM_TOP/I_SDRAM_IF/U1665/Y (AO22X1_HVT)        0.1838   1.0000            0.5971 &   2.3848 f
  I_SDRAM_TOP/I_SDRAM_IF/n549 (net)
                               1   1.2190 
  I_SDRAM_TOP/I_SDRAM_IF/U1669/A1 (OR2X2_HVT)
                                            0.0162   0.1838   1.0000   0.0112   0.0112 &   2.3961 f
  I_SDRAM_TOP/I_SDRAM_IF/U1669/Y (OR2X2_HVT)         0.2701   1.0000            0.6460 &   3.0420 f
  I_SDRAM_TOP/I_SDRAM_IF/n7805 (net)
                               2   7.1804 
  I_SDRAM_TOP/I_SDRAM_IF/U1674/A2 (AO22X1_HVT)
                                            0.0228   0.2701   1.0000   0.0158   0.0161 &   3.0581 f
  I_SDRAM_TOP/I_SDRAM_IF/U1674/Y (AO22X1_HVT)        0.2032   1.0000            0.7381 &   3.7963 f
  I_SDRAM_TOP/I_SDRAM_IF/N447 (net)
                               1   1.8393 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__7_/D (SDFFARX1_HVT)
                                            0.0198   0.2032   1.0000   0.0137   0.0138 &   3.8100 f
  data arrival time                                                                        3.8100

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0571     5.1571
  clock reconvergence pessimism                                                 0.0703     5.2274
  clock uncertainty                                                            -0.1000     5.1274
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__7_/CLK (SDFFARX1_HVT)                         5.1274 r
  library setup time                                          1.0000           -1.4036     3.7238
  data required time                                                                       3.7238
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7238
  data arrival time                                                                       -3.8100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0862


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2733     3.3233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/Q (SDFFNARX1_HVT)
                                                     0.2955   1.0000            1.1863 &   4.5096 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_664 (net)
                               4   4.2104 
  I_SDRAM_TOP/I_SDRAM_IF/U9370/A1 (OA22X1_HVT)
                                            0.0527   0.2955   1.0000   0.0367   0.0367 &   4.5463 f
  I_SDRAM_TOP/I_SDRAM_IF/U9370/Y (OA22X1_HVT)        0.2495   1.0000            0.8534 &   5.3997 f
  I_SDRAM_TOP/I_SDRAM_IF/n6187 (net)
                               1   1.5600 
  I_SDRAM_TOP/I_SDRAM_IF/U9371/A2 (AND2X1_RVT)
                                            0.0254   0.2495   1.0000   0.0176   0.0176 &   5.4173 f
  I_SDRAM_TOP/I_SDRAM_IF/U9371/Y (AND2X1_RVT)        0.0936   1.0000            0.3350 &   5.7523 f
  I_SDRAM_TOP/I_SDRAM_IF/n6210 (net)
                               2   2.5545 
  I_SDRAM_TOP/I_SDRAM_IF/U9382/A2 (AO22X1_LVT)
                                            0.0088   0.0936   1.0000   0.0061   0.0061 &   5.7585 f
  I_SDRAM_TOP/I_SDRAM_IF/U9382/Y (AO22X1_LVT)        0.0804   1.0000            0.1731 &   5.9315 f
  I_SDRAM_TOP/I_SDRAM_IF/N3037 (net)
                               1   1.4090 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0000 &   5.9315 f
  data arrival time                                                                        5.9315

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0894     7.3872
  clock uncertainty                                                            -0.1000     7.2872
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/CLK (SDFFNARX1_HVT)                       7.2872 f
  library setup time                                          1.0000           -1.4407     5.8465
  data required time                                                                       5.8465
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8465
  data arrival time                                                                       -5.9315
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0850


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_LVT)
                                                     0.0764                     0.0000     1.0779 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_LVT)
                                                     0.1279   1.0000            0.3003 &   1.3782 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   3.7388 
  I_PCI_TOP/U263/A (INVX4_HVT)              0.0102   0.1279   1.0000   0.0071   0.0071 &   1.3853 r
  I_PCI_TOP/U263/Y (INVX4_HVT)                       0.2352   1.0000            0.2126 &   1.5979 f
  I_PCI_TOP/n3329 (net)       15  19.6718 
  I_PCI_TOP/U3606/A2 (AND2X1_HVT)           0.0224   0.2359   1.0000   0.0155   0.0179 &   1.6157 f
  I_PCI_TOP/U3606/Y (AND2X1_HVT)                     0.2252   1.0000            0.4919 &   2.1076 f
  I_PCI_TOP/n3788 (net)        3   3.0355 
  I_PCI_TOP/U3747/A1 (OR2X1_HVT)            0.0000   0.2252   1.0000   0.0000   0.0000 &   2.1076 f
  I_PCI_TOP/U3747/Y (OR2X1_HVT)                      0.1469   1.0000            0.5302 &   2.6378 f
  I_PCI_TOP/n3786 (net)        1   0.8664 
  I_PCI_TOP/U3748/A3 (AO22X1_RVT)           0.0124   0.1469   1.0000   0.0086   0.0086 &   2.6464 f
  I_PCI_TOP/U3748/Y (AO22X1_RVT)                     0.1014   1.0000            0.2576 &   2.9040 f
  I_PCI_TOP/n3942 (net)        1   2.2172 
  I_PCI_TOP/U3857/B (FADDX1_HVT)            0.0000   0.1014   1.0000   0.0000   0.0000 &   2.9040 f
  I_PCI_TOP/U3857/S (FADDX1_HVT)                     0.3008   1.0000            1.0815 &   3.9856 r
  I_PCI_TOP/n3935 (net)        1   2.2566 
  I_PCI_TOP/U3849/A (FADDX1_HVT)            0.0000   0.3008   1.0000   0.0000   0.0000 &   3.9856 r
  I_PCI_TOP/U3849/S (FADDX1_HVT)                     0.2989   1.0000            1.2999 &   5.2855 f
  I_PCI_TOP/n3919 (net)        1   2.2094 
  I_PCI_TOP/U3838/B (FADDX1_HVT)            0.0000   0.2989   1.0000   0.0000   0.0000 &   5.2855 f
  I_PCI_TOP/U3838/S (FADDX1_HVT)                     0.2707   1.0000            1.1558 &   6.4413 r
  I_PCI_TOP/n3802 (net)        1   1.2753 
  I_PCI_TOP/U3754/A (INVX0_LVT)             0.0891   0.2707   1.0000   0.0643   0.0643 &   6.5056 r
  I_PCI_TOP/U3754/Y (INVX0_LVT)                      0.1305   1.0000            0.0828 &   6.5884 f
  I_PCI_TOP/n3949 (net)        1   2.3716 
  I_PCI_TOP/U3860/B (FADDX1_LVT)            0.0090   0.1305   1.0000   0.0063   0.0063 &   6.5947 f
  I_PCI_TOP/U3860/CO (FADDX1_LVT)                    0.0668   1.0000            0.1877 &   6.7824 f
  I_PCI_TOP/n4090 (net)        1   2.0570 
  I_PCI_TOP/U3965/CI (FADDX1_LVT)           0.0000   0.0668   1.0000   0.0000   0.0000 &   6.7824 f
  I_PCI_TOP/U3965/CO (FADDX1_LVT)                    0.0663   1.0000            0.1563 &   6.9387 f
  I_PCI_TOP/n4352 (net)        1   1.9090 
  I_PCI_TOP/U4158/CI (FADDX1_LVT)           0.0000   0.0663   1.0000   0.0000   0.0000 &   6.9387 f
  I_PCI_TOP/U4158/CO (FADDX1_LVT)                    0.0662   1.0000            0.1577 &   7.0964 f
  I_PCI_TOP/n4438 (net)        1   2.0410 
  I_PCI_TOP/U4216/CI (FADDX1_LVT)           0.0054   0.0662   1.0000   0.0037   0.0037 &   7.1001 f
  I_PCI_TOP/U4216/CO (FADDX1_LVT)                    0.0626   1.0000            0.1522 &   7.2523 f
  I_PCI_TOP/n4508 (net)        1   1.6332 
  I_PCI_TOP/U4263/CI (FADDX1_LVT)           0.0000   0.0626   1.0000   0.0000   0.0000 &   7.2523 f
  I_PCI_TOP/U4263/CO (FADDX1_LVT)                    0.0622   1.0000            0.1497 &   7.4020 f
  I_PCI_TOP/n5224 (net)        1   1.5731 
  I_PCI_TOP/U4806/CI (FADDX1_LVT)           0.0000   0.0622   1.0000   0.0000   0.0000 &   7.4020 f
  I_PCI_TOP/U4806/CO (FADDX1_LVT)                    0.0707   1.0000            0.1618 &   7.5638 f
  I_PCI_TOP/n7274 (net)        1   2.6369 
  I_PCI_TOP/U6365/CI (FADDX1_LVT)           0.0000   0.0707   1.0000   0.0000   0.0000 &   7.5639 f
  I_PCI_TOP/U6365/CO (FADDX1_LVT)                    0.0726   1.0000            0.1544 &   7.7183 f
  I_PCI_TOP/n7290 (net)        1   1.6348 
  I_PCI_TOP/U6374/CI (FADDX1_LVT)           0.0000   0.0726   1.0000   0.0000   0.0000 &   7.7183 f
  I_PCI_TOP/U6374/CO (FADDX1_LVT)                    0.0849   1.0000            0.1589 &   7.8772 f
  I_PCI_TOP/n7985 (net)        1   1.8965 
  I_PCI_TOP/U6906/CI (FADDX1_LVT)           0.0000   0.0849   1.0000   0.0000   0.0000 &   7.8772 f
  I_PCI_TOP/U6906/S (FADDX1_LVT)                     0.0596   1.0000            0.2547 &   8.1319 r
  I_PCI_TOP/n7988 (net)        1   1.3459 
  I_PCI_TOP/U6907/A (INVX1_LVT)             0.0000   0.0596   1.0000   0.0000   0.0000 &   8.1319 r
  I_PCI_TOP/U6907/Y (INVX1_LVT)                      0.0370   1.0000            0.0339 &   8.1658 f
  I_PCI_TOP/I_PCI_CORE_N527 (net)
                               1   1.3763 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/D (SDFFARX1_LVT)
                                            0.0021   0.0370   1.0000   0.0014   0.0014 &   8.1672 f
  data arrival time                                                                        8.1672

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9555     8.4555
  clock reconvergence pessimism                                                 0.0710     8.5265
  clock uncertainty                                                            -0.1000     8.4265
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK (SDFFARX1_LVT)                            8.4265 r
  library setup time                                          1.0000           -0.3435     8.0830
  data required time                                                                       8.0830
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0830
  data arrival time                                                                       -8.1672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0842


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__14_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__14_/Q (SDFFNARX1_HVT)
                                                     0.3190   1.0000            1.2076 &   4.5345 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_775 (net)
                               5   4.8753 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40857/A2 (AO22X1_RVT)
                                            0.0614   0.3190   1.0000   0.0420   0.0421 &   4.5766 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40857/Y (AO22X1_RVT)
                                                     0.0842   1.0000            0.4880 &   5.0646 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22069 (net)
                               1   0.8013 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40856/A1 (OR2X1_HVT)
                                            0.0000   0.0842   1.0000   0.0000   0.0000 &   5.0646 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40856/Y (OR2X1_HVT)
                                                     0.1949   1.0000            0.4546 &   5.5192 f
  I_SDRAM_TOP/I_SDRAM_IF/n5763 (net)
                               2   2.3827 
  I_SDRAM_TOP/I_SDRAM_IF/U8927/A2 (AO22X1_RVT)
                                            0.0233   0.1949   1.0000   0.0161   0.0161 &   5.5354 f
  I_SDRAM_TOP/I_SDRAM_IF/U8927/Y (AO22X1_RVT)        0.0934   1.0000            0.4035 &   5.9389 f
  I_SDRAM_TOP/I_SDRAM_IF/N2877 (net)
                               1   1.5527 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0934   1.0000   0.0000   0.0000 &   5.9389 f
  data arrival time                                                                        5.9389

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.1055     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__30_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4464     5.8550
  data required time                                                                       5.8550
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8550
  data arrival time                                                                       -5.9389
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0839


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2008     1.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__8_/CLK (SDFFARX1_HVT)
                                                     0.0956                     0.0000     1.2008 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__8_/Q (SDFFARX1_HVT)
                                                     0.3028   1.0000            1.3004 &   2.5013 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_28__8_ (net)
                               5   4.8740 
  I_SDRAM_TOP/I_SDRAM_IF/U3219/A2 (AO22X1_HVT)
                                            0.0207   0.3028   1.0000   0.0144   0.0144 &   2.5156 f
  I_SDRAM_TOP/I_SDRAM_IF/U3219/Y (AO22X1_HVT)        0.1840   1.0000            0.7450 &   3.2606 f
  I_SDRAM_TOP/I_SDRAM_IF/n1362 (net)
                               1   1.2172 
  I_SDRAM_TOP/I_SDRAM_IF/U3221/A1 (OR2X1_HVT)
                                            0.0457   0.1840   1.0000   0.0329   0.0329 &   3.2935 f
  I_SDRAM_TOP/I_SDRAM_IF/U3221/Y (OR2X1_HVT)         0.2145   1.0000            0.5522 &   3.8457 f
  I_SDRAM_TOP/I_SDRAM_IF/n2635 (net)
                               2   2.9571 
  I_SDRAM_TOP/I_SDRAM_IF/U3226/A2 (AO22X1_HVT)
                                            0.0392   0.2145   1.0000   0.0281   0.0282 &   3.8738 f
  I_SDRAM_TOP/I_SDRAM_IF/U3226/Y (AO22X1_HVT)        0.1747   1.0000            0.6606 &   4.5345 f
  I_SDRAM_TOP/I_SDRAM_IF/N1711 (net)
                               1   0.9247 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/D (SDFFARX1_RVT)
                                            0.0160   0.1747   1.0000   0.0111   0.0111 &   4.5455 f
  data arrival time                                                                        4.5455

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.0703     5.2261
  clock uncertainty                                                            -0.1000     5.1261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/CLK (SDFFARX1_RVT)                        5.1261 r
  library setup time                                          1.0000           -0.6644     4.4616
  data required time                                                                       4.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4616
  data arrival time                                                                       -4.5455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0839


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_10
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_646857120/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1915     1.1915
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_2_/CLK (DFFX1_HVT)
                                                     0.0851                     0.0000     1.1915 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_2_/Q (DFFX1_HVT)
                                                     0.2769   1.0000            1.2005 &   2.3920 f
  I_SDRAM_TOP/I_SDRAM_IF/n9721 (net)
                               2   4.5645 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_6326/A (NBUFFX2_LVT)
                                            0.0398   0.2769   1.0000   0.0282   0.0282 &   2.4203 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_6326/Y (NBUFFX2_LVT)
                                                     0.0788   1.0000            0.2143 &   2.6345 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_19 (net)
                               2   5.1532 
  I_SDRAM_TOP/I_SDRAM_IF/U7/A2 (AO22X1_LVT)
                                            0.0000   0.0788   1.0000   0.0000   0.0001 &   2.6347 f
  I_SDRAM_TOP/I_SDRAM_IF/U7/Y (AO22X1_LVT)           0.0808   1.0000            0.1975 &   2.8322 f
  I_SDRAM_TOP/I_SDRAM_IF/n16 (net)
                               2   6.3729 
  I_SDRAM_TOP/I_SDRAM_IF/U90/A (INVX1_LVT)
                                            0.0000   0.0808   1.0000   0.0000   0.0002 &   2.8323 f
  I_SDRAM_TOP/I_SDRAM_IF/U90/Y (INVX1_LVT)           0.0578   1.0000            0.0767 &   2.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/n17 (net)
                               1   1.9114 
  I_SDRAM_TOP/I_SDRAM_IF/U91/A2 (XOR3X1_LVT)
                                            0.0000   0.0578   1.0000   0.0000   0.0000 &   2.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/U91/Y (XOR3X1_LVT)          0.0855   1.0000            0.2851 &   3.1941 f
  I_SDRAM_TOP/I_SDRAM_IF/n23 (net)
                               2   2.0586 
  I_SDRAM_TOP/I_SDRAM_IF/U97/A1 (NAND2X0_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000 &   3.1941 f
  I_SDRAM_TOP/I_SDRAM_IF/U97/Y (NAND2X0_LVT)         0.1087   1.0000            0.1187 &   3.3128 r
  I_SDRAM_TOP/I_SDRAM_IF/n9520 (net)
                               2   1.5639 
  I_SDRAM_TOP/I_SDRAM_IF/U98/A2 (NAND2X1_LVT)
                                            0.0083   0.1087   1.0000   0.0058   0.0058 &   3.3185 r
  I_SDRAM_TOP/I_SDRAM_IF/U98/Y (NAND2X1_LVT)         0.0602   1.0000            0.1504 &   3.4689 f
  I_SDRAM_TOP/I_SDRAM_IF/n17257 (net)
                               3   5.1813 
  I_SDRAM_TOP/I_SDRAM_IF/U100/A2 (AND2X1_LVT)
                                            0.0000   0.0602   1.0000   0.0000   0.0001 &   3.4690 f
  I_SDRAM_TOP/I_SDRAM_IF/U100/Y (AND2X1_LVT)         0.0433   1.0000            0.1105 &   3.5795 f
  I_SDRAM_TOP/I_SDRAM_IF/n9735 (net)
                               2   2.1838 
  I_SDRAM_TOP/I_SDRAM_IF/U101/A1 (AO21X1_LVT)
                                            0.0000   0.0433   1.0000   0.0000   0.0000 &   3.5795 f
  I_SDRAM_TOP/I_SDRAM_IF/U101/Y (AO21X1_LVT)         0.0689   1.0000            0.1531 &   3.7326 f
  I_SDRAM_TOP/I_SDRAM_IF/n17269 (net)
                               2   4.7591 
  I_SDRAM_TOP/I_SDRAM_IF/U102/A1 (AO21X1_LVT)
                                            0.0027   0.0689   1.0000   0.0018   0.0019 &   3.7345 f
  I_SDRAM_TOP/I_SDRAM_IF/U102/Y (AO21X1_LVT)         0.0997   1.0000            0.1560 &   3.8905 f
  I_SDRAM_TOP/I_SDRAM_IF/n17278 (net)
                               2   2.5995 
  I_SDRAM_TOP/I_SDRAM_IF/U103/A2 (NOR2X0_LVT)
                                            0.0000   0.0997   1.0000   0.0000   0.0000 &   3.8905 f
  I_SDRAM_TOP/I_SDRAM_IF/U103/Y (NOR2X0_LVT)         0.0546   1.0000            0.1580 &   4.0485 r
  I_SDRAM_TOP/I_SDRAM_IF/n9734 (net)
                               2   2.2919 
  I_SDRAM_TOP/I_SDRAM_IF/U105/A1 (NAND2X1_LVT)
                                            0.0000   0.0546   1.0000   0.0000   0.0000 &   4.0485 r
  I_SDRAM_TOP/I_SDRAM_IF/U105/Y (NAND2X1_LVT)        0.0447   1.0000            0.1161 &   4.1646 f
  I_SDRAM_TOP/I_SDRAM_IF/n17347 (net)
                               2   2.8891 
  I_SDRAM_TOP/I_SDRAM_IF/U108/A1 (AND2X1_LVT)
                                            0.0000   0.0447   1.0000   0.0000   0.0000 &   4.1646 f
  I_SDRAM_TOP/I_SDRAM_IF/U108/Y (AND2X1_LVT)         0.0578   1.0000            0.1046 &   4.2692 f
  I_SDRAM_TOP/I_SDRAM_IF/n9732 (net)
                               2   3.8130 
  I_SDRAM_TOP/I_SDRAM_IF/U109/B (FADDX1_LVT)
                                            0.0000   0.0578   1.0000   0.0000   0.0000 &   4.2692 f
  I_SDRAM_TOP/I_SDRAM_IF/U109/CO (FADDX1_LVT)        0.0819   1.0000            0.1521 &   4.4214 f
  I_SDRAM_TOP/I_SDRAM_IF/n17327 (net)
                               2   2.0066 
  I_SDRAM_TOP/I_SDRAM_IF/U115/A1 (AO21X1_LVT)
                                            0.0000   0.0819   1.0000   0.0000   0.0000 &   4.4214 f
  I_SDRAM_TOP/I_SDRAM_IF/U115/Y (AO21X1_LVT)         0.0740   1.0000            0.1765 &   4.5978 f
  I_SDRAM_TOP/I_SDRAM_IF/n17334 (net)
                               2   4.1863 
  I_SDRAM_TOP/I_SDRAM_IF/U123/A2 (OAI21X1_LVT)
                                            0.0000   0.0740   1.0000   0.0000   0.0001 &   4.5979 f
  I_SDRAM_TOP/I_SDRAM_IF/U123/Y (OAI21X1_LVT)        0.1034   1.0000            0.2386 &   4.8365 r
  I_SDRAM_TOP/I_SDRAM_IF/n17344 (net)
                               2   5.2459 
  I_SDRAM_TOP/I_SDRAM_IF/U124/B (FADDX1_LVT)
                                            0.0000   0.1034   1.0000   0.0000   0.0001 &   4.8366 r
  I_SDRAM_TOP/I_SDRAM_IF/U124/CO (FADDX1_LVT)        0.0849   1.0000            0.1492 &   4.9858 r
  I_SDRAM_TOP/I_SDRAM_IF/n17363 (net)
                               1   1.3905 
  I_SDRAM_TOP/I_SDRAM_IF/R_10/D (SDFFASX1_LVT)
                                            0.0082   0.0849   1.0000   0.0057   0.0057 &   4.9915 r
  data arrival time                                                                        4.9915

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0311     5.1311
  clock reconvergence pessimism                                                 0.1058     5.2370
  clock uncertainty                                                            -0.1000     5.1370
  I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK (SDFFASX1_LVT)                                           5.1370 r
  library setup time                                          1.0000           -0.2294     4.9076
  data required time                                                                       4.9076
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9076
  data arrival time                                                                       -4.9915
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0839


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/Q (SDFFARX1_HVT)
                                                     0.3359   1.0000            1.3314 &   2.5511 f
  I_SDRAM_TOP/I_SDRAM_IF/n17810 (net)
                               5   5.7936 
  I_SDRAM_TOP/I_SDRAM_IF/U3883/A2 (AO22X1_HVT)
                                            0.0273   0.3359   1.0000   0.0189   0.0189 &   2.5700 f
  I_SDRAM_TOP/I_SDRAM_IF/U3883/Y (AO22X1_HVT)        0.1714   1.0000            0.7579 &   3.3279 f
  I_SDRAM_TOP/I_SDRAM_IF/n1994 (net)
                               1   0.8161 
  I_SDRAM_TOP/I_SDRAM_IF/U3885/A1 (OR2X1_HVT)
                                            0.0000   0.1714   1.0000   0.0000   0.0000 &   3.3279 f
  I_SDRAM_TOP/I_SDRAM_IF/U3885/Y (OR2X1_HVT)         0.1669   1.0000            0.5047 &   3.8326 f
  I_SDRAM_TOP/I_SDRAM_IF/n7905 (net)
                               2   1.5132 
  I_SDRAM_TOP/I_SDRAM_IF/U11268/A2 (AO22X1_HVT)
                                            0.0064   0.1669   1.0000   0.0044   0.0044 &   3.8370 f
  I_SDRAM_TOP/I_SDRAM_IF/U11268/Y (AO22X1_HVT)       0.2185   1.0000            0.6665 &   4.5036 f
  I_SDRAM_TOP/I_SDRAM_IF/N2185 (net)
                               1   2.3253 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/D (SDFFARX1_RVT)
                                            0.0684   0.2185   1.0000   0.0447   0.0448 &   4.5483 f
  data arrival time                                                                        4.5483

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0975     5.2536
  clock uncertainty                                                            -0.1000     5.1536
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK (SDFFARX1_RVT)                        5.1536 r
  library setup time                                          1.0000           -0.6883     4.4653
  data required time                                                                       4.4653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4653
  data arrival time                                                                       -4.5483
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0830


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2190     1.2190
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__6_/CLK (SDFFARX1_HVT)
                                                     0.1182                     0.0000     1.2190 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__6_/Q (SDFFARX1_HVT)
                                                     0.3387   1.0000            1.3392 &   2.5582 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__6_ (net)
                               5   5.8739 
  I_SDRAM_TOP/I_SDRAM_IF/U4087/A2 (AO22X1_HVT)
                                            0.0273   0.3387   1.0000   0.0189   0.0189 &   2.5771 f
  I_SDRAM_TOP/I_SDRAM_IF/U4087/Y (AO22X1_HVT)        0.1793   1.0000            0.7701 &   3.3472 f
  I_SDRAM_TOP/I_SDRAM_IF/n2151 (net)
                               1   1.0621 
  I_SDRAM_TOP/I_SDRAM_IF/U4089/A1 (OR2X1_HVT)
                                            0.0322   0.1793   1.0000   0.0231   0.0231 &   3.3703 f
  I_SDRAM_TOP/I_SDRAM_IF/U4089/Y (OR2X1_HVT)         0.1812   1.0000            0.5249 &   3.8953 f
  I_SDRAM_TOP/I_SDRAM_IF/n7737 (net)
                               2   1.9779 
  I_SDRAM_TOP/I_SDRAM_IF/U4093/A2 (AO22X1_HVT)
                                            0.0156   0.1812   1.0000   0.0108   0.0108 &   3.9061 f
  I_SDRAM_TOP/I_SDRAM_IF/U4093/Y (AO22X1_HVT)        0.1827   1.0000            0.6423 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/N2077 (net)
                               1   1.1806 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__22_/D (SDFFARX1_RVT)
                                            0.0192   0.1827   1.0000   0.0133   0.0133 &   4.5617 f
  data arrival time                                                                        4.5617

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0547     5.1547
  clock reconvergence pessimism                                                 0.0975     5.2522
  clock uncertainty                                                            -0.1000     5.1522
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__22_/CLK (SDFFARX1_RVT)                       5.1522 r
  library setup time                                          1.0000           -0.6733     4.4789
  data required time                                                                       4.4789
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4789
  data arrival time                                                                       -4.5617
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2210     1.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__8_/CLK (SDFFARX1_HVT)
                                                     0.1295                     0.0000     1.2210 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__8_/Q (SDFFARX1_HVT)
                                                     0.2127   1.0000            1.2563 &   2.4774 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_17__8_ (net)
                               2   2.1874 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054/A (INVX0_LVT)
                                            0.0000   0.2127   1.0000   0.0000   0.0000 &   2.4774 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054/Y (INVX0_LVT)
                                                     0.1311   1.0000            0.1763 &   2.6536 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_486 (net)
                               2   2.6881 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1053/A (INVX0_RVT)
                                            0.0046   0.1311   1.0000   0.0032   0.0032 &   2.6568 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1053/Y (INVX0_RVT)
                                                     0.0860   1.0000            0.1130 &   2.7698 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_485 (net)
                               2   1.9046 
  I_SDRAM_TOP/I_SDRAM_IF/U1582/A2 (AO22X1_HVT)
                                            0.0082   0.0860   1.0000   0.0057   0.0057 &   2.7755 f
  I_SDRAM_TOP/I_SDRAM_IF/U1582/Y (AO22X1_HVT)        0.1668   1.0000            0.5445 &   3.3200 f
  I_SDRAM_TOP/I_SDRAM_IF/n508 (net)
                               1   0.6736 
  I_SDRAM_TOP/I_SDRAM_IF/U1584/A1 (OR2X1_HVT)
                                            0.0061   0.1668   1.0000   0.0042   0.0042 &   3.3243 f
  I_SDRAM_TOP/I_SDRAM_IF/U1584/Y (OR2X1_HVT)         0.1867   1.0000            0.5184 &   3.8426 f
  I_SDRAM_TOP/I_SDRAM_IF/n2014 (net)
                               2   2.1405 
  I_SDRAM_TOP/I_SDRAM_IF/U3900/A2 (AO22X1_HVT)
                                            0.0212   0.1867   1.0000   0.0143   0.0143 &   3.8569 f
  I_SDRAM_TOP/I_SDRAM_IF/U3900/Y (AO22X1_HVT)        0.1888   1.0000            0.6535 &   4.5105 f
  I_SDRAM_TOP/I_SDRAM_IF/N1224 (net)
                               1   1.3816 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/D (SDFFARX1_RVT)
                                            0.0300   0.1888   1.0000   0.0214   0.0214 &   4.5319 f
  data arrival time                                                                        4.5319

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0394     5.1394
  clock reconvergence pessimism                                                 0.0929     5.2323
  clock uncertainty                                                            -0.1000     5.1323
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/CLK (SDFFARX1_RVT)                       5.1323 r
  library setup time                                          1.0000           -0.6831     4.4492
  data required time                                                                       4.4492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4492
  data arrival time                                                                       -4.5319
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0827


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/Q (SDFFARX1_HVT)
                                                     0.3304   1.0000            1.3295 &   2.5528 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__25_ (net)
                               5   5.6411 
  I_SDRAM_TOP/I_SDRAM_IF/U1401/A2 (AO22X1_HVT)
                                            0.0436   0.3304   1.0000   0.0286   0.0287 &   2.5815 f
  I_SDRAM_TOP/I_SDRAM_IF/U1401/Y (AO22X1_HVT)        0.2037   1.0000            0.7898 &   3.3712 f
  I_SDRAM_TOP/I_SDRAM_IF/n425 (net)
                               1   1.8552 
  I_SDRAM_TOP/I_SDRAM_IF/U1403/A1 (OR2X1_HVT)
                                            0.0085   0.2037   1.0000   0.0059   0.0059 &   3.3772 f
  I_SDRAM_TOP/I_SDRAM_IF/U1403/Y (OR2X1_HVT)         0.1684   1.0000            0.5334 &   3.9106 f
  I_SDRAM_TOP/I_SDRAM_IF/n2626 (net)
                               2   1.5632 
  I_SDRAM_TOP/I_SDRAM_IF/U4647/A2 (AO22X1_HVT)
                                            0.0137   0.1684   1.0000   0.0095   0.0095 &   3.9200 f
  I_SDRAM_TOP/I_SDRAM_IF/U4647/Y (AO22X1_HVT)        0.1893   1.0000            0.6389 &   4.5589 f
  I_SDRAM_TOP/I_SDRAM_IF/N1158 (net)
                               1   1.3967 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__21_/D (SDFFARX1_RVT)
                                            0.0000   0.1893   1.0000   0.0000   0.0000 &   4.5590 f
  data arrival time                                                                        4.5590

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0976     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__21_/CLK (SDFFARX1_RVT)                       5.1537 r
  library setup time                                          1.0000           -0.6771     4.4766
  data required time                                                                       4.4766
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4766
  data arrival time                                                                       -4.5590
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0823


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__15_/CLK (SDFFARX2_HVT)
                                                     0.1271                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__15_/Q (SDFFARX2_HVT)
                                                     0.2751   1.0000            1.4608 &   2.6874 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__15_ (net)
                               5   6.0899 
  I_SDRAM_TOP/I_SDRAM_IF/U4758/A3 (OA22X1_HVT)
                                            0.0000   0.2751   1.0000   0.0000   0.0001 &   2.6875 f
  I_SDRAM_TOP/I_SDRAM_IF/U4758/Y (OA22X1_HVT)        0.2282   1.0000            0.7268 &   3.4142 f
  I_SDRAM_TOP/I_SDRAM_IF/n2763 (net)
                               1   0.8713 
  I_SDRAM_TOP/I_SDRAM_IF/U4760/A1 (AND2X1_HVT)
                                            0.0456   0.2282   1.0000   0.0328   0.0328 &   3.4470 f
  I_SDRAM_TOP/I_SDRAM_IF/U4760/Y (AND2X1_HVT)        0.1977   1.0000            0.4487 &   3.8957 f
  I_SDRAM_TOP/I_SDRAM_IF/n3036 (net)
                               2   2.2378 
  I_SDRAM_TOP/I_SDRAM_IF/U5068/A2 (AO22X1_HVT)
                                            0.0178   0.1977   1.0000   0.0123   0.0123 &   3.9080 f
  I_SDRAM_TOP/I_SDRAM_IF/U5068/Y (AO22X1_HVT)        0.1762   1.0000            0.6487 &   4.5567 f
  I_SDRAM_TOP/I_SDRAM_IF/N926 (net)
                               1   0.9713 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__11_/D (SDFFARX1_RVT)
                                            0.0132   0.1762   1.0000   0.0091   0.0091 &   4.5659 f
  data arrival time                                                                        4.5659

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__11_/CLK (SDFFARX1_RVT)                       5.1533 r
  library setup time                                          1.0000           -0.6694     4.4839
  data required time                                                                       4.4839
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4839
  data arrival time                                                                       -4.5659
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0820


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/CLK (SDFFARX2_LVT)
                                                     0.0730                     0.0000     1.0787 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/QN (SDFFARX2_LVT)
                                                     0.1549   1.0000            0.3302 &   1.4089 f
  I_PCI_TOP/mult_x_23_n821 (net)
                               6  11.1061 
  I_PCI_TOP/ZBUF_46_inst_31518/A (NBUFFX2_HVT)
                                            0.0056   0.1550   1.0000   0.0039   0.0050 &   1.4139 f
  I_PCI_TOP/ZBUF_46_inst_31518/Y (NBUFFX2_HVT)       0.2155   1.0000            0.3720 &   1.7859 f
  I_PCI_TOP/ZBUF_46_1925 (net)
                               3   5.5223 
  I_PCI_TOP/U2005/A1 (NOR2X1_HVT)           0.0257   0.2155   1.0000   0.0178   0.0179 &   1.8038 f
  I_PCI_TOP/U2005/Y (NOR2X1_HVT)                     0.2450   1.0000            0.6991 &   2.5028 r
  I_PCI_TOP/n1819 (net)        2   4.1940 
  I_PCI_TOP/U2123/A (FADDX1_HVT)            0.0038   0.2450   1.0000   0.0026   0.0026 &   2.5055 r
  I_PCI_TOP/U2123/CO (FADDX1_HVT)                    0.3861   1.0000            0.8841 &   3.3895 r
  I_PCI_TOP/n1965 (net)        1   2.8866 
  I_PCI_TOP/U2261/A (FADDX1_RVT)            0.0000   0.3861   1.0000   0.0000   0.0000 &   3.3896 r
  I_PCI_TOP/U2261/S (FADDX1_RVT)                     0.1530   1.0000            0.7102 &   4.0997 f
  I_PCI_TOP/n1967 (net)        1   2.3536 
  I_PCI_TOP/U2262/B (FADDX1_LVT)            0.0000   0.1530   1.0000   0.0000   0.0000 &   4.0998 f
  I_PCI_TOP/U2262/S (FADDX1_LVT)                     0.1029   1.0000            0.2671 &   4.3669 f
  I_PCI_TOP/n2024 (net)        1   2.8920 
  I_PCI_TOP/U2314/B (FADDX1_RVT)            0.0048   0.1029   1.0000   0.0033   0.0033 &   4.3702 f
  I_PCI_TOP/U2314/S (FADDX1_RVT)                     0.1298   1.0000            0.5299 &   4.9001 r
  I_PCI_TOP/n1832 (net)        1   2.0519 
  I_PCI_TOP/U2128/A (INVX0_LVT)             0.0095   0.1298   1.0000   0.0066   0.0066 &   4.9067 r
  I_PCI_TOP/U2128/Y (INVX0_LVT)                      0.0771   1.0000            0.0661 &   4.9728 f
  I_PCI_TOP/n2030 (net)        1   2.2105 
  I_PCI_TOP/U2317/A (FADDX1_LVT)            0.0000   0.0771   1.0000   0.0000   0.0000 &   4.9729 f
  I_PCI_TOP/U2317/CO (FADDX1_LVT)                    0.0779   1.0000            0.1972 &   5.1701 f
  I_PCI_TOP/n2847 (net)        1   3.4626 
  I_PCI_TOP/U3034/A (FADDX1_LVT)            0.0000   0.0779   1.0000   0.0000   0.0001 &   5.1701 f
  I_PCI_TOP/U3034/CO (FADDX1_LVT)                    0.0806   1.0000            0.1959 &   5.3661 f
  I_PCI_TOP/n2212 (net)        1   3.2823 
  I_PCI_TOP/U2485/CI (FADDX1_LVT)           0.0054   0.0806   1.0000   0.0038   0.0038 &   5.3699 f
  I_PCI_TOP/U2485/CO (FADDX1_LVT)                    0.0732   1.0000            0.1735 &   5.5434 f
  I_PCI_TOP/n2307 (net)        1   2.9260 
  I_PCI_TOP/U2566/CI (FADDX1_LVT)           0.0000   0.0732   1.0000   0.0000   0.0000 &   5.5434 f
  I_PCI_TOP/U2566/CO (FADDX1_LVT)                    0.0732   1.0000            0.1700 &   5.7135 f
  I_PCI_TOP/n2689 (net)        1   2.9356 
  I_PCI_TOP/U2901/CI (FADDX1_LVT)           0.0022   0.0732   1.0000   0.0015   0.0016 &   5.7150 f
  I_PCI_TOP/U2901/CO (FADDX1_LVT)                    0.0737   1.0000            0.1707 &   5.8858 f
  I_PCI_TOP/n3463 (net)        1   3.0066 
  I_PCI_TOP/U3501/CI (FADDX1_LVT)           0.0033   0.0737   1.0000   0.0023   0.0023 &   5.8881 f
  I_PCI_TOP/U3501/CO (FADDX1_LVT)                    0.0675   1.0000            0.1613 &   6.0494 f
  I_PCI_TOP/n3763 (net)        1   2.0439 
  I_PCI_TOP/U3727/CI (FADDX1_LVT)           0.0000   0.0675   1.0000   0.0000   0.0000 &   6.0494 f
  I_PCI_TOP/U3727/CO (FADDX1_LVT)                    0.0688   1.0000            0.1616 &   6.2110 f
  I_PCI_TOP/n3914 (net)        1   2.3729 
  I_PCI_TOP/U3836/B (FADDX1_LVT)            0.0000   0.0688   1.0000   0.0000   0.0000 &   6.2110 f
  I_PCI_TOP/U3836/CO (FADDX1_LVT)                    0.0678   1.0000            0.1587 &   6.3697 f
  I_PCI_TOP/n4058 (net)        1   2.1569 
  I_PCI_TOP/U3942/CI (FADDX1_LVT)           0.0000   0.0678   1.0000   0.0000   0.0000 &   6.3697 f
  I_PCI_TOP/U3942/CO (FADDX1_LVT)                    0.0716   1.0000            0.1655 &   6.5352 f
  I_PCI_TOP/n4184 (net)        1   2.7492 
  I_PCI_TOP/U4034/CI (FADDX1_LVT)           0.0047   0.0716   1.0000   0.0033   0.0033 &   6.5386 f
  I_PCI_TOP/U4034/CO (FADDX1_LVT)                    0.0740   1.0000            0.1704 &   6.7090 f
  I_PCI_TOP/n4322 (net)        1   3.0483 
  I_PCI_TOP/U4136/CI (FADDX1_LVT)           0.0051   0.0740   1.0000   0.0036   0.0036 &   6.7126 f
  I_PCI_TOP/U4136/CO (FADDX1_LVT)                    0.0647   1.0000            0.1591 &   6.8717 f
  I_PCI_TOP/n4412 (net)        1   1.8620 
  I_PCI_TOP/U4198/CI (FADDX1_LVT)           0.0000   0.0647   1.0000   0.0000   0.0000 &   6.8717 f
  I_PCI_TOP/U4198/CO (FADDX1_LVT)                    0.0652   1.0000            0.1526 &   7.0243 f
  I_PCI_TOP/n4486 (net)        1   1.7104 
  I_PCI_TOP/U4248/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   7.0243 f
  I_PCI_TOP/U4248/CO (FADDX1_LVT)                    0.0635   1.0000            0.1515 &   7.1758 f
  I_PCI_TOP/n4550 (net)        1   1.6138 
  I_PCI_TOP/U4291/CI (FADDX1_LVT)           0.0000   0.0635   1.0000   0.0000   0.0000 &   7.1758 f
  I_PCI_TOP/U4291/CO (FADDX1_LVT)                    0.0646   1.0000            0.1528 &   7.3286 f
  I_PCI_TOP/n6596 (net)        1   1.7704 
  I_PCI_TOP/U5852/CI (FADDX1_LVT)           0.0000   0.0646   1.0000   0.0000   0.0000 &   7.3286 f
  I_PCI_TOP/U5852/CO (FADDX1_LVT)                    0.0685   1.0000            0.1583 &   7.4869 f
  I_PCI_TOP/n7981 (net)        1   2.1822 
  I_PCI_TOP/U6904/CI (FADDX1_LVT)           0.0026   0.0685   1.0000   0.0018   0.0018 &   7.4887 f
  I_PCI_TOP/U6904/S (FADDX1_LVT)                     0.0614   1.0000            0.2497 &   7.7384 r
  I_PCI_TOP/n7984 (net)        1   1.5770 
  I_PCI_TOP/U6905/A (INVX1_HVT)             0.0000   0.0614   1.0000   0.0000   0.0000 &   7.7384 r
  I_PCI_TOP/U6905/Y (INVX1_HVT)                      0.1224   1.0000            0.1114 &   7.8498 f
  I_PCI_TOP/I_PCI_CORE_N269 (net)
                               1   2.1268 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__28_/D (SDFFARX1_RVT)
                                            0.0068   0.1224   1.0000   0.0047   0.0047 &   7.8545 f
  data arrival time                                                                        7.8545

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9463     8.4463
  clock reconvergence pessimism                                                 0.0859     8.5323
  clock uncertainty                                                            -0.1000     8.4323
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__28_/CLK (SDFFARX1_RVT)                            8.4323 r
  library setup time                                          1.0000           -0.6594     7.7728
  data required time                                                                       7.7728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.7728
  data arrival time                                                                       -7.8545
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0816


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_/CLK (SDFFARX1_LVT)
                                                     0.1089                     0.0000     1.0913 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_/QN (SDFFARX1_LVT)
                                                     0.1287   1.0000            0.3178 &   1.4091 r
  I_PCI_TOP/mult_x_28_n815 (net)
                               2   3.7821 
  I_PCI_TOP/U1435/A (INVX4_HVT)             0.0000   0.1287   1.0000   0.0000   0.0000 &   1.4091 r
  I_PCI_TOP/U1435/Y (INVX4_HVT)                      0.2883   1.0000            0.2393 &   1.6484 f
  I_PCI_TOP/n6339 (net)       17  24.7000 
  I_PCI_TOP/U5072/A1 (AND2X1_HVT)           0.0076   0.2888   1.0000   0.0052   0.0071 &   1.6555 f
  I_PCI_TOP/U5072/Y (AND2X1_HVT)                     0.2825   1.0000            0.5543 &   2.2098 f
  I_PCI_TOP/n5495 (net)        3   4.6465 
  I_PCI_TOP/U5073/A (INVX0_HVT)             0.0205   0.2825   1.0000   0.0145   0.0145 &   2.2243 f
  I_PCI_TOP/U5073/Y (INVX0_HVT)                      0.1450   1.0000            0.2564 &   2.4807 r
  I_PCI_TOP/n5474 (net)        1   0.6246 
  I_PCI_TOP/U5074/A2 (NAND2X0_HVT)          0.0080   0.1450   1.0000   0.0055   0.0055 &   2.4863 r
  I_PCI_TOP/U5074/Y (NAND2X0_HVT)                    0.3196   1.0000            0.3241 &   2.8104 f
  I_PCI_TOP/n5476 (net)        1   1.1732 
  I_PCI_TOP/U5076/A2 (AO22X1_RVT)           0.0389   0.3196   1.0000   0.0279   0.0279 &   2.8383 f
  I_PCI_TOP/U5076/Y (AO22X1_RVT)                     0.1066   1.0000            0.5195 &   3.3578 f
  I_PCI_TOP/n5511 (net)        1   2.6499 
  I_PCI_TOP/U5110/B (FADDX1_HVT)            0.0000   0.1066   1.0000   0.0000   0.0000 &   3.3578 f
  I_PCI_TOP/U5110/S (FADDX1_HVT)                     0.3042   1.0000            1.0874 &   4.4453 r
  I_PCI_TOP/n5570 (net)        1   2.3676 
  I_PCI_TOP/U5157/A (FADDX1_RVT)            0.0000   0.3042   1.0000   0.0000   0.0000 &   4.4453 r
  I_PCI_TOP/U5157/S (FADDX1_RVT)                     0.1510   1.0000            0.6452 &   5.0904 f
  I_PCI_TOP/n5630 (net)        1   2.1748 
  I_PCI_TOP/U5209/A (FADDX1_RVT)            0.0000   0.1510   1.0000   0.0000   0.0000 &   5.0904 f
  I_PCI_TOP/U5209/S (FADDX1_RVT)                     0.1397   1.0000            0.6141 &   5.7046 r
  I_PCI_TOP/n5720 (net)        1   2.5086 
  I_PCI_TOP/U5248/A (FADDX1_LVT)            0.0000   0.1397   1.0000   0.0000   0.0000 &   5.7046 r
  I_PCI_TOP/U5248/S (FADDX1_LVT)                     0.0793   1.0000            0.2773 &   5.9819 f
  I_PCI_TOP/n5857 (net)        1   2.7371 
  I_PCI_TOP/U5298/B (FADDX1_LVT)            0.0000   0.0793   1.0000   0.0000   0.0000 &   5.9819 f
  I_PCI_TOP/U5298/CO (FADDX1_LVT)                    0.0659   1.0000            0.1624 &   6.1443 f
  I_PCI_TOP/n5853 (net)        1   2.0101 
  I_PCI_TOP/U5297/CI (FADDX1_LVT)           0.0051   0.0659   1.0000   0.0035   0.0035 &   6.1478 f
  I_PCI_TOP/U5297/CO (FADDX1_LVT)                    0.0696   1.0000            0.1620 &   6.3098 f
  I_PCI_TOP/n5850 (net)        1   2.4923 
  I_PCI_TOP/U5296/B (FADDX1_LVT)            0.0000   0.0696   1.0000   0.0000   0.0000 &   6.3099 f
  I_PCI_TOP/U5296/CO (FADDX1_LVT)                    0.0721   1.0000            0.1608 &   6.4707 f
  I_PCI_TOP/n5847 (net)        1   2.3281 
  I_PCI_TOP/U5295/CI (FADDX1_LVT)           0.0000   0.0721   1.0000   0.0000   0.0000 &   6.4707 f
  I_PCI_TOP/U5295/CO (FADDX1_LVT)                    0.0900   1.0000            0.1582 &   6.6290 f
  I_PCI_TOP/n5844 (net)        1   1.8665 
  I_PCI_TOP/U5294/CI (FADDX1_LVT)           0.0000   0.0900   1.0000   0.0000   0.0000 &   6.6290 f
  I_PCI_TOP/U5294/CO (FADDX1_LVT)                    0.0741   1.0000            0.1707 &   6.7997 f
  I_PCI_TOP/n5841 (net)        1   2.2029 
  I_PCI_TOP/U5293/CI (FADDX1_LVT)           0.0000   0.0741   1.0000   0.0000   0.0000 &   6.7997 f
  I_PCI_TOP/U5293/CO (FADDX1_LVT)                    0.0886   1.0000            0.1580 &   6.9577 f
  I_PCI_TOP/n5838 (net)        1   1.7797 
  I_PCI_TOP/U5292/CI (FADDX1_LVT)           0.0000   0.0886   1.0000   0.0000   0.0000 &   6.9577 f
  I_PCI_TOP/U5292/CO (FADDX1_LVT)                    0.0923   1.0000            0.1747 &   7.1324 f
  I_PCI_TOP/n5835 (net)        1   2.6612 
  I_PCI_TOP/U5291/CI (FADDX1_LVT)           0.0000   0.0923   1.0000   0.0000   0.0000 &   7.1324 f
  I_PCI_TOP/U5291/CO (FADDX1_LVT)                    0.0844   1.0000            0.1809 &   7.3134 f
  I_PCI_TOP/n5832 (net)        1   3.1015 
  I_PCI_TOP/U5290/CI (FADDX1_LVT)           0.0000   0.0844   1.0000   0.0000   0.0001 &   7.3134 f
  I_PCI_TOP/U5290/CO (FADDX1_LVT)                    0.0880   1.0000            0.1627 &   7.4761 f
  I_PCI_TOP/n5829 (net)        1   1.7561 
  I_PCI_TOP/U5289/CI (FADDX1_LVT)           0.0000   0.0880   1.0000   0.0000   0.0000 &   7.4761 f
  I_PCI_TOP/U5289/CO (FADDX1_LVT)                    0.0889   1.0000            0.1678 &   7.6439 f
  I_PCI_TOP/n5826 (net)        1   2.0101 
  I_PCI_TOP/U5288/CI (FADDX1_LVT)           0.0038   0.0889   1.0000   0.0026   0.0026 &   7.6466 f
  I_PCI_TOP/U5288/CO (FADDX1_LVT)                    0.0920   1.0000            0.1698 &   7.8164 f
  I_PCI_TOP/n5823 (net)        1   2.1636 
  I_PCI_TOP/U5287/CI (FADDX1_LVT)           0.0000   0.0920   1.0000   0.0000   0.0000 &   7.8164 f
  I_PCI_TOP/U5287/CO (FADDX1_LVT)                    0.0831   1.0000            0.1662 &   7.9826 f
  I_PCI_TOP/n5820 (net)        1   1.7481 
  I_PCI_TOP/U5286/CI (FADDX1_LVT)           0.0000   0.0831   1.0000   0.0000   0.0000 &   7.9826 f
  I_PCI_TOP/U5286/S (FADDX1_LVT)                     0.0684   1.0000            0.1728 &   8.1554 f
  I_PCI_TOP/I_PCI_CORE_N431 (net)
                               1   1.0682 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_/D (SDFFARX1_LVT)
                                            0.0103   0.0684   1.0000   0.0073   0.0073 &   8.1627 f
  data arrival time                                                                        8.1627

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9540     8.4540
  clock reconvergence pessimism                                                 0.0855     8.5395
  clock uncertainty                                                            -0.1000     8.4395
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_/CLK (SDFFARX1_LVT)                            8.4395 r
  library setup time                                          1.0000           -0.3584     8.0811
  data required time                                                                       8.0811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0811
  data arrival time                                                                       -8.1627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0816


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__7_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0870     1.0870
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__7_/CLK (SDFFARX1_RVT)
                                                     0.0890                     0.0000     1.0870 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__7_/QN (SDFFARX1_RVT)
                                                     0.1712   1.0000            0.4131 &   1.5002 f
  I_PCI_TOP/mult_x_24_n804 (net)
                               1   3.1056 
  I_PCI_TOP/U1170/A (INVX4_LVT)             0.0000   0.1712   1.0000   0.0000   0.0000 &   1.5002 f
  I_PCI_TOP/U1170/Y (INVX4_LVT)                      0.1251   1.0000            0.1543 &   1.6544 r
  I_PCI_TOP/n5665 (net)       16  20.9892 
  I_PCI_TOP/U7111/A2 (AND2X1_HVT)           0.0068   0.1254   1.0000   0.0047   0.0054 &   1.6599 r
  I_PCI_TOP/U7111/Y (AND2X1_HVT)                     0.2102   1.0000            0.4456 &   2.1055 r
  I_PCI_TOP/n8216 (net)        1   2.3938 
  I_PCI_TOP/U7122/A (FADDX1_HVT)            0.0077   0.2102   1.0000   0.0053   0.0054 &   2.1109 r
  I_PCI_TOP/U7122/S (FADDX1_HVT)                     0.3048   1.0000            1.2371 &   3.3480 f
  I_PCI_TOP/n8252 (net)        1   2.4160 
  I_PCI_TOP/U7149/CI (FADDX1_RVT)           0.0082   0.3048   1.0000   0.0059   0.0059 &   3.3539 f
  I_PCI_TOP/U7149/CO (FADDX1_RVT)                    0.1490   1.0000            0.4701 &   3.8240 f
  I_PCI_TOP/n8289 (net)        1   2.6787 
  I_PCI_TOP/U7176/A (FADDX1_HVT)            0.0000   0.1490   1.0000   0.0000   0.0000 &   3.8240 f
  I_PCI_TOP/U7176/S (FADDX1_HVT)                     0.3408   1.0000            1.2104 &   5.0344 r
  I_PCI_TOP/n8325 (net)        1   3.5630 
  I_PCI_TOP/U7216/B (FADDX1_RVT)            0.0559   0.3408   1.0000   0.0400   0.0401 &   5.0745 r
  I_PCI_TOP/U7216/S (FADDX1_RVT)                     0.1555   1.0000            0.6334 &   5.7079 f
  I_PCI_TOP/n8421 (net)        1   2.8105 
  I_PCI_TOP/U7258/A (FADDX1_LVT)            0.0000   0.1555   1.0000   0.0000   0.0000 &   5.7079 f
  I_PCI_TOP/U7258/S (FADDX1_LVT)                     0.0784   1.0000            0.2852 &   5.9931 f
  I_PCI_TOP/n8602 (net)        1   2.5190 
  I_PCI_TOP/U7324/CI (FADDX1_LVT)           0.0000   0.0784   1.0000   0.0000   0.0000 &   5.9932 f
  I_PCI_TOP/U7324/CO (FADDX1_LVT)                    0.0646   1.0000            0.1609 &   6.1540 f
  I_PCI_TOP/n8598 (net)        1   1.8379 
  I_PCI_TOP/U7323/CI (FADDX1_LVT)           0.0000   0.0646   1.0000   0.0000   0.0000 &   6.1540 f
  I_PCI_TOP/U7323/CO (FADDX1_LVT)                    0.0659   1.0000            0.1565 &   6.3106 f
  I_PCI_TOP/n8595 (net)        1   2.0116 
  I_PCI_TOP/U7322/CI (FADDX1_LVT)           0.0000   0.0659   1.0000   0.0000   0.0000 &   6.3106 f
  I_PCI_TOP/U7322/CO (FADDX1_LVT)                    0.0650   1.0000            0.1506 &   6.4612 f
  I_PCI_TOP/n8592 (net)        1   1.5233 
  I_PCI_TOP/U7321/CI (FADDX1_LVT)           0.0000   0.0650   1.0000   0.0000   0.0000 &   6.4612 f
  I_PCI_TOP/U7321/CO (FADDX1_LVT)                    0.0711   1.0000            0.1520 &   6.6132 f
  I_PCI_TOP/n8589 (net)        1   1.6606 
  I_PCI_TOP/U7320/CI (FADDX1_LVT)           0.0000   0.0711   1.0000   0.0000   0.0000 &   6.6132 f
  I_PCI_TOP/U7320/CO (FADDX1_LVT)                    0.0800   1.0000            0.1717 &   6.7849 f
  I_PCI_TOP/n8586 (net)        1   3.2050 
  I_PCI_TOP/U7319/CI (FADDX1_LVT)           0.0055   0.0800   1.0000   0.0037   0.0037 &   6.7887 f
  I_PCI_TOP/U7319/CO (FADDX1_LVT)                    0.0959   1.0000            0.1639 &   6.9526 f
  I_PCI_TOP/n8583 (net)        1   2.0102 
  I_PCI_TOP/U7318/CI (FADDX1_LVT)           0.0000   0.0959   1.0000   0.0000   0.0000 &   6.9526 f
  I_PCI_TOP/U7318/CO (FADDX1_LVT)                    0.0915   1.0000            0.1701 &   7.1227 f
  I_PCI_TOP/n8580 (net)        1   1.8942 
  I_PCI_TOP/U7317/CI (FADDX1_LVT)           0.0000   0.0915   1.0000   0.0000   0.0000 &   7.1227 f
  I_PCI_TOP/U7317/CO (FADDX1_LVT)                    0.0898   1.0000            0.1652 &   7.2879 f
  I_PCI_TOP/n8577 (net)        1   1.6907 
  I_PCI_TOP/U7316/CI (FADDX1_LVT)           0.0000   0.0898   1.0000   0.0000   0.0000 &   7.2879 f
  I_PCI_TOP/U7316/CO (FADDX1_LVT)                    0.0868   1.0000            0.1623 &   7.4502 f
  I_PCI_TOP/n8574 (net)        1   1.5383 
  I_PCI_TOP/U7315/CI (FADDX1_LVT)           0.0000   0.0868   1.0000   0.0000   0.0000 &   7.4502 f
  I_PCI_TOP/U7315/CO (FADDX1_LVT)                    0.0880   1.0000            0.1623 &   7.6126 f
  I_PCI_TOP/n8571 (net)        1   1.6447 
  I_PCI_TOP/U7314/CI (FADDX1_LVT)           0.0000   0.0880   1.0000   0.0000   0.0000 &   7.6126 f
  I_PCI_TOP/U7314/CO (FADDX1_LVT)                    0.0899   1.0000            0.1653 &   7.7778 f
  I_PCI_TOP/n8568 (net)        1   1.8200 
  I_PCI_TOP/U7313/CI (FADDX1_LVT)           0.0000   0.0899   1.0000   0.0000   0.0000 &   7.7779 f
  I_PCI_TOP/U7313/CO (FADDX1_LVT)                    0.0856   1.0000            0.1645 &   7.9424 f
  I_PCI_TOP/n8565 (net)        1   1.6976 
  I_PCI_TOP/U7312/CI (FADDX1_LVT)           0.0000   0.0856   1.0000   0.0000   0.0000 &   7.9424 f
  I_PCI_TOP/U7312/S (FADDX1_LVT)                     0.0749   1.0000            0.1748 &   8.1172 f
  I_PCI_TOP/I_PCI_CORE_N303 (net)
                               1   1.1487 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D (SDFFARX2_LVT)
                                            0.0144   0.0749   1.0000   0.0104   0.0104 &   8.1276 f
  data arrival time                                                                        8.1276

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9439     8.4439
  clock reconvergence pessimism                                                 0.0859     8.5299
  clock uncertainty                                                            -0.1000     8.4299
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/CLK (SDFFARX2_LVT)                            8.4299 r
  library setup time                                          1.0000           -0.3829     8.0469
  data required time                                                                       8.0469
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0469
  data arrival time                                                                       -8.1276
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0807


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2646     3.3146
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3146 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_/Q (SDFFNARX1_HVT)
                                                     0.2517   1.0000            1.1568 &   4.4715 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_932 (net)
                               2   2.8616 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670/A (NBUFFX2_LVT)
                                            0.0329   0.2517   1.0000   0.0227   0.0228 &   4.4942 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670/Y (NBUFFX2_LVT)
                                                     0.0716   1.0000            0.1990 &   4.6932 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1101 (net)
                               4   3.9638 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41066/A2 (AO22X1_HVT)
                                            0.0022   0.0716   1.0000   0.0015   0.0016 &   4.6948 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41066/Y (AO22X1_HVT)
                                                     0.1864   1.0000            0.5567 &   5.2515 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22154 (net)
                               1   1.3042 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41065/A1 (OR2X1_RVT)
                                            0.0459   0.1864   1.0000   0.0324   0.0324 &   5.2839 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41065/Y (OR2X1_RVT)
                                                     0.0785   1.0000            0.3213 &   5.6052 f
  I_SDRAM_TOP/I_SDRAM_IF/n8497 (net)
                               2   1.4466 
  I_SDRAM_TOP/I_SDRAM_IF/U10538/A2 (AO22X1_RVT)
                                            0.0000   0.0785   1.0000   0.0000   0.0000 &   5.6052 f
  I_SDRAM_TOP/I_SDRAM_IF/U10538/Y (AO22X1_RVT)       0.0942   1.0000            0.3132 &   5.9184 f
  I_SDRAM_TOP/I_SDRAM_IF/N2564 (net)
                               1   1.6283 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/D (SDFFNARX1_HVT)
                                            0.0075   0.0942   1.0000   0.0052   0.0052 &   5.9236 f
  data arrival time                                                                        5.9236

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1404     7.2904
  clock reconvergence pessimism                                                 0.0988     7.3892
  clock uncertainty                                                            -0.1000     7.2892
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/CLK (SDFFNARX1_HVT)                        7.2892 f
  library setup time                                          1.0000           -1.4457     5.8435
  data required time                                                                       5.8435
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8435
  data arrival time                                                                       -5.9236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0801


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0925     1.0925
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__0_/CLK (SDFFARX2_LVT)
                                                     0.1014                     0.0000     1.0925 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__0_/QN (SDFFARX2_LVT)
                                                     0.1613   1.0000            0.3527 &   1.4452 f
  I_PCI_TOP/mult_x_30_n811 (net)
                              12  12.4054 
  I_PCI_TOP/HFSINV_629_5734/A (INVX2_HVT)   0.0077   0.1613   1.0000   0.0053   0.0066 &   1.4518 f
  I_PCI_TOP/HFSINV_629_5734/Y (INVX2_HVT)            0.2234   1.0000            0.2248 &   1.6766 r
  I_PCI_TOP/HFSNET_224 (net)   6   8.1109 
  I_PCI_TOP/U5708/A1 (AO22X1_HVT)           0.0000   0.2234   1.0000   0.0000   0.0007 &   1.6774 r
  I_PCI_TOP/U5708/Y (AO22X1_HVT)                     0.2638   1.0000            0.6430 &   2.3204 r
  I_PCI_TOP/n6284 (net)        1   2.2987 
  I_PCI_TOP/U5709/A2 (AND2X1_HVT)           0.0887   0.2638   1.0000   0.0574   0.0575 &   2.3778 r
  I_PCI_TOP/U5709/Y (AND2X1_HVT)                     0.2668   1.0000            0.5858 &   2.9637 r
  I_PCI_TOP/n6368 (net)        2   3.9001 
  I_PCI_TOP/U5760/A3 (XOR3X2_HVT)           0.0121   0.2668   1.0000   0.0084   0.0084 &   2.9721 r
  I_PCI_TOP/U5760/Y (XOR3X2_HVT)                     0.2878   1.0000            0.7670 &   3.7391 f
  I_PCI_TOP/n6442 (net)        1   2.6434 
  I_PCI_TOP/U5795/A (FADDX1_RVT)            0.0000   0.2878   1.0000   0.0000   0.0000 &   3.7391 f
  I_PCI_TOP/U5795/S (FADDX1_RVT)                     0.1715   1.0000            0.7444 &   4.4835 r
  I_PCI_TOP/n6476 (net)        1   3.9730 
  I_PCI_TOP/U5808/A (FADDX1_RVT)            0.0339   0.1715   1.0000   0.0241   0.0241 &   4.5076 r
  I_PCI_TOP/U5808/S (FADDX1_RVT)                     0.1475   1.0000            0.5427 &   5.0504 f
  I_PCI_TOP/n6499 (net)        1   2.1299 
  I_PCI_TOP/U5817/A (FADDX1_LVT)            0.0000   0.1475   1.0000   0.0000   0.0000 &   5.0504 f
  I_PCI_TOP/U5817/S (FADDX1_LVT)                     0.0841   1.0000            0.2890 &   5.3394 f
  I_PCI_TOP/n6589 (net)        1   3.4439 
  I_PCI_TOP/U5849/A (FADDX1_LVT)            0.0093   0.0841   1.0000   0.0064   0.0065 &   5.3459 f
  I_PCI_TOP/U5849/CO (FADDX1_LVT)                    0.0687   1.0000            0.1912 &   5.5370 f
  I_PCI_TOP/n6584 (net)        1   2.3738 
  I_PCI_TOP/U5848/CI (FADDX1_LVT)           0.0027   0.0687   1.0000   0.0019   0.0019 &   5.5389 f
  I_PCI_TOP/U5848/CO (FADDX1_LVT)                    0.0640   1.0000            0.1555 &   5.6944 f
  I_PCI_TOP/n6581 (net)        1   1.7845 
  I_PCI_TOP/U5847/CI (FADDX1_LVT)           0.0000   0.0640   1.0000   0.0000   0.0000 &   5.6944 f
  I_PCI_TOP/U5847/CO (FADDX1_LVT)                    0.0616   1.0000            0.1498 &   5.8442 f
  I_PCI_TOP/n6578 (net)        1   1.5343 
  I_PCI_TOP/U5846/CI (FADDX1_LVT)           0.0000   0.0616   1.0000   0.0000   0.0000 &   5.8442 f
  I_PCI_TOP/U5846/CO (FADDX1_LVT)                    0.0651   1.0000            0.1541 &   5.9983 f
  I_PCI_TOP/n6575 (net)        1   1.9279 
  I_PCI_TOP/U5845/CI (FADDX1_LVT)           0.0000   0.0651   1.0000   0.0000   0.0000 &   5.9983 f
  I_PCI_TOP/U5845/CO (FADDX1_LVT)                    0.0692   1.0000            0.1611 &   6.1595 f
  I_PCI_TOP/n6572 (net)        1   2.4376 
  I_PCI_TOP/U5844/CI (FADDX1_LVT)           0.0000   0.0692   1.0000   0.0000   0.0000 &   6.1595 f
  I_PCI_TOP/U5844/CO (FADDX1_LVT)                    0.0652   1.0000            0.1576 &   6.3170 f
  I_PCI_TOP/n6569 (net)        1   1.9199 
  I_PCI_TOP/U5843/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   6.3171 f
  I_PCI_TOP/U5843/CO (FADDX1_LVT)                    0.0695   1.0000            0.1590 &   6.4761 f
  I_PCI_TOP/n6566 (net)        1   2.2298 
  I_PCI_TOP/U5842/CI (FADDX1_LVT)           0.0000   0.0695   1.0000   0.0000   0.0000 &   6.4761 f
  I_PCI_TOP/U5842/CO (FADDX1_LVT)                    0.0638   1.0000            0.1539 &   6.6300 f
  I_PCI_TOP/n6563 (net)        1   1.6380 
  I_PCI_TOP/U5841/CI (FADDX1_LVT)           0.0000   0.0638   1.0000   0.0000   0.0000 &   6.6300 f
  I_PCI_TOP/U5841/CO (FADDX1_LVT)                    0.0873   1.0000            0.1512 &   6.7812 f
  I_PCI_TOP/n6560 (net)        1   1.6393 
  I_PCI_TOP/U5840/CI (FADDX1_LVT)           0.0000   0.0873   1.0000   0.0000   0.0000 &   6.7812 f
  I_PCI_TOP/U5840/CO (FADDX1_LVT)                    0.0988   1.0000            0.1810 &   6.9621 f
  I_PCI_TOP/n6557 (net)        1   3.3441 
  I_PCI_TOP/U5839/CI (FADDX1_LVT)           0.0000   0.0988   1.0000   0.0000   0.0001 &   6.9622 f
  I_PCI_TOP/U5839/CO (FADDX1_LVT)                    0.0907   1.0000            0.1682 &   7.1304 f
  I_PCI_TOP/n6554 (net)        1   1.6508 
  I_PCI_TOP/U5838/CI (FADDX1_LVT)           0.0000   0.0907   1.0000   0.0000   0.0000 &   7.1304 f
  I_PCI_TOP/U5838/CO (FADDX1_LVT)                    0.0881   1.0000            0.1671 &   7.2975 f
  I_PCI_TOP/n6551 (net)        1   1.8614 
  I_PCI_TOP/U5837/CI (FADDX1_LVT)           0.0000   0.0881   1.0000   0.0000   0.0000 &   7.2975 f
  I_PCI_TOP/U5837/CO (FADDX1_LVT)                    0.0879   1.0000            0.1679 &   7.4655 f
  I_PCI_TOP/n6548 (net)        1   2.0176 
  I_PCI_TOP/U5836/CI (FADDX1_LVT)           0.0000   0.0879   1.0000   0.0000   0.0000 &   7.4655 f
  I_PCI_TOP/U5836/CO (FADDX1_LVT)                    0.0885   1.0000            0.1681 &   7.6336 f
  I_PCI_TOP/n6545 (net)        1   2.0407 
  I_PCI_TOP/U5835/CI (FADDX1_LVT)           0.0058   0.0885   1.0000   0.0040   0.0041 &   7.6376 f
  I_PCI_TOP/U5835/CO (FADDX1_LVT)                    0.0852   1.0000            0.1632 &   7.8009 f
  I_PCI_TOP/n6542 (net)        1   1.6540 
  I_PCI_TOP/U5834/CI (FADDX1_LVT)           0.0000   0.0852   1.0000   0.0000   0.0000 &   7.8009 f
  I_PCI_TOP/U5834/CO (FADDX1_LVT)                    0.0838   1.0000            0.1608 &   7.9617 f
  I_PCI_TOP/n6539 (net)        1   1.5870 
  I_PCI_TOP/U5833/CI (FADDX1_LVT)           0.0000   0.0838   1.0000   0.0000   0.0000 &   7.9617 f
  I_PCI_TOP/U5833/S (FADDX1_LVT)                     0.0698   1.0000            0.1763 &   8.1380 f
  I_PCI_TOP/I_PCI_CORE_N495 (net)
                               1   1.3172 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__30_/D (SDFFARX1_LVT)
                                            0.0072   0.0698   1.0000   0.0051   0.0051 &   8.1431 f
  data arrival time                                                                        8.1431

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9437     8.4437
  clock reconvergence pessimism                                                 0.0855     8.5291
  clock uncertainty                                                            -0.1000     8.4291
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__30_/CLK (SDFFARX1_LVT)                            8.4291 r
  library setup time                                          1.0000           -0.3660     8.0631
  data required time                                                                       8.0631
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0631
  data arrival time                                                                       -8.1431
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0800


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2546     3.3046
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/Q (SDFFNARX1_HVT)
                                                     0.2952   1.0000            1.1904 &   4.4950 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_73 (net)
                               5   4.2039 
  I_SDRAM_TOP/I_SDRAM_IF/U6442/A2 (AO22X1_HVT)
                                            0.0177   0.2952   1.0000   0.0122   0.0123 &   4.5073 f
  I_SDRAM_TOP/I_SDRAM_IF/U6442/Y (AO22X1_HVT)        0.1691   1.0000            0.7205 &   5.2278 f
  I_SDRAM_TOP/I_SDRAM_IF/n3855 (net)
                               1   0.7469 
  I_SDRAM_TOP/I_SDRAM_IF/U6443/A2 (OR2X1_HVT)
                                            0.0000   0.1691   1.0000   0.0000   0.0000 &   5.2278 f
  I_SDRAM_TOP/I_SDRAM_IF/U6443/Y (OR2X1_HVT)         0.1712   1.0000            0.4464 &   5.6742 f
  I_SDRAM_TOP/I_SDRAM_IF/n4212 (net)
                               2   1.6563 
  I_SDRAM_TOP/I_SDRAM_IF/U6447/A2 (AO22X1_LVT)
                                            0.0093   0.1712   1.0000   0.0064   0.0064 &   5.6806 f
  I_SDRAM_TOP/I_SDRAM_IF/U6447/Y (AO22X1_LVT)        0.0629   1.0000            0.2327 &   5.9133 f
  I_SDRAM_TOP/I_SDRAM_IF/N4097 (net)
                               1   2.0277 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0629   1.0000   0.0000   0.0000 &   5.9134 f
  data arrival time                                                                        5.9134

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1275     7.2775
  clock reconvergence pessimism                                                 0.0871     7.3647
  clock uncertainty                                                            -0.1000     7.2647
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/CLK (SDFFNARX1_HVT)                      7.2647 f
  library setup time                                          1.0000           -1.4313     5.8334
  data required time                                                                       5.8334
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8334
  data arrival time                                                                       -5.9134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0800


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/CLK (SDFFARX1_RVT)
                                                     0.1120                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/Q (SDFFARX1_RVT)
                                                     0.0892   1.0000            0.5376 &   1.7621 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__22_ (net)
                               2   1.9906 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1175/A (INVX0_HVT)
                                            0.0060   0.0892   1.0000   0.0042   0.0042 &   1.7663 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1175/Y (INVX0_HVT)
                                                     0.2264   1.0000            0.1761 &   1.9424 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_607 (net)
                               2   2.4940 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1173/A (INVX0_HVT)
                                            0.0255   0.2264   1.0000   0.0176   0.0176 &   1.9601 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1173/Y (INVX0_HVT)
                                                     0.1677   1.0000            0.2430 &   2.2031 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_605 (net)
                               2   1.7635 
  I_SDRAM_TOP/I_SDRAM_IF/U4098/A4 (AO22X1_HVT)
                                            0.0095   0.1677   1.0000   0.0066   0.0066 &   2.2097 f
  I_SDRAM_TOP/I_SDRAM_IF/U4098/Y (AO22X1_HVT)        0.1792   1.0000            0.4398 &   2.6495 f
  I_SDRAM_TOP/I_SDRAM_IF/n2156 (net)
                               1   1.0660 
  I_SDRAM_TOP/I_SDRAM_IF/U4099/A2 (OR2X1_HVT)
                                            0.0270   0.1792   1.0000   0.0192   0.0192 &   2.6687 f
  I_SDRAM_TOP/I_SDRAM_IF/U4099/Y (OR2X1_HVT)         0.1731   1.0000            0.4539 &   3.1226 f
  I_SDRAM_TOP/I_SDRAM_IF/n7754 (net)
                               2   1.7185 
  I_SDRAM_TOP/I_SDRAM_IF/U11162/A2 (AO22X1_HVT)
                                            0.0177   0.1731   1.0000   0.0123   0.0123 &   3.1348 f
  I_SDRAM_TOP/I_SDRAM_IF/U11162/Y (AO22X1_HVT)       0.2192   1.0000            0.6723 &   3.8071 f
  I_SDRAM_TOP/I_SDRAM_IF/N771 (net)
                               1   2.3482 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/D (SDFFARX1_HVT)
                                            0.0539   0.2192   1.0000   0.0366   0.0367 &   3.8438 f
  data arrival time                                                                        3.8438

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0596     5.1596
  clock reconvergence pessimism                                                 0.1154     5.2750
  clock uncertainty                                                            -0.1000     5.1750
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK (SDFFARX1_HVT)                        5.1750 r
  library setup time                                          1.0000           -1.4112     3.7639
  data required time                                                                       3.7639
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7639
  data arrival time                                                                       -3.8438
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0799


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2759     3.3259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/Q (SDFFNARX1_HVT)
                                                     0.3874   1.0000            1.2508 &   4.5767 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_770 (net)
                               5   6.8041 
  I_SDRAM_TOP/I_SDRAM_IF/U6474/A2 (AO22X1_HVT)
                                            0.0377   0.3874   1.0000   0.0261   0.0262 &   4.6029 f
  I_SDRAM_TOP/I_SDRAM_IF/U6474/Y (AO22X1_HVT)        0.1907   1.0000            0.8237 &   5.4266 f
  I_SDRAM_TOP/I_SDRAM_IF/n3873 (net)
                               1   1.4293 
  I_SDRAM_TOP/I_SDRAM_IF/U6475/A2 (OR2X1_RVT)
                                            0.0182   0.1907   1.0000   0.0126   0.0126 &   5.4392 f
  I_SDRAM_TOP/I_SDRAM_IF/U6475/Y (OR2X1_RVT)         0.0834   1.0000            0.2744 &   5.7136 f
  I_SDRAM_TOP/I_SDRAM_IF/n4514 (net)
                               2   1.8200 
  I_SDRAM_TOP/I_SDRAM_IF/U6476/A4 (AO22X1_RVT)
                                            0.0095   0.0834   1.0000   0.0066   0.0066 &   5.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/U6476/Y (AO22X1_RVT)        0.0926   1.0000            0.2114 &   5.9316 f
  I_SDRAM_TOP/I_SDRAM_IF/N2867 (net)
                               1   1.0578 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0926   1.0000   0.0000   0.0000 &   5.9316 f
  data arrival time                                                                        5.9316

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.1028     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/CLK (SDFFNARX1_HVT)                      7.2990 f
  library setup time                                          1.0000           -1.4470     5.8520
  data required time                                                                       5.8520
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8520
  data arrival time                                                                       -5.9316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0796


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2005     1.2005
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__28_/CLK (SDFFARX1_HVT)
                                                     0.0959                     0.0000     1.2005 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__28_/Q (SDFFARX1_HVT)
                                                     0.3389   1.0000            1.3229 &   2.5234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__28_ (net)
                               5   5.8731 
  I_SDRAM_TOP/I_SDRAM_IF/U3891/A2 (AO22X1_HVT)
                                            0.0491   0.3389   1.0000   0.0326   0.0327 &   2.5561 f
  I_SDRAM_TOP/I_SDRAM_IF/U3891/Y (AO22X1_HVT)        0.2215   1.0000            0.8127 &   3.3688 f
  I_SDRAM_TOP/I_SDRAM_IF/n2004 (net)
                               1   2.4095 
  I_SDRAM_TOP/I_SDRAM_IF/U3893/A1 (OR2X1_HVT)
                                            0.0491   0.2215   1.0000   0.0316   0.0316 &   3.4005 f
  I_SDRAM_TOP/I_SDRAM_IF/U3893/Y (OR2X1_HVT)         0.1676   1.0000            0.5476 &   3.9481 f
  I_SDRAM_TOP/I_SDRAM_IF/n2615 (net)
                               2   1.5362 
  I_SDRAM_TOP/I_SDRAM_IF/U3897/A2 (AO22X1_HVT)
                                            0.0082   0.1676   1.0000   0.0057   0.0057 &   3.9537 f
  I_SDRAM_TOP/I_SDRAM_IF/U3897/Y (AO22X1_HVT)        0.1706   1.0000            0.6163 &   4.5700 f
  I_SDRAM_TOP/I_SDRAM_IF/N1054 (net)
                               1   0.7935 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__12_/D (SDFFARX1_RVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   4.5700 f
  data arrival time                                                                        4.5700

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0929     5.2489
  clock uncertainty                                                            -0.1000     5.1489
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__12_/CLK (SDFFARX1_RVT)                       5.1489 r
  library setup time                                          1.0000           -0.6584     4.4905
  data required time                                                                       4.4905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4905
  data arrival time                                                                       -4.5700
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0796


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2170     3.2670
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/CLK (SDFFNARX2_HVT)
                                                     0.0677                     0.0000     3.2670 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/Q (SDFFNARX2_HVT)
                                                     0.2608   1.0000            1.3361 &   4.6031 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_408 (net)
                               2   3.4018 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385/A (NBUFFX4_LVT)
                                            0.0371   0.2608   1.0000   0.0256   0.0257 &   4.6288 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385/Y (NBUFFX4_LVT)
                                                     0.0794   1.0000            0.2510 &   4.8798 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_27 (net)
                               4   7.5814 
  I_SDRAM_TOP/I_SDRAM_IF/U6350/A2 (AO22X1_RVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   4.8799 f
  I_SDRAM_TOP/I_SDRAM_IF/U6350/Y (AO22X1_RVT)        0.0896   1.0000            0.3070 &   5.1869 f
  I_SDRAM_TOP/I_SDRAM_IF/n3798 (net)
                               1   1.2356 
  I_SDRAM_TOP/I_SDRAM_IF/U6352/A1 (OR2X1_HVT)
                                            0.0000   0.0896   1.0000   0.0000   0.0000 &   5.1869 f
  I_SDRAM_TOP/I_SDRAM_IF/U6352/Y (OR2X1_HVT)         0.1841   1.0000            0.4517 &   5.6386 f
  I_SDRAM_TOP/I_SDRAM_IF/n5327 (net)
                               2   2.0659 
  I_SDRAM_TOP/I_SDRAM_IF/U8490/A2 (AO22X1_LVT)
                                            0.0000   0.1841   1.0000   0.0000   0.0000 &   5.6386 f
  I_SDRAM_TOP/I_SDRAM_IF/U8490/Y (AO22X1_LVT)        0.0759   1.0000            0.2430 &   5.8816 f
  I_SDRAM_TOP/I_SDRAM_IF/N3481 (net)
                               1   2.2113 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0759   1.0000   0.0000   0.0000 &   5.8817 f
  data arrival time                                                                        5.8817

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1219     7.2719
  clock reconvergence pessimism                                                 0.0696     7.3415
  clock uncertainty                                                            -0.1000     7.2415
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/CLK (SDFFNARX1_HVT)                       7.2415 f
  library setup time                                          1.0000           -1.4393     5.8022
  data required time                                                                       5.8022
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8022
  data arrival time                                                                       -5.8817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0795


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__6_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__6_/Q (SDFFARX1_HVT)
                                                     0.3118   1.0000            1.3181 &   2.5427 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__6_ (net)
                               5   5.1292 
  I_SDRAM_TOP/I_SDRAM_IF/U817/A2 (AO22X1_HVT)
                                            0.0646   0.3118   1.0000   0.0452   0.0452 &   2.5879 f
  I_SDRAM_TOP/I_SDRAM_IF/U817/Y (AO22X1_HVT)         0.2011   1.0000            0.7712 &   3.3590 f
  I_SDRAM_TOP/I_SDRAM_IF/n207 (net)
                               1   1.7701 
  I_SDRAM_TOP/I_SDRAM_IF/U819/A1 (OR2X1_HVT)
                                            0.0375   0.2011   1.0000   0.0269   0.0269 &   3.3860 f
  I_SDRAM_TOP/I_SDRAM_IF/U819/Y (OR2X1_HVT)          0.1623   1.0000            0.5255 &   3.9115 f
  I_SDRAM_TOP/I_SDRAM_IF/n1167 (net)
                               2   1.3701 
  I_SDRAM_TOP/I_SDRAM_IF/U2877/A2 (AO22X1_HVT)
                                            0.0000   0.1623   1.0000   0.0000   0.0000 &   3.9115 f
  I_SDRAM_TOP/I_SDRAM_IF/U2877/Y (AO22X1_HVT)        0.1899   1.0000            0.6346 &   4.5461 f
  I_SDRAM_TOP/I_SDRAM_IF/N850 (net)
                               1   1.4183 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__30_/D (SDFFARX1_RVT)
                                            0.0452   0.1899   1.0000   0.0326   0.0326 &   4.5786 f
  data arrival time                                                                        4.5786

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.1154     5.2753
  clock uncertainty                                                            -0.1000     5.1753
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__30_/CLK (SDFFARX1_RVT)                        5.1753 r
  library setup time                                          1.0000           -0.6760     4.4992
  data required time                                                                       4.4992
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4992
  data arrival time                                                                       -4.5786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0794


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2586     3.3086
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/CLK (SDFFNARX1_HVT)
                                                     0.0799                     0.0000     3.3086 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/Q (SDFFNARX1_HVT)
                                                     0.4015   1.0000            1.2635 &   4.5721 f
  I_SDRAM_TOP/I_SDRAM_IF/n17429 (net)
                               5   7.2018 
  I_SDRAM_TOP/I_SDRAM_IF/U7857/A2 (AO22X1_HVT)
                                            0.1107   0.4015   1.0000   0.0703   0.0704 &   4.6424 f
  I_SDRAM_TOP/I_SDRAM_IF/U7857/Y (AO22X1_HVT)        0.1784   1.0000            0.8219 &   5.4644 f
  I_SDRAM_TOP/I_SDRAM_IF/n4805 (net)
                               1   1.0235 
  I_SDRAM_TOP/I_SDRAM_IF/U7858/A2 (OR2X1_RVT)
                                            0.0104   0.1784   1.0000   0.0072   0.0072 &   5.4716 f
  I_SDRAM_TOP/I_SDRAM_IF/U7858/Y (OR2X1_RVT)         0.0896   1.0000            0.2744 &   5.7460 f
  I_SDRAM_TOP/I_SDRAM_IF/n4985 (net)
                               2   2.3910 
  I_SDRAM_TOP/I_SDRAM_IF/U8073/A2 (AO22X1_LVT)
                                            0.0000   0.0896   1.0000   0.0000   0.0000 &   5.7460 f
  I_SDRAM_TOP/I_SDRAM_IF/U8073/Y (AO22X1_LVT)        0.0560   1.0000            0.1638 &   5.9099 f
  I_SDRAM_TOP/I_SDRAM_IF/N4176 (net)
                               1   0.7808 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0560   1.0000   0.0000   0.0000 &   5.9099 f
  data arrival time                                                                        5.9099

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1235     7.2735
  clock reconvergence pessimism                                                 0.0871     7.3606
  clock uncertainty                                                            -0.1000     7.2606
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK (SDFFNARX1_HVT)                      7.2606 f
  library setup time                                          1.0000           -1.4298     5.8308
  data required time                                                                       5.8308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8308
  data arrival time                                                                       -5.9099
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0791


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/Q (SDFFNARX1_HVT)
                                                     0.3371   1.0000            1.2220 &   4.5477 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_929 (net)
                               5   5.3850 
  I_SDRAM_TOP/I_SDRAM_IF/U11294/A2 (AO22X1_HVT)
                                            0.0554   0.3371   1.0000   0.0389   0.0390 &   4.5867 f
  I_SDRAM_TOP/I_SDRAM_IF/U11294/Y (AO22X1_HVT)       0.1880   1.0000            0.7782 &   5.3649 f
  I_SDRAM_TOP/I_SDRAM_IF/n7942 (net)
                               1   1.3444 
  I_SDRAM_TOP/I_SDRAM_IF/U11296/A1 (OR2X1_RVT)
                                            0.0276   0.1880   1.0000   0.0196   0.0196 &   5.3845 f
  I_SDRAM_TOP/I_SDRAM_IF/U11296/Y (OR2X1_RVT)        0.0814   1.0000            0.3262 &   5.7107 f
  I_SDRAM_TOP/I_SDRAM_IF/n9398 (net)
                               2   1.6934 
  I_SDRAM_TOP/I_SDRAM_IF/U12106/A4 (AO22X1_RVT)
                                            0.0000   0.0814   1.0000   0.0000   0.0000 &   5.7107 f
  I_SDRAM_TOP/I_SDRAM_IF/U12106/Y (AO22X1_RVT)       0.0876   1.0000            0.2104 &   5.9212 f
  I_SDRAM_TOP/I_SDRAM_IF/N2565 (net)
                               1   1.0719 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0876   1.0000   0.0000   0.0000 &   5.9212 f
  data arrival time                                                                        5.9212

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0870     7.3832
  clock uncertainty                                                            -0.1000     7.2832
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__3_/CLK (SDFFNARX1_HVT)                        7.2832 f
  library setup time                                          1.0000           -1.4409     5.8423
  data required time                                                                       5.8423
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8423
  data arrival time                                                                       -5.9212
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0789


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614656798/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2205     1.2205
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2205 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/Q (SDFFARX1_HVT)
                                                     0.3186   1.0000            1.3208 &   2.5412 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_27__10_ (net)
                               5   5.3151 
  I_SDRAM_TOP/I_SDRAM_IF/U11834/A2 (AO22X1_HVT)
                                            0.0252   0.3186   1.0000   0.0174   0.0175 &   2.5587 f
  I_SDRAM_TOP/I_SDRAM_IF/U11834/Y (AO22X1_HVT)       0.1758   1.0000            0.7490 &   3.3077 f
  I_SDRAM_TOP/I_SDRAM_IF/n8812 (net)
                               1   0.9531 
  I_SDRAM_TOP/I_SDRAM_IF/U11836/A1 (OR2X1_HVT)
                                            0.0149   0.1758   1.0000   0.0103   0.0103 &   3.3180 f
  I_SDRAM_TOP/I_SDRAM_IF/U11836/Y (OR2X1_HVT)        0.1933   1.0000            0.5305 &   3.8486 f
  I_SDRAM_TOP/I_SDRAM_IF/n8826 (net)
                               2   2.3328 
  I_SDRAM_TOP/I_SDRAM_IF/U11841/A2 (AO22X1_HVT)
                                            0.0260   0.1933   1.0000   0.0183   0.0183 &   3.8668 f
  I_SDRAM_TOP/I_SDRAM_IF/U11841/Y (AO22X1_HVT)       0.2018   1.0000            0.6730 &   4.5399 f
  I_SDRAM_TOP/I_SDRAM_IF/N1681 (net)
                               1   1.8028 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/D (SDFFARX1_RVT)
                                            0.0368   0.2018   1.0000   0.0257   0.0257 &   4.5656 f
  data arrival time                                                                        4.5656

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0557     5.1557
  clock reconvergence pessimism                                                 0.1146     5.2703
  clock uncertainty                                                            -0.1000     5.1703
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/CLK (SDFFARX1_RVT)                        5.1703 r
  library setup time                                          1.0000           -0.6834     4.4869
  data required time                                                                       4.4869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4869
  data arrival time                                                                       -4.5656
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0787


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640557057/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2762     3.3262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/Q (SDFFNARX1_HVT)
                                                     0.2301   1.0000            1.1244 &   4.4507 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_417 (net)
                               2   2.1855 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_1492/A (NBUFFX2_RVT)
                                            0.0430   0.2301   1.0000   0.0309   0.0309 &   4.4816 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_1492/Y (NBUFFX2_RVT)
                                                     0.0904   1.0000            0.2902 &   4.7718 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_923 (net)
                               4   4.5442 
  I_SDRAM_TOP/I_SDRAM_IF/U8140/A2 (AO22X1_HVT)
                                            0.0000   0.0904   1.0000   0.0000   0.0000 &   4.7718 f
  I_SDRAM_TOP/I_SDRAM_IF/U8140/Y (AO22X1_HVT)        0.1826   1.0000            0.5677 &   5.3395 f
  I_SDRAM_TOP/I_SDRAM_IF/n5054 (net)
                               1   1.1774 
  I_SDRAM_TOP/I_SDRAM_IF/U8141/A2 (OR2X1_RVT)
                                            0.0150   0.1826   1.0000   0.0104   0.0104 &   5.3499 f
  I_SDRAM_TOP/I_SDRAM_IF/U8141/Y (OR2X1_RVT)         0.0830   1.0000            0.2693 &   5.6193 f
  I_SDRAM_TOP/I_SDRAM_IF/n5057 (net)
                               2   1.8087 
  I_SDRAM_TOP/I_SDRAM_IF/U8143/A2 (AO22X1_RVT)
                                            0.0098   0.0830   1.0000   0.0068   0.0068 &   5.6261 f
  I_SDRAM_TOP/I_SDRAM_IF/U8143/Y (AO22X1_RVT)        0.0866   1.0000            0.3035 &   5.9295 f
  I_SDRAM_TOP/I_SDRAM_IF/N3487 (net)
                               1   0.9069 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0866   1.0000   0.0000   0.0000 &   5.9295 f
  data arrival time                                                                        5.9295

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1513     7.3013
  clock reconvergence pessimism                                                 0.0998     7.4011
  clock uncertainty                                                            -0.1000     7.3011
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_/CLK (SDFFNARX1_HVT)                       7.3011 f
  library setup time                                          1.0000           -1.4500     5.8511
  data required time                                                                       5.8511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8511
  data arrival time                                                                       -5.9295
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0784


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2267     1.2267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__27_/CLK (SDFFARX1_HVT)
                                                     0.1272                     0.0000     1.2267 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__27_/Q (SDFFARX1_HVT)
                                                     0.3138   1.0000            1.3306 &   2.5572 f
  I_SDRAM_TOP/I_SDRAM_IF/n17497 (net)
                               5   5.1906 
  I_SDRAM_TOP/I_SDRAM_IF/U10979/A2 (AO22X1_HVT)
                                            0.0000   0.3138   1.0000   0.0000   0.0000 &   2.5573 f
  I_SDRAM_TOP/I_SDRAM_IF/U10979/Y (AO22X1_HVT)       0.2157   1.0000            0.7868 &   3.3440 f
  I_SDRAM_TOP/I_SDRAM_IF/n7555 (net)
                               1   2.2313 
  I_SDRAM_TOP/I_SDRAM_IF/U10981/A1 (OR2X1_HVT)
                                            0.0248   0.2157   1.0000   0.0172   0.0172 &   3.3612 f
  I_SDRAM_TOP/I_SDRAM_IF/U10981/Y (OR2X1_HVT)        0.1766   1.0000            0.5513 &   3.9125 f
  I_SDRAM_TOP/I_SDRAM_IF/n8872 (net)
                               2   1.8306 
  I_SDRAM_TOP/I_SDRAM_IF/U10985/A2 (AO22X1_HVT)
                                            0.0000   0.1766   1.0000   0.0000   0.0000 &   3.9125 f
  I_SDRAM_TOP/I_SDRAM_IF/U10985/Y (AO22X1_HVT)       0.1753   1.0000            0.6301 &   4.5426 f
  I_SDRAM_TOP/I_SDRAM_IF/N1603 (net)
                               1   0.9428 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__23_/D (SDFFARX1_RVT)
                                            0.0281   0.1753   1.0000   0.0200   0.0200 &   4.5627 f
  data arrival time                                                                        4.5627

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__23_/CLK (SDFFARX1_RVT)                       5.1533 r
  library setup time                                          1.0000           -0.6690     4.4843
  data required time                                                                       4.4843
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4843
  data arrival time                                                                       -4.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0783


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0913     1.0913
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_/CLK (SDFFARX1_LVT)
                                                     0.1089                     0.0000     1.0913 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__28_/QN (SDFFARX1_LVT)
                                                     0.1287   1.0000            0.3178 &   1.4091 r
  I_PCI_TOP/mult_x_28_n815 (net)
                               2   3.7821 
  I_PCI_TOP/U1435/A (INVX4_HVT)             0.0000   0.1287   1.0000   0.0000   0.0000 &   1.4091 r
  I_PCI_TOP/U1435/Y (INVX4_HVT)                      0.2883   1.0000            0.2393 &   1.6484 f
  I_PCI_TOP/n6339 (net)       17  24.7000 
  I_PCI_TOP/U5072/A1 (AND2X1_HVT)           0.0076   0.2888   1.0000   0.0052   0.0071 &   1.6555 f
  I_PCI_TOP/U5072/Y (AND2X1_HVT)                     0.2825   1.0000            0.5543 &   2.2098 f
  I_PCI_TOP/n5495 (net)        3   4.6465 
  I_PCI_TOP/U5073/A (INVX0_HVT)             0.0205   0.2825   1.0000   0.0145   0.0145 &   2.2243 f
  I_PCI_TOP/U5073/Y (INVX0_HVT)                      0.1450   1.0000            0.2564 &   2.4807 r
  I_PCI_TOP/n5474 (net)        1   0.6246 
  I_PCI_TOP/U5074/A2 (NAND2X0_HVT)          0.0080   0.1450   1.0000   0.0055   0.0055 &   2.4863 r
  I_PCI_TOP/U5074/Y (NAND2X0_HVT)                    0.3196   1.0000            0.3241 &   2.8104 f
  I_PCI_TOP/n5476 (net)        1   1.1732 
  I_PCI_TOP/U5076/A2 (AO22X1_RVT)           0.0389   0.3196   1.0000   0.0279   0.0279 &   2.8383 f
  I_PCI_TOP/U5076/Y (AO22X1_RVT)                     0.1066   1.0000            0.5195 &   3.3578 f
  I_PCI_TOP/n5511 (net)        1   2.6499 
  I_PCI_TOP/U5110/B (FADDX1_HVT)            0.0000   0.1066   1.0000   0.0000   0.0000 &   3.3578 f
  I_PCI_TOP/U5110/S (FADDX1_HVT)                     0.3042   1.0000            1.0874 &   4.4453 r
  I_PCI_TOP/n5570 (net)        1   2.3676 
  I_PCI_TOP/U5157/A (FADDX1_RVT)            0.0000   0.3042   1.0000   0.0000   0.0000 &   4.4453 r
  I_PCI_TOP/U5157/S (FADDX1_RVT)                     0.1510   1.0000            0.6452 &   5.0904 f
  I_PCI_TOP/n5630 (net)        1   2.1748 
  I_PCI_TOP/U5209/A (FADDX1_RVT)            0.0000   0.1510   1.0000   0.0000   0.0000 &   5.0904 f
  I_PCI_TOP/U5209/S (FADDX1_RVT)                     0.1397   1.0000            0.6141 &   5.7046 r
  I_PCI_TOP/n5720 (net)        1   2.5086 
  I_PCI_TOP/U5248/A (FADDX1_LVT)            0.0000   0.1397   1.0000   0.0000   0.0000 &   5.7046 r
  I_PCI_TOP/U5248/S (FADDX1_LVT)                     0.0793   1.0000            0.2773 &   5.9819 f
  I_PCI_TOP/n5857 (net)        1   2.7371 
  I_PCI_TOP/U5298/B (FADDX1_LVT)            0.0000   0.0793   1.0000   0.0000   0.0000 &   5.9819 f
  I_PCI_TOP/U5298/CO (FADDX1_LVT)                    0.0659   1.0000            0.1624 &   6.1443 f
  I_PCI_TOP/n5853 (net)        1   2.0101 
  I_PCI_TOP/U5297/CI (FADDX1_LVT)           0.0051   0.0659   1.0000   0.0035   0.0035 &   6.1478 f
  I_PCI_TOP/U5297/CO (FADDX1_LVT)                    0.0696   1.0000            0.1620 &   6.3098 f
  I_PCI_TOP/n5850 (net)        1   2.4923 
  I_PCI_TOP/U5296/B (FADDX1_LVT)            0.0000   0.0696   1.0000   0.0000   0.0000 &   6.3099 f
  I_PCI_TOP/U5296/CO (FADDX1_LVT)                    0.0721   1.0000            0.1608 &   6.4707 f
  I_PCI_TOP/n5847 (net)        1   2.3281 
  I_PCI_TOP/U5295/CI (FADDX1_LVT)           0.0000   0.0721   1.0000   0.0000   0.0000 &   6.4707 f
  I_PCI_TOP/U5295/CO (FADDX1_LVT)                    0.0900   1.0000            0.1582 &   6.6290 f
  I_PCI_TOP/n5844 (net)        1   1.8665 
  I_PCI_TOP/U5294/CI (FADDX1_LVT)           0.0000   0.0900   1.0000   0.0000   0.0000 &   6.6290 f
  I_PCI_TOP/U5294/CO (FADDX1_LVT)                    0.0741   1.0000            0.1707 &   6.7997 f
  I_PCI_TOP/n5841 (net)        1   2.2029 
  I_PCI_TOP/U5293/CI (FADDX1_LVT)           0.0000   0.0741   1.0000   0.0000   0.0000 &   6.7997 f
  I_PCI_TOP/U5293/CO (FADDX1_LVT)                    0.0886   1.0000            0.1580 &   6.9577 f
  I_PCI_TOP/n5838 (net)        1   1.7797 
  I_PCI_TOP/U5292/CI (FADDX1_LVT)           0.0000   0.0886   1.0000   0.0000   0.0000 &   6.9577 f
  I_PCI_TOP/U5292/CO (FADDX1_LVT)                    0.0923   1.0000            0.1747 &   7.1324 f
  I_PCI_TOP/n5835 (net)        1   2.6612 
  I_PCI_TOP/U5291/CI (FADDX1_LVT)           0.0000   0.0923   1.0000   0.0000   0.0000 &   7.1324 f
  I_PCI_TOP/U5291/CO (FADDX1_LVT)                    0.0844   1.0000            0.1809 &   7.3134 f
  I_PCI_TOP/n5832 (net)        1   3.1015 
  I_PCI_TOP/U5290/CI (FADDX1_LVT)           0.0000   0.0844   1.0000   0.0000   0.0001 &   7.3134 f
  I_PCI_TOP/U5290/CO (FADDX1_LVT)                    0.0880   1.0000            0.1627 &   7.4761 f
  I_PCI_TOP/n5829 (net)        1   1.7561 
  I_PCI_TOP/U5289/CI (FADDX1_LVT)           0.0000   0.0880   1.0000   0.0000   0.0000 &   7.4761 f
  I_PCI_TOP/U5289/CO (FADDX1_LVT)                    0.0889   1.0000            0.1678 &   7.6439 f
  I_PCI_TOP/n5826 (net)        1   2.0101 
  I_PCI_TOP/U5288/CI (FADDX1_LVT)           0.0038   0.0889   1.0000   0.0026   0.0026 &   7.6466 f
  I_PCI_TOP/U5288/CO (FADDX1_LVT)                    0.0920   1.0000            0.1698 &   7.8164 f
  I_PCI_TOP/n5823 (net)        1   2.1636 
  I_PCI_TOP/U5287/CI (FADDX1_LVT)           0.0000   0.0920   1.0000   0.0000   0.0000 &   7.8164 f
  I_PCI_TOP/U5287/CO (FADDX1_LVT)                    0.0831   1.0000            0.1662 &   7.9826 f
  I_PCI_TOP/n5820 (net)        1   1.7481 
  I_PCI_TOP/U5286/CI (FADDX1_LVT)           0.0000   0.0831   1.0000   0.0000   0.0000 &   7.9826 f
  I_PCI_TOP/U5286/CO (FADDX1_LVT)                    0.0690   1.0000            0.1691 &   8.1517 f
  I_PCI_TOP/n8729 (net)        1   2.3735 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_/D (SDFFARX1_LVT)
                                            0.0099   0.0690   1.0000   0.0071   0.0071 &   8.1589 f
  data arrival time                                                                        8.1589

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9540     8.4540
  clock reconvergence pessimism                                                 0.0855     8.5394
  clock uncertainty                                                            -0.1000     8.4394
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_/CLK (SDFFARX1_LVT)                            8.4394 r
  library setup time                                          1.0000           -0.3586     8.0808
  data required time                                                                       8.0808
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0808
  data arrival time                                                                       -8.1589
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0781


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0782     1.0782
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__2_/CLK (SDFFARX2_LVT)
                                                     0.0724                     0.0000     1.0782 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__2_/QN (SDFFARX2_LVT)
                                                     0.1536   1.0000            0.3283 &   1.4065 f
  I_PCI_TOP/mult_x_23_n809 (net)
                               7  10.8377 
  I_PCI_TOP/ZBUF_108_inst_35243/A (NBUFFX2_RVT)
                                            0.0000   0.1536   1.0000   0.0000   0.0010 &   1.4075 f
  I_PCI_TOP/ZBUF_108_inst_35243/Y (NBUFFX2_RVT)      0.1312   1.0000            0.2666 &   1.6741 f
  I_PCI_TOP/ZBUF_108_3907 (net)
                               6  11.2380 
  I_PCI_TOP/U2465/A2 (OR2X1_HVT)            0.0078   0.1313   1.0000   0.0054   0.0066 &   1.6807 f
  I_PCI_TOP/U2465/Y (OR2X1_HVT)                      0.2818   1.0000            0.4998 &   2.1806 f
  I_PCI_TOP/n2605 (net)        4   4.8207 
  I_PCI_TOP/U2466/A2 (NOR2X1_RVT)           0.0133   0.2818   1.0000   0.0092   0.0092 &   2.1898 f
  I_PCI_TOP/U2466/Y (NOR2X1_RVT)                     0.1914   1.0000            0.4440 &   2.6338 r
  I_PCI_TOP/n2600 (net)        3   6.0190 
  I_PCI_TOP/U2467/A (INVX1_HVT)             0.0081   0.1914   1.0000   0.0056   0.0057 &   2.6395 r
  I_PCI_TOP/U2467/Y (INVX1_HVT)                      0.1082   1.0000            0.1727 &   2.8122 f
  I_PCI_TOP/n2182 (net)        1   0.8465 
  I_PCI_TOP/U2469/A1 (AND2X1_HVT)           0.0028   0.1082   1.0000   0.0020   0.0020 &   2.8142 f
  I_PCI_TOP/U2469/Y (AND2X1_HVT)                     0.1924   1.0000            0.3491 &   3.1632 f
  I_PCI_TOP/n2299 (net)        1   2.0840 
  I_PCI_TOP/U2562/A (FADDX1_LVT)            0.0000   0.1924   1.0000   0.0000   0.0000 &   3.1632 f
  I_PCI_TOP/U2562/CO (FADDX1_LVT)                    0.0971   1.0000            0.2683 &   3.4315 f
  I_PCI_TOP/n2614 (net)        1   2.8919 
  I_PCI_TOP/U2836/CI (FADDX1_LVT)           0.0039   0.0971   1.0000   0.0027   0.0027 &   3.4342 f
  I_PCI_TOP/U2836/CO (FADDX1_LVT)                    0.0716   1.0000            0.1790 &   3.6133 f
  I_PCI_TOP/n2655 (net)        1   2.6830 
  I_PCI_TOP/U2870/CI (FADDX1_HVT)           0.0025   0.0716   1.0000   0.0017   0.0018 &   3.6151 f
  I_PCI_TOP/U2870/S (FADDX1_HVT)                     0.2996   1.0000            1.1287 &   4.7438 r
  I_PCI_TOP/n2677 (net)        1   2.2137 
  I_PCI_TOP/U2894/B (FADDX1_LVT)            0.0000   0.2996   1.0000   0.0000   0.0000 &   4.7438 r
  I_PCI_TOP/U2894/CO (FADDX1_LVT)                    0.0902   1.0000            0.2141 &   4.9579 r
  I_PCI_TOP/n3720 (net)        1   2.4203 
  I_PCI_TOP/U3691/CI (FADDX1_HVT)           0.0000   0.0902   1.0000   0.0000   0.0000 &   4.9580 r
  I_PCI_TOP/U3691/S (FADDX1_HVT)                     0.2638   1.0000            1.0621 &   6.0201 f
  I_PCI_TOP/n2679 (net)        1   1.0455 
  I_PCI_TOP/U2895/A (INVX1_LVT)             0.0344   0.2638   1.0000   0.0241   0.0241 &   6.0441 f
  I_PCI_TOP/U2895/Y (INVX1_LVT)                      0.1369   1.0000            0.1699 &   6.2140 r
  I_PCI_TOP/n3764 (net)        1   2.3812 
  I_PCI_TOP/U3727/B (FADDX1_LVT)            0.0000   0.1369   1.0000   0.0000   0.0000 &   6.2141 r
  I_PCI_TOP/U3727/CO (FADDX1_LVT)                    0.0821   1.0000            0.1743 &   6.3884 r
  I_PCI_TOP/n3914 (net)        1   2.4222 
  I_PCI_TOP/U3836/B (FADDX1_LVT)            0.0000   0.0821   1.0000   0.0000   0.0000 &   6.3884 r
  I_PCI_TOP/U3836/CO (FADDX1_LVT)                    0.0748   1.0000            0.1518 &   6.5402 r
  I_PCI_TOP/n4058 (net)        1   2.2043 
  I_PCI_TOP/U3942/CI (FADDX1_LVT)           0.0000   0.0748   1.0000   0.0000   0.0000 &   6.5402 r
  I_PCI_TOP/U3942/CO (FADDX1_LVT)                    0.0826   1.0000            0.1509 &   6.6912 r
  I_PCI_TOP/n4184 (net)        1   2.7966 
  I_PCI_TOP/U4034/CI (FADDX1_LVT)           0.0060   0.0826   1.0000   0.0041   0.0042 &   6.6954 r
  I_PCI_TOP/U4034/CO (FADDX1_LVT)                    0.0856   1.0000            0.1572 &   6.8526 r
  I_PCI_TOP/n4322 (net)        1   3.0956 
  I_PCI_TOP/U4136/CI (FADDX1_LVT)           0.0123   0.0856   1.0000   0.0085   0.0086 &   6.8611 r
  I_PCI_TOP/U4136/CO (FADDX1_LVT)                    0.0708   1.0000            0.1446 &   7.0057 r
  I_PCI_TOP/n4412 (net)        1   1.9094 
  I_PCI_TOP/U4198/CI (FADDX1_LVT)           0.0054   0.0708   1.0000   0.0037   0.0038 &   7.0094 r
  I_PCI_TOP/U4198/CO (FADDX1_LVT)                    0.0687   1.0000            0.1370 &   7.1465 r
  I_PCI_TOP/n4486 (net)        1   1.7578 
  I_PCI_TOP/U4248/CI (FADDX1_LVT)           0.0000   0.0687   1.0000   0.0000   0.0000 &   7.1465 r
  I_PCI_TOP/U4248/CO (FADDX1_LVT)                    0.0669   1.0000            0.1349 &   7.2814 r
  I_PCI_TOP/n4550 (net)        1   1.6612 
  I_PCI_TOP/U4291/CI (FADDX1_LVT)           0.0000   0.0669   1.0000   0.0000   0.0000 &   7.2814 r
  I_PCI_TOP/U4291/CO (FADDX1_LVT)                    0.0719   1.0000            0.1364 &   7.4178 r
  I_PCI_TOP/n6596 (net)        1   1.8177 
  I_PCI_TOP/U5852/CI (FADDX1_LVT)           0.0000   0.0719   1.0000   0.0000   0.0000 &   7.4178 r
  I_PCI_TOP/U5852/CO (FADDX1_LVT)                    0.0781   1.0000            0.1434 &   7.5612 r
  I_PCI_TOP/n7981 (net)        1   2.2296 
  I_PCI_TOP/U6904/CI (FADDX1_LVT)           0.0032   0.0781   1.0000   0.0022   0.0022 &   7.5634 r
  I_PCI_TOP/U6904/CO (FADDX1_LVT)                    0.0707   1.0000            0.1421 &   7.7056 r
  I_PCI_TOP/n7989 (net)        1   1.9328 
  I_PCI_TOP/U6908/CI (FADDX1_LVT)           0.0000   0.0707   1.0000   0.0000   0.0000 &   7.7056 r
  I_PCI_TOP/U6908/CO (FADDX1_LVT)                    0.0855   1.0000            0.1405 &   7.8461 r
  I_PCI_TOP/n4408 (net)        1   2.0144 
  I_PCI_TOP/U4196/CI (FADDX1_LVT)           0.0000   0.0855   1.0000   0.0000   0.0000 &   7.8461 r
  I_PCI_TOP/U4196/CO (FADDX1_LVT)                    0.0814   1.0000            0.1461 &   7.9922 r
  I_PCI_TOP/n4325 (net)        1   2.0310 
  I_PCI_TOP/U4138/A (INVX0_HVT)             0.0050   0.0814   1.0000   0.0035   0.0035 &   7.9957 r
  I_PCI_TOP/U4138/Y (INVX0_HVT)                      0.1061   1.0000            0.1186 &   8.1143 f
  I_PCI_TOP/I_PCI_CORE_N272 (net)
                               1   1.1763 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_/D (SDFFARX1_LVT)
                                            0.0134   0.1061   1.0000   0.0094   0.0094 &   8.1236 f
  data arrival time                                                                        8.1236

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9462     8.4462
  clock reconvergence pessimism                                                 0.0859     8.5321
  clock uncertainty                                                            -0.1000     8.4321
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_/CLK (SDFFARX1_LVT)                            8.4321 r
  library setup time                                          1.0000           -0.3863     8.0458
  data required time                                                                       8.0458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0458
  data arrival time                                                                       -8.1236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0778


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2008     1.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__0_/CLK (SDFFARX1_HVT)
                                                     0.0957                     0.0000     1.2008 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__0_/Q (SDFFARX1_HVT)
                                                     0.3095   1.0000            1.3046 &   2.5055 f
  I_SDRAM_TOP/I_SDRAM_IF/n17786 (net)
                               5   5.0598 
  I_SDRAM_TOP/I_SDRAM_IF/U3894/A2 (AO22X1_HVT)
                                            0.0476   0.3095   1.0000   0.0333   0.0333 &   2.5388 f
  I_SDRAM_TOP/I_SDRAM_IF/U3894/Y (AO22X1_HVT)        0.2088   1.0000            0.7775 &   3.3162 f
  I_SDRAM_TOP/I_SDRAM_IF/n2006 (net)
                               1   2.0188 
  I_SDRAM_TOP/I_SDRAM_IF/U3896/A1 (OR2X1_HVT)
                                            0.0267   0.2088   1.0000   0.0181   0.0181 &   3.3343 f
  I_SDRAM_TOP/I_SDRAM_IF/U3896/Y (OR2X1_HVT)         0.1798   1.0000            0.5484 &   3.8828 f
  I_SDRAM_TOP/I_SDRAM_IF/n2616 (net)
                               2   1.9319 
  I_SDRAM_TOP/I_SDRAM_IF/U4642/A2 (AO22X1_HVT)
                                            0.0180   0.1798   1.0000   0.0121   0.0122 &   3.8949 f
  I_SDRAM_TOP/I_SDRAM_IF/U4642/Y (AO22X1_HVT)        0.1869   1.0000            0.6458 &   4.5407 f
  I_SDRAM_TOP/I_SDRAM_IF/N1070 (net)
                               1   1.3200 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__28_/D (SDFFARX1_RVT)
                                            0.0268   0.1869   1.0000   0.0190   0.0190 &   4.5597 f
  data arrival time                                                                        4.5597

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0929     5.2490
  clock uncertainty                                                            -0.1000     5.1490
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__28_/CLK (SDFFARX1_RVT)                       5.1490 r
  library setup time                                          1.0000           -0.6669     4.4821
  data required time                                                                       4.4821
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4821
  data arrival time                                                                       -4.5597
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0776


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/Q (SDFFNARX1_HVT)
                                                     0.3260   1.0000            1.2118 &   4.5389 f
  I_SDRAM_TOP/I_SDRAM_IF/n17464 (net)
                               5   5.0718 
  I_SDRAM_TOP/I_SDRAM_IF/U9133/A1 (OA22X1_HVT)
                                            0.0679   0.3260   1.0000   0.0456   0.0456 &   4.5845 f
  I_SDRAM_TOP/I_SDRAM_IF/U9133/Y (OA22X1_HVT)        0.2263   1.0000            0.8482 &   5.4327 f
  I_SDRAM_TOP/I_SDRAM_IF/n5934 (net)
                               1   0.8346 
  I_SDRAM_TOP/I_SDRAM_IF/U9134/A2 (AND2X1_LVT)
                                            0.0000   0.2263   1.0000   0.0000   0.0000 &   5.4327 f
  I_SDRAM_TOP/I_SDRAM_IF/U9134/Y (AND2X1_LVT)        0.0591   1.0000            0.2036 &   5.6364 f
  I_SDRAM_TOP/I_SDRAM_IF/n6080 (net)
                               2   1.5373 
  I_SDRAM_TOP/I_SDRAM_IF/U9289/A2 (AO22X1_RVT)
                                            0.0000   0.0591   1.0000   0.0000   0.0000 &   5.6364 f
  I_SDRAM_TOP/I_SDRAM_IF/U9289/Y (AO22X1_RVT)        0.0850   1.0000            0.2840 &   5.9204 f
  I_SDRAM_TOP/I_SDRAM_IF/N2910 (net)
                               1   0.8591 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0850   1.0000   0.0000   0.0000 &   5.9204 f
  data arrival time                                                                        5.9204

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1469     7.2969
  clock reconvergence pessimism                                                 0.0894     7.3863
  clock uncertainty                                                            -0.1000     7.2863
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK (SDFFNARX1_HVT)                       7.2863 f
  library setup time                                          1.0000           -1.4435     5.8428
  data required time                                                                       5.8428
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8428
  data arrival time                                                                       -5.9204
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0776


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0860     1.0860
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_/CLK (SDFFARX1_LVT)
                                                     0.0890                     0.0000     1.0860 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__12_/QN (SDFFARX1_LVT)
                                                     0.1294   1.0000            0.2993 &   1.3854 f
  I_PCI_TOP/mult_x_25_n799 (net)
                               2   4.5556 
  I_PCI_TOP/HFSINV_455_5263/A (INVX4_RVT)   0.0047   0.1294   1.0000   0.0032   0.0033 &   1.3887 f
  I_PCI_TOP/HFSINV_455_5263/Y (INVX4_RVT)            0.1629   1.0000            0.1729 &   1.5615 r
  I_PCI_TOP/HFSNET_141 (net)  15  20.4220 
  I_PCI_TOP/U6509/A2 (AND2X1_LVT)           0.0000   0.1629   1.0000   0.0000   0.0014 &   1.5630 r
  I_PCI_TOP/U6509/Y (AND2X1_LVT)                     0.0712   1.0000            0.1301 &   1.6930 r
  I_PCI_TOP/n7439 (net)        3   3.1047 
  I_PCI_TOP/U6511/A1 (OR2X1_HVT)            0.0080   0.0712   1.0000   0.0055   0.0055 &   1.6986 r
  I_PCI_TOP/U6511/Y (OR2X1_HVT)                      0.1352   1.0000            0.2693 &   1.9679 r
  I_PCI_TOP/n7407 (net)        1   0.6996 
  I_PCI_TOP/U6513/A3 (AO22X1_HVT)           0.0000   0.1352   1.0000   0.0000   0.0000 &   1.9679 r
  I_PCI_TOP/U6513/Y (AO22X1_HVT)                     0.2477   1.0000            0.4976 &   2.4655 r
  I_PCI_TOP/n7433 (net)        1   1.8581 
  I_PCI_TOP/U6542/A (FADDX1_HVT)            0.0000   0.2477   1.0000   0.0000   0.0000 &   2.4655 r
  I_PCI_TOP/U6542/S (FADDX1_HVT)                     0.3138   1.0000            1.2741 &   3.7396 f
  I_PCI_TOP/n7485 (net)        1   2.7102 
  I_PCI_TOP/U6588/B (FADDX1_RVT)            0.0356   0.3138   1.0000   0.0247   0.0247 &   3.7643 f
  I_PCI_TOP/U6588/CO (FADDX1_RVT)                    0.1419   1.0000            0.4566 &   4.2209 f
  I_PCI_TOP/n7447 (net)        1   2.3626 
  I_PCI_TOP/U6551/CI (FADDX1_HVT)           0.0133   0.1419   1.0000   0.0092   0.0092 &   4.2301 f
  I_PCI_TOP/U6551/S (FADDX1_HVT)                     0.2931   1.0000            1.1590 &   5.3891 r
  I_PCI_TOP/n7517 (net)        1   1.9889 
  I_PCI_TOP/U6625/B (FADDX1_HVT)            0.0000   0.2931   1.0000   0.0000   0.0000 &   5.3892 r
  I_PCI_TOP/U6625/S (FADDX1_HVT)                     0.3030   1.0000            1.2807 &   6.6698 f
  I_PCI_TOP/n7946 (net)        1   2.3667 
  I_PCI_TOP/U6892/B (FADDX1_LVT)            0.0242   0.3030   1.0000   0.0168   0.0168 &   6.6866 f
  I_PCI_TOP/U6892/CO (FADDX1_LVT)                    0.0883   1.0000            0.2627 &   6.9493 f
  I_PCI_TOP/n7942 (net)        1   1.8455 
  I_PCI_TOP/U6891/CI (FADDX1_LVT)           0.0000   0.0883   1.0000   0.0000   0.0000 &   6.9493 f
  I_PCI_TOP/U6891/CO (FADDX1_LVT)                    0.0907   1.0000            0.1663 &   7.1156 f
  I_PCI_TOP/n7939 (net)        1   1.8873 
  I_PCI_TOP/U6890/CI (FADDX1_LVT)           0.0086   0.0907   1.0000   0.0060   0.0060 &   7.1216 f
  I_PCI_TOP/U6890/CO (FADDX1_LVT)                    0.1004   1.0000            0.1805 &   7.3021 f
  I_PCI_TOP/n7936 (net)        1   3.1347 
  I_PCI_TOP/U6889/CI (FADDX1_LVT)           0.0053   0.1004   1.0000   0.0037   0.0038 &   7.3058 f
  I_PCI_TOP/U6889/CO (FADDX1_LVT)                    0.0874   1.0000            0.1715 &   7.4773 f
  I_PCI_TOP/n7933 (net)        1   1.8366 
  I_PCI_TOP/U6888/CI (FADDX1_LVT)           0.0000   0.0874   1.0000   0.0000   0.0000 &   7.4773 f
  I_PCI_TOP/U6888/CO (FADDX1_LVT)                    0.0896   1.0000            0.1661 &   7.6434 f
  I_PCI_TOP/n7930 (net)        1   1.9004 
  I_PCI_TOP/U6887/CI (FADDX1_LVT)           0.0035   0.0896   1.0000   0.0024   0.0025 &   7.6458 f
  I_PCI_TOP/U6887/CO (FADDX1_LVT)                    0.0891   1.0000            0.1678 &   7.8137 f
  I_PCI_TOP/n7927 (net)        1   1.9518 
  I_PCI_TOP/U6886/CI (FADDX1_LVT)           0.0000   0.0891   1.0000   0.0000   0.0000 &   7.8137 f
  I_PCI_TOP/U6886/CO (FADDX1_LVT)                    0.0858   1.0000            0.1632 &   7.9769 f
  I_PCI_TOP/n7924 (net)        1   1.6268 
  I_PCI_TOP/U6885/CI (FADDX1_LVT)           0.0000   0.0858   1.0000   0.0000   0.0000 &   7.9769 f
  I_PCI_TOP/U6885/CO (FADDX1_LVT)                    0.0733   1.0000            0.1562 &   8.1331 f
  I_PCI_TOP/n8730 (net)        1   1.2276 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__31_/D (SDFFARX1_LVT)
                                            0.0039   0.0733   1.0000   0.0027   0.0027 &   8.1358 f
  data arrival time                                                                        8.1358

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9431     8.4431
  clock reconvergence pessimism                                                 0.0859     8.5290
  clock uncertainty                                                            -0.1000     8.4290
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__31_/CLK (SDFFARX1_LVT)                            8.4290 r
  library setup time                                          1.0000           -0.3705     8.0585
  data required time                                                                       8.0585
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0585
  data arrival time                                                                       -8.1358
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0773


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2587     3.3087
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3087 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/Q (SDFFNARX1_HVT)
                                                     0.3123   1.0000            1.2050 &   4.5137 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_88 (net)
                               5   4.6861 
  I_SDRAM_TOP/I_SDRAM_IF/U11356/A1 (OA22X1_HVT)
                                            0.0312   0.3123   1.0000   0.0216   0.0217 &   4.5353 f
  I_SDRAM_TOP/I_SDRAM_IF/U11356/Y (OA22X1_HVT)       0.2483   1.0000            0.8658 &   5.4012 f
  I_SDRAM_TOP/I_SDRAM_IF/n8026 (net)
                               1   1.5177 
  I_SDRAM_TOP/I_SDRAM_IF/U11358/A1 (AND2X1_RVT)
                                            0.0541   0.2483   1.0000   0.0389   0.0389 &   5.4400 f
  I_SDRAM_TOP/I_SDRAM_IF/U11358/Y (AND2X1_RVT)       0.0849   1.0000            0.3154 &   5.7555 f
  I_SDRAM_TOP/I_SDRAM_IF/n8063 (net)
                               2   1.8967 
  I_SDRAM_TOP/I_SDRAM_IF/U11383/A2 (AO22X1_LVT)
                                            0.0037   0.0849   1.0000   0.0026   0.0026 &   5.7581 f
  I_SDRAM_TOP/I_SDRAM_IF/U11383/Y (AO22X1_LVT)       0.0647   1.0000            0.1612 &   5.9193 f
  I_SDRAM_TOP/I_SDRAM_IF/N4061 (net)
                               1   0.8384 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/D (SDFFNARX1_HVT)
                                            0.0035   0.0647   1.0000   0.0024   0.0025 &   5.9217 f
  data arrival time                                                                        5.9217

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1274     7.2774
  clock reconvergence pessimism                                                 0.0994     7.3768
  clock uncertainty                                                            -0.1000     7.2768
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/CLK (SDFFNARX1_HVT)                      7.2768 f
  library setup time                                          1.0000           -1.4320     5.8447
  data required time                                                                       5.8447
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8447
  data arrival time                                                                       -5.9217
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0770


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__2_/CLK (SDFFNARX1_HVT)
                                                     0.0642                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__2_/Q (SDFFNARX1_HVT)
                                                     0.3039   1.0000            1.1876 &   4.5149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_653 (net)
                               5   4.4482 
  I_SDRAM_TOP/I_SDRAM_IF/U7961/A2 (AO22X1_HVT)
                                            0.0370   0.3039   1.0000   0.0251   0.0252 &   4.5400 f
  I_SDRAM_TOP/I_SDRAM_IF/U7961/Y (AO22X1_HVT)        0.1730   1.0000            0.7330 &   5.2730 f
  I_SDRAM_TOP/I_SDRAM_IF/n4890 (net)
                               1   0.8672 
  I_SDRAM_TOP/I_SDRAM_IF/U7963/A1 (OR2X1_RVT)
                                            0.0163   0.1730   1.0000   0.0113   0.0113 &   5.2843 f
  I_SDRAM_TOP/I_SDRAM_IF/U7963/Y (OR2X1_RVT)         0.0895   1.0000            0.3233 &   5.6076 f
  I_SDRAM_TOP/I_SDRAM_IF/n5305 (net)
                               2   2.3720 
  I_SDRAM_TOP/I_SDRAM_IF/U8466/A2 (AO22X1_RVT)
                                            0.0032   0.0895   1.0000   0.0022   0.0022 &   5.6099 f
  I_SDRAM_TOP/I_SDRAM_IF/U8466/Y (AO22X1_RVT)        0.0887   1.0000            0.3134 &   5.9233 f
  I_SDRAM_TOP/I_SDRAM_IF/N3055 (net)
                               1   1.1572 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__18_/D (SDFFNARX1_HVT)
                                            0.0067   0.0887   1.0000   0.0046   0.0047 &   5.9279 f
  data arrival time                                                                        5.9279

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1516     7.3016
  clock reconvergence pessimism                                                 0.1000     7.4015
  clock uncertainty                                                            -0.1000     7.3015
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__18_/CLK (SDFFNARX1_HVT)                      7.3015 f
  library setup time                                          1.0000           -1.4505     5.8510
  data required time                                                                       5.8510
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8510
  data arrival time                                                                       -5.9279
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0769


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594256582/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0919     1.0919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_/CLK (SDFFARX2_LVT)
                                                     0.1028                     0.0000     1.0919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_/QN (SDFFARX2_LVT)
                                                     0.1926   1.0000            0.3735 &   1.4654 r
  I_PCI_TOP/mult_x_27_n810 (net)
                              12  14.2594 
  I_PCI_TOP/U152/A2 (OR2X1_HVT)             0.0093   0.1925   1.0000   0.0064   0.0065 &   1.4719 r
  I_PCI_TOP/U152/Y (OR2X1_HVT)                       0.3491   1.0000            0.4590 &   1.9309 r
  I_PCI_TOP/n1169 (net)        5   6.0820 
  I_PCI_TOP/U169/A (INVX0_HVT)              0.0330   0.3491   1.0000   0.0229   0.0229 &   1.9538 r
  I_PCI_TOP/U169/Y (INVX0_HVT)                       0.1985   1.0000            0.3124 &   2.2661 f
  I_PCI_TOP/n1251 (net)        2   1.5136 
  I_PCI_TOP/U170/A1 (AO21X1_HVT)            0.0146   0.1985   1.0000   0.0101   0.0101 &   2.2762 f
  I_PCI_TOP/U170/Y (AO21X1_HVT)                      0.1934   1.0000            0.6184 &   2.8946 f
  I_PCI_TOP/n96 (net)          1   1.2014 
  I_PCI_TOP/U171/A2 (AND3X1_LVT)            0.0250   0.1934   1.0000   0.0177   0.0178 &   2.9124 f
  I_PCI_TOP/U171/Y (AND3X1_LVT)                      0.0624   1.0000            0.2219 &   3.1342 f
  I_PCI_TOP/n1139 (net)        1   2.1964 
  I_PCI_TOP/U1401/A (FADDX1_RVT)            0.0000   0.0624   1.0000   0.0000   0.0000 &   3.1342 f
  I_PCI_TOP/U1401/CO (FADDX1_RVT)                    0.1314   1.0000            0.3298 &   3.4640 f
  I_PCI_TOP/n1134 (net)        1   1.6994 
  I_PCI_TOP/U1400/CI (FADDX1_RVT)           0.0000   0.1314   1.0000   0.0000   0.0000 &   3.4640 f
  I_PCI_TOP/U1400/CO (FADDX1_RVT)                    0.1386   1.0000            0.3644 &   3.8284 f
  I_PCI_TOP/n118 (net)         1   2.1401 
  I_PCI_TOP/U178/CI (FADDX1_LVT)            0.0000   0.1386   1.0000   0.0000   0.0000 &   3.8284 f
  I_PCI_TOP/U178/CO (FADDX1_LVT)                     0.0693   1.0000            0.1937 &   4.0221 f
  I_PCI_TOP/n115 (net)         1   2.1501 
  I_PCI_TOP/U177/CI (FADDX1_LVT)            0.0000   0.0693   1.0000   0.0000   0.0000 &   4.0221 f
  I_PCI_TOP/U177/CO (FADDX1_LVT)                     0.0674   1.0000            0.1607 &   4.1829 f
  I_PCI_TOP/n104 (net)         1   2.2004 
  I_PCI_TOP/U176/CI (FADDX1_LVT)            0.0046   0.0674   1.0000   0.0032   0.0032 &   4.1861 f
  I_PCI_TOP/U176/CO (FADDX1_LVT)                     0.0667   1.0000            0.1589 &   4.3449 f
  I_PCI_TOP/n775 (net)         1   2.1042 
  I_PCI_TOP/U1058/CI (FADDX1_LVT)           0.0047   0.0667   1.0000   0.0033   0.0033 &   4.3482 f
  I_PCI_TOP/U1058/CO (FADDX1_LVT)                    0.0701   1.0000            0.1629 &   4.5112 f
  I_PCI_TOP/n864 (net)         1   2.5458 
  I_PCI_TOP/U1143/CI (FADDX1_LVT)           0.0000   0.0701   1.0000   0.0000   0.0000 &   4.5112 f
  I_PCI_TOP/U1143/CO (FADDX1_LVT)                    0.0689   1.0000            0.1630 &   4.6743 f
  I_PCI_TOP/n975 (net)         1   2.3943 
  I_PCI_TOP/U1249/CI (FADDX1_LVT)           0.0077   0.0689   1.0000   0.0054   0.0054 &   4.6796 f
  I_PCI_TOP/U1249/CO (FADDX1_LVT)                    0.0676   1.0000            0.1608 &   4.8404 f
  I_PCI_TOP/n4586 (net)        1   2.2253 
  I_PCI_TOP/U4325/CI (FADDX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   4.8405 f
  I_PCI_TOP/U4325/CO (FADDX1_LVT)                    0.0623   1.0000            0.1525 &   4.9930 f
  I_PCI_TOP/n5132 (net)        1   1.6068 
  I_PCI_TOP/U4768/CI (FADDX1_LVT)           0.0000   0.0623   1.0000   0.0000   0.0000 &   4.9930 f
  I_PCI_TOP/U4768/CO (FADDX1_LVT)                    0.0880   1.0000            0.1828 &   5.1758 f
  I_PCI_TOP/n5206 (net)        1   4.9452 
  I_PCI_TOP/U4794/B (FADDX1_LVT)            0.0085   0.0880   1.0000   0.0059   0.0060 &   5.1819 f
  I_PCI_TOP/U4794/CO (FADDX1_LVT)                    0.0680   1.0000            0.1641 &   5.3459 f
  I_PCI_TOP/n5203 (net)        1   1.8186 
  I_PCI_TOP/U4793/CI (FADDX1_LVT)           0.0000   0.0680   1.0000   0.0000   0.0000 &   5.3459 f
  I_PCI_TOP/U4793/CO (FADDX1_LVT)                    0.0668   1.0000            0.1562 &   5.5022 f
  I_PCI_TOP/n5202 (net)        1   1.8656 
  I_PCI_TOP/U4792/CI (FADDX1_LVT)           0.0000   0.0668   1.0000   0.0000   0.0000 &   5.5022 f
  I_PCI_TOP/U4792/CO (FADDX1_LVT)                    0.0666   1.0000            0.1567 &   5.6589 f
  I_PCI_TOP/n5199 (net)        1   1.9440 
  I_PCI_TOP/U4791/CI (FADDX1_LVT)           0.0000   0.0666   1.0000   0.0000   0.0000 &   5.6589 f
  I_PCI_TOP/U4791/CO (FADDX1_LVT)                    0.0657   1.0000            0.1572 &   5.8161 f
  I_PCI_TOP/n5194 (net)        1   1.9822 
  I_PCI_TOP/U4790/CI (FADDX1_LVT)           0.0000   0.0657   1.0000   0.0000   0.0000 &   5.8161 f
  I_PCI_TOP/U4790/CO (FADDX1_LVT)                    0.0687   1.0000            0.1607 &   5.9768 f
  I_PCI_TOP/n5191 (net)        1   2.3733 
  I_PCI_TOP/U4789/CI (FADDX1_LVT)           0.0080   0.0687   1.0000   0.0055   0.0055 &   5.9823 f
  I_PCI_TOP/U4789/CO (FADDX1_LVT)                    0.0697   1.0000            0.1634 &   6.1458 f
  I_PCI_TOP/n5188 (net)        1   2.4977 
  I_PCI_TOP/U4788/CI (FADDX1_LVT)           0.0061   0.0697   1.0000   0.0042   0.0043 &   6.1501 f
  I_PCI_TOP/U4788/CO (FADDX1_LVT)                    0.0714   1.0000            0.1632 &   6.3132 f
  I_PCI_TOP/n5185 (net)        1   2.4221 
  I_PCI_TOP/U4787/CI (FADDX1_LVT)           0.0000   0.0714   1.0000   0.0000   0.0000 &   6.3133 f
  I_PCI_TOP/U4787/CO (FADDX1_LVT)                    0.0667   1.0000            0.1577 &   6.4710 f
  I_PCI_TOP/n5182 (net)        1   1.8532 
  I_PCI_TOP/U4786/CI (FADDX1_LVT)           0.0000   0.0667   1.0000   0.0000   0.0000 &   6.4710 f
  I_PCI_TOP/U4786/CO (FADDX1_LVT)                    0.0934   1.0000            0.1650 &   6.6360 f
  I_PCI_TOP/n5179 (net)        1   2.7530 
  I_PCI_TOP/U4785/CI (FADDX1_LVT)           0.0000   0.0934   1.0000   0.0000   0.0000 &   6.6361 f
  I_PCI_TOP/U4785/CO (FADDX1_LVT)                    0.0894   1.0000            0.1722 &   6.8083 f
  I_PCI_TOP/n5176 (net)        1   2.1886 
  I_PCI_TOP/U4784/CI (FADDX1_LVT)           0.0046   0.0894   1.0000   0.0032   0.0032 &   6.8115 f
  I_PCI_TOP/U4784/CO (FADDX1_LVT)                    0.0921   1.0000            0.1702 &   6.9817 f
  I_PCI_TOP/n5173 (net)        1   2.1795 
  I_PCI_TOP/U4783/CI (FADDX1_LVT)           0.0040   0.0921   1.0000   0.0028   0.0028 &   6.9845 f
  I_PCI_TOP/U4783/CO (FADDX1_LVT)                    0.0742   1.0000            0.1677 &   7.1523 f
  I_PCI_TOP/n5170 (net)        1   1.8560 
  I_PCI_TOP/U4782/CI (FADDX1_LVT)           0.0000   0.0742   1.0000   0.0000   0.0000 &   7.1523 f
  I_PCI_TOP/U4782/CO (FADDX1_LVT)                    0.0918   1.0000            0.1644 &   7.3166 f
  I_PCI_TOP/n5167 (net)        1   2.3262 
  I_PCI_TOP/U4781/CI (FADDX1_LVT)           0.0000   0.0918   1.0000   0.0000   0.0000 &   7.3166 f
  I_PCI_TOP/U4781/CO (FADDX1_LVT)                    0.0939   1.0000            0.1742 &   7.4909 f
  I_PCI_TOP/n5164 (net)        1   2.4634 
  I_PCI_TOP/U4780/CI (FADDX1_LVT)           0.0048   0.0939   1.0000   0.0033   0.0033 &   7.4942 f
  I_PCI_TOP/U4780/CO (FADDX1_LVT)                    0.0902   1.0000            0.1720 &   7.6662 f
  I_PCI_TOP/n5161 (net)        1   2.1484 
  I_PCI_TOP/U4779/CI (FADDX1_LVT)           0.0000   0.0902   1.0000   0.0000   0.0000 &   7.6662 f
  I_PCI_TOP/U4779/CO (FADDX1_LVT)                    0.0867   1.0000            0.1649 &   7.8311 f
  I_PCI_TOP/n5158 (net)        1   1.7126 
  I_PCI_TOP/U4778/CI (FADDX1_LVT)           0.0000   0.0867   1.0000   0.0000   0.0000 &   7.8311 f
  I_PCI_TOP/U4778/CO (FADDX1_LVT)                    0.0862   1.0000            0.1661 &   7.9972 f
  I_PCI_TOP/n5155 (net)        1   1.9259 
  I_PCI_TOP/U4777/CI (FADDX1_LVT)           0.0000   0.0862   1.0000   0.0000   0.0000 &   7.9972 f
  I_PCI_TOP/U4777/CO (FADDX1_LVT)                    0.0755   1.0000            0.1645 &   8.1617 f
  I_PCI_TOP/n8733 (net)        1   1.8307 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__31_/D (SDFFARX2_LVT)
                                            0.0003   0.0755   1.0000   0.0002   0.0003 &   8.1620 f
  data arrival time                                                                        8.1620

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9548     8.4548
  clock reconvergence pessimism                                                 0.1032     8.5580
  clock uncertainty                                                            -0.1000     8.4580
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__31_/CLK (SDFFARX2_LVT)                            8.4580 r
  library setup time                                          1.0000           -0.3719     8.0861
  data required time                                                                       8.0861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0861
  data arrival time                                                                       -8.1620
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0759


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__8_/CLK (SDFFARX1_LVT)
                                                     0.1307                     0.0000     1.2209 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__8_/Q (SDFFARX1_LVT)
                                                     0.1042   1.0000            0.4129 &   1.6338 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__8_ (net)
                               2   6.9995 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_inst_32781/A (NBUFFX4_HVT)
                                            0.0000   0.1042   1.0000   0.0000   0.0002 &   1.6340 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_inst_32781/Y (NBUFFX4_HVT)
                                                     0.1667   1.0000            0.2978 &   1.9319 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_2578 (net)
                               4   4.2554 
  I_SDRAM_TOP/I_SDRAM_IF/U746/A2 (AO22X1_HVT)
                                            0.0047   0.1667   1.0000   0.0033   0.0033 &   1.9352 f
  I_SDRAM_TOP/I_SDRAM_IF/U746/Y (AO22X1_HVT)         0.1804   1.0000            0.6279 &   2.5630 f
  I_SDRAM_TOP/I_SDRAM_IF/n184 (net)
                               1   1.1070 
  I_SDRAM_TOP/I_SDRAM_IF/U747/A2 (OR2X1_HVT)
                                            0.0139   0.1804   1.0000   0.0097   0.0097 &   2.5727 f
  I_SDRAM_TOP/I_SDRAM_IF/U747/Y (OR2X1_HVT)          0.2149   1.0000            0.4857 &   3.0584 f
  I_SDRAM_TOP/I_SDRAM_IF/n535 (net)
                               2   2.9672 
  I_SDRAM_TOP/I_SDRAM_IF/U754/A2 (AO22X1_HVT)
                                            0.0698   0.2149   1.0000   0.0485   0.0485 &   3.1069 f
  I_SDRAM_TOP/I_SDRAM_IF/U754/Y (AO22X1_HVT)         0.1879   1.0000            0.6758 &   3.7827 f
  I_SDRAM_TOP/I_SDRAM_IF/N781 (net)
                               1   1.3511 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/D (SDFFARX2_HVT)
                                            0.0165   0.1879   1.0000   0.0114   0.0114 &   3.7942 f
  data arrival time                                                                        3.7942

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0476     5.1476
  clock reconvergence pessimism                                                 0.0929     5.2406
  clock uncertainty                                                            -0.1000     5.1406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/CLK (SDFFARX2_HVT)                        5.1406 r
  library setup time                                          1.0000           -1.4222     3.7184
  data required time                                                                       3.7184
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7184
  data arrival time                                                                       -3.7942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0757


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/CLK (SDFFARX2_HVT)
                                                     0.1114                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/Q (SDFFARX2_HVT)
                                                     0.2964   1.0000            1.4725 &   2.6958 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__17_ (net)
                               5   7.5422 
  I_SDRAM_TOP/I_SDRAM_IF/U11272/A3 (OA22X1_HVT)
                                            0.0000   0.2964   1.0000   0.0000   0.0001 &   2.6959 f
  I_SDRAM_TOP/I_SDRAM_IF/U11272/Y (OA22X1_HVT)       0.2243   1.0000            0.7397 &   3.4355 f
  I_SDRAM_TOP/I_SDRAM_IF/n7915 (net)
                               1   0.7661 
  I_SDRAM_TOP/I_SDRAM_IF/U11274/A1 (AND2X1_HVT)
                                            0.0115   0.2243   1.0000   0.0079   0.0080 &   3.4435 f
  I_SDRAM_TOP/I_SDRAM_IF/U11274/Y (AND2X1_HVT)       0.1892   1.0000            0.4394 &   3.8829 f
  I_SDRAM_TOP/I_SDRAM_IF/n8098 (net)
                               2   1.9886 
  I_SDRAM_TOP/I_SDRAM_IF/U11402/A2 (AO22X1_HVT)
                                            0.0000   0.1892   1.0000   0.0000   0.0000 &   3.8830 f
  I_SDRAM_TOP/I_SDRAM_IF/U11402/Y (AO22X1_HVT)       0.1874   1.0000            0.6541 &   4.5371 f
  I_SDRAM_TOP/I_SDRAM_IF/N1625 (net)
                               1   1.3357 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__13_/D (SDFFARX1_RVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000 &   4.5371 f
  data arrival time                                                                        4.5371

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0497     5.1497
  clock reconvergence pessimism                                                 0.0976     5.2473
  clock uncertainty                                                            -0.1000     5.1473
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__13_/CLK (SDFFARX1_RVT)                       5.1473 r
  library setup time                                          1.0000           -0.6858     4.4615
  data required time                                                                       4.4615
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4615
  data arrival time                                                                       -4.5371
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0756


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2198     1.2198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/CLK (SDFFARX1_RVT)
                                                     0.1178                     0.0000     1.2198 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/Q (SDFFARX1_RVT)
                                                     0.0964   1.0000            0.5487 &   1.7686 f
  I_SDRAM_TOP/I_SDRAM_IF/n17783 (net)
                               2   2.5657 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1276/A (INVX0_HVT)
                                            0.0055   0.0964   1.0000   0.0038   0.0038 &   1.7724 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1276/Y (INVX0_HVT)
                                                     0.1742   1.0000            0.1578 &   1.9302 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_708 (net)
                               2   1.7925 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1275/A (INVX0_HVT)
                                            0.0000   0.1742   1.0000   0.0000   0.0000 &   1.9302 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1275/Y (INVX0_HVT)
                                                     0.1453   1.0000            0.1982 &   2.1284 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_707 (net)
                               2   1.5615 
  I_SDRAM_TOP/I_SDRAM_IF/U11191/A2 (AO22X1_HVT)
                                            0.0161   0.1453   1.0000   0.0111   0.0111 &   2.1396 f
  I_SDRAM_TOP/I_SDRAM_IF/U11191/Y (AO22X1_HVT)       0.1765   1.0000            0.6058 &   2.7453 f
  I_SDRAM_TOP/I_SDRAM_IF/n7787 (net)
                               1   0.9784 
  I_SDRAM_TOP/I_SDRAM_IF/U11192/A2 (OR2X1_HVT)
                                            0.0000   0.1765   1.0000   0.0000   0.0000 &   2.7453 f
  I_SDRAM_TOP/I_SDRAM_IF/U11192/Y (OR2X1_HVT)        0.1693   1.0000            0.4487 &   3.1941 f
  I_SDRAM_TOP/I_SDRAM_IF/n7814 (net)
                               2   1.5947 
  I_SDRAM_TOP/I_SDRAM_IF/U11207/A2 (AO22X1_HVT)
                                            0.0305   0.1693   1.0000   0.0219   0.0219 &   3.2159 f
  I_SDRAM_TOP/I_SDRAM_IF/U11207/Y (AO22X1_HVT)       0.1664   1.0000            0.6120 &   3.8280 f
  I_SDRAM_TOP/I_SDRAM_IF/N1721 (net)
                               1   0.6608 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/D (SDFFARX2_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000 &   3.8280 f
  data arrival time                                                                        3.8280

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0975     5.2535
  clock uncertainty                                                            -0.1000     5.1535
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK (SDFFARX2_HVT)                       5.1535 r
  library setup time                                          1.0000           -1.4005     3.7530
  data required time                                                                       3.7530
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7530
  data arrival time                                                                       -3.8280
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0750


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__18_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__18_/Q (SDFFNARX1_HVT)
                                                     0.2292   1.0000            1.1340 &   4.4609 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_808 (net)
                               2   2.1546 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_122_inst_37396/A (NBUFFX4_LVT)
                                            0.0166   0.2292   1.0000   0.0115   0.0115 &   4.4724 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_122_inst_37396/Y (NBUFFX4_LVT)
                                                     0.0675   1.0000            0.2180 &   4.6905 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_122_4587 (net)
                               4   3.5487 
  I_SDRAM_TOP/I_SDRAM_IF/U5701/A2 (AO22X1_HVT)
                                            0.0029   0.0675   1.0000   0.0020   0.0020 &   4.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/U5701/Y (AO22X1_HVT)        0.1800   1.0000            0.5463 &   5.2388 f
  I_SDRAM_TOP/I_SDRAM_IF/n3445 (net)
                               1   1.0934 
  I_SDRAM_TOP/I_SDRAM_IF/U5702/A2 (OR2X1_HVT)
                                            0.0087   0.1800   1.0000   0.0061   0.0061 &   5.2448 f
  I_SDRAM_TOP/I_SDRAM_IF/U5702/Y (OR2X1_HVT)         0.2025   1.0000            0.4769 &   5.7217 f
  I_SDRAM_TOP/I_SDRAM_IF/n5458 (net)
                               2   2.6046 
  I_SDRAM_TOP/I_SDRAM_IF/U5703/A4 (AO22X1_LVT)
                                            0.0251   0.2025   1.0000   0.0175   0.0175 &   5.7393 f
  I_SDRAM_TOP/I_SDRAM_IF/U5703/Y (AO22X1_LVT)        0.0529   1.0000            0.1713 &   5.9105 f
  I_SDRAM_TOP/I_SDRAM_IF/N2833 (net)
                               1   0.6979 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0000 &   5.9105 f
  data arrival time                                                                        5.9105

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1361     7.2861
  clock reconvergence pessimism                                                 0.0801     7.3662
  clock uncertainty                                                            -0.1000     7.2662
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__18_/CLK (SDFFNARX1_HVT)                      7.2662 f
  library setup time                                          1.0000           -1.4305     5.8357
  data required time                                                                       5.8357
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8357
  data arrival time                                                                       -5.9105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0748


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2091     1.2091
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__28_/CLK (SDFFARX1_LVT)
                                                     0.0932                     0.0000     1.2091 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__28_/Q (SDFFARX1_LVT)
                                                     0.0796   1.0000            0.3739 &   1.5830 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__28_ (net)
                               5   4.3094 
  I_SDRAM_TOP/I_SDRAM_IF/U3704/A2 (AO22X1_HVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000 &   1.5831 f
  I_SDRAM_TOP/I_SDRAM_IF/U3704/Y (AO22X1_HVT)        0.2289   1.0000            0.6032 &   2.1863 f
  I_SDRAM_TOP/I_SDRAM_IF/n1850 (net)
                               1   2.6465 
  I_SDRAM_TOP/I_SDRAM_IF/U3706/A1 (OR2X1_HVT)
                                            0.0793   0.2289   1.0000   0.0544   0.0545 &   2.2408 f
  I_SDRAM_TOP/I_SDRAM_IF/U3706/Y (OR2X1_HVT)         0.1865   1.0000            0.5704 &   2.8111 f
  I_SDRAM_TOP/I_SDRAM_IF/n7850 (net)
                               2   2.1310 
  I_SDRAM_TOP/I_SDRAM_IF/U3710/A2 (AO22X2_HVT)
                                            0.0129   0.1865   1.0000   0.0089   0.0089 &   2.8201 f
  I_SDRAM_TOP/I_SDRAM_IF/U3710/Y (AO22X2_HVT)        0.3411   1.0000            0.8506 &   3.6706 f
  I_SDRAM_TOP/I_SDRAM_IF/N464 (net)
                               1   7.7555 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__24_/D (SDFFARX1_HVT)
                                            0.0731   0.3411   1.0000   0.0495   0.0499 &   3.7206 f
  data arrival time                                                                        3.7206

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0530     5.1530
  clock reconvergence pessimism                                                 0.0703     5.2233
  clock uncertainty                                                            -0.1000     5.1233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__24_/CLK (SDFFARX1_HVT)                        5.1233 r
  library setup time                                          1.0000           -1.4775     3.6458
  data required time                                                                       3.6458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6458
  data arrival time                                                                       -3.7206
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0748


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641257064/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/CLK (SDFFNARX1_HVT)
                                                     0.0657                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/Q (SDFFNARX1_HVT)
                                                     0.3514   1.0000            1.2198 &   4.5446 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_828 (net)
                               5   5.7866 
  I_SDRAM_TOP/I_SDRAM_IF/U8332/A4 (AO22X1_HVT)
                                            0.0531   0.3514   1.0000   0.0370   0.0370 &   4.5816 f
  I_SDRAM_TOP/I_SDRAM_IF/U8332/Y (AO22X1_HVT)        0.1781   1.0000            0.5604 &   5.1420 f
  I_SDRAM_TOP/I_SDRAM_IF/n5202 (net)
                               1   1.0314 
  I_SDRAM_TOP/I_SDRAM_IF/U8334/A1 (OR2X1_HVT)
                                            0.0252   0.1781   1.0000   0.0178   0.0178 &   5.1598 f
  I_SDRAM_TOP/I_SDRAM_IF/U8334/Y (OR2X1_HVT)         0.1918   1.0000            0.5314 &   5.6912 f
  I_SDRAM_TOP/I_SDRAM_IF/n5469 (net)
                               2   2.2886 
  I_SDRAM_TOP/I_SDRAM_IF/U8338/A2 (AO22X1_LVT)
                                            0.0110   0.1918   1.0000   0.0076   0.0076 &   5.6988 f
  I_SDRAM_TOP/I_SDRAM_IF/U8338/Y (AO22X1_LVT)        0.0560   1.0000            0.2402 &   5.9390 f
  I_SDRAM_TOP/I_SDRAM_IF/N2782 (net)
                               1   1.3256 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0560   1.0000   0.0000   0.0000 &   5.9390 f
  data arrival time                                                                        5.9390

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1487     7.2987
  clock reconvergence pessimism                                                 0.1003     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__30_/CLK (SDFFNARX1_HVT)                       7.2990 f
  library setup time                                          1.0000           -1.4345     5.8645
  data required time                                                                       5.8645
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8645
  data arrival time                                                                       -5.9390
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0745


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2772     3.3272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/CLK (SDFFNARX1_HVT)
                                                     0.0701                     0.0000     3.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/Q (SDFFNARX1_HVT)
                                                     0.3330   1.0000            1.2112 &   4.5384 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_78 (net)
                               5   5.2690 
  I_SDRAM_TOP/I_SDRAM_IF/U10605/A1 (OA22X1_RVT)
                                            0.0202   0.3330   1.0000   0.0140   0.0141 &   4.5525 f
  I_SDRAM_TOP/I_SDRAM_IF/U10605/Y (OA22X1_RVT)       0.1103   1.0000            0.5464 &   5.0988 f
  I_SDRAM_TOP/I_SDRAM_IF/n7225 (net)
                               1   0.7467 
  I_SDRAM_TOP/I_SDRAM_IF/U10607/A1 (AND2X1_HVT)
                                            0.0000   0.1103   1.0000   0.0000   0.0000 &   5.0988 f
  I_SDRAM_TOP/I_SDRAM_IF/U10607/Y (AND2X1_HVT)       0.1952   1.0000            0.3532 &   5.4520 f
  I_SDRAM_TOP/I_SDRAM_IF/n8548 (net)
                               2   2.1884 
  I_SDRAM_TOP/I_SDRAM_IF/U11700/A2 (AO22X1_RVT)
                                            0.0305   0.1952   1.0000   0.0213   0.0213 &   5.4733 f
  I_SDRAM_TOP/I_SDRAM_IF/U11700/Y (AO22X1_RVT)       0.1028   1.0000            0.4163 &   5.8896 f
  I_SDRAM_TOP/I_SDRAM_IF/N4050 (net)
                               1   2.3434 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/D (SDFFNARX1_HVT)
                                            0.0118   0.1028   1.0000   0.0081   0.0082 &   5.8978 f
  data arrival time                                                                        5.8978

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1452     7.2952
  clock reconvergence pessimism                                                 0.0801     7.3753
  clock uncertainty                                                            -0.1000     7.2753
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/CLK (SDFFNARX1_HVT)                       7.2753 f
  library setup time                                          1.0000           -1.4520     5.8233
  data required time                                                                       5.8233
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8233
  data arrival time                                                                       -5.8978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0745


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58528/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/Q (SDFFNARX1_HVT)
                                                     0.3323   1.0000            1.2107 &   4.5382 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_156 (net)
                               5   5.2477 
  I_SDRAM_TOP/I_SDRAM_IF/U7870/A4 (AO22X1_HVT)
                                            0.0582   0.3323   1.0000   0.0377   0.0378 &   4.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/U7870/Y (AO22X1_HVT)        0.1906   1.0000            0.5600 &   5.1360 f
  I_SDRAM_TOP/I_SDRAM_IF/n4818 (net)
                               1   1.4426 
  I_SDRAM_TOP/I_SDRAM_IF/U7872/A1 (OR2X1_HVT)
                                            0.0322   0.1906   1.0000   0.0231   0.0231 &   5.1591 f
  I_SDRAM_TOP/I_SDRAM_IF/U7872/Y (OR2X1_HVT)         0.1619   1.0000            0.5163 &   5.6754 f
  I_SDRAM_TOP/I_SDRAM_IF/n5566 (net)
                               2   1.3553 
  I_SDRAM_TOP/I_SDRAM_IF/U8772/A4 (AO22X1_RVT)
                                            0.0000   0.1619   1.0000   0.0000   0.0000 &   5.6754 f
  I_SDRAM_TOP/I_SDRAM_IF/U8772/Y (AO22X1_RVT)        0.0859   1.0000            0.2544 &   5.9298 f
  I_SDRAM_TOP/I_SDRAM_IF/N3960 (net)
                               1   0.7669 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   5.9298 f
  data arrival time                                                                        5.9298

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1513     7.3013
  clock reconvergence pessimism                                                 0.1004     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_/CLK (SDFFNARX1_HVT)                       7.3017 f
  library setup time                                          1.0000           -1.4463     5.8554
  data required time                                                                       5.8554
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8554
  data arrival time                                                                       -5.9298
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0744


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641357065/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/CLK (SDFFNARX1_HVT)
                                                     0.0673                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/Q (SDFFNARX1_HVT)
                                                     0.3358   1.0000            1.2108 &   4.5358 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_87 (net)
                               5   5.3466 
  I_SDRAM_TOP/I_SDRAM_IF/U10294/A4 (AO22X1_HVT)
                                            0.0481   0.3358   1.0000   0.0330   0.0331 &   4.5689 f
  I_SDRAM_TOP/I_SDRAM_IF/U10294/Y (AO22X1_HVT)       0.1664   1.0000            0.5352 &   5.1042 f
  I_SDRAM_TOP/I_SDRAM_IF/n6922 (net)
                               1   0.6589 
  I_SDRAM_TOP/I_SDRAM_IF/U10295/A2 (OR2X1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000 &   5.1042 f
  I_SDRAM_TOP/I_SDRAM_IF/U10295/Y (OR2X1_HVT)        0.1560   1.0000            0.4307 &   5.5349 f
  I_SDRAM_TOP/I_SDRAM_IF/n8076 (net)
                               2   1.1693 
  I_SDRAM_TOP/I_SDRAM_IF/U11388/A2 (AO22X1_RVT)
                                            0.0132   0.1560   1.0000   0.0091   0.0091 &   5.5440 f
  I_SDRAM_TOP/I_SDRAM_IF/U11388/Y (AO22X1_RVT)       0.0878   1.0000            0.3643 &   5.9083 f
  I_SDRAM_TOP/I_SDRAM_IF/N4080 (net)
                               1   1.0850 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/D (SDFFNARX1_HVT)
                                            0.0222   0.0878   1.0000   0.0160   0.0160 &   5.9243 f
  data arrival time                                                                        5.9243

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.1004     7.3992
  clock uncertainty                                                            -0.1000     7.2992
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/CLK (SDFFNARX1_HVT)                      7.2992 f
  library setup time                                          1.0000           -1.4487     5.8505
  data required time                                                                       5.8505
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8505
  data arrival time                                                                       -5.9243
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0738


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/Q (SDFFNARX1_HVT)
                                                     0.2517   1.0000            1.1569 &   4.4718 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_884 (net)
                               2   2.8633 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109/A (NBUFFX4_LVT)
                                            0.0334   0.2517   1.0000   0.0237   0.0238 &   4.4955 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109/Y (NBUFFX4_LVT)
                                                     0.0712   1.0000            0.2307 &   4.7263 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_2771 (net)
                               4   3.3124 
  I_SDRAM_TOP/I_SDRAM_IF/U8957/A1 (OA22X1_HVT)
                                            0.0021   0.0712   1.0000   0.0015   0.0015 &   4.7278 f
  I_SDRAM_TOP/I_SDRAM_IF/U8957/Y (OA22X1_HVT)        0.2633   1.0000            0.6822 &   5.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/n5800 (net)
                               1   1.9913 
  I_SDRAM_TOP/I_SDRAM_IF/U8959/A1 (AND2X1_RVT)
                                            0.0295   0.2633   1.0000   0.0204   0.0204 &   5.4304 f
  I_SDRAM_TOP/I_SDRAM_IF/U8959/Y (AND2X1_RVT)        0.0889   1.0000            0.3307 &   5.7612 f
  I_SDRAM_TOP/I_SDRAM_IF/n5971 (net)
                               2   2.2135 
  I_SDRAM_TOP/I_SDRAM_IF/U9174/A2 (AO22X1_LVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   5.7612 f
  I_SDRAM_TOP/I_SDRAM_IF/U9174/Y (AO22X1_LVT)        0.0668   1.0000            0.1666 &   5.9278 f
  I_SDRAM_TOP/I_SDRAM_IF/N2667 (net)
                               1   1.0694 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/D (SDFFNARX1_HVT)
                                            0.0025   0.0668   1.0000   0.0017   0.0017 &   5.9295 f
  data arrival time                                                                        5.9295

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0988     7.3891
  clock uncertainty                                                            -0.1000     7.2891
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/CLK (SDFFNARX1_HVT)                       7.2891 f
  library setup time                                          1.0000           -1.4333     5.8558
  data required time                                                                       5.8558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8558
  data arrival time                                                                       -5.9295
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0738


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__6_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__6_/Q (SDFFARX1_HVT)
                                                     0.3567   1.0000            1.3457 &   2.5700 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__6_ (net)
                               5   6.3693 
  I_SDRAM_TOP/I_SDRAM_IF/U10163/A2 (AO22X1_HVT)
                                            0.0413   0.3567   1.0000   0.0286   0.0287 &   2.5987 f
  I_SDRAM_TOP/I_SDRAM_IF/U10163/Y (AO22X1_HVT)       0.1800   1.0000            0.7861 &   3.3847 f
  I_SDRAM_TOP/I_SDRAM_IF/n6809 (net)
                               1   1.0833 
  I_SDRAM_TOP/I_SDRAM_IF/U10164/A2 (OR2X1_HVT)
                                            0.0251   0.1800   1.0000   0.0177   0.0177 &   3.4024 f
  I_SDRAM_TOP/I_SDRAM_IF/U10164/Y (OR2X1_HVT)        0.1734   1.0000            0.4546 &   3.8571 f
  I_SDRAM_TOP/I_SDRAM_IF/n7520 (net)
                               2   1.7282 
  I_SDRAM_TOP/I_SDRAM_IF/U10947/A2 (AO22X1_HVT)
                                            0.0306   0.1734   1.0000   0.0215   0.0216 &   3.8786 f
  I_SDRAM_TOP/I_SDRAM_IF/U10947/Y (AO22X1_HVT)       0.2094   1.0000            0.6645 &   4.5431 f
  I_SDRAM_TOP/I_SDRAM_IF/N755 (net)
                               1   2.0497 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__30_/D (SDFFARX1_RVT)
                                            0.0257   0.2094   1.0000   0.0179   0.0179 &   4.5611 f
  data arrival time                                                                        4.5611

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0587     5.1587
  clock reconvergence pessimism                                                 0.1154     5.2741
  clock uncertainty                                                            -0.1000     5.1741
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__30_/CLK (SDFFARX1_RVT)                        5.1741 r
  library setup time                                          1.0000           -0.6864     4.4878
  data required time                                                                       4.4878
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4878
  data arrival time                                                                       -4.5611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2604     3.3104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/Q (SDFFNARX1_HVT)
                                                     0.3067   1.0000            1.1942 &   4.5046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_631 (net)
                               5   4.5285 
  I_SDRAM_TOP/I_SDRAM_IF/U8817/A2 (AO22X1_RVT)
                                            0.0442   0.3067   1.0000   0.0304   0.0304 &   4.5351 f
  I_SDRAM_TOP/I_SDRAM_IF/U8817/Y (AO22X1_RVT)        0.0862   1.0000            0.4819 &   5.0170 f
  I_SDRAM_TOP/I_SDRAM_IF/n5610 (net)
                               1   0.9624 
  I_SDRAM_TOP/I_SDRAM_IF/U8819/A1 (OR2X1_HVT)
                                            0.0000   0.0862   1.0000   0.0000   0.0000 &   5.0170 f
  I_SDRAM_TOP/I_SDRAM_IF/U8819/Y (OR2X1_HVT)         0.1925   1.0000            0.4547 &   5.4717 f
  I_SDRAM_TOP/I_SDRAM_IF/n6200 (net)
                               2   2.3143 
  I_SDRAM_TOP/I_SDRAM_IF/U8823/A2 (AO22X1_RVT)
                                            0.0395   0.1925   1.0000   0.0283   0.0284 &   5.5001 f
  I_SDRAM_TOP/I_SDRAM_IF/U8823/Y (AO22X1_RVT)        0.0893   1.0000            0.3956 &   5.8956 f
  I_SDRAM_TOP/I_SDRAM_IF/N3126 (net)
                               1   1.2113 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/D (SDFFNARX1_HVT)
                                            0.0154   0.0893   1.0000   0.0109   0.0109 &   5.9065 f
  data arrival time                                                                        5.9065

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1477     7.2977
  clock reconvergence pessimism                                                 0.0801     7.3778
  clock uncertainty                                                            -0.1000     7.2778
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK (SDFFNARX1_HVT)                      7.2778 f
  library setup time                                          1.0000           -1.4444     5.8334
  data required time                                                                       5.8334
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8334
  data arrival time                                                                       -5.9065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2120     1.2120
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__16_/CLK (SDFFARX1_HVT)
                                                     0.1056                     0.0000     1.2120 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__16_/Q (SDFFARX1_HVT)
                                                     0.3185   1.0000            1.3174 &   2.5294 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__16_ (net)
                               5   5.3106 
  I_SDRAM_TOP/I_SDRAM_IF/U1017/A2 (AO22X1_HVT)
                                            0.0428   0.3185   1.0000   0.0293   0.0294 &   2.5588 f
  I_SDRAM_TOP/I_SDRAM_IF/U1017/Y (AO22X1_HVT)        0.2173   1.0000            0.7920 &   3.3508 f
  I_SDRAM_TOP/I_SDRAM_IF/n270 (net)
                               1   2.2791 
  I_SDRAM_TOP/I_SDRAM_IF/U1018/A2 (OR2X1_HVT)
                                            0.0165   0.2173   1.0000   0.0114   0.0114 &   3.3622 f
  I_SDRAM_TOP/I_SDRAM_IF/U1018/Y (OR2X1_HVT)         0.1797   1.0000            0.4814 &   3.8436 f
  I_SDRAM_TOP/I_SDRAM_IF/n1480 (net)
                               2   1.9253 
  I_SDRAM_TOP/I_SDRAM_IF/U1025/A2 (AO22X1_HVT)
                                            0.0105   0.1797   1.0000   0.0073   0.0073 &   3.8509 f
  I_SDRAM_TOP/I_SDRAM_IF/U1025/Y (AO22X1_HVT)        0.2003   1.0000            0.6603 &   4.5112 f
  I_SDRAM_TOP/I_SDRAM_IF/N1402 (net)
                               1   1.7563 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/D (SDFFARX1_RVT)
                                            0.0266   0.2003   1.0000   0.0187   0.0187 &   4.5299 f
  data arrival time                                                                        4.5299

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.0703     5.2302
  clock uncertainty                                                            -0.1000     5.1302
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/CLK (SDFFARX1_RVT)                       5.1302 r
  library setup time                                          1.0000           -0.6735     4.4568
  data required time                                                                       4.4568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4568
  data arrival time                                                                       -4.5299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/Q (SDFFNARX1_HVT)
                                                     0.3094   1.0000            1.1966 &   4.5220 f
  I_SDRAM_TOP/I_SDRAM_IF/n17489 (net)
                               5   4.6026 
  I_SDRAM_TOP/I_SDRAM_IF/U9203/A1 (OA22X1_HVT)
                                            0.0564   0.3094   1.0000   0.0396   0.0396 &   4.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U9203/Y (OA22X1_HVT)        0.2250   1.0000            0.8318 &   5.3935 f
  I_SDRAM_TOP/I_SDRAM_IF/n5994 (net)
                               1   0.7879 
  I_SDRAM_TOP/I_SDRAM_IF/U9204/A2 (AND2X1_RVT)
                                            0.0175   0.2250   1.0000   0.0121   0.0121 &   5.4056 f
  I_SDRAM_TOP/I_SDRAM_IF/U9204/Y (AND2X1_RVT)        0.0802   1.0000            0.3026 &   5.7082 f
  I_SDRAM_TOP/I_SDRAM_IF/n6143 (net)
                               2   1.5583 
  I_SDRAM_TOP/I_SDRAM_IF/U9341/A4 (AO22X1_RVT)
                                            0.0113   0.0802   1.0000   0.0080   0.0080 &   5.7162 f
  I_SDRAM_TOP/I_SDRAM_IF/U9341/Y (AO22X1_RVT)        0.0887   1.0000            0.2091 &   5.9253 f
  I_SDRAM_TOP/I_SDRAM_IF/N3417 (net)
                               1   1.0335 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0000 &   5.9253 f
  data arrival time                                                                        5.9253

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1465     7.2965
  clock reconvergence pessimism                                                 0.1025     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/CLK (SDFFNARX1_HVT)                       7.2990 f
  library setup time                                          1.0000           -1.4468     5.8522
  data required time                                                                       5.8522
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8522
  data arrival time                                                                       -5.9253
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2761     1.2761
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                                     0.0367                     0.0000     1.2761 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/QN (SDFFX2_HVT)
                                                     0.1189   1.0000            0.2897 &   1.5658 r
  I_RISC_CORE/n1262 (net)      6   8.0438 
  I_RISC_CORE/U842/A1 (AO22X1_HVT)          0.0127   0.1189   1.0000   0.0088   0.0093 &   1.5751 r
  I_RISC_CORE/U842/Y (AO22X1_HVT)                    0.0573   1.0000            0.1872 &   1.7623 r
  I_RISC_CORE/n479 (net)       1   1.3177 
  I_RISC_CORE/U65/A1 (OR2X1_LVT)            0.0116   0.0573   1.0000   0.0081   0.0082 &   1.7705 r
  I_RISC_CORE/U65/Y (OR2X1_LVT)                      0.0308   1.0000            0.0579 &   1.8284 r
  I_RISC_CORE/n535 (net)       2   2.5637 
  I_RISC_CORE/U917/A2 (OA21X1_LVT)          0.0014   0.0308   1.0000   0.0010   0.0010 &   1.8294 r
  I_RISC_CORE/U917/Y (OA21X1_LVT)                    0.0380   1.0000            0.0583 &   1.8877 r
  I_RISC_CORE/n550 (net)       2   2.6763 
  I_RISC_CORE/U920/A2 (OA21X1_LVT)          0.0022   0.0380   1.0000   0.0015   0.0015 &   1.8892 r
  I_RISC_CORE/U920/Y (OA21X1_LVT)                    0.0320   1.0000            0.0554 &   1.9447 r
  I_RISC_CORE/n541 (net)       2   1.8787 
  I_RISC_CORE/U64/A2 (OR2X1_RVT)            0.0024   0.0320   1.0000   0.0017   0.0017 &   1.9464 r
  I_RISC_CORE/U64/Y (OR2X1_RVT)                      0.0388   1.0000            0.0619 &   2.0083 r
  I_RISC_CORE/n540 (net)       2   1.7084 
  I_RISC_CORE/U63/A3 (AO22X1_LVT)           0.0000   0.0388   1.0000   0.0000   0.0000 &   2.0083 r
  I_RISC_CORE/U63/Y (AO22X1_LVT)                     0.0280   1.0000            0.0489 &   2.0572 r
  I_RISC_CORE/n543 (net)       1   0.9510 
  I_RISC_CORE/U929/A1 (AND2X1_LVT)          0.0000   0.0280   1.0000   0.0000   0.0000 &   2.0572 r
  I_RISC_CORE/U929/Y (AND2X1_LVT)                    0.0355   1.0000            0.0510 &   2.1082 r
  I_RISC_CORE/n903 (net)       3   3.6329 
  I_RISC_CORE/U930/A1 (NAND2X0_HVT)         0.0000   0.0355   1.0000   0.0000   0.0000 &   2.1083 r
  I_RISC_CORE/U930/Y (NAND2X0_HVT)                   0.1209   1.0000            0.1009 &   2.2092 f
  I_RISC_CORE/n544 (net)       1   2.0489 
  I_RISC_CORE/U931/A1 (XOR2X2_LVT)          0.0085   0.1209   1.0000   0.0059   0.0059 &   2.2151 f
  I_RISC_CORE/U931/Y (XOR2X2_LVT)                    0.0432   1.0000            0.0901 &   2.3051 f
  I_RISC_CORE/n930 (net)       3   4.2370 
  I_RISC_CORE/U933/A1 (NAND2X0_LVT)         0.0012   0.0432   1.0000   0.0008   0.0009 &   2.3060 f
  I_RISC_CORE/U933/Y (NAND2X0_LVT)                   0.0571   1.0000            0.0460 &   2.3520 r
  I_RISC_CORE/n545 (net)       1   1.0415 
  I_RISC_CORE/U935/A3 (AO22X1_LVT)          0.0000   0.0571   1.0000   0.0000   0.0000 &   2.3520 r
  I_RISC_CORE/U935/Y (AO22X1_LVT)                    0.0428   1.0000            0.0657 &   2.4177 r
  I_RISC_CORE/n923 (net)       3   3.3422 
  I_RISC_CORE/U937/A1 (NAND2X0_LVT)         0.0019   0.0428   1.0000   0.0013   0.0013 &   2.4191 r
  I_RISC_CORE/U937/Y (NAND2X0_LVT)                   0.0532   1.0000            0.0295 &   2.4485 f
  I_RISC_CORE/n552 (net)       1   1.0386 
  I_RISC_CORE/U941/A3 (AOI22X1_LVT)         0.0083   0.0532   1.0000   0.0059   0.0059 &   2.4544 f
  I_RISC_CORE/U941/Y (AOI22X1_LVT)                   0.0238   1.0000            0.0731 &   2.5275 r
  I_RISC_CORE/n919 (net)       2   1.9314 
  I_RISC_CORE/U943/A2 (OA21X2_LVT)          0.0000   0.0238   1.0000   0.0000   0.0000 &   2.5275 r
  I_RISC_CORE/U943/Y (OA21X2_LVT)                    0.0428   1.0000            0.0706 &   2.5981 r
  I_RISC_CORE/n932 (net)       4   6.2647 
  I_RISC_CORE/U1259/A1 (NAND2X0_HVT)        0.0032   0.0428   1.0000   0.0022   0.0023 &   2.6004 r
  I_RISC_CORE/U1259/Y (NAND2X0_HVT)                  0.1043   1.0000            0.0928 &   2.6932 f
  I_RISC_CORE/n933 (net)       1   1.6453 
  I_RISC_CORE/U1260/A1 (XOR2X1_LVT)         0.0104   0.1043   1.0000   0.0072   0.0072 &   2.7004 f
  I_RISC_CORE/U1260/Y (XOR2X1_LVT)                   0.0430   1.0000            0.1152 &   2.8156 r
  I_RISC_CORE/n934 (net)       2   2.0866 
  I_RISC_CORE/U1261/A (INVX1_HVT)           0.0000   0.0430   1.0000   0.0000   0.0000 &   2.8156 r
  I_RISC_CORE/U1261/Y (INVX1_HVT)                    0.0290   1.0000            0.0392 &   2.8548 f
  I_RISC_CORE/n938 (net)       1   0.8018 
  I_RISC_CORE/U1264/A2 (AO22X1_LVT)         0.0000   0.0290   1.0000   0.0000   0.0000 &   2.8548 f
  I_RISC_CORE/U1264/Y (AO22X1_LVT)                   0.0271   1.0000            0.0633 &   2.9181 f
  I_RISC_CORE/n941 (net)       1   1.6189 
  I_RISC_CORE/U1266/A3 (AO22X1_LVT)         0.0011   0.0271   1.0000   0.0008   0.0008 &   2.9189 f
  I_RISC_CORE/U1266/Y (AO22X1_LVT)                   0.0233   1.0000            0.0415 &   2.9604 f
  I_RISC_CORE/n945 (net)       1   0.9148 
  I_RISC_CORE/U1268/A4 (AO22X1_LVT)         0.0000   0.0233   1.0000   0.0000   0.0000 &   2.9604 f
  I_RISC_CORE/U1268/Y (AO22X1_LVT)                   0.0281   1.0000            0.0470 &   3.0073 f
  I_RISC_CORE/n947 (net)       1   1.8478 
  I_RISC_CORE/U1269/CI (FADDX1_LVT)         0.0000   0.0281   1.0000   0.0000   0.0000 &   3.0073 f
  I_RISC_CORE/U1269/CO (FADDX1_LVT)                  0.0580   1.0000            0.0748 &   3.0822 f
  I_RISC_CORE/n949 (net)       1   3.6406 
  I_RISC_CORE/U1270/A2 (OR2X1_RVT)          0.0071   0.0580   1.0000   0.0048   0.0049 &   3.0870 f
  I_RISC_CORE/U1270/Y (OR2X1_RVT)                    0.0382   1.0000            0.0835 &   3.1706 f
  I_RISC_CORE/n984 (net)       1   2.9645 
  I_RISC_CORE/U1289/A1 (AND4X1_LVT)         0.0015   0.0382   1.0000   0.0011   0.0011 &   3.1717 f
  I_RISC_CORE/U1289/Y (AND4X1_LVT)                   0.0600   1.0000            0.0948 &   3.2664 f
  I_RISC_CORE/n1042_CDR1 (net)
                               2   6.6341 
  I_RISC_CORE/U1321/A2 (NOR2X0_RVT)         0.0004   0.0600   1.0000   0.0002   0.0005 &   3.2669 f
  I_RISC_CORE/U1321/Y (NOR2X0_RVT)                   0.0333   1.0000            0.1024 &   3.3693 r
  I_RISC_CORE/I_ALU_Result_10_ (net)
                               1   2.1942 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                            0.0060   0.0333   1.0000   0.0042   0.0042 &   3.3735 r
  data arrival time                                                                        3.3735

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0900     3.6454
  clock uncertainty                                                            -0.1000     3.5454
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)                                  3.5454 r
  library setup time                                          1.0000           -0.2449     3.3004
  data required time                                                                       3.3004
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3004
  data arrival time                                                                       -3.3735
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2738     3.3238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/Q (SDFFNARX1_HVT)
                                                     0.3175   1.0000            1.2047 &   4.5285 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_343 (net)
                               5   4.8316 
  I_SDRAM_TOP/I_SDRAM_IF/U6947/A1 (OA22X1_HVT)
                                            0.0223   0.3175   1.0000   0.0154   0.0155 &   4.5440 f
  I_SDRAM_TOP/I_SDRAM_IF/U6947/Y (OA22X1_HVT)        0.2381   1.0000            0.8570 &   5.4009 f
  I_SDRAM_TOP/I_SDRAM_IF/n4159 (net)
                               1   1.1856 
  I_SDRAM_TOP/I_SDRAM_IF/U6948/A2 (AND2X1_RVT)
                                            0.0000   0.2381   1.0000   0.0000   0.0000 &   5.4009 f
  I_SDRAM_TOP/I_SDRAM_IF/U6948/Y (AND2X1_RVT)        0.0907   1.0000            0.3237 &   5.7246 f
  I_SDRAM_TOP/I_SDRAM_IF/n6011 (net)
                               2   2.3379 
  I_SDRAM_TOP/I_SDRAM_IF/U9220/A2 (AO22X1_LVT)
                                            0.0054   0.0907   1.0000   0.0037   0.0037 &   5.7284 f
  I_SDRAM_TOP/I_SDRAM_IF/U9220/Y (AO22X1_LVT)        0.0576   1.0000            0.1815 &   5.9099 f
  I_SDRAM_TOP/I_SDRAM_IF/N3620 (net)
                               1   2.6556 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/D (SDFFNARX1_HVT)
                                            0.0025   0.0576   1.0000   0.0018   0.0018 &   5.9117 f
  data arrival time                                                                        5.9117

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0801     7.3772
  clock uncertainty                                                            -0.1000     7.2772
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/CLK (SDFFNARX1_HVT)                      7.2772 f
  library setup time                                          1.0000           -1.4385     5.8386
  data required time                                                                       5.8386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8386
  data arrival time                                                                       -5.9117
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0730


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] (SRAM2RW64x32)
                                                     0.0387   1.0000            0.1163 &   1.3258 f
  I_SDRAM_TOP/net_sdram_if_wDQ[38] (net)
                               1   1.4098 
  I_SDRAM_TOP/sram_fixcell_57/A (NBUFFX8_HVT)
                                            0.0000   0.0387   1.0000   0.0000   0.0000 &   1.3258 f
  I_SDRAM_TOP/sram_fixcell_57/Y (NBUFFX8_HVT)        0.2505   1.0000            0.2964 &   1.6222 f
  I_SDRAM_TOP/sram_fixnet_57 (net)
                               1  29.9718 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D (SDFFNARX1_HVT)
                                            0.0066   0.2510   1.0000   0.0046   0.0142 &   1.6364 f
  data arrival time                                                                        1.6364

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1054     3.1554
  clock reconvergence pessimism                                                 0.0347     3.1901
  clock uncertainty                                                            -0.1000     3.0901
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK (SDFFNARX1_HVT)                       3.0901 f
  library setup time                                          1.0000           -1.5263     1.5638
  data required time                                                                       1.5638
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5638
  data arrival time                                                                       -1.6364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0726


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2762     3.3262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/Q (SDFFNARX1_HVT)
                                                     0.3265   1.0000            1.2126 &   4.5388 f
  I_SDRAM_TOP/I_SDRAM_IF/n17817 (net)
                               5   5.0881 
  I_SDRAM_TOP/I_SDRAM_IF/U9809/A1 (OA22X1_HVT)
                                            0.0482   0.3265   1.0000   0.0319   0.0320 &   4.5708 f
  I_SDRAM_TOP/I_SDRAM_IF/U9809/Y (OA22X1_HVT)        0.2324   1.0000            0.8568 &   5.4275 f
  I_SDRAM_TOP/I_SDRAM_IF/n6553 (net)
                               1   0.9917 
  I_SDRAM_TOP/I_SDRAM_IF/U9811/A1 (AND2X1_LVT)
                                            0.0465   0.2324   1.0000   0.0325   0.0325 &   5.4601 f
  I_SDRAM_TOP/I_SDRAM_IF/U9811/Y (AND2X1_LVT)        0.0670   1.0000            0.2085 &   5.6685 f
  I_SDRAM_TOP/I_SDRAM_IF/n8066 (net)
                               2   2.7218 
  I_SDRAM_TOP/I_SDRAM_IF/U9812/A4 (AO22X1_RVT)
                                            0.0029   0.0670   1.0000   0.0020   0.0020 &   5.6706 f
  I_SDRAM_TOP/I_SDRAM_IF/U9812/Y (AO22X1_RVT)        0.1053   1.0000            0.2240 &   5.8946 f
  I_SDRAM_TOP/I_SDRAM_IF/N3316 (net)
                               1   2.5661 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/D (SDFFNARX1_HVT)
                                            0.0109   0.1053   1.0000   0.0078   0.0079 &   5.9025 f
  data arrival time                                                                        5.9025

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0894     7.3853
  clock uncertainty                                                            -0.1000     7.2853
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK (SDFFNARX1_HVT)                      7.2853 f
  library setup time                                          1.0000           -1.4554     5.8299
  data required time                                                                       5.8299
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8299
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0726


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2725     3.3225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/CLK (SDFFNARX1_HVT)
                                                     0.0633                     0.0000     3.3225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/Q (SDFFNARX1_HVT)
                                                     0.3320   1.0000            1.2053 &   4.5278 f
  I_SDRAM_TOP/I_SDRAM_IF/n1767 (net)
                               5   5.2405 
  I_SDRAM_TOP/I_SDRAM_IF/U11373/A4 (AO22X1_HVT)
                                            0.0000   0.3320   1.0000   0.0000   0.0000 &   4.5279 f
  I_SDRAM_TOP/I_SDRAM_IF/U11373/Y (AO22X1_HVT)       0.1822   1.0000            0.5511 &   5.0790 f
  I_SDRAM_TOP/I_SDRAM_IF/n8051 (net)
                               1   1.1665 
  I_SDRAM_TOP/I_SDRAM_IF/U11375/A1 (OR2X1_HVT)
                                            0.0282   0.1822   1.0000   0.0195   0.0195 &   5.0985 f
  I_SDRAM_TOP/I_SDRAM_IF/U11375/Y (OR2X1_HVT)        0.1983   1.0000            0.5395 &   5.6380 f
  I_SDRAM_TOP/I_SDRAM_IF/n8466 (net)
                               2   2.4835 
  I_SDRAM_TOP/I_SDRAM_IF/U11379/A2 (AO22X1_LVT)
                                            0.0248   0.1983   1.0000   0.0173   0.0173 &   5.6553 f
  I_SDRAM_TOP/I_SDRAM_IF/U11379/Y (AO22X1_LVT)       0.0659   1.0000            0.2443 &   5.8996 f
  I_SDRAM_TOP/I_SDRAM_IF/N3676 (net)
                               1   1.2851 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/D (SDFFNARX1_HVT)
                                            0.0045   0.0659   1.0000   0.0031   0.0031 &   5.9027 f
  data arrival time                                                                        5.9027

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1368     7.2868
  clock reconvergence pessimism                                                 0.0801     7.3669
  clock uncertainty                                                            -0.1000     7.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/CLK (SDFFNARX1_HVT)                       7.2669 f
  library setup time                                          1.0000           -1.4367     5.8302
  data required time                                                                       5.8302
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8302
  data arrival time                                                                       -5.9027
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0725


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613956791/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2081     1.2081
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/CLK (SDFFARX1_HVT)
                                                     0.0885                     0.0000     1.2081 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/Q (SDFFARX1_HVT)
                                                     0.3328   1.0000            1.3137 &   2.5218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_5__15_ (net)
                               5   5.7011 
  I_SDRAM_TOP/I_SDRAM_IF/U2161/A2 (AO22X1_HVT)
                                            0.0270   0.3328   1.0000   0.0187   0.0188 &   2.5405 f
  I_SDRAM_TOP/I_SDRAM_IF/U2161/Y (AO22X1_HVT)        0.1799   1.0000            0.7658 &   3.3063 f
  I_SDRAM_TOP/I_SDRAM_IF/n798 (net)
                               1   1.0826 
  I_SDRAM_TOP/I_SDRAM_IF/U2163/A1 (OR2X1_HVT)
                                            0.0000   0.1799   1.0000   0.0000   0.0000 &   3.3063 f
  I_SDRAM_TOP/I_SDRAM_IF/U2163/Y (OR2X1_HVT)         0.1938   1.0000            0.5344 &   3.8407 f
  I_SDRAM_TOP/I_SDRAM_IF/n7889 (net)
                               2   2.3508 
  I_SDRAM_TOP/I_SDRAM_IF/U11262/A2 (AO22X1_HVT)
                                            0.0401   0.1938   1.0000   0.0280   0.0281 &   3.8688 f
  I_SDRAM_TOP/I_SDRAM_IF/U11262/Y (AO22X1_HVT)       0.1917   1.0000            0.6626 &   4.5314 f
  I_SDRAM_TOP/I_SDRAM_IF/N661 (net)
                               1   1.4748 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__31_/D (SDFFARX1_RVT)
                                            0.0189   0.1917   1.0000   0.0131   0.0131 &   4.5444 f
  data arrival time                                                                        4.5444

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0465     5.1465
  clock reconvergence pessimism                                                 0.1131     5.2596
  clock uncertainty                                                            -0.1000     5.1596
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__31_/CLK (SDFFARX1_RVT)                        5.1596 r
  library setup time                                          1.0000           -0.6876     4.4720
  data required time                                                                       4.4720
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4720
  data arrival time                                                                       -4.5444
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0725


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2680     3.3180
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK (SDFFNARX1_HVT)
                                                     0.0868                     0.0000     3.3180 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/Q (SDFFNARX1_HVT)
                                                     0.3662   1.0000            1.2457 &   4.5637 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1074] (net)
                               5   6.2066 
  I_SDRAM_TOP/I_SDRAM_IF/U9588/A2 (AO22X1_HVT)
                                            0.1105   0.3662   1.0000   0.0756   0.0756 &   4.6393 f
  I_SDRAM_TOP/I_SDRAM_IF/U9588/Y (AO22X1_HVT)        0.1960   1.0000            0.8116 &   5.4510 f
  I_SDRAM_TOP/I_SDRAM_IF/n6358 (net)
                               1   1.6038 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41058/A2 (OR2X1_RVT)
                                            0.0273   0.1960   1.0000   0.0186   0.0186 &   5.4695 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41058/Y (OR2X1_RVT)
                                                     0.0932   1.0000            0.2880 &   5.7576 f
  I_SDRAM_TOP/I_SDRAM_IF/n6896 (net)
                               2   2.6559 
  I_SDRAM_TOP/I_SDRAM_IF/U10271/A2 (AO22X1_LVT)
                                            0.0000   0.0932   1.0000   0.0000   0.0000 &   5.7576 f
  I_SDRAM_TOP/I_SDRAM_IF/U10271/Y (AO22X1_LVT)       0.0732   1.0000            0.1710 &   5.9286 f
  I_SDRAM_TOP/I_SDRAM_IF/N2394 (net)
                               1   1.2110 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__22_/D (SDFFNARX1_HVT)
                                            0.0046   0.0732   1.0000   0.0032   0.0032 &   5.9318 f
  data arrival time                                                                        5.9318

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1435     7.2935
  clock reconvergence pessimism                                                 0.0992     7.3927
  clock uncertainty                                                            -0.1000     7.2927
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__22_/CLK (SDFFNARX1_HVT)                       7.2927 f
  library setup time                                          1.0000           -1.4334     5.8593
  data required time                                                                       5.8593
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8593
  data arrival time                                                                       -5.9318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0725


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641957071/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2538     3.3038
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3038 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_/Q (SDFFNARX1_HVT)
                                                     0.3436   1.0000            1.2221 &   4.5259 f
  I_SDRAM_TOP/I_SDRAM_IF/n17494 (net)
                               5   5.5674 
  I_SDRAM_TOP/I_SDRAM_IF/U5660/A2 (AO22X1_HVT)
                                            0.0563   0.3436   1.0000   0.0393   0.0393 &   4.5652 f
  I_SDRAM_TOP/I_SDRAM_IF/U5660/Y (AO22X1_HVT)        0.2131   1.0000            0.8098 &   5.3750 f
  I_SDRAM_TOP/I_SDRAM_IF/n3424 (net)
                               1   2.1503 
  I_SDRAM_TOP/I_SDRAM_IF/U5661/A2 (OR2X1_RVT)
                                            0.0390   0.2131   1.0000   0.0274   0.0274 &   5.4025 f
  I_SDRAM_TOP/I_SDRAM_IF/U5661/Y (OR2X1_RVT)         0.0814   1.0000            0.2840 &   5.6864 f
  I_SDRAM_TOP/I_SDRAM_IF/n4296 (net)
                               2   1.5778 
  I_SDRAM_TOP/I_SDRAM_IF/U7156/A4 (AO22X1_RVT)
                                            0.0000   0.0814   1.0000   0.0000   0.0000 &   5.6864 f
  I_SDRAM_TOP/I_SDRAM_IF/U7156/Y (AO22X1_RVT)        0.0854   1.0000            0.2073 &   5.8938 f
  I_SDRAM_TOP/I_SDRAM_IF/N3894 (net)
                               1   0.9061 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_/D (SDFFNARX1_HVT)
                                            0.0078   0.0854   1.0000   0.0054   0.0054 &   5.8992 f
  data arrival time                                                                        5.8992

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1218     7.2718
  clock reconvergence pessimism                                                 0.0992     7.3709
  clock uncertainty                                                            -0.1000     7.2709
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_/CLK (SDFFNARX1_HVT)                       7.2709 f
  library setup time                                          1.0000           -1.4437     5.8272
  data required time                                                                       5.8272
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8272
  data arrival time                                                                       -5.8992
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0719


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640257054/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2273     3.2773
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK (SDFFNARX2_HVT)
                                                     0.0794                     0.0000     3.2773 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/Q (SDFFNARX2_HVT)
                                                     0.3023   1.0000            1.3959 &   4.6732 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1045] (net)
                               5   6.1482 
  I_SDRAM_TOP/I_SDRAM_IF/U9535/A4 (AO22X1_HVT)
                                            0.0231   0.3023   1.0000   0.0160   0.0161 &   4.6893 f
  I_SDRAM_TOP/I_SDRAM_IF/U9535/Y (AO22X1_HVT)        0.1847   1.0000            0.5331 &   5.2224 f
  I_SDRAM_TOP/I_SDRAM_IF/n6328 (net)
                               1   1.2483 
  I_SDRAM_TOP/I_SDRAM_IF/U9537/A1 (OR2X1_RVT)
                                            0.0225   0.1847   1.0000   0.0157   0.0157 &   5.2381 f
  I_SDRAM_TOP/I_SDRAM_IF/U9537/Y (OR2X1_RVT)         0.0848   1.0000            0.3276 &   5.5657 f
  I_SDRAM_TOP/I_SDRAM_IF/n6492 (net)
                               2   1.9637 
  I_SDRAM_TOP/I_SDRAM_IF/U9541/A2 (AO22X1_RVT)
                                            0.0000   0.0848   1.0000   0.0000   0.0000 &   5.5657 f
  I_SDRAM_TOP/I_SDRAM_IF/U9541/Y (AO22X1_RVT)        0.0873   1.0000            0.3078 &   5.8735 f
  I_SDRAM_TOP/I_SDRAM_IF/N2452 (net)
                               1   1.0453 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__17_/D (SDFFNARX1_HVT)
                                            0.0111   0.0873   1.0000   0.0078   0.0078 &   5.8813 f
  data arrival time                                                                        5.8813

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1037     7.2537
  clock reconvergence pessimism                                                 0.0979     7.3516
  clock uncertainty                                                            -0.1000     7.2516
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__17_/CLK (SDFFNARX1_HVT)                       7.2516 f
  library setup time                                          1.0000           -1.4422     5.8094
  data required time                                                                       5.8094
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8094
  data arrival time                                                                       -5.8813
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0719


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2322     3.2822
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2822 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/Q (SDFFNARX1_HVT)
                                                     0.3782   1.0000            1.2562 &   4.5385 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_200 (net)
                               5   6.5453 
  I_SDRAM_TOP/I_SDRAM_IF/U5797/A2 (AO22X1_HVT)
                                            0.0374   0.3782   1.0000   0.0251   0.0252 &   4.5636 f
  I_SDRAM_TOP/I_SDRAM_IF/U5797/Y (AO22X1_HVT)        0.1726   1.0000            0.7951 &   5.3587 f
  I_SDRAM_TOP/I_SDRAM_IF/n3495 (net)
                               1   0.8497 
  I_SDRAM_TOP/I_SDRAM_IF/U5800/A1 (OR2X1_HVT)
                                            0.0156   0.1726   1.0000   0.0108   0.0108 &   5.3695 f
  I_SDRAM_TOP/I_SDRAM_IF/U5800/Y (OR2X1_HVT)         0.1931   1.0000            0.5277 &   5.8972 f
  I_SDRAM_TOP/I_SDRAM_IF/n4738 (net)
                               2   2.3254 
  I_SDRAM_TOP/I_SDRAM_IF/U7781/A2 (AO22X1_HVT)
                                            0.0323   0.1931   1.0000   0.0232   0.0232 &   5.9204 f
  I_SDRAM_TOP/I_SDRAM_IF/U7781/Y (AO22X1_HVT)        0.1895   1.0000            0.6596 &   6.5799 f
  I_SDRAM_TOP/I_SDRAM_IF/N3867 (net)
                               1   1.4039 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__7_/D (SDFFNARX1_RVT)
                                            0.0316   0.1895   1.0000   0.0226   0.0226 &   6.6026 f
  data arrival time                                                                        6.6026

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1276     7.2776
  clock reconvergence pessimism                                                 0.0696     7.3472
  clock uncertainty                                                            -0.1000     7.2472
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__7_/CLK (SDFFNARX1_RVT)                       7.2472 f
  library setup time                                          1.0000           -0.7165     6.5307
  data required time                                                                       6.5307
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5307
  data arrival time                                                                       -6.6026
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0719


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58251/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2305     1.2305
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__25_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2305 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__25_/Q (SDFFARX1_HVT)
                                                     0.3310   1.0000            1.3375 &   2.5680 f
  I_SDRAM_TOP/I_SDRAM_IF/n1777 (net)
                               5   5.6624 
  I_SDRAM_TOP/I_SDRAM_IF/U3193/A1 (OA22X1_HVT)
                                            0.0000   0.3310   1.0000   0.0000   0.0001 &   2.5680 f
  I_SDRAM_TOP/I_SDRAM_IF/U3193/Y (OA22X1_HVT)        0.2402   1.0000            0.8708 &   3.4389 f
  I_SDRAM_TOP/I_SDRAM_IF/n1346 (net)
                               1   1.2470 
  I_SDRAM_TOP/I_SDRAM_IF/U3195/A1 (AND2X1_HVT)
                                            0.0527   0.2402   1.0000   0.0379   0.0379 &   3.4767 f
  I_SDRAM_TOP/I_SDRAM_IF/U3195/Y (AND2X1_HVT)        0.1853   1.0000            0.4489 &   3.9256 f
  I_SDRAM_TOP/I_SDRAM_IF/n3219 (net)
                               2   1.8735 
  I_SDRAM_TOP/I_SDRAM_IF/U5232/A2 (AO22X1_HVT)
                                            0.0145   0.1853   1.0000   0.0100   0.0101 &   3.9357 f
  I_SDRAM_TOP/I_SDRAM_IF/U5232/Y (AO22X1_HVT)        0.1795   1.0000            0.6423 &   4.5780 f
  I_SDRAM_TOP/I_SDRAM_IF/N1308 (net)
                               1   1.0786 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__13_/D (SDFFARX1_RVT)
                                            0.0118   0.1795   1.0000   0.0081   0.0081 &   4.5861 f
  data arrival time                                                                        4.5861

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0623     5.1623
  clock reconvergence pessimism                                                 0.1177     5.2800
  clock uncertainty                                                            -0.1000     5.1800
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__13_/CLK (SDFFARX1_RVT)                       5.1800 r
  library setup time                                          1.0000           -0.6658     4.5143
  data required time                                                                       4.5143
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5143
  data arrival time                                                                       -4.5861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0718


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/Q (SDFFNARX1_HVT)
                                                     0.2440   1.0000            1.1499 &   4.4753 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_862 (net)
                               2   2.6206 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_113_2032/A (NBUFFX4_LVT)
                                            0.0805   0.2440   1.0000   0.0567   0.0567 &   4.5320 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_113_2032/Y (NBUFFX4_LVT)
                                                     0.0701   1.0000            0.2270 &   4.7590 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1463 (net)
                               4   3.5324 
  I_SDRAM_TOP/I_SDRAM_IF/U8441/A2 (AO22X1_HVT)
                                            0.0024   0.0701   1.0000   0.0017   0.0017 &   4.7607 f
  I_SDRAM_TOP/I_SDRAM_IF/U8441/Y (AO22X1_HVT)        0.1695   1.0000            0.5352 &   5.2959 f
  I_SDRAM_TOP/I_SDRAM_IF/n5289 (net)
                               1   0.7588 
  I_SDRAM_TOP/I_SDRAM_IF/U8443/A1 (OR2X1_RVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000 &   5.2959 f
  I_SDRAM_TOP/I_SDRAM_IF/U8443/Y (OR2X1_RVT)         0.0927   1.0000            0.3236 &   5.6196 f
  I_SDRAM_TOP/I_SDRAM_IF/n5640 (net)
                               2   2.6386 
  I_SDRAM_TOP/I_SDRAM_IF/U8846/A2 (AO22X1_RVT)
                                            0.0041   0.0927   1.0000   0.0029   0.0029 &   5.6225 f
  I_SDRAM_TOP/I_SDRAM_IF/U8846/Y (AO22X1_RVT)        0.0839   1.0000            0.3082 &   5.9306 f
  I_SDRAM_TOP/I_SDRAM_IF/N2743 (net)
                               1   0.7844 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0839   1.0000   0.0000   0.0000 &   5.9306 f
  data arrival time                                                                        5.9306

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.1055     7.3996
  clock uncertainty                                                            -0.1000     7.2996
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__23_/CLK (SDFFNARX1_HVT)                       7.2996 f
  library setup time                                          1.0000           -1.4407     5.8589
  data required time                                                                       5.8589
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8589
  data arrival time                                                                       -5.9306
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0718


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2191     1.2191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_/CLK (SDFFARX1_RVT)
                                                     0.1111                     0.0000     1.2191 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__10_/Q (SDFFARX1_RVT)
                                                     0.1339   1.0000            0.5784 &   1.7975 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__10_ (net)
                               5   5.5086 
  I_SDRAM_TOP/I_SDRAM_IF/U3136/A2 (AO22X1_HVT)
                                            0.0111   0.1339   1.0000   0.0077   0.0077 &   1.8052 f
  I_SDRAM_TOP/I_SDRAM_IF/U3136/Y (AO22X1_HVT)        0.1916   1.0000            0.6129 &   2.4181 f
  I_SDRAM_TOP/I_SDRAM_IF/n1311 (net)
                               1   1.4730 
  I_SDRAM_TOP/I_SDRAM_IF/U3138/A1 (OR2X1_HVT)
                                            0.0229   0.1916   1.0000   0.0159   0.0159 &   2.4340 f
  I_SDRAM_TOP/I_SDRAM_IF/U3138/Y (OR2X1_HVT)         0.2194   1.0000            0.5619 &   2.9959 f
  I_SDRAM_TOP/I_SDRAM_IF/n3214 (net)
                               2   3.0980 
  I_SDRAM_TOP/I_SDRAM_IF/U3142/A2 (AO22X1_HVT)
                                            0.0251   0.2194   1.0000   0.0174   0.0174 &   3.0133 f
  I_SDRAM_TOP/I_SDRAM_IF/U3142/Y (AO22X1_HVT)        0.2448   1.0000            0.7314 &   3.7447 f
  I_SDRAM_TOP/I_SDRAM_IF/N1068 (net)
                               1   3.1247 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_/D (SDFFARX1_HVT)
                                            0.0110   0.2448   1.0000   0.0076   0.0077 &   3.7524 f
  data arrival time                                                                        3.7524

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0475     5.1475
  clock reconvergence pessimism                                                 0.0703     5.2178
  clock uncertainty                                                            -0.1000     5.1178
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_/CLK (SDFFARX1_HVT)                       5.1178 r
  library setup time                                          1.0000           -1.4372     3.6806
  data required time                                                                       3.6806
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6806
  data arrival time                                                                       -3.7524
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0718


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2582     3.3082
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3082 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/Q (SDFFNARX1_HVT)
                                                     0.3920   1.0000            1.2570 &   4.5652 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_158 (net)
                               5   6.9314 
  I_SDRAM_TOP/I_SDRAM_IF/U9647/A4 (AO22X1_HVT)
                                            0.0805   0.3920   1.0000   0.0565   0.0566 &   4.6218 f
  I_SDRAM_TOP/I_SDRAM_IF/U9647/Y (AO22X1_HVT)        0.1817   1.0000            0.5922 &   5.2141 f
  I_SDRAM_TOP/I_SDRAM_IF/n6396 (net)
                               1   1.1497 
  I_SDRAM_TOP/I_SDRAM_IF/U9649/A1 (OR2X1_HVT)
                                            0.0210   0.1817   1.0000   0.0145   0.0145 &   5.2286 f
  I_SDRAM_TOP/I_SDRAM_IF/U9649/Y (OR2X1_HVT)         0.1719   1.0000            0.5183 &   5.7469 f
  I_SDRAM_TOP/I_SDRAM_IF/n6957 (net)
                               2   1.6810 
  I_SDRAM_TOP/I_SDRAM_IF/U10341/A4 (AO22X1_LVT)
                                            0.0111   0.1719   1.0000   0.0077   0.0077 &   5.7546 f
  I_SDRAM_TOP/I_SDRAM_IF/U10341/Y (AO22X1_LVT)       0.0514   1.0000            0.1630 &   5.9176 f
  I_SDRAM_TOP/I_SDRAM_IF/N3962 (net)
                               1   1.1052 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__7_/D (SDFFNARX1_HVT)
                                            0.0063   0.0514   1.0000   0.0044   0.0044 &   5.9220 f
  data arrival time                                                                        5.9220

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1265     7.2765
  clock reconvergence pessimism                                                 0.0994     7.3759
  clock uncertainty                                                            -0.1000     7.2759
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__7_/CLK (SDFFNARX1_HVT)                       7.2759 f
  library setup time                                          1.0000           -1.4254     5.8505
  data required time                                                                       5.8505
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8505
  data arrival time                                                                       -5.9220
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0715


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__19_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__19_/Q (SDFFNARX1_HVT)
                                                     0.3649   1.0000            1.2402 &   4.5658 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_882 (net)
                               5   6.1695 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40855/A2 (AO22X1_HVT)
                                            0.0527   0.3649   1.0000   0.0373   0.0373 &   4.6032 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40855/Y (AO22X1_HVT)
                                                     0.1822   1.0000            0.7954 &   5.3985 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22068 (net)
                               1   1.1541 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40854/A1 (OR2X1_LVT)
                                            0.0267   0.1822   1.0000   0.0189   0.0189 &   5.4175 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40854/Y (OR2X1_LVT)
                                                     0.0532   1.0000            0.1997 &   5.6172 f
  I_SDRAM_TOP/I_SDRAM_IF/n4687 (net)
                               2   1.7041 
  I_SDRAM_TOP/I_SDRAM_IF/U7717/A2 (AO22X1_RVT)
                                            0.0018   0.0532   1.0000   0.0012   0.0012 &   5.6184 f
  I_SDRAM_TOP/I_SDRAM_IF/U7717/Y (AO22X1_RVT)        0.0984   1.0000            0.3001 &   5.9186 f
  I_SDRAM_TOP/I_SDRAM_IF/N2660 (net)
                               1   1.9824 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/D (SDFFNARX1_HVT)
                                            0.0073   0.0984   1.0000   0.0051   0.0051 &   5.9237 f
  data arrival time                                                                        5.9237

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.1055     7.3996
  clock uncertainty                                                            -0.1000     7.2996
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/CLK (SDFFNARX1_HVT)                        7.2996 f
  library setup time                                          1.0000           -1.4472     5.8524
  data required time                                                                       5.8524
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8524
  data arrival time                                                                       -5.9237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0713


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58258/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2281     3.2781
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2781 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/Q (SDFFNARX1_HVT)
                                                     0.3252   1.0000            1.2170 &   4.4951 f
  I_SDRAM_TOP/I_SDRAM_IF/n1822 (net)
                               5   5.0504 
  I_SDRAM_TOP/I_SDRAM_IF/U7227/A1 (OA22X1_HVT)
                                            0.0331   0.3252   1.0000   0.0229   0.0230 &   4.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/U7227/Y (OA22X1_HVT)        0.2200   1.0000            0.8377 &   5.3558 f
  I_SDRAM_TOP/I_SDRAM_IF/n4341 (net)
                               1   0.6431 
  I_SDRAM_TOP/I_SDRAM_IF/U7228/A2 (AND2X1_RVT)
                                            0.0000   0.2200   1.0000   0.0000   0.0000 &   5.3558 f
  I_SDRAM_TOP/I_SDRAM_IF/U7228/Y (AND2X1_RVT)        0.0887   1.0000            0.3083 &   5.6641 f
  I_SDRAM_TOP/I_SDRAM_IF/n5986 (net)
                               2   2.2035 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41324/A4 (AO22X1_RVT)
                                            0.0000   0.0887   1.0000   0.0000   0.0000 &   5.6641 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41324/Y (AO22X1_RVT)
                                                     0.0896   1.0000            0.2145 &   5.8786 f
  I_SDRAM_TOP/I_SDRAM_IF/N4174 (net)
                               1   1.0522 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/D (SDFFNARX1_HVT)
                                            0.0041   0.0896   1.0000   0.0029   0.0029 &   5.8815 f
  data arrival time                                                                        5.8815

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1038     7.2538
  clock reconvergence pessimism                                                 0.0984     7.3522
  clock uncertainty                                                            -0.1000     7.2522
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK (SDFFNARX1_HVT)                      7.2522 f
  library setup time                                          1.0000           -1.4415     5.8107
  data required time                                                                       5.8107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8107
  data arrival time                                                                       -5.8815
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0708


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2295     3.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK (SDFFNARX2_HVT)
                                                     0.0797                     0.0000     3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/Q (SDFFNARX2_HVT)
                                                     0.3432   1.0000            1.4384 &   4.7179 f
  I_SDRAM_TOP/I_SDRAM_IF/n17456 (net)
                               2   8.8447 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088/A (NBUFFX4_RVT)
                                            0.0300   0.3432   1.0000   0.0207   0.0209 &   4.7388 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088/Y (NBUFFX4_RVT)
                                                     0.1443   1.0000            0.4086 &   5.1474 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1519 (net)
                               4  21.2184 
  I_SDRAM_TOP/I_SDRAM_IF/U6398/A2 (AO22X1_LVT)
                                            0.0000   0.1443   1.0000   0.0000   0.0013 &   5.1488 f
  I_SDRAM_TOP/I_SDRAM_IF/U6398/Y (AO22X1_LVT)        0.0706   1.0000            0.2042 &   5.3529 f
  I_SDRAM_TOP/I_SDRAM_IF/n3827 (net)
                               1   0.9795 
  I_SDRAM_TOP/I_SDRAM_IF/U6400/A1 (OR2X1_RVT)
                                            0.0057   0.0706   1.0000   0.0039   0.0039 &   5.3569 f
  I_SDRAM_TOP/I_SDRAM_IF/U6400/Y (OR2X1_RVT)         0.0789   1.0000            0.2322 &   5.5891 f
  I_SDRAM_TOP/I_SDRAM_IF/n5741 (net)
                               2   1.6341 
  I_SDRAM_TOP/I_SDRAM_IF/U8916/A2 (AO22X1_RVT)
                                            0.0000   0.0789   1.0000   0.0000   0.0000 &   5.5891 f
  I_SDRAM_TOP/I_SDRAM_IF/U8916/Y (AO22X1_RVT)        0.0866   1.0000            0.3021 &   5.8912 f
  I_SDRAM_TOP/I_SDRAM_IF/N4201 (net)
                               1   0.9861 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/D (SDFFNARX1_HVT)
                                            0.0056   0.0866   1.0000   0.0039   0.0039 &   5.8951 f
  data arrival time                                                                        5.8951

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0696     7.3657
  clock uncertainty                                                            -0.1000     7.2657
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/CLK (SDFFNARX1_HVT)                      7.2657 f
  library setup time                                          1.0000           -1.4413     5.8245
  data required time                                                                       5.8245
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8245
  data arrival time                                                                       -5.8951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0706


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2222     1.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/CLK (SDFFARX1_HVT)
                                                     0.1234                     0.0000     1.2222 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/Q (SDFFARX1_HVT)
                                                     0.3009   1.0000            1.3199 &   2.5421 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__24_ (net)
                               5   4.8327 
  I_SDRAM_TOP/I_SDRAM_IF/U4979/A1 (OA22X1_HVT)
                                            0.0422   0.3009   1.0000   0.0290   0.0290 &   2.5711 f
  I_SDRAM_TOP/I_SDRAM_IF/U4979/Y (OA22X1_HVT)        0.2249   1.0000            0.8248 &   3.3959 f
  I_SDRAM_TOP/I_SDRAM_IF/n2953 (net)
                               1   0.7913 
  I_SDRAM_TOP/I_SDRAM_IF/U4981/A1 (AND2X1_HVT)
                                            0.0000   0.2249   1.0000   0.0000   0.0000 &   3.3960 f
  I_SDRAM_TOP/I_SDRAM_IF/U4981/Y (AND2X1_HVT)        0.2153   1.0000            0.4588 &   3.8548 f
  I_SDRAM_TOP/I_SDRAM_IF/n3086 (net)
                               2   2.7697 
  I_SDRAM_TOP/I_SDRAM_IF/U5117/A2 (AO22X1_HVT)
                                            0.0218   0.2153   1.0000   0.0151   0.0151 &   3.8699 f
  I_SDRAM_TOP/I_SDRAM_IF/U5117/Y (AO22X1_HVT)        0.1868   1.0000            0.6750 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/N2198 (net)
                               1   1.3144 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/D (SDFFARX1_RVT)
                                            0.0116   0.1868   1.0000   0.0080   0.0080 &   4.5529 f
  data arrival time                                                                        4.5529

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/CLK (SDFFARX1_RVT)                       5.1533 r
  library setup time                                          1.0000           -0.6708     4.4824
  data required time                                                                       4.4824
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4824
  data arrival time                                                                       -4.5529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0705


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/Q (SDFFNARX1_HVT)
                                                     0.3505   1.0000            1.2235 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_367 (net)
                               5   5.7634 
  I_SDRAM_TOP/I_SDRAM_IF/U7499/A2 (AO22X1_HVT)
                                            0.0351   0.3505   1.0000   0.0243   0.0244 &   4.5727 f
  I_SDRAM_TOP/I_SDRAM_IF/U7499/Y (AO22X1_HVT)        0.1806   1.0000            0.7814 &   5.3541 f
  I_SDRAM_TOP/I_SDRAM_IF/n4522 (net)
                               1   1.1007 
  I_SDRAM_TOP/I_SDRAM_IF/U7501/A1 (OR2X1_RVT)
                                            0.0262   0.1806   1.0000   0.0186   0.0186 &   5.3727 f
  I_SDRAM_TOP/I_SDRAM_IF/U7501/Y (OR2X1_RVT)         0.0870   1.0000            0.3268 &   5.6995 f
  I_SDRAM_TOP/I_SDRAM_IF/n4906 (net)
                               2   2.1652 
  I_SDRAM_TOP/I_SDRAM_IF/U7502/A4 (AO22X1_RVT)
                                            0.0000   0.0870   1.0000   0.0000   0.0000 &   5.6996 f
  I_SDRAM_TOP/I_SDRAM_IF/U7502/Y (AO22X1_RVT)        0.0902   1.0000            0.2095 &   5.9091 f
  I_SDRAM_TOP/I_SDRAM_IF/N3579 (net)
                               1   0.8509 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__4_/D (SDFFNARX1_HVT)
                                            0.0050   0.0902   1.0000   0.0035   0.0035 &   5.9126 f
  data arrival time                                                                        5.9126

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1479     7.2979
  clock reconvergence pessimism                                                 0.0894     7.3873
  clock uncertainty                                                            -0.1000     7.2873
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__4_/CLK (SDFFNARX1_HVT)                       7.2873 f
  library setup time                                          1.0000           -1.4451     5.8422
  data required time                                                                       5.8422
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8422
  data arrival time                                                                       -5.9126
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0703


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2157     1.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__25_/CLK (SDFFARX2_HVT)
                                                     0.0883                     0.0000     1.2157 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__25_/Q (SDFFARX2_HVT)
                                                     0.2719   1.0000            1.4300 &   2.6457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__25_ (net)
                               5   5.9053 
  I_SDRAM_TOP/I_SDRAM_IF/U4581/A3 (OA22X1_HVT)
                                            0.0241   0.2719   1.0000   0.0167   0.0167 &   2.6624 f
  I_SDRAM_TOP/I_SDRAM_IF/U4581/Y (OA22X1_HVT)        0.2390   1.0000            0.7378 &   3.4003 f
  I_SDRAM_TOP/I_SDRAM_IF/n2552 (net)
                               1   1.2080 
  I_SDRAM_TOP/I_SDRAM_IF/U4582/A2 (AND2X1_HVT)
                                            0.0698   0.2390   1.0000   0.0481   0.0481 &   3.4484 f
  I_SDRAM_TOP/I_SDRAM_IF/U4582/Y (AND2X1_HVT)        0.1644   1.0000            0.4453 &   3.8937 f
  I_SDRAM_TOP/I_SDRAM_IF/n3017 (net)
                               2   1.2545 
  I_SDRAM_TOP/I_SDRAM_IF/U5050/A2 (AO22X1_HVT)
                                            0.0113   0.1644   1.0000   0.0078   0.0078 &   3.9015 f
  I_SDRAM_TOP/I_SDRAM_IF/U5050/Y (AO22X1_HVT)        0.1964   1.0000            0.6434 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/N1403 (net)
                               1   1.6296 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__13_/D (SDFFARX1_RVT)
                                            0.0165   0.1964   1.0000   0.0114   0.0114 &   4.5564 f
  data arrival time                                                                        4.5564

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0633     5.1633
  clock reconvergence pessimism                                                 0.0976     5.2609
  clock uncertainty                                                            -0.1000     5.1609
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__13_/CLK (SDFFARX1_RVT)                       5.1609 r
  library setup time                                          1.0000           -0.6747     4.4862
  data required time                                                                       4.4862
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4862
  data arrival time                                                                       -4.5564
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0701


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613356785/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2304     1.2304
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__11_/CLK (SDFFARX1_HVT)
                                                     0.1225                     0.0000     1.2304 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__11_/Q (SDFFARX1_HVT)
                                                     0.3237   1.0000            1.3331 &   2.5635 f
  I_SDRAM_TOP/I_SDRAM_IF/n17724 (net)
                               5   5.4616 
  I_SDRAM_TOP/I_SDRAM_IF/U11806/A2 (AO22X1_HVT)
                                            0.0000   0.3237   1.0000   0.0000   0.0001 &   2.5636 f
  I_SDRAM_TOP/I_SDRAM_IF/U11806/Y (AO22X1_HVT)       0.1929   1.0000            0.7723 &   3.3359 f
  I_SDRAM_TOP/I_SDRAM_IF/n8759 (net)
                               1   1.5043 
  I_SDRAM_TOP/I_SDRAM_IF/U11808/A1 (OR2X1_HVT)
                                            0.0295   0.1929   1.0000   0.0210   0.0210 &   3.3569 f
  I_SDRAM_TOP/I_SDRAM_IF/U11808/Y (OR2X1_HVT)        0.1788   1.0000            0.5341 &   3.8910 f
  I_SDRAM_TOP/I_SDRAM_IF/n8933 (net)
                               2   1.9006 
  I_SDRAM_TOP/I_SDRAM_IF/U11812/A2 (AO22X1_HVT)
                                            0.0128   0.1788   1.0000   0.0089   0.0089 &   3.8999 f
  I_SDRAM_TOP/I_SDRAM_IF/U11812/Y (AO22X1_HVT)       0.1933   1.0000            0.6518 &   4.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/N2019 (net)
                               1   1.5261 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__27_/D (SDFFARX2_RVT)
                                            0.0193   0.1933   1.0000   0.0133   0.0134 &   4.5651 f
  data arrival time                                                                        4.5651

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0635     5.1635
  clock reconvergence pessimism                                                 0.1185     5.2819
  clock uncertainty                                                            -0.1000     5.1819
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__27_/CLK (SDFFARX2_RVT)                       5.1819 r
  library setup time                                          1.0000           -0.6867     4.4953
  data required time                                                                       4.4953
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4953
  data arrival time                                                                       -4.5651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0698


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK (SDFFNARX1_HVT)
                                                     0.0751                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/Q (SDFFNARX1_HVT)
                                                     0.2533   1.0000            1.1541 &   4.4775 f
  I_SDRAM_TOP/I_SDRAM_IF/n2009 (net)
                               2   2.9125 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_106_1905/A (NBUFFX2_LVT)
                                            0.0384   0.2533   1.0000   0.0267   0.0268 &   4.5043 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_106_1905/Y (NBUFFX2_LVT)
                                                     0.0695   1.0000            0.1947 &   4.6990 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1336 (net)
                               4   3.0943 
  I_SDRAM_TOP/I_SDRAM_IF/U5496/A2 (AO22X1_HVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   4.6990 f
  I_SDRAM_TOP/I_SDRAM_IF/U5496/Y (AO22X1_HVT)        0.1841   1.0000            0.5524 &   5.2514 f
  I_SDRAM_TOP/I_SDRAM_IF/n3351 (net)
                               1   1.2264 
  I_SDRAM_TOP/I_SDRAM_IF/U5498/A1 (OR2X1_RVT)
                                            0.0149   0.1841   1.0000   0.0103   0.0103 &   5.2617 f
  I_SDRAM_TOP/I_SDRAM_IF/U5498/Y (OR2X1_RVT)         0.0780   1.0000            0.3181 &   5.5798 f
  I_SDRAM_TOP/I_SDRAM_IF/n3848 (net)
                               2   1.3599 
  I_SDRAM_TOP/I_SDRAM_IF/U6432/A2 (AO22X1_RVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000 &   5.5798 f
  I_SDRAM_TOP/I_SDRAM_IF/U6432/Y (AO22X1_RVT)        0.0957   1.0000            0.3152 &   5.8949 f
  I_SDRAM_TOP/I_SDRAM_IF/N3219 (net)
                               1   1.7602 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/D (SDFFNARX1_HVT)
                                            0.0075   0.0957   1.0000   0.0052   0.0052 &   5.9002 f
  data arrival time                                                                        5.9002

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1512     7.3012
  clock reconvergence pessimism                                                 0.0801     7.3813
  clock uncertainty                                                            -0.1000     7.2813
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/CLK (SDFFNARX1_HVT)                      7.2813 f
  library setup time                                          1.0000           -1.4509     5.8304
  data required time                                                                       5.8304
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8304
  data arrival time                                                                       -5.9002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0698


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2190     1.2190
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__22_/CLK (SDFFARX1_HVT)
                                                     0.1182                     0.0000     1.2190 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__22_/Q (SDFFARX1_HVT)
                                                     0.3274   1.0000            1.3322 &   2.5512 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__22_ (net)
                               5   5.5625 
  I_SDRAM_TOP/I_SDRAM_IF/U3830/A2 (AO22X1_HVT)
                                            0.0395   0.3274   1.0000   0.0267   0.0267 &   2.5780 f
  I_SDRAM_TOP/I_SDRAM_IF/U3830/Y (AO22X1_HVT)        0.1863   1.0000            0.7682 &   3.3462 f
  I_SDRAM_TOP/I_SDRAM_IF/n1961 (net)
                               1   1.2896 
  I_SDRAM_TOP/I_SDRAM_IF/U3831/A2 (OR2X1_HVT)
                                            0.0252   0.1863   1.0000   0.0177   0.0178 &   3.3639 f
  I_SDRAM_TOP/I_SDRAM_IF/U3831/Y (OR2X1_HVT)         0.1879   1.0000            0.4702 &   3.8342 f
  I_SDRAM_TOP/I_SDRAM_IF/n7868 (net)
                               2   2.1756 
  I_SDRAM_TOP/I_SDRAM_IF/U3836/A2 (AO22X1_HVT)
                                            0.0143   0.1879   1.0000   0.0102   0.0102 &   3.8444 f
  I_SDRAM_TOP/I_SDRAM_IF/U3836/Y (AO22X1_HVT)        0.1954   1.0000            0.6617 &   4.5060 f
  I_SDRAM_TOP/I_SDRAM_IF/N2073 (net)
                               1   1.5952 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__18_/D (SDFFARX1_RVT)
                                            0.0488   0.1954   1.0000   0.0352   0.0352 &   4.5412 f
  data arrival time                                                                        4.5412

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0541     5.1541
  clock reconvergence pessimism                                                 0.0975     5.2517
  clock uncertainty                                                            -0.1000     5.1517
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__18_/CLK (SDFFARX1_RVT)                       5.1517 r
  library setup time                                          1.0000           -0.6801     4.4716
  data required time                                                                       4.4716
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4716
  data arrival time                                                                       -4.5412
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0697


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2279     1.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__21_/CLK (SDFFARX1_RVT)
                                                     0.1113                     0.0000     1.2279 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__21_/Q (SDFFARX1_RVT)
                                                     0.0738   1.0000            0.5171 &   1.7450 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__21_ (net)
                               1   0.8130 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_79_inst_79773/A (NBUFFX4_HVT)
                                            0.0000   0.0738   1.0000   0.0000   0.0000 &   1.7450 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_79_inst_79773/Y (NBUFFX4_HVT)
                                                     0.2547   1.0000            0.3400 &   2.0850 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_79_94 (net)
                               5  14.6140 
  I_SDRAM_TOP/I_SDRAM_IF/U10305/A2 (AO22X1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0005 &   2.0855 f
  I_SDRAM_TOP/I_SDRAM_IF/U10305/Y (AO22X1_HVT)       0.2350   1.0000            0.7525 &   2.8380 f
  I_SDRAM_TOP/I_SDRAM_IF/n6932 (net)
                               1   2.8229 
  I_SDRAM_TOP/I_SDRAM_IF/U10307/A1 (OR2X2_HVT)
                                            0.0098   0.2350   1.0000   0.0068   0.0068 &   2.8449 f
  I_SDRAM_TOP/I_SDRAM_IF/U10307/Y (OR2X2_HVT)        0.3735   1.0000            0.7547 &   3.5996 f
  I_SDRAM_TOP/I_SDRAM_IF/n7685 (net)
                               2  13.0767 
  I_SDRAM_TOP/I_SDRAM_IF/U10311/A2 (AO22X1_HVT)
                                            0.0270   0.3735   1.0000   0.0187   0.0195 &   3.6191 f
  I_SDRAM_TOP/I_SDRAM_IF/U10311/Y (AO22X1_HVT)       0.2416   1.0000            0.8582 &   4.4773 f
  I_SDRAM_TOP/I_SDRAM_IF/N1775 (net)
                               1   3.0261 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/D (SDFFARX1_RVT)
                                            0.0368   0.2416   1.0000   0.0261   0.0262 &   4.5035 f
  data arrival time                                                                        4.5035

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0506     5.1506
  clock reconvergence pessimism                                                 0.0976     5.2482
  clock uncertainty                                                            -0.1000     5.1482
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/CLK (SDFFARX1_RVT)                        5.1482 r
  library setup time                                          1.0000           -0.7144     4.4338
  data required time                                                                       4.4338
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4338
  data arrival time                                                                       -4.5035
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0696


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58526/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2721     3.3221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.3221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/Q (SDFFNARX1_HVT)
                                                     0.3212   1.0000            1.1957 &   4.5178 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_370 (net)
                               4   4.9365 
  I_SDRAM_TOP/I_SDRAM_IF/U9475/A2 (AO22X1_HVT)
                                            0.0633   0.3212   1.0000   0.0427   0.0427 &   4.5605 f
  I_SDRAM_TOP/I_SDRAM_IF/U9475/Y (AO22X1_HVT)        0.1787   1.0000            0.7547 &   5.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/n6294 (net)
                               1   1.0435 
  I_SDRAM_TOP/I_SDRAM_IF/U9477/A1 (OR2X1_RVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000 &   5.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/U9477/Y (OR2X1_RVT)         0.0831   1.0000            0.3205 &   5.6357 f
  I_SDRAM_TOP/I_SDRAM_IF/n6477 (net)
                               2   1.8077 
  I_SDRAM_TOP/I_SDRAM_IF/U9728/A2 (AO22X1_RVT)
                                            0.0045   0.0831   1.0000   0.0031   0.0031 &   5.6388 f
  I_SDRAM_TOP/I_SDRAM_IF/U9728/Y (AO22X1_RVT)        0.0833   1.0000            0.2996 &   5.9385 f
  I_SDRAM_TOP/I_SDRAM_IF/N3600 (net)
                               1   0.7352 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/D (SDFFNARX2_HVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0000 &   5.9385 f
  data arrival time                                                                        5.9385

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0993     7.3964
  clock uncertainty                                                            -0.1000     7.2964
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/CLK (SDFFNARX2_HVT)                      7.2964 f
  library setup time                                          1.0000           -1.4273     5.8691
  data required time                                                                       5.8691
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8691
  data arrival time                                                                       -5.9385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0694


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58528/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2772     3.3272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/CLK (SDFFNARX1_HVT)
                                                     0.0701                     0.0000     3.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/Q (SDFFNARX1_HVT)
                                                     0.3330   1.0000            1.2112 &   4.5384 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_78 (net)
                               5   5.2690 
  I_SDRAM_TOP/I_SDRAM_IF/U9403/A2 (AO22X1_HVT)
                                            0.0202   0.3330   1.0000   0.0140   0.0141 &   4.5525 f
  I_SDRAM_TOP/I_SDRAM_IF/U9403/Y (AO22X1_HVT)        0.1782   1.0000            0.7641 &   5.3165 f
  I_SDRAM_TOP/I_SDRAM_IF/n6244 (net)
                               1   1.0257 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40989/A2 (OR2X1_RVT)
                                            0.0123   0.1782   1.0000   0.0085   0.0085 &   5.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40989/Y (OR2X1_RVT)
                                                     0.0875   1.0000            0.2721 &   5.5972 f
  I_SDRAM_TOP/I_SDRAM_IF/n6435 (net)
                               2   2.2086 
  I_SDRAM_TOP/I_SDRAM_IF/U9408/A2 (AO22X1_RVT)
                                            0.0055   0.0875   1.0000   0.0038   0.0038 &   5.6010 f
  I_SDRAM_TOP/I_SDRAM_IF/U9408/Y (AO22X1_RVT)        0.0941   1.0000            0.3201 &   5.9210 f
  I_SDRAM_TOP/I_SDRAM_IF/N4070 (net)
                               1   1.6186 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0941   1.0000   0.0000   0.0000 &   5.9210 f
  data arrival time                                                                        5.9210

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1513     7.3013
  clock reconvergence pessimism                                                 0.1004     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__20_/CLK (SDFFNARX1_HVT)                      7.3017 f
  library setup time                                          1.0000           -1.4501     5.8516
  data required time                                                                       5.8516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8516
  data arrival time                                                                       -5.9210
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0694


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641657068/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2165     3.2665
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/CLK (SDFFNARX2_HVT)
                                                     0.0671                     0.0000     3.2665 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/Q (SDFFNARX2_HVT)
                                                     0.2849   1.0000            1.3664 &   4.6330 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_907 (net)
                               5   4.9786 
  I_SDRAM_TOP/I_SDRAM_IF/U8613/A2 (AO22X1_HVT)
                                            0.0407   0.2849   1.0000   0.0287   0.0288 &   4.6618 f
  I_SDRAM_TOP/I_SDRAM_IF/U8613/Y (AO22X1_HVT)        0.1896   1.0000            0.7360 &   5.3977 f
  I_SDRAM_TOP/I_SDRAM_IF/n5429 (net)
                               1   1.3996 
  I_SDRAM_TOP/I_SDRAM_IF/U8614/A2 (OR2X1_RVT)
                                            0.0266   0.1896   1.0000   0.0188   0.0188 &   5.4165 f
  I_SDRAM_TOP/I_SDRAM_IF/U8614/Y (OR2X1_RVT)         0.0888   1.0000            0.2799 &   5.6965 f
  I_SDRAM_TOP/I_SDRAM_IF/n5960 (net)
                               2   2.2967 
  I_SDRAM_TOP/I_SDRAM_IF/U8618/A2 (AO22X1_LVT)
                                            0.0083   0.0888   1.0000   0.0057   0.0057 &   5.7022 f
  I_SDRAM_TOP/I_SDRAM_IF/U8618/Y (AO22X1_LVT)        0.0519   1.0000            0.1751 &   5.8772 f
  I_SDRAM_TOP/I_SDRAM_IF/N2654 (net)
                               1   1.9700 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/D (SDFFNARX1_HVT)
                                            0.0026   0.0519   1.0000   0.0018   0.0018 &   5.8791 f
  data arrival time                                                                        5.8791

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0965     7.3410
  clock uncertainty                                                            -0.1000     7.2410
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/CLK (SDFFNARX1_HVT)                       7.2410 f
  library setup time                                          1.0000           -1.4313     5.8097
  data required time                                                                       5.8097
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8097
  data arrival time                                                                       -5.8791
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0694


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/Q (SDFFNARX1_HVT)
                                                     0.3371   1.0000            1.2220 &   4.5477 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_929 (net)
                               5   5.3850 
  I_SDRAM_TOP/I_SDRAM_IF/U10609/A4 (AO22X1_HVT)
                                            0.0554   0.3371   1.0000   0.0389   0.0390 &   4.5867 f
  I_SDRAM_TOP/I_SDRAM_IF/U10609/Y (AO22X1_HVT)       0.1848   1.0000            0.5572 &   5.1439 f
  I_SDRAM_TOP/I_SDRAM_IF/n7229 (net)
                               1   1.2496 
  I_SDRAM_TOP/I_SDRAM_IF/U10611/A1 (OR2X1_HVT)
                                            0.0390   0.1848   1.0000   0.0276   0.0276 &   5.1715 f
  I_SDRAM_TOP/I_SDRAM_IF/U10611/Y (OR2X1_HVT)        0.1796   1.0000            0.5282 &   5.6997 f
  I_SDRAM_TOP/I_SDRAM_IF/n8552 (net)
                               2   1.9332 
  I_SDRAM_TOP/I_SDRAM_IF/U10615/A2 (AO22X1_LVT)
                                            0.0000   0.1796   1.0000   0.0000   0.0000 &   5.6997 f
  I_SDRAM_TOP/I_SDRAM_IF/U10615/Y (AO22X1_LVT)       0.0503   1.0000            0.2295 &   5.9292 f
  I_SDRAM_TOP/I_SDRAM_IF/N2589 (net)
                               1   1.0883 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0503   1.0000   0.0000   0.0000 &   5.9292 f
  data arrival time                                                                        5.9292

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0870     7.3832
  clock uncertainty                                                            -0.1000     7.2832
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/CLK (SDFFNARX1_HVT)                       7.2832 f
  library setup time                                          1.0000           -1.4233     5.8599
  data required time                                                                       5.8599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8599
  data arrival time                                                                       -5.9292
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0693


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2191     1.2191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__7_/CLK (SDFFARX1_HVT)
                                                     0.1111                     0.0000     1.2191 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__7_/Q (SDFFARX1_HVT)
                                                     0.3413   1.0000            1.3356 &   2.5546 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__7_ (net)
                               5   5.9429 
  I_SDRAM_TOP/I_SDRAM_IF/U4027/A2 (AO22X1_HVT)
                                            0.0358   0.3413   1.0000   0.0241   0.0242 &   2.5788 f
  I_SDRAM_TOP/I_SDRAM_IF/U4027/Y (AO22X1_HVT)        0.2001   1.0000            0.7951 &   3.3739 f
  I_SDRAM_TOP/I_SDRAM_IF/n2108 (net)
                               1   1.7385 
  I_SDRAM_TOP/I_SDRAM_IF/U4029/A1 (OR2X1_HVT)
                                            0.0000   0.2001   1.0000   0.0000   0.0000 &   3.3739 f
  I_SDRAM_TOP/I_SDRAM_IF/U4029/Y (OR2X1_HVT)         0.2062   1.0000            0.5600 &   3.9339 f
  I_SDRAM_TOP/I_SDRAM_IF/n2757 (net)
                               2   2.7120 
  I_SDRAM_TOP/I_SDRAM_IF/U4753/A2 (AO22X1_HVT)
                                            0.0123   0.2062   1.0000   0.0085   0.0085 &   3.9424 f
  I_SDRAM_TOP/I_SDRAM_IF/U4753/Y (AO22X1_HVT)        0.2850   1.0000            0.7510 &   4.6934 f
  I_SDRAM_TOP/I_SDRAM_IF/N823 (net)
                               1   4.3184 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__3_/D (SDFFARX1_LVT)
                                            0.0286   0.2850   1.0000   0.0205   0.0207 &   4.7141 f
  data arrival time                                                                        4.7141

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__3_/CLK (SDFFARX1_LVT)                         5.1174 r
  library setup time                                          1.0000           -0.4725     4.6448
  data required time                                                                       4.6448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.6448
  data arrival time                                                                       -4.7141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0692


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2174     3.2674
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK (SDFFNARX1_HVT)
                                                     0.0683                     0.0000     3.2674 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/Q (SDFFNARX1_HVT)
                                                     0.3296   1.0000            1.2075 &   4.4750 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_704 (net)
                               5   5.1732 
  I_SDRAM_TOP/I_SDRAM_IF/U8133/A1 (OA22X1_HVT)
                                            0.0000   0.3296   1.0000   0.0000   0.0000 &   4.4750 f
  I_SDRAM_TOP/I_SDRAM_IF/U8133/Y (OA22X1_HVT)        0.2647   1.0000            0.9009 &   5.3760 f
  I_SDRAM_TOP/I_SDRAM_IF/n5048 (net)
                               1   2.0398 
  I_SDRAM_TOP/I_SDRAM_IF/U8134/A2 (AND2X1_RVT)
                                            0.0443   0.2647   1.0000   0.0309   0.0309 &   5.4069 f
  I_SDRAM_TOP/I_SDRAM_IF/U8134/Y (AND2X1_RVT)        0.0834   1.0000            0.3343 &   5.7412 f
  I_SDRAM_TOP/I_SDRAM_IF/n5963 (net)
                               2   1.6774 
  I_SDRAM_TOP/I_SDRAM_IF/U8135/A4 (AO22X1_LVT)
                                            0.0041   0.0834   1.0000   0.0029   0.0029 &   5.7441 f
  I_SDRAM_TOP/I_SDRAM_IF/U8135/Y (AO22X1_LVT)        0.0485   1.0000            0.1223 &   5.8664 f
  I_SDRAM_TOP/I_SDRAM_IF/N3034 (net)
                               1   1.6176 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/D (SDFFNARX1_HVT)
                                            0.0018   0.0485   1.0000   0.0012   0.0012 &   5.8676 f
  data arrival time                                                                        5.8676

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0948     7.2448
  clock reconvergence pessimism                                                 0.0834     7.3282
  clock uncertainty                                                            -0.1000     7.2282
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK (SDFFNARX1_HVT)                      7.2282 f
  library setup time                                          1.0000           -1.4295     5.7987
  data required time                                                                       5.7987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7987
  data arrival time                                                                       -5.8676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0690


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2326     3.2826
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2826 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/QN (SDFFNARX1_HVT)
                                                     0.3709   1.0000            0.7659 &   4.0485 r
  I_SDRAM_TOP/I_SDRAM_IF/n1932 (net)
                               2   2.2227 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_92_2761/A (INVX1_HVT)
                                            0.0484   0.3709   1.0000   0.0339   0.0339 &   4.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_92_2761/Y (INVX1_HVT)
                                                     0.3482   1.0000            0.4269 &   4.5093 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_2012 (net)
                               4   6.4627 
  I_SDRAM_TOP/I_SDRAM_IF/U6099/A2 (AO22X1_HVT)
                                            0.0321   0.3482   1.0000   0.0222   0.0223 &   4.5316 f
  I_SDRAM_TOP/I_SDRAM_IF/U6099/Y (AO22X1_HVT)        0.1735   1.0000            0.7709 &   5.3025 f
  I_SDRAM_TOP/I_SDRAM_IF/n3646 (net)
                               1   0.8790 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40861/A2 (OR2X1_RVT)
                                            0.0000   0.1735   1.0000   0.0000   0.0000 &   5.3025 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40861/Y (OR2X1_RVT)
                                                     0.0815   1.0000            0.2623 &   5.5648 f
  I_SDRAM_TOP/I_SDRAM_IF/n5569 (net)
                               2   1.7024 
  I_SDRAM_TOP/I_SDRAM_IF/U8773/A2 (AO22X1_RVT)
                                            0.0042   0.0815   1.0000   0.0029   0.0029 &   5.5678 f
  I_SDRAM_TOP/I_SDRAM_IF/U8773/Y (AO22X1_RVT)        0.0846   1.0000            0.3006 &   5.8684 f
  I_SDRAM_TOP/I_SDRAM_IF/N4152 (net)
                               1   0.8329 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0846   1.0000   0.0000   0.0000 &   5.8684 f
  data arrival time                                                                        5.8684

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1234     7.2734
  clock reconvergence pessimism                                                 0.0696     7.3430
  clock uncertainty                                                            -0.1000     7.2430
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__7_/CLK (SDFFNARX1_HVT)                       7.2430 f
  library setup time                                          1.0000           -1.4432     5.7998
  data required time                                                                       5.7998
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7998
  data arrival time                                                                       -5.8684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2008     1.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__16_/CLK (SDFFARX1_HVT)
                                                     0.0956                     0.0000     1.2008 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__16_/Q (SDFFARX1_HVT)
                                                     0.2804   1.0000            1.2866 &   2.4874 f
  I_SDRAM_TOP/I_SDRAM_IF/n1818 (net)
                               5   4.2544 
  I_SDRAM_TOP/I_SDRAM_IF/U5131/A1 (OA22X1_HVT)
                                            0.0000   0.2804   1.0000   0.0000   0.0000 &   2.4875 f
  I_SDRAM_TOP/I_SDRAM_IF/U5131/Y (OA22X1_HVT)        0.2486   1.0000            0.8394 &   3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/n3100 (net)
                               1   1.5280 
  I_SDRAM_TOP/I_SDRAM_IF/U5132/A2 (AND2X1_HVT)
                                            0.0567   0.2486   1.0000   0.0408   0.0408 &   3.3677 f
  I_SDRAM_TOP/I_SDRAM_IF/U5132/Y (AND2X1_HVT)        0.2308   1.0000            0.5059 &   3.8736 f
  I_SDRAM_TOP/I_SDRAM_IF/n3220 (net)
                               2   3.1962 
  I_SDRAM_TOP/I_SDRAM_IF/U5136/A2 (AO22X1_HVT)
                                            0.0278   0.2308   1.0000   0.0193   0.0194 &   3.8930 f
  I_SDRAM_TOP/I_SDRAM_IF/U5136/Y (AO22X1_HVT)        0.1694   1.0000            0.6670 &   4.5599 f
  I_SDRAM_TOP/I_SDRAM_IF/N1042 (net)
                               1   0.7560 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__0_/D (SDFFARX1_RVT)
                                            0.0000   0.1694   1.0000   0.0000   0.0000 &   4.5599 f
  data arrival time                                                                        4.5599

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0929     5.2490
  clock uncertainty                                                            -0.1000     5.1490
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__0_/CLK (SDFFARX1_RVT)                        5.1490 r
  library setup time                                          1.0000           -0.6576     4.4913
  data required time                                                                       4.4913
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4913
  data arrival time                                                                       -4.5599
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2195     1.2195
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__31_/CLK (SDFFARX1_RVT)
                                                     0.1058                     0.0000     1.2195 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__31_/Q (SDFFARX1_RVT)
                                                     0.1304   1.0000            0.5723 &   1.7918 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__31_ (net)
                               5   5.2460 
  I_SDRAM_TOP/I_SDRAM_IF/U4161/A2 (AO22X1_HVT)
                                            0.0084   0.1304   1.0000   0.0058   0.0059 &   1.7977 f
  I_SDRAM_TOP/I_SDRAM_IF/U4161/Y (AO22X1_HVT)        0.1895   1.0000            0.6078 &   2.4054 f
  I_SDRAM_TOP/I_SDRAM_IF/n2206 (net)
                               1   1.4046 
  I_SDRAM_TOP/I_SDRAM_IF/U4163/A1 (OR2X1_HVT)
                                            0.0398   0.1895   1.0000   0.0286   0.0286 &   2.4340 f
  I_SDRAM_TOP/I_SDRAM_IF/U4163/Y (OR2X1_HVT)         0.2190   1.0000            0.5599 &   2.9939 f
  I_SDRAM_TOP/I_SDRAM_IF/n2736 (net)
                               2   3.0864 
  I_SDRAM_TOP/I_SDRAM_IF/U4167/A2 (AO22X1_HVT)
                                            0.0192   0.2190   1.0000   0.0133   0.0133 &   3.0072 f
  I_SDRAM_TOP/I_SDRAM_IF/U4167/Y (AO22X1_HVT)        0.2369   1.0000            0.7246 &   3.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/N455 (net)
                               1   2.8830 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__15_/D (SDFFARX1_HVT)
                                            0.0586   0.2369   1.0000   0.0395   0.0396 &   3.7714 f
  data arrival time                                                                        3.7714

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0528     5.1528
  clock reconvergence pessimism                                                 0.0703     5.2231
  clock uncertainty                                                            -0.1000     5.1231
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__15_/CLK (SDFFARX1_HVT)                        5.1231 r
  library setup time                                          1.0000           -1.4201     3.7031
  data required time                                                                       3.7031
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7031
  data arrival time                                                                       -3.7714
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0684


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/CLK (SDFFARX1_HVT)
                                                     0.1206                     0.0000     1.2200 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/Q (SDFFARX1_HVT)
                                                     0.2747   1.0000            1.3017 &   2.5217 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__4_ (net)
                               5   4.1083 
  I_SDRAM_TOP/I_SDRAM_IF/U4942/A1 (OA22X1_HVT)
                                            0.0000   0.2747   1.0000   0.0000   0.0000 &   2.5217 f
  I_SDRAM_TOP/I_SDRAM_IF/U4942/Y (OA22X1_HVT)        0.2462   1.0000            0.8310 &   3.3527 f
  I_SDRAM_TOP/I_SDRAM_IF/n2923 (net)
                               1   1.4382 
  I_SDRAM_TOP/I_SDRAM_IF/U4943/A2 (AND2X1_HVT)
                                            0.0337   0.2462   1.0000   0.0237   0.0237 &   3.3764 f
  I_SDRAM_TOP/I_SDRAM_IF/U4943/Y (AND2X1_HVT)        0.1705   1.0000            0.4566 &   3.8330 f
  I_SDRAM_TOP/I_SDRAM_IF/n3049 (net)
                               2   1.4323 
  I_SDRAM_TOP/I_SDRAM_IF/U4947/A2 (AO22X1_HVT)
                                            0.0116   0.1705   1.0000   0.0081   0.0081 &   3.8410 f
  I_SDRAM_TOP/I_SDRAM_IF/U4947/Y (AO22X1_HVT)        0.1914   1.0000            0.6430 &   4.4840 f
  I_SDRAM_TOP/I_SDRAM_IF/N1897 (net)
                               1   1.4656 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__0_/D (SDFFARX1_RVT)
                                            0.0635   0.1914   1.0000   0.0458   0.0459 &   4.5299 f
  data arrival time                                                                        4.5299

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0589     5.1589
  clock reconvergence pessimism                                                 0.0826     5.2415
  clock uncertainty                                                            -0.1000     5.1415
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__0_/CLK (SDFFARX1_RVT)                        5.1415 r
  library setup time                                          1.0000           -0.6798     4.4617
  data required time                                                                       4.4617
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4617
  data arrival time                                                                       -4.5299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0682


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2774     3.3274
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__22_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3274 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__22_/Q (SDFFNARX1_HVT)
                                                     0.3241   1.0000            1.2009 &   4.5283 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_726 (net)
                               5   5.0176 
  I_SDRAM_TOP/I_SDRAM_IF/U10413/A2 (AO22X1_HVT)
                                            0.0446   0.3241   1.0000   0.0307   0.0307 &   4.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/U10413/Y (AO22X1_HVT)       0.1770   1.0000            0.7553 &   5.3143 f
  I_SDRAM_TOP/I_SDRAM_IF/n7045 (net)
                               1   0.9908 
  I_SDRAM_TOP/I_SDRAM_IF/U10415/A1 (OR2X1_RVT)
                                            0.0162   0.1770   1.0000   0.0113   0.0113 &   5.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/U10415/Y (OR2X1_RVT)        0.0844   1.0000            0.3210 &   5.6466 f
  I_SDRAM_TOP/I_SDRAM_IF/n8426 (net)
                               2   1.9279 
  I_SDRAM_TOP/I_SDRAM_IF/U11641/A4 (AO22X1_RVT)
                                            0.0039   0.0844   1.0000   0.0027   0.0027 &   5.6493 f
  I_SDRAM_TOP/I_SDRAM_IF/U11641/Y (AO22X1_RVT)       0.0937   1.0000            0.2206 &   5.8699 f
  I_SDRAM_TOP/I_SDRAM_IF/N2972 (net)
                               1   1.5838 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__30_/D (SDFFNARX1_HVT)
                                            0.0210   0.0937   1.0000   0.0151   0.0151 &   5.8850 f
  data arrival time                                                                        5.8850

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1365     7.2865
  clock reconvergence pessimism                                                 0.0801     7.3666
  clock uncertainty                                                            -0.1000     7.2666
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__30_/CLK (SDFFNARX1_HVT)                      7.2666 f
  library setup time                                          1.0000           -1.4497     5.8169
  data required time                                                                       5.8169
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8169
  data arrival time                                                                       -5.8850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0681


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__4_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__4_/Q (SDFFNARX1_HVT)
                                                     0.3008   1.0000            1.1910 &   4.5159 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_454 (net)
                               5   4.3606 
  I_SDRAM_TOP/I_SDRAM_IF/U9193/A1 (OA22X1_HVT)
                                            0.0182   0.3008   1.0000   0.0126   0.0126 &   4.5286 f
  I_SDRAM_TOP/I_SDRAM_IF/U9193/Y (OA22X1_HVT)        0.2504   1.0000            0.8589 &   5.3875 f
  I_SDRAM_TOP/I_SDRAM_IF/n5988 (net)
                               1   1.5871 
  I_SDRAM_TOP/I_SDRAM_IF/U9195/A1 (AND2X1_LVT)
                                            0.0456   0.2504   1.0000   0.0327   0.0327 &   5.4202 f
  I_SDRAM_TOP/I_SDRAM_IF/U9195/Y (AND2X1_LVT)        0.0663   1.0000            0.2117 &   5.6319 f
  I_SDRAM_TOP/I_SDRAM_IF/n6136 (net)
                               2   1.9727 
  I_SDRAM_TOP/I_SDRAM_IF/U9199/A2 (AO22X1_RVT)
                                            0.0000   0.0663   1.0000   0.0000   0.0000 &   5.6320 f
  I_SDRAM_TOP/I_SDRAM_IF/U9199/Y (AO22X1_RVT)        0.0853   1.0000            0.2900 &   5.9220 f
  I_SDRAM_TOP/I_SDRAM_IF/N3385 (net)
                               1   0.8853 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0853   1.0000   0.0000   0.0000 &   5.9220 f
  data arrival time                                                                        5.9220

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1469     7.2969
  clock reconvergence pessimism                                                 0.1025     7.3994
  clock uncertainty                                                            -0.1000     7.2994
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/CLK (SDFFNARX1_HVT)                       7.2994 f
  library setup time                                          1.0000           -1.4452     5.8541
  data required time                                                                       5.8541
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8541
  data arrival time                                                                       -5.9220
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0679


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/CLK (SDFFARX2_HVT)
                                                     0.1114                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/Q (SDFFARX2_HVT)
                                                     0.2964   1.0000            1.4725 &   2.6958 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__17_ (net)
                               5   7.5422 
  I_SDRAM_TOP/I_SDRAM_IF/U2879/A2 (AO22X1_HVT)
                                            0.0000   0.2964   1.0000   0.0000   0.0001 &   2.6959 f
  I_SDRAM_TOP/I_SDRAM_IF/U2879/Y (AO22X1_HVT)        0.1689   1.0000            0.7212 &   3.4171 f
  I_SDRAM_TOP/I_SDRAM_IF/n1168 (net)
                               1   0.7394 
  I_SDRAM_TOP/I_SDRAM_IF/U2880/A2 (OR2X1_HVT)
                                            0.0000   0.1689   1.0000   0.0000   0.0000 &   3.4171 f
  I_SDRAM_TOP/I_SDRAM_IF/U2880/Y (OR2X1_HVT)         0.1678   1.0000            0.4431 &   3.8602 f
  I_SDRAM_TOP/I_SDRAM_IF/n7733 (net)
                               2   1.5491 
  I_SDRAM_TOP/I_SDRAM_IF/U2884/A2 (AO22X1_HVT)
                                            0.0146   0.1678   1.0000   0.0101   0.0101 &   3.8703 f
  I_SDRAM_TOP/I_SDRAM_IF/U2884/Y (AO22X1_HVT)        0.1861   1.0000            0.6350 &   4.5053 f
  I_SDRAM_TOP/I_SDRAM_IF/N1613 (net)
                               1   1.2939 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__1_/D (SDFFARX1_RVT)
                                            0.0336   0.1861   1.0000   0.0241   0.0241 &   4.5294 f
  data arrival time                                                                        4.5294

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0492     5.1492
  clock reconvergence pessimism                                                 0.0976     5.2468
  clock uncertainty                                                            -0.1000     5.1468
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__1_/CLK (SDFFARX1_RVT)                        5.1468 r
  library setup time                                          1.0000           -0.6851     4.4616
  data required time                                                                       4.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4616
  data arrival time                                                                       -4.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0678


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614856800/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2201     1.2201
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__24_/CLK (SDFFARX2_HVT)
                                                     0.1206                     0.0000     1.2201 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__24_/Q (SDFFARX2_HVT)
                                                     0.2766   1.0000            1.4578 &   2.6780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__24_ (net)
                               5   6.1989 
  I_SDRAM_TOP/I_SDRAM_IF/U11715/A2 (AO22X1_HVT)
                                            0.0222   0.2766   1.0000   0.0154   0.0154 &   2.6934 f
  I_SDRAM_TOP/I_SDRAM_IF/U11715/Y (AO22X1_HVT)       0.1976   1.0000            0.7376 &   3.4310 f
  I_SDRAM_TOP/I_SDRAM_IF/n8577 (net)
                               1   1.6584 
  I_SDRAM_TOP/I_SDRAM_IF/U11716/A2 (OR2X1_HVT)
                                            0.0191   0.1976   1.0000   0.0132   0.0133 &   3.4443 f
  I_SDRAM_TOP/I_SDRAM_IF/U11716/Y (OR2X1_HVT)        0.1802   1.0000            0.4708 &   3.9151 f
  I_SDRAM_TOP/I_SDRAM_IF/n8607 (net)
                               2   1.9426 
  I_SDRAM_TOP/I_SDRAM_IF/U11734/A2 (AO22X1_HVT)
                                            0.0277   0.1802   1.0000   0.0191   0.0192 &   3.9342 f
  I_SDRAM_TOP/I_SDRAM_IF/U11734/Y (AO22X1_HVT)       0.1793   1.0000            0.6378 &   4.5720 f
  I_SDRAM_TOP/I_SDRAM_IF/N2012 (net)
                               1   1.0701 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__20_/D (SDFFARX1_RVT)
                                            0.0000   0.1793   1.0000   0.0000   0.0000 &   4.5720 f
  data arrival time                                                                        4.5720

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0555     5.1555
  clock reconvergence pessimism                                                 0.1158     5.2713
  clock uncertainty                                                            -0.1000     5.1713
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__20_/CLK (SDFFARX1_RVT)                       5.1713 r
  library setup time                                          1.0000           -0.6670     4.5043
  data required time                                                                       4.5043
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5043
  data arrival time                                                                       -4.5720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0677


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2758     3.3258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/Q (SDFFNARX1_HVT)
                                                     0.3119   1.0000            1.2020 &   4.5278 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_803 (net)
                               5   4.6766 
  I_SDRAM_TOP/I_SDRAM_IF/U7692/A2 (AO22X1_HVT)
                                            0.0299   0.3119   1.0000   0.0207   0.0207 &   4.5485 f
  I_SDRAM_TOP/I_SDRAM_IF/U7692/Y (AO22X1_HVT)        0.1922   1.0000            0.7617 &   5.3102 f
  I_SDRAM_TOP/I_SDRAM_IF/n4670 (net)
                               1   1.4836 
  I_SDRAM_TOP/I_SDRAM_IF/U7693/A2 (OR2X1_RVT)
                                            0.0254   0.1922   1.0000   0.0173   0.0173 &   5.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/U7693/Y (OR2X1_RVT)         0.0790   1.0000            0.2693 &   5.5968 f
  I_SDRAM_TOP/I_SDRAM_IF/n5701 (net)
                               2   1.4292 
  I_SDRAM_TOP/I_SDRAM_IF/U8891/A2 (AO22X1_RVT)
                                            0.0000   0.0790   1.0000   0.0000   0.0000 &   5.5968 f
  I_SDRAM_TOP/I_SDRAM_IF/U8891/Y (AO22X1_RVT)        0.0879   1.0000            0.3041 &   5.9009 f
  I_SDRAM_TOP/I_SDRAM_IF/N2843 (net)
                               1   1.0916 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__28_/D (SDFFNARX1_HVT)
                                            0.0054   0.0879   1.0000   0.0037   0.0037 &   5.9046 f
  data arrival time                                                                        5.9046

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1452     7.2952
  clock reconvergence pessimism                                                 0.0894     7.3845
  clock uncertainty                                                            -0.1000     7.2845
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__28_/CLK (SDFFNARX1_HVT)                      7.2845 f
  library setup time                                          1.0000           -1.4472     5.8373
  data required time                                                                       5.8373
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8373
  data arrival time                                                                       -5.9046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0673


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2198     1.2198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/CLK (SDFFARX1_RVT)
                                                     0.1111                     0.0000     1.2198 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/Q (SDFFARX1_RVT)
                                                     0.0850   1.0000            0.5317 &   1.7514 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_10__19_ (net)
                               1   1.6649 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1197/A (INVX1_HVT)
                                            0.0000   0.0850   1.0000   0.0000   0.0000 &   1.7515 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1197/Y (INVX1_HVT)
                                                     0.1254   1.0000            0.1247 &   1.8761 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_629 (net)
                               2   1.8231 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1196/A (INVX0_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000 &   1.8761 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1196/Y (INVX0_LVT)
                                                     0.0948   1.0000            0.0910 &   1.9671 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_628 (net)
                               4   4.2147 
  I_SDRAM_TOP/I_SDRAM_IF/U2994/A2 (AO22X1_HVT)
                                            0.0052   0.0948   1.0000   0.0036   0.0036 &   1.9708 f
  I_SDRAM_TOP/I_SDRAM_IF/U2994/Y (AO22X1_HVT)        0.1825   1.0000            0.5712 &   2.5420 f
  I_SDRAM_TOP/I_SDRAM_IF/n1234 (net)
                               1   1.1759 
  I_SDRAM_TOP/I_SDRAM_IF/U2996/A1 (OR2X1_HVT)
                                            0.0225   0.1825   1.0000   0.0157   0.0157 &   2.5576 f
  I_SDRAM_TOP/I_SDRAM_IF/U2996/Y (OR2X1_HVT)         0.1642   1.0000            0.5117 &   3.0693 f
  I_SDRAM_TOP/I_SDRAM_IF/n2032 (net)
                               2   1.4318 
  I_SDRAM_TOP/I_SDRAM_IF/U3924/A2 (AO22X1_HVT)
                                            0.0201   0.1642   1.0000   0.0140   0.0140 &   3.0833 f
  I_SDRAM_TOP/I_SDRAM_IF/U3924/Y (AO22X1_HVT)        0.2308   1.0000            0.6744 &   3.7578 f
  I_SDRAM_TOP/I_SDRAM_IF/N855 (net)
                               1   2.7028 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/D (SDFFARX1_HVT)
                                            0.0475   0.2308   1.0000   0.0333   0.0333 &   3.7911 f
  data arrival time                                                                        3.7911

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.0703     5.2301
  clock uncertainty                                                            -0.1000     5.1301
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/CLK (SDFFARX1_HVT)                         5.1301 r
  library setup time                                          1.0000           -1.4063     3.7238
  data required time                                                                       3.7238
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7238
  data arrival time                                                                       -3.7911
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0673


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2241     1.2241
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__13_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2241 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__13_/Q (SDFFARX1_HVT)
                                                     0.2827   1.0000            1.2953 &   2.5195 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__13_ (net)
                               5   4.3213 
  I_SDRAM_TOP/I_SDRAM_IF/U3353/A2 (AO22X1_HVT)
                                            0.0185   0.2827   1.0000   0.0128   0.0128 &   2.5323 f
  I_SDRAM_TOP/I_SDRAM_IF/U3353/Y (AO22X1_HVT)        0.1676   1.0000            0.7080 &   3.2402 f
  I_SDRAM_TOP/I_SDRAM_IF/n1448 (net)
                               1   0.7006 
  I_SDRAM_TOP/I_SDRAM_IF/U3355/A1 (OR2X1_HVT)
                                            0.0082   0.1676   1.0000   0.0057   0.0057 &   3.2459 f
  I_SDRAM_TOP/I_SDRAM_IF/U3355/Y (OR2X1_HVT)         0.2499   1.0000            0.5628 &   3.8087 f
  I_SDRAM_TOP/I_SDRAM_IF/n2346 (net)
                               2   3.9862 
  I_SDRAM_TOP/I_SDRAM_IF/U4333/A2 (AO22X1_HVT)
                                            0.0726   0.2499   1.0000   0.0483   0.0484 &   3.8571 f
  I_SDRAM_TOP/I_SDRAM_IF/U4333/Y (AO22X1_HVT)        0.1755   1.0000            0.6910 &   4.5481 f
  I_SDRAM_TOP/I_SDRAM_IF/N956 (net)
                               1   0.9523 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__9_/D (SDFFARX1_RVT)
                                            0.0129   0.1755   1.0000   0.0089   0.0089 &   4.5571 f
  data arrival time                                                                        4.5571

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0616     5.1616
  clock reconvergence pessimism                                                 0.0976     5.2592
  clock uncertainty                                                            -0.1000     5.1592
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__9_/CLK (SDFFARX1_RVT)                        5.1592 r
  library setup time                                          1.0000           -0.6692     4.4900
  data required time                                                                       4.4900
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4900
  data arrival time                                                                       -4.5571
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0670


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__3_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__3_/Q (SDFFARX1_HVT)
                                                     0.3177   1.0000            1.3172 &   2.5376 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__3_ (net)
                               5   5.2907 
  I_SDRAM_TOP/I_SDRAM_IF/U3622/A2 (AO22X1_HVT)
                                            0.0529   0.3177   1.0000   0.0369   0.0369 &   2.5745 f
  I_SDRAM_TOP/I_SDRAM_IF/U3622/Y (AO22X1_HVT)        0.1852   1.0000            0.7589 &   3.3334 f
  I_SDRAM_TOP/I_SDRAM_IF/n1656 (net)
                               1   1.2566 
  I_SDRAM_TOP/I_SDRAM_IF/U3624/A1 (OR2X1_HVT)
                                            0.0109   0.1852   1.0000   0.0075   0.0076 &   3.3410 f
  I_SDRAM_TOP/I_SDRAM_IF/U3624/Y (OR2X1_HVT)         0.1816   1.0000            0.5303 &   3.8713 f
  I_SDRAM_TOP/I_SDRAM_IF/n2115 (net)
                               2   1.9906 
  I_SDRAM_TOP/I_SDRAM_IF/U4035/A2 (AO22X1_HVT)
                                            0.0083   0.1816   1.0000   0.0057   0.0058 &   3.8771 f
  I_SDRAM_TOP/I_SDRAM_IF/U4035/Y (AO22X1_HVT)        0.1969   1.0000            0.6580 &   4.5351 f
  I_SDRAM_TOP/I_SDRAM_IF/N503 (net)
                               1   1.6428 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__31_/D (SDFFARX1_RVT)
                                            0.0287   0.1969   1.0000   0.0204   0.0204 &   4.5555 f
  data arrival time                                                                        4.5555

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0556     5.1556
  clock reconvergence pessimism                                                 0.1154     5.2710
  clock uncertainty                                                            -0.1000     5.1710
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__31_/CLK (SDFFARX1_RVT)                        5.1710 r
  library setup time                                          1.0000           -0.6825     4.4886
  data required time                                                                       4.4886
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4886
  data arrival time                                                                       -4.5555
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0669


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2715     3.3215
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/Q (SDFFNARX1_HVT)
                                                     0.3184   1.0000            1.2103 &   4.5319 f
  I_SDRAM_TOP/I_SDRAM_IF/n17392 (net)
                               5   4.8590 
  I_SDRAM_TOP/I_SDRAM_IF/U8631/A1 (OA22X1_HVT)
                                            0.0281   0.3184   1.0000   0.0195   0.0195 &   4.5514 f
  I_SDRAM_TOP/I_SDRAM_IF/U8631/Y (OA22X1_HVT)        0.2246   1.0000            0.8390 &   5.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/n5441 (net)
                               1   0.7805 
  I_SDRAM_TOP/I_SDRAM_IF/U8632/A2 (AND2X1_RVT)
                                            0.0000   0.2246   1.0000   0.0000   0.0000 &   5.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/U8632/Y (AND2X1_RVT)        0.0831   1.0000            0.3055 &   5.6959 f
  I_SDRAM_TOP/I_SDRAM_IF/n5931 (net)
                               2   1.7650 
  I_SDRAM_TOP/I_SDRAM_IF/U9128/A2 (AO22X1_LVT)
                                            0.0064   0.0831   1.0000   0.0044   0.0044 &   5.7003 f
  I_SDRAM_TOP/I_SDRAM_IF/U9128/Y (AO22X1_LVT)        0.0685   1.0000            0.1609 &   5.8612 f
  I_SDRAM_TOP/I_SDRAM_IF/N3145 (net)
                               1   0.9196 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0685   1.0000   0.0000   0.0000 &   5.8612 f
  data arrival time                                                                        5.8612

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1047     7.2547
  clock reconvergence pessimism                                                 0.0696     7.3243
  clock uncertainty                                                            -0.1000     7.2243
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__13_/CLK (SDFFNARX1_HVT)                      7.2243 f
  library setup time                                          1.0000           -1.4299     5.7945
  data required time                                                                       5.7945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7945
  data arrival time                                                                       -5.8612
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0668


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2120     1.2120
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2120 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/Q (SDFFARX1_HVT)
                                                     0.3185   1.0000            1.3174 &   2.5294 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__28_ (net)
                               5   5.3109 
  I_SDRAM_TOP/I_SDRAM_IF/U5032/A1 (OA22X1_HVT)
                                            0.0121   0.3185   1.0000   0.0084   0.0084 &   2.5379 f
  I_SDRAM_TOP/I_SDRAM_IF/U5032/Y (OA22X1_HVT)        0.2201   1.0000            0.8322 &   3.3700 f
  I_SDRAM_TOP/I_SDRAM_IF/n2999 (net)
                               1   0.6457 
  I_SDRAM_TOP/I_SDRAM_IF/U5034/A1 (AND2X1_HVT)
                                            0.0180   0.2201   1.0000   0.0125   0.0125 &   3.3825 f
  I_SDRAM_TOP/I_SDRAM_IF/U5034/Y (AND2X1_HVT)        0.1965   1.0000            0.4413 &   3.8238 f
  I_SDRAM_TOP/I_SDRAM_IF/n3145 (net)
                               2   2.2004 
  I_SDRAM_TOP/I_SDRAM_IF/U5175/A2 (AO22X1_HVT)
                                            0.0107   0.1965   1.0000   0.0074   0.0074 &   3.8312 f
  I_SDRAM_TOP/I_SDRAM_IF/U5175/Y (AO22X1_HVT)        0.2099   1.0000            0.6839 &   4.5152 f
  I_SDRAM_TOP/I_SDRAM_IF/N1406 (net)
                               1   2.0607 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__16_/D (SDFFARX1_RVT)
                                            0.0250   0.2099   1.0000   0.0168   0.0169 &   4.5320 f
  data arrival time                                                                        4.5320

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0555     5.1555
  clock reconvergence pessimism                                                 0.0975     5.2530
  clock uncertainty                                                            -0.1000     5.1530
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__16_/CLK (SDFFARX1_RVT)                       5.1530 r
  library setup time                                          1.0000           -0.6873     4.4658
  data required time                                                                       4.4658
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4658
  data arrival time                                                                       -4.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0663


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2282     1.2282
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/CLK (SDFFARX2_HVT)
                                                     0.1090                     0.0000     1.2282 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.4596 &   2.6877 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__31_ (net)
                               5   6.8331 
  I_SDRAM_TOP/I_SDRAM_IF/U4416/A2 (AO22X1_HVT)
                                            0.0218   0.2858   1.0000   0.0150   0.0151 &   2.7028 f
  I_SDRAM_TOP/I_SDRAM_IF/U4416/Y (AO22X1_HVT)        0.1771   1.0000            0.7233 &   3.4261 f
  I_SDRAM_TOP/I_SDRAM_IF/n2420 (net)
                               1   0.9989 
  I_SDRAM_TOP/I_SDRAM_IF/U4418/A1 (OR2X1_HVT)
                                            0.0188   0.1771   1.0000   0.0126   0.0126 &   3.4387 f
  I_SDRAM_TOP/I_SDRAM_IF/U4418/Y (OR2X1_HVT)         0.1624   1.0000            0.5054 &   3.9442 f
  I_SDRAM_TOP/I_SDRAM_IF/n2876 (net)
                               2   1.3733 
  I_SDRAM_TOP/I_SDRAM_IF/U4423/A2 (AO22X1_HVT)
                                            0.0058   0.1624   1.0000   0.0040   0.0040 &   3.9482 f
  I_SDRAM_TOP/I_SDRAM_IF/U4423/Y (AO22X1_HVT)        0.1729   1.0000            0.6150 &   4.5632 f
  I_SDRAM_TOP/I_SDRAM_IF/N1797 (net)
                               1   0.8645 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__27_/D (SDFFARX1_RVT)
                                            0.0199   0.1729   1.0000   0.0138   0.0138 &   4.5770 f
  data arrival time                                                                        4.5770

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0622     5.1622
  clock reconvergence pessimism                                                 0.1167     5.2789
  clock uncertainty                                                            -0.1000     5.1789
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__27_/CLK (SDFFARX1_RVT)                       5.1789 r
  library setup time                                          1.0000           -0.6681     4.5108
  data required time                                                                       4.5108
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5108
  data arrival time                                                                       -4.5770
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0662


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/Q (SDFFNARX1_HVT)
                                                     0.3815   1.0000            1.2509 &   4.5656 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_981 (net)
                               5   6.6370 
  I_SDRAM_TOP/I_SDRAM_IF/U5965/A4 (AO22X1_HVT)
                                            0.1131   0.3815   1.0000   0.0728   0.0729 &   4.6385 f
  I_SDRAM_TOP/I_SDRAM_IF/U5965/Y (AO22X1_HVT)        0.1741   1.0000            0.5764 &   5.2150 f
  I_SDRAM_TOP/I_SDRAM_IF/n3575 (net)
                               1   0.9014 
  I_SDRAM_TOP/I_SDRAM_IF/U5969/A1 (OR2X1_HVT)
                                            0.0213   0.1741   1.0000   0.0149   0.0149 &   5.2298 f
  I_SDRAM_TOP/I_SDRAM_IF/U5969/Y (OR2X1_HVT)         0.1708   1.0000            0.5107 &   5.7406 f
  I_SDRAM_TOP/I_SDRAM_IF/n5211 (net)
                               2   1.6440 
  I_SDRAM_TOP/I_SDRAM_IF/U8347/A4 (AO22X1_LVT)
                                            0.0188   0.1708   1.0000   0.0130   0.0130 &   5.7536 f
  I_SDRAM_TOP/I_SDRAM_IF/U8347/Y (AO22X1_LVT)        0.0538   1.0000            0.1696 &   5.9232 f
  I_SDRAM_TOP/I_SDRAM_IF/N2560 (net)
                               1   1.7795 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/D (SDFFNARX1_HVT)
                                            0.0018   0.0538   1.0000   0.0013   0.0013 &   5.9245 f
  data arrival time                                                                        5.9245

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1445     7.2945
  clock reconvergence pessimism                                                 0.0878     7.3823
  clock uncertainty                                                            -0.1000     7.2823
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/CLK (SDFFNARX1_HVT)                       7.2823 f
  library setup time                                          1.0000           -1.4240     5.8583
  data required time                                                                       5.8583
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8583
  data arrival time                                                                       -5.9245
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0662


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2205     1.2205
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__16_/CLK (SDFFARX2_HVT)
                                                     0.1295                     0.0000     1.2205 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__16_/Q (SDFFARX2_HVT)
                                                     0.2772   1.0000            1.4648 &   2.6853 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__16_ (net)
                               5   6.2361 
  I_SDRAM_TOP/I_SDRAM_IF/U5082/A3 (OA22X1_HVT)
                                            0.0000   0.2772   1.0000   0.0000   0.0001 &   2.6853 f
  I_SDRAM_TOP/I_SDRAM_IF/U5082/Y (OA22X1_HVT)        0.2235   1.0000            0.7227 &   3.4081 f
  I_SDRAM_TOP/I_SDRAM_IF/n3051 (net)
                               1   0.7464 
  I_SDRAM_TOP/I_SDRAM_IF/U5083/A2 (AND2X1_HVT)
                                            0.0000   0.2235   1.0000   0.0000   0.0000 &   3.4081 f
  I_SDRAM_TOP/I_SDRAM_IF/U5083/Y (AND2X1_HVT)        0.2125   1.0000            0.4729 &   3.8809 f
  I_SDRAM_TOP/I_SDRAM_IF/n3204 (net)
                               2   2.6682 
  I_SDRAM_TOP/I_SDRAM_IF/U5087/A2 (AO22X1_HVT)
                                            0.0150   0.2125   1.0000   0.0104   0.0104 &   3.8914 f
  I_SDRAM_TOP/I_SDRAM_IF/U5087/Y (AO22X1_HVT)        0.1757   1.0000            0.6603 &   4.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/N947 (net)
                               1   0.9559 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__0_/D (SDFFARX1_RVT)
                                            0.0094   0.1757   1.0000   0.0065   0.0065 &   4.5581 f
  data arrival time                                                                        4.5581

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.0929     5.2528
  clock uncertainty                                                            -0.1000     5.1528
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__0_/CLK (SDFFARX1_RVT)                        5.1528 r
  library setup time                                          1.0000           -0.6604     4.4923
  data required time                                                                       4.4924
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4924
  data arrival time                                                                       -4.5581
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0658


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/Q (SDFFNARX1_HVT)
                                                     0.3352   1.0000            1.2165 &   4.5193 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_217 (net)
                               5   5.3326 
  I_SDRAM_TOP/I_SDRAM_IF/U6795/A2 (AO22X1_HVT)
                                            0.0313   0.3352   1.0000   0.0217   0.0217 &   4.5410 f
  I_SDRAM_TOP/I_SDRAM_IF/U6795/Y (AO22X1_HVT)        0.2051   1.0000            0.7954 &   5.3364 f
  I_SDRAM_TOP/I_SDRAM_IF/n4067 (net)
                               1   1.8987 
  I_SDRAM_TOP/I_SDRAM_IF/U6796/A2 (OR2X1_RVT)
                                            0.0361   0.2051   1.0000   0.0242   0.0242 &   5.3606 f
  I_SDRAM_TOP/I_SDRAM_IF/U6796/Y (OR2X1_RVT)         0.1015   1.0000            0.3017 &   5.6622 f
  I_SDRAM_TOP/I_SDRAM_IF/n5160 (net)
                               2   3.3496 
  I_SDRAM_TOP/I_SDRAM_IF/U6800/A2 (AO22X1_LVT)
                                            0.0043   0.1015   1.0000   0.0030   0.0030 &   5.6653 f
  I_SDRAM_TOP/I_SDRAM_IF/U6800/Y (AO22X1_LVT)        0.0596   1.0000            0.1937 &   5.8590 f
  I_SDRAM_TOP/I_SDRAM_IF/N3798 (net)
                               1   3.2835 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__1_/D (SDFFNARX1_HVT)
                                            0.0034   0.0596   1.0000   0.0024   0.0025 &   5.8614 f
  data arrival time                                                                        5.8614

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1038     7.2538
  clock reconvergence pessimism                                                 0.0696     7.3234
  clock uncertainty                                                            -0.1000     7.2234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__1_/CLK (SDFFNARX1_HVT)                       7.2234 f
  library setup time                                          1.0000           -1.4277     5.7956
  data required time                                                                       5.7956
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7956
  data arrival time                                                                       -5.8614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0658


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2260     1.2260
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__21_/CLK (SDFFARX1_RVT)
                                                     0.1069                     0.0000     1.2260 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__21_/Q (SDFFARX1_RVT)
                                                     0.1347   1.0000            0.5764 &   1.8024 f
  I_SDRAM_TOP/I_SDRAM_IF/n17428 (net)
                               5   5.5729 
  I_SDRAM_TOP/I_SDRAM_IF/U3493/A2 (AO22X1_HVT)
                                            0.0038   0.1347   1.0000   0.0026   0.0027 &   1.8051 f
  I_SDRAM_TOP/I_SDRAM_IF/U3493/Y (AO22X1_HVT)        0.1719   1.0000            0.5908 &   2.3959 f
  I_SDRAM_TOP/I_SDRAM_IF/n1551 (net)
                               1   0.8340 
  I_SDRAM_TOP/I_SDRAM_IF/U3495/A1 (OR2X1_HVT)
                                            0.0000   0.1719   1.0000   0.0000   0.0000 &   2.3959 f
  I_SDRAM_TOP/I_SDRAM_IF/U3495/Y (OR2X1_HVT)         0.3138   1.0000            0.6022 &   2.9981 f
  I_SDRAM_TOP/I_SDRAM_IF/n2801 (net)
                               2   5.6678 
  I_SDRAM_TOP/I_SDRAM_IF/U3499/A2 (AO22X1_HVT)
                                            0.0775   0.3138   1.0000   0.0558   0.0560 &   3.0541 f
  I_SDRAM_TOP/I_SDRAM_IF/U3499/Y (AO22X1_HVT)        0.1919   1.0000            0.7629 &   3.8170 f
  I_SDRAM_TOP/I_SDRAM_IF/N647 (net)
                               1   1.4743 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__17_/D (SDFFARX1_HVT)
                                            0.0138   0.1919   1.0000   0.0096   0.0096 &   3.8266 f
  data arrival time                                                                        3.8266

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0611     5.1611
  clock reconvergence pessimism                                                 0.0976     5.2587
  clock uncertainty                                                            -0.1000     5.1587
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__17_/CLK (SDFFARX1_HVT)                        5.1587 r
  library setup time                                          1.0000           -1.3974     3.7612
  data required time                                                                       3.7612
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7612
  data arrival time                                                                       -3.8266
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0653


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2732     3.3232
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3232 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/Q (SDFFNARX1_HVT)
                                                     0.2321   1.0000            1.1241 &   4.4473 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_188 (net)
                               2   2.2468 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_2228/A (NBUFFX2_RVT)
                                            0.0225   0.2321   1.0000   0.0156   0.0156 &   4.4629 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_2228/Y (NBUFFX2_RVT)
                                                     0.0933   1.0000            0.2944 &   4.7573 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1659 (net)
                               4   5.0204 
  I_SDRAM_TOP/I_SDRAM_IF/U9120/A1 (OA22X1_HVT)
                                            0.0000   0.0933   1.0000   0.0000   0.0001 &   4.7573 f
  I_SDRAM_TOP/I_SDRAM_IF/U9120/Y (OA22X1_HVT)        0.2261   1.0000            0.6517 &   5.4090 f
  I_SDRAM_TOP/I_SDRAM_IF/n5922 (net)
                               1   0.8171 
  I_SDRAM_TOP/I_SDRAM_IF/U9121/A2 (AND2X1_RVT)
                                            0.0108   0.2261   1.0000   0.0075   0.0075 &   5.4165 f
  I_SDRAM_TOP/I_SDRAM_IF/U9121/Y (AND2X1_RVT)        0.0967   1.0000            0.3206 &   5.7371 f
  I_SDRAM_TOP/I_SDRAM_IF/n6161 (net)
                               2   2.8283 
  I_SDRAM_TOP/I_SDRAM_IF/U9125/A2 (AO22X1_LVT)
                                            0.0058   0.0967   1.0000   0.0040   0.0041 &   5.7411 f
  I_SDRAM_TOP/I_SDRAM_IF/U9125/Y (AO22X1_LVT)        0.0627   1.0000            0.1735 &   5.9146 f
  I_SDRAM_TOP/I_SDRAM_IF/N3860 (net)
                               1   1.2244 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000 &   5.9146 f
  data arrival time                                                                        5.9146

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1496     7.2996
  clock reconvergence pessimism                                                 0.0891     7.3887
  clock uncertainty                                                            -0.1000     7.2887
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK (SDFFNARX1_HVT)                       7.2887 f
  library setup time                                          1.0000           -1.4393     5.8494
  data required time                                                                       5.8494
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8494
  data arrival time                                                                       -5.9146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0652


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2721     3.3221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/CLK (SDFFNARX2_HVT)
                                                     0.0599                     0.0000     3.3221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/Q (SDFFNARX2_HVT)
                                                     0.2253   1.0000            1.2767 &   4.5988 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_396 (net)
                               1   1.3366 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_2494/A (INVX0_LVT)
                                            0.0297   0.2253   1.0000   0.0208   0.0208 &   4.6196 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_2494/Y (INVX0_LVT)
                                                     0.1610   1.0000            0.2134 &   4.8331 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1924 (net)
                               2   4.3001 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2492/A (INVX1_LVT)
                                            0.0142   0.1610   1.0000   0.0102   0.0103 &   4.8433 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2492/Y (INVX1_LVT)
                                                     0.0929   1.0000            0.0727 &   4.9160 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1922 (net)
                               4   3.6407 
  I_SDRAM_TOP/I_SDRAM_IF/U10543/A2 (AO22X1_HVT)
                                            0.0000   0.0929   1.0000   0.0000   0.0000 &   4.9161 f
  I_SDRAM_TOP/I_SDRAM_IF/U10543/Y (AO22X1_HVT)       0.1870   1.0000            0.5746 &   5.4906 f
  I_SDRAM_TOP/I_SDRAM_IF/n7170 (net)
                               1   1.3232 
  I_SDRAM_TOP/I_SDRAM_IF/U10544/A2 (OR2X1_RVT)
                                            0.0092   0.1870   1.0000   0.0063   0.0064 &   5.4970 f
  I_SDRAM_TOP/I_SDRAM_IF/U10544/Y (OR2X1_RVT)        0.0959   1.0000            0.2856 &   5.7826 f
  I_SDRAM_TOP/I_SDRAM_IF/n8503 (net)
                               2   2.9018 
  I_SDRAM_TOP/I_SDRAM_IF/U10545/A4 (AO22X1_LVT)
                                            0.0045   0.0959   1.0000   0.0031   0.0032 &   5.7857 f
  I_SDRAM_TOP/I_SDRAM_IF/U10545/Y (AO22X1_LVT)       0.0726   1.0000            0.1271 &   5.9128 f
  I_SDRAM_TOP/I_SDRAM_IF/N3537 (net)
                               1   1.3576 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__25_/D (SDFFNARX1_HVT)
                                            0.0038   0.0726   1.0000   0.0026   0.0026 &   5.9154 f
  data arrival time                                                                        5.9154

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1514     7.3014
  clock reconvergence pessimism                                                 0.0891     7.3905
  clock uncertainty                                                            -0.1000     7.2905
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__25_/CLK (SDFFNARX1_HVT)                      7.2905 f
  library setup time                                          1.0000           -1.4401     5.8504
  data required time                                                                       5.8504
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8504
  data arrival time                                                                       -5.9154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0651


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__7_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0870     1.0870
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__7_/CLK (SDFFARX1_RVT)
                                                     0.0890                     0.0000     1.0870 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__7_/QN (SDFFARX1_RVT)
                                                     0.1712   1.0000            0.4131 &   1.5002 f
  I_PCI_TOP/mult_x_24_n804 (net)
                               1   3.1056 
  I_PCI_TOP/U1170/A (INVX4_LVT)             0.0000   0.1712   1.0000   0.0000   0.0000 &   1.5002 f
  I_PCI_TOP/U1170/Y (INVX4_LVT)                      0.1251   1.0000            0.1543 &   1.6544 r
  I_PCI_TOP/n5665 (net)       16  20.9892 
  I_PCI_TOP/U7111/A2 (AND2X1_HVT)           0.0068   0.1254   1.0000   0.0047   0.0054 &   1.6599 r
  I_PCI_TOP/U7111/Y (AND2X1_HVT)                     0.2102   1.0000            0.4456 &   2.1055 r
  I_PCI_TOP/n8216 (net)        1   2.3938 
  I_PCI_TOP/U7122/A (FADDX1_HVT)            0.0077   0.2102   1.0000   0.0053   0.0054 &   2.1109 r
  I_PCI_TOP/U7122/S (FADDX1_HVT)                     0.3048   1.0000            1.2371 &   3.3480 f
  I_PCI_TOP/n8252 (net)        1   2.4160 
  I_PCI_TOP/U7149/CI (FADDX1_RVT)           0.0082   0.3048   1.0000   0.0059   0.0059 &   3.3539 f
  I_PCI_TOP/U7149/CO (FADDX1_RVT)                    0.1490   1.0000            0.4701 &   3.8240 f
  I_PCI_TOP/n8289 (net)        1   2.6787 
  I_PCI_TOP/U7176/A (FADDX1_HVT)            0.0000   0.1490   1.0000   0.0000   0.0000 &   3.8240 f
  I_PCI_TOP/U7176/S (FADDX1_HVT)                     0.3408   1.0000            1.2104 &   5.0344 r
  I_PCI_TOP/n8325 (net)        1   3.5630 
  I_PCI_TOP/U7216/B (FADDX1_RVT)            0.0559   0.3408   1.0000   0.0400   0.0401 &   5.0745 r
  I_PCI_TOP/U7216/S (FADDX1_RVT)                     0.1555   1.0000            0.6334 &   5.7079 f
  I_PCI_TOP/n8421 (net)        1   2.8105 
  I_PCI_TOP/U7258/A (FADDX1_LVT)            0.0000   0.1555   1.0000   0.0000   0.0000 &   5.7079 f
  I_PCI_TOP/U7258/S (FADDX1_LVT)                     0.0784   1.0000            0.2852 &   5.9931 f
  I_PCI_TOP/n8602 (net)        1   2.5190 
  I_PCI_TOP/U7324/CI (FADDX1_LVT)           0.0000   0.0784   1.0000   0.0000   0.0000 &   5.9932 f
  I_PCI_TOP/U7324/CO (FADDX1_LVT)                    0.0646   1.0000            0.1609 &   6.1540 f
  I_PCI_TOP/n8598 (net)        1   1.8379 
  I_PCI_TOP/U7323/CI (FADDX1_LVT)           0.0000   0.0646   1.0000   0.0000   0.0000 &   6.1540 f
  I_PCI_TOP/U7323/CO (FADDX1_LVT)                    0.0659   1.0000            0.1565 &   6.3106 f
  I_PCI_TOP/n8595 (net)        1   2.0116 
  I_PCI_TOP/U7322/CI (FADDX1_LVT)           0.0000   0.0659   1.0000   0.0000   0.0000 &   6.3106 f
  I_PCI_TOP/U7322/CO (FADDX1_LVT)                    0.0650   1.0000            0.1506 &   6.4612 f
  I_PCI_TOP/n8592 (net)        1   1.5233 
  I_PCI_TOP/U7321/CI (FADDX1_LVT)           0.0000   0.0650   1.0000   0.0000   0.0000 &   6.4612 f
  I_PCI_TOP/U7321/CO (FADDX1_LVT)                    0.0711   1.0000            0.1520 &   6.6132 f
  I_PCI_TOP/n8589 (net)        1   1.6606 
  I_PCI_TOP/U7320/CI (FADDX1_LVT)           0.0000   0.0711   1.0000   0.0000   0.0000 &   6.6132 f
  I_PCI_TOP/U7320/CO (FADDX1_LVT)                    0.0800   1.0000            0.1717 &   6.7849 f
  I_PCI_TOP/n8586 (net)        1   3.2050 
  I_PCI_TOP/U7319/CI (FADDX1_LVT)           0.0055   0.0800   1.0000   0.0037   0.0037 &   6.7887 f
  I_PCI_TOP/U7319/CO (FADDX1_LVT)                    0.0959   1.0000            0.1639 &   6.9526 f
  I_PCI_TOP/n8583 (net)        1   2.0102 
  I_PCI_TOP/U7318/CI (FADDX1_LVT)           0.0000   0.0959   1.0000   0.0000   0.0000 &   6.9526 f
  I_PCI_TOP/U7318/CO (FADDX1_LVT)                    0.0915   1.0000            0.1701 &   7.1227 f
  I_PCI_TOP/n8580 (net)        1   1.8942 
  I_PCI_TOP/U7317/CI (FADDX1_LVT)           0.0000   0.0915   1.0000   0.0000   0.0000 &   7.1227 f
  I_PCI_TOP/U7317/CO (FADDX1_LVT)                    0.0898   1.0000            0.1652 &   7.2879 f
  I_PCI_TOP/n8577 (net)        1   1.6907 
  I_PCI_TOP/U7316/CI (FADDX1_LVT)           0.0000   0.0898   1.0000   0.0000   0.0000 &   7.2879 f
  I_PCI_TOP/U7316/CO (FADDX1_LVT)                    0.0868   1.0000            0.1623 &   7.4502 f
  I_PCI_TOP/n8574 (net)        1   1.5383 
  I_PCI_TOP/U7315/CI (FADDX1_LVT)           0.0000   0.0868   1.0000   0.0000   0.0000 &   7.4502 f
  I_PCI_TOP/U7315/CO (FADDX1_LVT)                    0.0880   1.0000            0.1623 &   7.6126 f
  I_PCI_TOP/n8571 (net)        1   1.6447 
  I_PCI_TOP/U7314/CI (FADDX1_LVT)           0.0000   0.0880   1.0000   0.0000   0.0000 &   7.6126 f
  I_PCI_TOP/U7314/CO (FADDX1_LVT)                    0.0899   1.0000            0.1653 &   7.7778 f
  I_PCI_TOP/n8568 (net)        1   1.8200 
  I_PCI_TOP/U7313/CI (FADDX1_LVT)           0.0000   0.0899   1.0000   0.0000   0.0000 &   7.7779 f
  I_PCI_TOP/U7313/CO (FADDX1_LVT)                    0.0856   1.0000            0.1645 &   7.9424 f
  I_PCI_TOP/n8565 (net)        1   1.6976 
  I_PCI_TOP/U7312/CI (FADDX1_LVT)           0.0000   0.0856   1.0000   0.0000   0.0000 &   7.9424 f
  I_PCI_TOP/U7312/CO (FADDX1_LVT)                    0.0731   1.0000            0.1625 &   8.1050 f
  I_PCI_TOP/n8727 (net)        1   1.7058 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__31_/D (SDFFARX2_LVT)
                                            0.0108   0.0731   1.0000   0.0078   0.0078 &   8.1127 f
  data arrival time                                                                        8.1127

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9440     8.4440
  clock reconvergence pessimism                                                 0.0859     8.5299
  clock uncertainty                                                            -0.1000     8.4299
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__31_/CLK (SDFFARX2_LVT)                            8.4299 r
  library setup time                                          1.0000           -0.3821     8.0478
  data required time                                                                       8.0478
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0478
  data arrival time                                                                       -8.1127
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0650


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2292     1.2292
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__21_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2292 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__21_/Q (SDFFARX1_HVT)
                                                     0.3310   1.0000            1.3375 &   2.5667 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__21_ (net)
                               5   5.6633 
  I_SDRAM_TOP/I_SDRAM_IF/U2736/A2 (AO22X1_HVT)
                                            0.0506   0.3310   1.0000   0.0351   0.0352 &   2.6018 f
  I_SDRAM_TOP/I_SDRAM_IF/U2736/Y (AO22X1_HVT)        0.1790   1.0000            0.7633 &   3.3651 f
  I_SDRAM_TOP/I_SDRAM_IF/n1090 (net)
                               1   1.0514 
  I_SDRAM_TOP/I_SDRAM_IF/U2738/A1 (OR2X1_HVT)
                                            0.0088   0.1790   1.0000   0.0061   0.0061 &   3.3712 f
  I_SDRAM_TOP/I_SDRAM_IF/U2738/Y (OR2X1_HVT)         0.1640   1.0000            0.5085 &   3.8797 f
  I_SDRAM_TOP/I_SDRAM_IF/n1708 (net)
                               2   1.4256 
  I_SDRAM_TOP/I_SDRAM_IF/U3677/A2 (AO22X1_HVT)
                                            0.0068   0.1640   1.0000   0.0047   0.0047 &   3.8844 f
  I_SDRAM_TOP/I_SDRAM_IF/U3677/Y (AO22X1_HVT)        0.1896   1.0000            0.6357 &   4.5201 f
  I_SDRAM_TOP/I_SDRAM_IF/N1502 (net)
                               1   1.4066 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/D (SDFFARX1_RVT)
                                            0.0074   0.1896   1.0000   0.0051   0.0052 &   4.5253 f
  data arrival time                                                                        4.5253

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0497     5.1497
  clock reconvergence pessimism                                                 0.0976     5.2473
  clock uncertainty                                                            -0.1000     5.1473
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/CLK (SDFFARX1_RVT)                       5.1473 r
  library setup time                                          1.0000           -0.6869     4.4604
  data required time                                                                       4.4604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4604
  data arrival time                                                                       -4.5253
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0649


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2744     3.3244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/Q (SDFFNARX1_HVT)
                                                     0.3452   1.0000            1.2189 &   4.5432 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_369 (net)
                               5   5.6124 
  I_SDRAM_TOP/I_SDRAM_IF/U8311/A3 (OA22X1_HVT)
                                            0.0636   0.3452   1.0000   0.0445   0.0445 &   4.5877 f
  I_SDRAM_TOP/I_SDRAM_IF/U8311/Y (OA22X1_HVT)        0.2266   1.0000            0.7840 &   5.3718 f
  I_SDRAM_TOP/I_SDRAM_IF/n5186 (net)
                               1   0.8420 
  I_SDRAM_TOP/I_SDRAM_IF/U8313/A1 (AND2X1_RVT)
                                            0.0150   0.2266   1.0000   0.0104   0.0104 &   5.3822 f
  I_SDRAM_TOP/I_SDRAM_IF/U8313/Y (AND2X1_RVT)        0.0900   1.0000            0.3040 &   5.6862 f
  I_SDRAM_TOP/I_SDRAM_IF/n6042 (net)
                               2   2.2924 
  I_SDRAM_TOP/I_SDRAM_IF/U8314/A4 (AO22X1_RVT)
                                            0.0000   0.0900   1.0000   0.0000   0.0000 &   5.6862 f
  I_SDRAM_TOP/I_SDRAM_IF/U8314/Y (AO22X1_RVT)        0.0882   1.0000            0.2164 &   5.9026 f
  I_SDRAM_TOP/I_SDRAM_IF/N3601 (net)
                               1   1.1200 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/D (SDFFNARX1_HVT)
                                            0.0057   0.0882   1.0000   0.0039   0.0039 &   5.9065 f
  data arrival time                                                                        5.9065

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0894     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK (SDFFNARX1_HVT)                      7.2865 f
  library setup time                                          1.0000           -1.4447     5.8417
  data required time                                                                       5.8417
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8417
  data arrival time                                                                       -5.9065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0648


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2286     1.2286
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__31_/CLK (SDFFARX1_HVT)
                                                     0.1325                     0.0000     1.2286 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__31_/Q (SDFFARX1_HVT)
                                                     0.3356   1.0000            1.3478 &   2.5764 f
  I_SDRAM_TOP/I_SDRAM_IF/n17627 (net)
                               5   5.7906 
  I_SDRAM_TOP/I_SDRAM_IF/U4142/A2 (AO22X1_HVT)
                                            0.0281   0.3356   1.0000   0.0195   0.0195 &   2.5959 f
  I_SDRAM_TOP/I_SDRAM_IF/U4142/Y (AO22X1_HVT)        0.1680   1.0000            0.7531 &   3.3491 f
  I_SDRAM_TOP/I_SDRAM_IF/n2191 (net)
                               1   0.7095 
  I_SDRAM_TOP/I_SDRAM_IF/U4144/A1 (OR2X1_HVT)
                                            0.0131   0.1680   1.0000   0.0091   0.0091 &   3.3581 f
  I_SDRAM_TOP/I_SDRAM_IF/U4144/Y (OR2X1_HVT)         0.1777   1.0000            0.5122 &   3.8703 f
  I_SDRAM_TOP/I_SDRAM_IF/n2730 (net)
                               2   1.8679 
  I_SDRAM_TOP/I_SDRAM_IF/U4148/A2 (AO22X1_HVT)
                                            0.0073   0.1777   1.0000   0.0050   0.0051 &   3.8753 f
  I_SDRAM_TOP/I_SDRAM_IF/U4148/Y (AO22X1_HVT)        0.1815   1.0000            0.6381 &   4.5135 f
  I_SDRAM_TOP/I_SDRAM_IF/N740 (net)
                               1   1.1415 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/D (SDFFARX1_RVT)
                                            0.0114   0.1815   1.0000   0.0079   0.0079 &   4.5214 f
  data arrival time                                                                        4.5214

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0460     5.1460
  clock reconvergence pessimism                                                 0.0929     5.2389
  clock uncertainty                                                            -0.1000     5.1389
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/CLK (SDFFARX1_RVT)                        5.1389 r
  library setup time                                          1.0000           -0.6822     4.4567
  data required time                                                                       4.4567
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4567
  data arrival time                                                                       -4.5214
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0646


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__9_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__9_/Q (SDFFARX1_HVT)
                                                     0.3036   1.0000            1.3082 &   2.5324 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__9_ (net)
                               5   4.8990 
  I_SDRAM_TOP/I_SDRAM_IF/U4173/A2 (AO22X1_HVT)
                                            0.0000   0.3036   1.0000   0.0000   0.0000 &   2.5325 f
  I_SDRAM_TOP/I_SDRAM_IF/U4173/Y (AO22X1_HVT)        0.1812   1.0000            0.7426 &   3.2751 f
  I_SDRAM_TOP/I_SDRAM_IF/n2216 (net)
                               1   1.1279 
  I_SDRAM_TOP/I_SDRAM_IF/U4175/A1 (OR2X1_HVT)
                                            0.0110   0.1812   1.0000   0.0076   0.0076 &   3.2827 f
  I_SDRAM_TOP/I_SDRAM_IF/U4175/Y (OR2X1_HVT)         0.2207   1.0000            0.5541 &   3.8369 f
  I_SDRAM_TOP/I_SDRAM_IF/n2840 (net)
                               2   3.1382 
  I_SDRAM_TOP/I_SDRAM_IF/U4843/A2 (AO22X1_HVT)
                                            0.0227   0.2207   1.0000   0.0157   0.0157 &   3.8526 f
  I_SDRAM_TOP/I_SDRAM_IF/U4843/Y (AO22X1_HVT)        0.1882   1.0000            0.6810 &   4.5336 f
  I_SDRAM_TOP/I_SDRAM_IF/N952 (net)
                               1   1.3600 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/D (SDFFARX1_RVT)
                                            0.0207   0.1882   1.0000   0.0143   0.0143 &   4.5479 f
  data arrival time                                                                        4.5479

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0616     5.1616
  clock reconvergence pessimism                                                 0.0976     5.2592
  clock uncertainty                                                            -0.1000     5.1592
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/CLK (SDFFARX1_RVT)                        5.1592 r
  library setup time                                          1.0000           -0.6759     4.4833
  data required time                                                                       4.4833
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4833
  data arrival time                                                                       -4.5479
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0646


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2195     1.2195
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__11_/CLK (SDFFARX1_RVT)
                                                     0.1058                     0.0000     1.2195 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__11_/Q (SDFFARX1_RVT)
                                                     0.1248   1.0000            0.5679 &   1.7874 f
  I_SDRAM_TOP/I_SDRAM_IF/n17466 (net)
                               5   4.8168 
  I_SDRAM_TOP/I_SDRAM_IF/U11240/A2 (AO22X1_HVT)
                                            0.0080   0.1248   1.0000   0.0055   0.0056 &   1.7929 f
  I_SDRAM_TOP/I_SDRAM_IF/U11240/Y (AO22X1_HVT)       0.1736   1.0000            0.5849 &   2.3778 f
  I_SDRAM_TOP/I_SDRAM_IF/n7861 (net)
                               1   0.8855 
  I_SDRAM_TOP/I_SDRAM_IF/U11242/A1 (OR2X1_HVT)
                                            0.0066   0.1736   1.0000   0.0046   0.0046 &   2.3824 f
  I_SDRAM_TOP/I_SDRAM_IF/U11242/Y (OR2X1_HVT)        0.2600   1.0000            0.5735 &   2.9558 f
  I_SDRAM_TOP/I_SDRAM_IF/n8101 (net)
                               2   4.2523 
  I_SDRAM_TOP/I_SDRAM_IF/U11246/A2 (AO22X1_HVT)
                                            0.0431   0.2600   1.0000   0.0309   0.0310 &   2.9868 f
  I_SDRAM_TOP/I_SDRAM_IF/U11246/Y (AO22X1_HVT)       0.2139   1.0000            0.7396 &   3.7264 f
  I_SDRAM_TOP/I_SDRAM_IF/N467 (net)
                               1   2.1755 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__27_/D (SDFFARX1_HVT)
                                            0.0739   0.2139   1.0000   0.0533   0.0533 &   3.7797 f
  data arrival time                                                                        3.7797

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0526     5.1526
  clock reconvergence pessimism                                                 0.0703     5.2229
  clock uncertainty                                                            -0.1000     5.1229
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__27_/CLK (SDFFARX1_HVT)                        5.1229 r
  library setup time                                          1.0000           -1.4078     3.7151
  data required time                                                                       3.7151
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7151
  data arrival time                                                                       -3.7797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0646


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2285     1.2285
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__6_/CLK (SDFFARX2_HVT)
                                                     0.1113                     0.0000     1.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__6_/Q (SDFFARX2_HVT)
                                                     0.3470   1.0000            1.6818 &   2.9104 r
  I_SDRAM_TOP/I_SDRAM_IF/dftopt9 (net)
                               5   9.2052 
  I_SDRAM_TOP/I_SDRAM_IF/U10853/A2 (AO22X1_HVT)
                                            0.0259   0.3470   1.0000   0.0183   0.0185 &   2.9289 r
  I_SDRAM_TOP/I_SDRAM_IF/U10853/Y (AO22X1_HVT)       0.2431   1.0000            0.7755 &   3.7043 r
  I_SDRAM_TOP/I_SDRAM_IF/n7435 (net)
                               1   1.7438 
  I_SDRAM_TOP/I_SDRAM_IF/U10854/A2 (OR2X1_HVT)
                                            0.0969   0.2431   1.0000   0.0705   0.0705 &   3.7748 r
  I_SDRAM_TOP/I_SDRAM_IF/U10854/Y (OR2X1_HVT)        0.2331   1.0000            0.4375 &   4.2123 r
  I_SDRAM_TOP/I_SDRAM_IF/n8648 (net)
                               2   3.1879 
  I_SDRAM_TOP/I_SDRAM_IF/U10858/A2 (AO22X1_HVT)
                                            0.0439   0.2331   1.0000   0.0309   0.0309 &   4.2432 r
  I_SDRAM_TOP/I_SDRAM_IF/U10858/Y (AO22X1_HVT)       0.2278   1.0000            0.6751 &   4.9184 r
  I_SDRAM_TOP/I_SDRAM_IF/N2279 (net)
                               1   1.3327 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/D (SDFFARX1_LVT)
                                            0.0175   0.2278   1.0000   0.0121   0.0121 &   4.9305 r
  data arrival time                                                                        4.9305

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0580     5.1580
  clock reconvergence pessimism                                                 0.0976     5.2556
  clock uncertainty                                                            -0.1000     5.1556
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/CLK (SDFFARX1_LVT)                        5.1556 r
  library setup time                                          1.0000           -0.2895     4.8661
  data required time                                                                       4.8661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8661
  data arrival time                                                                       -4.9305
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0644


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2686     3.3186
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/Q (SDFFNARX1_HVT)
                                                     0.2324   1.0000            1.1399 &   4.4585 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_49 (net)
                               2   2.2549 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2239/A (NBUFFX2_LVT)
                                            0.0292   0.2324   1.0000   0.0203   0.0203 &   4.4788 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2239/Y (NBUFFX2_LVT)
                                                     0.0649   1.0000            0.1833 &   4.6621 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1670 (net)
                               4   2.8572 
  I_SDRAM_TOP/I_SDRAM_IF/U6123/A2 (AO22X1_HVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   4.6621 f
  I_SDRAM_TOP/I_SDRAM_IF/U6123/Y (AO22X1_HVT)        0.1696   1.0000            0.5311 &   5.1933 f
  I_SDRAM_TOP/I_SDRAM_IF/n3660 (net)
                               1   0.7626 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41198/A2 (OR2X1_HVT)
                                            0.0094   0.1696   1.0000   0.0065   0.0065 &   5.1998 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41198/Y (OR2X1_HVT)
                                                     0.1730   1.0000            0.4484 &   5.6482 f
  I_SDRAM_TOP/I_SDRAM_IF/n3776 (net)
                               2   1.7169 
  I_SDRAM_TOP/I_SDRAM_IF/U6129/A2 (AO22X1_LVT)
                                            0.0210   0.1730   1.0000   0.0146   0.0146 &   5.6627 f
  I_SDRAM_TOP/I_SDRAM_IF/U6129/Y (AO22X1_LVT)        0.0661   1.0000            0.2328 &   5.8955 f
  I_SDRAM_TOP/I_SDRAM_IF/N4104 (net)
                               1   1.8916 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/D (SDFFNARX1_HVT)
                                            0.0063   0.0661   1.0000   0.0043   0.0044 &   5.8999 f
  data arrival time                                                                        5.8999

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.0801     7.3768
  clock uncertainty                                                            -0.1000     7.2768
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/CLK (SDFFNARX1_HVT)                      7.2768 f
  library setup time                                          1.0000           -1.4413     5.8355
  data required time                                                                       5.8355
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8355
  data arrival time                                                                       -5.8999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0644


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2306     1.2306
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2306 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/Q (SDFFARX1_HVT)
                                                     0.2326   1.0000            1.3845 &   2.6151 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__19_ (net)
                               1   2.1659 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/A (INVX1_HVT)
                                            0.0061   0.2326   1.0000   0.0043   0.0044 &   2.6195 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/Y (INVX1_HVT)
                                                     0.1520   1.0000            0.2300 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_167 (net)
                               2   1.9102 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/A (INVX0_LVT)
                                            0.0000   0.1520   1.0000   0.0000   0.0000 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/Y (INVX0_LVT)
                                                     0.1528   1.0000            0.1776 &   3.0271 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_166 (net)
                               4   4.9941 
  I_SDRAM_TOP/I_SDRAM_IF/U3767/A2 (AO22X1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0001 &   3.0272 r
  I_SDRAM_TOP/I_SDRAM_IF/U3767/Y (AO22X1_HVT)        0.2134   1.0000            0.6005 &   3.6277 r
  I_SDRAM_TOP/I_SDRAM_IF/n1909 (net)
                               1   0.9525 
  I_SDRAM_TOP/I_SDRAM_IF/U3769/A1 (OR2X1_HVT)
                                            0.0291   0.2134   1.0000   0.0205   0.0205 &   3.6481 r
  I_SDRAM_TOP/I_SDRAM_IF/U3769/Y (OR2X1_HVT)         0.2680   1.0000            0.4577 &   4.1059 r
  I_SDRAM_TOP/I_SDRAM_IF/n2209 (net)
                               2   4.0767 
  I_SDRAM_TOP/I_SDRAM_IF/U3774/A2 (AO22X1_HVT)
                                            0.0562   0.2680   1.0000   0.0393   0.0394 &   4.1453 r
  I_SDRAM_TOP/I_SDRAM_IF/U3774/Y (AO22X1_HVT)        0.2413   1.0000            0.7141 &   4.8594 r
  I_SDRAM_TOP/I_SDRAM_IF/N1912 (net)
                               1   1.6965 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__15_/D (SDFFARX1_LVT)
                                            0.0948   0.2413   1.0000   0.0698   0.0698 &   4.9292 r
  data arrival time                                                                        4.9292

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0617     5.1617
  clock reconvergence pessimism                                                 0.0976     5.2593
  clock uncertainty                                                            -0.1000     5.1593
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__15_/CLK (SDFFARX1_LVT)                       5.1593 r
  library setup time                                          1.0000           -0.2944     4.8650
  data required time                                                                       4.8650
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8650
  data arrival time                                                                       -4.9292
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0642


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2251     1.2251
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__5_/CLK (SDFFARX1_HVT)
                                                     0.1107                     0.0000     1.2251 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__5_/Q (SDFFARX1_HVT)
                                                     0.1944   1.0000            1.2241 &   2.4492 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__5_ (net)
                               1   1.6020 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_155_809/A (INVX1_HVT)
                                            0.0211   0.1944   1.0000   0.0146   0.0146 &   2.4639 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_155_809/Y (INVX1_HVT)
                                                     0.1564   1.0000            0.2152 &   2.6791 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_241 (net)
                               2   2.0681 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_808/A (INVX0_LVT)
                                            0.0156   0.1564   1.0000   0.0108   0.0108 &   2.6899 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_808/Y (INVX0_LVT)
                                                     0.1052   1.0000            0.0954 &   2.7852 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_240 (net)
                               4   3.9943 
  I_SDRAM_TOP/I_SDRAM_IF/U10105/A2 (AO22X1_HVT)
                                            0.0049   0.1052   1.0000   0.0034   0.0035 &   2.7887 f
  I_SDRAM_TOP/I_SDRAM_IF/U10105/Y (AO22X1_HVT)       0.1672   1.0000            0.5605 &   3.3492 f
  I_SDRAM_TOP/I_SDRAM_IF/n6767 (net)
                               1   0.6847 
  I_SDRAM_TOP/I_SDRAM_IF/U10106/A2 (OR2X1_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   3.3492 f
  I_SDRAM_TOP/I_SDRAM_IF/U10106/Y (OR2X1_HVT)        0.2100   1.0000            0.4749 &   3.8241 f
  I_SDRAM_TOP/I_SDRAM_IF/n7339 (net)
                               2   2.8263 
  I_SDRAM_TOP/I_SDRAM_IF/U10739/A2 (AO22X1_HVT)
                                            0.0363   0.2100   1.0000   0.0260   0.0261 &   3.8502 f
  I_SDRAM_TOP/I_SDRAM_IF/U10739/Y (AO22X1_HVT)       0.1814   1.0000            0.6648 &   4.5150 f
  I_SDRAM_TOP/I_SDRAM_IF/N2108 (net)
                               1   1.1409 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/D (SDFFARX1_RVT)
                                            0.0422   0.1814   1.0000   0.0299   0.0299 &   4.5449 f
  data arrival time                                                                        4.5449

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0976     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/CLK (SDFFARX1_RVT)                       5.1537 r
  library setup time                                          1.0000           -0.6730     4.4807
  data required time                                                                       4.4807
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4807
  data arrival time                                                                       -4.5449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0642


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/Q (SDFFNARX1_HVT)
                                                     0.3523   1.0000            1.2295 &   4.5556 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_460 (net)
                               6   5.8127 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_43200/A2 (AO22X1_HVT)
                                            0.0901   0.3523   1.0000   0.0594   0.0596 &   4.6152 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_43200/Y (AO22X1_HVT)
                                                     0.1788   1.0000            0.7809 &   5.3961 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_23130 (net)
                               1   1.0428 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43199/A1 (OR2X1_RVT)
                                            0.0000   0.1788   1.0000   0.0000   0.0000 &   5.3961 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43199/Y (OR2X1_RVT)
                                                     0.0735   1.0000            0.3053 &   5.7014 f
  I_SDRAM_TOP/I_SDRAM_IF/n4188 (net)
                               1   0.8326 
  I_SDRAM_TOP/I_SDRAM_IF/U6523/A4 (AO22X1_RVT)
                                            0.0000   0.0735   1.0000   0.0000   0.0000 &   5.7014 f
  I_SDRAM_TOP/I_SDRAM_IF/U6523/Y (AO22X1_RVT)        0.0843   1.0000            0.2006 &   5.9021 f
  I_SDRAM_TOP/I_SDRAM_IF/N3403 (net)
                               1   0.8089 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_/D (SDFFNARX1_HVT)
                                            0.0082   0.0843   1.0000   0.0057   0.0057 &   5.9078 f
  data arrival time                                                                        5.9078

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2974
  clock reconvergence pessimism                                                 0.0894     7.3868
  clock uncertainty                                                            -0.1000     7.2868
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_/CLK (SDFFNARX1_HVT)                      7.2868 f
  library setup time                                          1.0000           -1.4432     5.8436
  data required time                                                                       5.8436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8436
  data arrival time                                                                       -5.9078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0641


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_646557117/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1993     1.1993
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/CLK (SDFFARX1_RVT)
                                                     0.0961                     0.0000     1.1993 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q (SDFFARX1_RVT)
                                                     0.1092   1.0000            0.6257 &   1.8251 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_rd_addr_2_ (net)
                               1   1.7975 
  I_SDRAM_TOP/ZBUF_44_inst_79858/A (NBUFFX16_HVT)
                                            0.0000   0.1092   1.0000   0.0000   0.0000 &   1.8251 r
  I_SDRAM_TOP/ZBUF_44_inst_79858/Y (NBUFFX16_HVT)    0.3238   1.0000            0.3827 &   2.2078 r
  I_SDRAM_TOP/ZBUF_44_109 (net)
                               7  72.0535 
  I_SDRAM_TOP/U62/A2 (NAND2X0_HVT)          0.0000   0.3286   1.0000   0.0000   0.0423 &   2.2501 r
  I_SDRAM_TOP/U62/Y (NAND2X0_HVT)                    0.3358   1.0000            0.4906 &   2.7407 f
  I_SDRAM_TOP/n234 (net)       1   1.4415 
  I_SDRAM_TOP/U63/A2 (AOI21X1_LVT)          0.0858   0.3358   1.0000   0.0599   0.0599 &   2.8006 f
  I_SDRAM_TOP/U63/Y (AOI21X1_LVT)                    0.0805   1.0000            0.3879 &   3.1885 r
  I_SDRAM_TOP/n379 (net)       2   4.2482 
  I_SDRAM_TOP/U184/A1 (XOR2X1_HVT)          0.0000   0.0805   1.0000   0.0000   0.0001 &   3.1886 r
  I_SDRAM_TOP/U184/Y (XOR2X1_HVT)                    0.3110   1.0000            0.9356 &   4.1242 f
  I_SDRAM_TOP/n330 (net)       1   2.1065 
  I_SDRAM_TOP/U185/S0 (MUX21X1_LVT)         0.0037   0.3110   1.0000   0.0026   0.0026 &   4.1268 f
  I_SDRAM_TOP/U185/Y (MUX21X1_LVT)                   0.0791   1.0000            0.3531 &   4.4799 f
  I_SDRAM_TOP/n348 (net)       1   1.4179 
  I_SDRAM_TOP/U201/A1 (NAND4X0_LVT)         0.0110   0.0791   1.0000   0.0078   0.0078 &   4.4877 f
  I_SDRAM_TOP/U201/Y (NAND4X0_LVT)                   0.1516   1.0000            0.1119 &   4.5996 r
  I_SDRAM_TOP/n349 (net)       1   1.9751 
  I_SDRAM_TOP/U202/A3 (OR3X1_LVT)           0.0478   0.1516   1.0000   0.0345   0.0345 &   4.6341 r
  I_SDRAM_TOP/U202/Y (OR3X1_LVT)                     0.0683   1.0000            0.1287 &   4.7628 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_N23 (net)
                               1   1.5517 
  I_SDRAM_TOP/ZBUF_21_inst_79729/A (NBUFFX8_LVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000 &   4.7628 r
  I_SDRAM_TOP/ZBUF_21_inst_79729/Y (NBUFFX8_LVT)     0.1588   1.0000            0.1527 &   4.9154 r
  I_SDRAM_TOP/ZBUF_21_91 (net)
                               1  55.6793 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/D (SDFFARX1_LVT)
                                            0.0000   0.1647   1.0000   0.0000   0.0286 &   4.9440 r
  data arrival time                                                                        4.9440

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0383     5.1383
  clock reconvergence pessimism                                                 0.1060     5.2443
  clock uncertainty                                                            -0.1000     5.1443
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK (SDFFARX1_LVT)           5.1443 r
  library setup time                                          1.0000           -0.2644     4.8799
  data required time                                                                       4.8799
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8799
  data arrival time                                                                       -4.9440
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0641


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2157     1.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__21_/CLK (SDFFARX1_HVT)
                                                     0.0883                     0.0000     1.2157 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__21_/Q (SDFFARX1_HVT)
                                                     0.3513   1.0000            1.3250 &   2.5407 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__21_ (net)
                               5   6.2153 
  I_SDRAM_TOP/I_SDRAM_IF/U3610/A2 (AO22X1_HVT)
                                            0.0715   0.3513   1.0000   0.0514   0.0514 &   2.5921 f
  I_SDRAM_TOP/I_SDRAM_IF/U3610/Y (AO22X1_HVT)        0.1696   1.0000            0.7685 &   3.3606 f
  I_SDRAM_TOP/I_SDRAM_IF/n1646 (net)
                               1   0.7588 
  I_SDRAM_TOP/I_SDRAM_IF/U3612/A1 (OR2X1_HVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000 &   3.3606 f
  I_SDRAM_TOP/I_SDRAM_IF/U3612/Y (OR2X1_HVT)         0.1732   1.0000            0.5092 &   3.8698 f
  I_SDRAM_TOP/I_SDRAM_IF/n2465 (net)
                               2   1.7195 
  I_SDRAM_TOP/I_SDRAM_IF/U3616/A2 (AO22X1_HVT)
                                            0.0309   0.1732   1.0000   0.0222   0.0222 &   3.8920 f
  I_SDRAM_TOP/I_SDRAM_IF/U3616/Y (AO22X1_HVT)        0.1865   1.0000            0.6398 &   4.5318 f
  I_SDRAM_TOP/I_SDRAM_IF/N1407 (net)
                               1   1.3056 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/D (SDFFARX1_RVT)
                                            0.0330   0.1865   1.0000   0.0237   0.0237 &   4.5555 f
  data arrival time                                                                        4.5555

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0633     5.1633
  clock reconvergence pessimism                                                 0.0976     5.2609
  clock uncertainty                                                            -0.1000     5.1609
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/CLK (SDFFARX1_RVT)                       5.1609 r
  library setup time                                          1.0000           -0.6694     4.4915
  data required time                                                                       4.4915
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4915
  data arrival time                                                                       -4.5555
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0640


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[20] (SRAM2RW64x32)
                                                     0.0382   1.0000            0.1158 &   1.3253 f
  I_SDRAM_TOP/net_sdram_if_wDQ[52] (net)
                               1   1.3469 
  I_SDRAM_TOP/sram_fixcell_43/A (NBUFFX8_HVT)
                                            0.0000   0.0382   1.0000   0.0000   0.0000 &   1.3253 f
  I_SDRAM_TOP/sram_fixcell_43/Y (NBUFFX8_HVT)        0.2421   1.0000            0.2914 &   1.6166 f
  I_SDRAM_TOP/sram_fixnet_43 (net)
                               1  28.2256 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D (SDFFNARX1_HVT)
                                            0.0096   0.2424   1.0000   0.0066   0.0150 &   1.6316 f
  data arrival time                                                                        1.6316

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1047     3.1547
  clock reconvergence pessimism                                                 0.0347     3.1894
  clock uncertainty                                                            -0.1000     3.0894
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK (SDFFNARX1_HVT)                      3.0894 f
  library setup time                                          1.0000           -1.5217     1.5676
  data required time                                                                       1.5676
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5676
  data arrival time                                                                       -1.6316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0640


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__27_/CLK (SDFFARX1_HVT)
                                                     0.1271                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__27_/Q (SDFFARX1_HVT)
                                                     0.2979   1.0000            1.3208 &   2.5474 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__27_ (net)
                               5   4.7527 
  I_SDRAM_TOP/I_SDRAM_IF/U2188/A2 (AO22X1_HVT)
                                            0.0252   0.2979   1.0000   0.0174   0.0175 &   2.5649 f
  I_SDRAM_TOP/I_SDRAM_IF/U2188/Y (AO22X1_HVT)        0.1781   1.0000            0.7344 &   3.2993 f
  I_SDRAM_TOP/I_SDRAM_IF/n812 (net)
                               1   1.0274 
  I_SDRAM_TOP/I_SDRAM_IF/U2190/A1 (OR2X1_HVT)
                                            0.0122   0.1781   1.0000   0.0084   0.0084 &   3.3077 f
  I_SDRAM_TOP/I_SDRAM_IF/U2190/Y (OR2X1_HVT)         0.2079   1.0000            0.5426 &   3.8503 f
  I_SDRAM_TOP/I_SDRAM_IF/n2000 (net)
                               2   2.7613 
  I_SDRAM_TOP/I_SDRAM_IF/U3889/A2 (AO22X1_HVT)
                                            0.0291   0.2079   1.0000   0.0205   0.0205 &   3.8708 f
  I_SDRAM_TOP/I_SDRAM_IF/U3889/Y (AO22X1_HVT)        0.1780   1.0000            0.6594 &   4.5302 f
  I_SDRAM_TOP/I_SDRAM_IF/N1160 (net)
                               1   1.0309 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__23_/D (SDFFARX1_RVT)
                                            0.0338   0.1780   1.0000   0.0243   0.0243 &   4.5545 f
  data arrival time                                                                        4.5545

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0569     5.1569
  clock reconvergence pessimism                                                 0.0975     5.2544
  clock uncertainty                                                            -0.1000     5.1544
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__23_/CLK (SDFFARX1_RVT)                       5.1544 r
  library setup time                                          1.0000           -0.6639     4.4905
  data required time                                                                       4.4905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4905
  data arrival time                                                                       -4.5545
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0640


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__20_/CLK (SDFFARX2_LVT)
                                                     0.0809                     0.0000     1.0787 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__20_/Q (SDFFARX2_LVT)
                                                     0.0701   1.0000            0.4497 &   1.5285 r
  I_PCI_TOP/n9019 (net)        2   2.0927 
  I_PCI_TOP/ZBUF_254_inst_35464/A (NBUFFX4_LVT)
                                            0.0000   0.0701   1.0000   0.0000   0.0000 &   1.5285 r
  I_PCI_TOP/ZBUF_254_inst_35464/Y (NBUFFX4_LVT)      0.1042   1.0000            0.1375 &   1.6660 r
  I_PCI_TOP/ZBUF_254_3981 (net)
                              11  15.9732 
  I_PCI_TOP/U6246/A2 (AND2X1_HVT)           0.0000   0.1043   1.0000   0.0000   0.0005 &   1.6665 r
  I_PCI_TOP/U6246/Y (AND2X1_HVT)                     0.2700   1.0000            0.4667 &   2.1333 r
  I_PCI_TOP/n7085 (net)        2   3.9984 
  I_PCI_TOP/U6291/A2 (XOR3X1_HVT)           0.0265   0.2700   1.0000   0.0183   0.0184 &   2.1516 r
  I_PCI_TOP/U6291/Y (XOR3X1_HVT)                     0.3333   1.0000            1.6320 &   3.7836 f
  I_PCI_TOP/n7152 (net)        1   4.2247 
  I_PCI_TOP/U6316/A (FADDX1_RVT)            0.0255   0.3333   1.0000   0.0177   0.0178 &   3.8014 f
  I_PCI_TOP/U6316/S (FADDX1_RVT)                     0.1309   1.0000            0.7484 &   4.5498 r
  I_PCI_TOP/n7171 (net)        1   2.0923 
  I_PCI_TOP/U6324/B (FADDX1_RVT)            0.0000   0.1309   1.0000   0.0000   0.0000 &   4.5498 r
  I_PCI_TOP/U6324/S (FADDX1_RVT)                     0.1478   1.0000            0.5055 &   5.0552 f
  I_PCI_TOP/n7184 (net)        1   2.1493 
  I_PCI_TOP/U6329/B (FADDX1_LVT)            0.0000   0.1478   1.0000   0.0000   0.0000 &   5.0552 f
  I_PCI_TOP/U6329/S (FADDX1_LVT)                     0.0780   1.0000            0.2582 &   5.3134 f
  I_PCI_TOP/n7259 (net)        1   2.3032 
  I_PCI_TOP/U6355/A (FADDX1_LVT)            0.0000   0.0780   1.0000   0.0000   0.0000 &   5.3134 f
  I_PCI_TOP/U6355/CO (FADDX1_LVT)                    0.0629   1.0000            0.1790 &   5.4924 f
  I_PCI_TOP/n7254 (net)        1   1.6707 
  I_PCI_TOP/U6354/CI (FADDX1_LVT)           0.0000   0.0629   1.0000   0.0000   0.0000 &   5.4925 f
  I_PCI_TOP/U6354/CO (FADDX1_LVT)                    0.0696   1.0000            0.1606 &   5.6531 f
  I_PCI_TOP/n7252 (net)        1   2.4937 
  I_PCI_TOP/U6353/B (FADDX1_LVT)            0.0000   0.0696   1.0000   0.0000   0.0000 &   5.6531 f
  I_PCI_TOP/U6353/CO (FADDX1_LVT)                    0.0849   1.0000            0.1765 &   5.8296 f
  I_PCI_TOP/n7248 (net)        1   3.9217 
  I_PCI_TOP/U6352/B (FADDX1_LVT)            0.0000   0.0849   1.0000   0.0000   0.0001 &   5.8297 f
  I_PCI_TOP/U6352/CO (FADDX1_LVT)                    0.0904   1.0000            0.1619 &   5.9916 f
  I_PCI_TOP/n7245 (net)        1   1.7696 
  I_PCI_TOP/U6351/CI (FADDX1_LVT)           0.0000   0.0904   1.0000   0.0000   0.0000 &   5.9916 f
  I_PCI_TOP/U6351/CO (FADDX1_LVT)                    0.0717   1.0000            0.1670 &   6.1587 f
  I_PCI_TOP/n7242 (net)        1   1.8673 
  I_PCI_TOP/U6350/CI (FADDX1_LVT)           0.0000   0.0717   1.0000   0.0000   0.0000 &   6.1587 f
  I_PCI_TOP/U6350/CO (FADDX1_LVT)                    0.0664   1.0000            0.1564 &   6.3151 f
  I_PCI_TOP/n7239 (net)        1   1.7442 
  I_PCI_TOP/U6349/CI (FADDX1_LVT)           0.0000   0.0664   1.0000   0.0000   0.0000 &   6.3151 f
  I_PCI_TOP/U6349/CO (FADDX1_LVT)                    0.0675   1.0000            0.1558 &   6.4709 f
  I_PCI_TOP/n7236 (net)        1   1.8948 
  I_PCI_TOP/U6348/CI (FADDX1_LVT)           0.0000   0.0675   1.0000   0.0000   0.0000 &   6.4710 f
  I_PCI_TOP/U6348/CO (FADDX1_LVT)                    0.0902   1.0000            0.1593 &   6.6303 f
  I_PCI_TOP/n7233 (net)        1   2.1456 
  I_PCI_TOP/U6347/B (FADDX1_LVT)            0.0000   0.0902   1.0000   0.0000   0.0000 &   6.6303 f
  I_PCI_TOP/U6347/CO (FADDX1_LVT)                    0.0956   1.0000            0.1794 &   6.8097 f
  I_PCI_TOP/n7230 (net)        1   3.2026 
  I_PCI_TOP/U6346/CI (FADDX1_LVT)           0.0000   0.0956   1.0000   0.0000   0.0001 &   6.8098 f
  I_PCI_TOP/U6346/CO (FADDX1_LVT)                    0.0934   1.0000            0.1693 &   6.9791 f
  I_PCI_TOP/n7227 (net)        1   1.8477 
  I_PCI_TOP/U6345/CI (FADDX1_LVT)           0.0000   0.0934   1.0000   0.0000   0.0000 &   6.9791 f
  I_PCI_TOP/U6345/CO (FADDX1_LVT)                    0.0905   1.0000            0.1747 &   7.1538 f
  I_PCI_TOP/n7224 (net)        1   2.4317 
  I_PCI_TOP/U6344/CI (FADDX1_LVT)           0.0104   0.0905   1.0000   0.0072   0.0072 &   7.1610 f
  I_PCI_TOP/U6344/CO (FADDX1_LVT)                    0.0879   1.0000            0.1637 &   7.3247 f
  I_PCI_TOP/n7221 (net)        1   1.6139 
  I_PCI_TOP/U6343/CI (FADDX1_LVT)           0.0000   0.0879   1.0000   0.0000   0.0000 &   7.3247 f
  I_PCI_TOP/U6343/CO (FADDX1_LVT)                    0.0884   1.0000            0.1666 &   7.4913 f
  I_PCI_TOP/n7218 (net)        1   1.9248 
  I_PCI_TOP/U6342/CI (FADDX1_LVT)           0.0000   0.0884   1.0000   0.0000   0.0000 &   7.4913 f
  I_PCI_TOP/U6342/CO (FADDX1_LVT)                    0.0887   1.0000            0.1670 &   7.6584 f
  I_PCI_TOP/n7215 (net)        1   1.9360 
  I_PCI_TOP/U6341/CI (FADDX1_LVT)           0.0000   0.0887   1.0000   0.0000   0.0000 &   7.6584 f
  I_PCI_TOP/U6341/CO (FADDX1_LVT)                    0.0895   1.0000            0.1683 &   7.8267 f
  I_PCI_TOP/n7212 (net)        1   2.0256 
  I_PCI_TOP/U6340/CI (FADDX1_LVT)           0.0000   0.0895   1.0000   0.0000   0.0000 &   7.8267 f
  I_PCI_TOP/U6340/CO (FADDX1_LVT)                    0.0886   1.0000            0.1686 &   7.9953 f
  I_PCI_TOP/n7209 (net)        1   2.0195 
  I_PCI_TOP/U6339/CI (FADDX1_LVT)           0.0000   0.0886   1.0000   0.0000   0.0000 &   7.9953 f
  I_PCI_TOP/U6339/CO (FADDX1_LVT)                    0.0679   1.0000            0.1499 &   8.1452 f
  I_PCI_TOP/n8732 (net)        1   0.7383 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__31_/D (SDFFARX1_LVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000 &   8.1452 f
  data arrival time                                                                        8.1452

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9523     8.4523
  clock reconvergence pessimism                                                 0.0855     8.5378
  clock uncertainty                                                            -0.1000     8.4378
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__31_/CLK (SDFFARX1_LVT)                            8.4378 r
  library setup time                                          1.0000           -0.3565     8.0813
  data required time                                                                       8.0813
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0813
  data arrival time                                                                       -8.1452
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0639


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58248/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2291     1.2291
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_/CLK (SDFFARX2_HVT)
                                                     0.1324                     0.0000     1.2291 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_/Q (SDFFARX2_HVT)
                                                     0.3341   1.0000            1.6884 &   2.9174 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__11_ (net)
                               5   8.3694 
  I_SDRAM_TOP/I_SDRAM_IF/U4802/A2 (AO22X1_HVT)
                                            0.0526   0.3341   1.0000   0.0349   0.0350 &   2.9524 r
  I_SDRAM_TOP/I_SDRAM_IF/U4802/Y (AO22X1_HVT)        0.2418   1.0000            0.7646 &   3.7170 r
  I_SDRAM_TOP/I_SDRAM_IF/n2806 (net)
                               1   1.7092 
  I_SDRAM_TOP/I_SDRAM_IF/U4803/A2 (OR2X1_HVT)
                                            0.0699   0.2418   1.0000   0.0474   0.0474 &   3.7644 r
  I_SDRAM_TOP/I_SDRAM_IF/U4803/Y (OR2X1_HVT)         0.1727   1.0000            0.4015 &   4.1659 r
  I_SDRAM_TOP/I_SDRAM_IF/n2984 (net)
                               2   1.6456 
  I_SDRAM_TOP/I_SDRAM_IF/U5023/A4 (AO22X1_HVT)
                                            0.0097   0.1727   1.0000   0.0067   0.0067 &   4.1726 r
  I_SDRAM_TOP/I_SDRAM_IF/U5023/Y (AO22X1_HVT)        0.2647   1.0000            0.5818 &   4.7544 r
  I_SDRAM_TOP/I_SDRAM_IF/N1496 (net)
                               1   2.3272 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__11_/D (SDFFARX1_RVT)
                                            0.0428   0.2647   1.0000   0.0306   0.0306 &   4.7850 r
  data arrival time                                                                        4.7850

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0628     5.1628
  clock reconvergence pessimism                                                 0.1176     5.2804
  clock uncertainty                                                            -0.1000     5.1804
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__11_/CLK (SDFFARX1_RVT)                       5.1804 r
  library setup time                                          1.0000           -0.4593     4.7211
  data required time                                                                       4.7211
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7211
  data arrival time                                                                       -4.7850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0639


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_/Q (SDFFNARX1_HVT)
                                                     0.3011   1.0000            1.1959 &   4.5228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_380 (net)
                               5   4.3709 
  I_SDRAM_TOP/I_SDRAM_IF/U7137/A2 (AO22X1_HVT)
                                            0.0000   0.3011   1.0000   0.0000   0.0000 &   4.5228 f
  I_SDRAM_TOP/I_SDRAM_IF/U7137/Y (AO22X1_HVT)        0.1912   1.0000            0.7514 &   5.2742 f
  I_SDRAM_TOP/I_SDRAM_IF/n4284 (net)
                               1   1.4511 
  I_SDRAM_TOP/I_SDRAM_IF/U7139/A1 (OR2X1_RVT)
                                            0.0466   0.1912   1.0000   0.0326   0.0327 &   5.3069 f
  I_SDRAM_TOP/I_SDRAM_IF/U7139/Y (OR2X1_RVT)         0.0829   1.0000            0.3304 &   5.6373 f
  I_SDRAM_TOP/I_SDRAM_IF/n5518 (net)
                               2   1.8023 
  I_SDRAM_TOP/I_SDRAM_IF/U8719/A2 (AO22X1_RVT)
                                            0.0029   0.0829   1.0000   0.0020   0.0020 &   5.6392 f
  I_SDRAM_TOP/I_SDRAM_IF/U8719/Y (AO22X1_RVT)        0.0855   1.0000            0.3033 &   5.9426 f
  I_SDRAM_TOP/I_SDRAM_IF/N3543 (net)
                               1   0.9054 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__31_/D (SDFFNARX2_HVT)
                                            0.0062   0.0855   1.0000   0.0043   0.0043 &   5.9469 f
  data arrival time                                                                        5.9469

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.1055     7.4018
  clock uncertainty                                                            -0.1000     7.3018
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__31_/CLK (SDFFNARX2_HVT)                      7.3018 f
  library setup time                                          1.0000           -1.4187     5.8831
  data required time                                                                       5.8831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8831
  data arrival time                                                                       -5.9469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0638


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2157     1.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/CLK (SDFFARX2_HVT)
                                                     0.0883                     0.0000     1.2157 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/Q (SDFFARX2_HVT)
                                                     0.3470   1.0000            1.4952 &   2.7108 f
  I_SDRAM_TOP/I_SDRAM_IF/dftopt5 (net)
                               5  10.6808 
  I_SDRAM_TOP/I_SDRAM_IF/U10989/A4 (AO22X1_HVT)
                                            0.0311   0.3470   1.0000   0.0215   0.0218 &   2.7326 f
  I_SDRAM_TOP/I_SDRAM_IF/U10989/Y (AO22X1_HVT)       0.1639   1.0000            0.5399 &   3.2725 f
  I_SDRAM_TOP/I_SDRAM_IF/n7562 (net)
                               1   0.5801 
  I_SDRAM_TOP/I_SDRAM_IF/U10991/A1 (OR2X1_HVT)
                                            0.0000   0.1639   1.0000   0.0000   0.0000 &   3.2725 f
  I_SDRAM_TOP/I_SDRAM_IF/U10991/Y (OR2X1_HVT)        0.2514   1.0000            0.5606 &   3.8331 f
  I_SDRAM_TOP/I_SDRAM_IF/n8863 (net)
                               2   4.0251 
  I_SDRAM_TOP/I_SDRAM_IF/U11856/A2 (AO22X1_HVT)
                                            0.0380   0.2514   1.0000   0.0270   0.0271 &   3.8602 f
  I_SDRAM_TOP/I_SDRAM_IF/U11856/Y (AO22X1_HVT)       0.1648   1.0000            0.6778 &   4.5379 f
  I_SDRAM_TOP/I_SDRAM_IF/N2308 (net)
                               1   0.6108 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/D (SDFFARX1_RVT)
                                            0.0000   0.1648   1.0000   0.0000   0.0000 &   4.5379 f
  data arrival time                                                                        4.5379

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0554     5.1554
  clock reconvergence pessimism                                                 0.0826     5.2380
  clock uncertainty                                                            -0.1000     5.1380
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/CLK (SDFFARX1_RVT)                       5.1380 r
  library setup time                                          1.0000           -0.6638     4.4741
  data required time                                                                       4.4741
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4741
  data arrival time                                                                       -4.5379
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0638


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2175     3.2675
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2675 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_/Q (SDFFNARX1_HVT)
                                                     0.3597   1.0000            1.2272 &   4.4946 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_480 (net)
                               6   6.0190 
  I_SDRAM_TOP/I_SDRAM_IF/U10385/A2 (AO22X1_HVT)
                                            0.0972   0.3597   1.0000   0.0643   0.0645 &   4.5592 f
  I_SDRAM_TOP/I_SDRAM_IF/U10385/Y (AO22X1_HVT)       0.1766   1.0000            0.7846 &   5.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/n7019 (net)
                               1   0.9728 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40954/A1 (OR2X1_LVT)
                                            0.0000   0.1766   1.0000   0.0000   0.0000 &   5.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40954/Y (OR2X1_LVT)
                                                     0.0592   1.0000            0.1926 &   5.5364 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22108 (net)
                               1   1.2901 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40953/A2 (AO22X1_RVT)
                                            0.0064   0.0592   1.0000   0.0044   0.0044 &   5.5408 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40953/Y (AO22X1_RVT)
                                                     0.0923   1.0000            0.2955 &   5.8363 f
  I_SDRAM_TOP/I_SDRAM_IF/N3343 (net)
                               1   1.4675 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/D (SDFFNARX1_HVT)
                                            0.0068   0.0923   1.0000   0.0047   0.0047 &   5.8410 f
  data arrival time                                                                        5.8410

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/CLK (SDFFNARX1_HVT)                      7.2273 f
  library setup time                                          1.0000           -1.4501     5.7772
  data required time                                                                       5.7772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7772
  data arrival time                                                                       -5.8410
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0638


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614256794/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__25_/CLK (SDFFARX1_HVT)
                                                     0.1118                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__25_/Q (SDFFARX1_HVT)
                                                     0.3461   1.0000            1.3390 &   2.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__25_ (net)
                               5   6.0750 
  I_SDRAM_TOP/I_SDRAM_IF/U2881/A2 (AO22X1_HVT)
                                            0.0000   0.3461   1.0000   0.0000   0.0001 &   2.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/U2881/Y (AO22X1_HVT)        0.1786   1.0000            0.7755 &   3.3379 f
  I_SDRAM_TOP/I_SDRAM_IF/n1171 (net)
                               1   1.0366 
  I_SDRAM_TOP/I_SDRAM_IF/U2883/A1 (OR2X1_HVT)
                                            0.0409   0.1786   1.0000   0.0287   0.0287 &   3.3666 f
  I_SDRAM_TOP/I_SDRAM_IF/U2883/Y (OR2X1_HVT)         0.1673   1.0000            0.5113 &   3.8778 f
  I_SDRAM_TOP/I_SDRAM_IF/n7734 (net)
                               2   1.5322 
  I_SDRAM_TOP/I_SDRAM_IF/U11148/A2 (AO22X1_HVT)
                                            0.0094   0.1673   1.0000   0.0065   0.0065 &   3.8843 f
  I_SDRAM_TOP/I_SDRAM_IF/U11148/Y (AO22X1_HVT)       0.2111   1.0000            0.6608 &   4.5451 f
  I_SDRAM_TOP/I_SDRAM_IF/N1629 (net)
                               1   2.0999 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/D (SDFFARX1_RVT)
                                            0.0084   0.2111   1.0000   0.0058   0.0058 &   4.5510 f
  data arrival time                                                                        4.5510

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0578     5.1578
  clock reconvergence pessimism                                                 0.1168     5.2746
  clock uncertainty                                                            -0.1000     5.1746
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/CLK (SDFFARX1_RVT)                       5.1746 r
  library setup time                                          1.0000           -0.6871     4.4874
  data required time                                                                       4.4874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4874
  data arrival time                                                                       -4.5510
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0635


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2230     1.2230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/CLK (SDFFARX1_HVT)
                                                     0.1122                     0.0000     1.2230 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/Q (SDFFARX1_HVT)
                                                     0.3244   1.0000            1.3260 &   2.5490 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__5_ (net)
                               5   5.4777 
  I_SDRAM_TOP/I_SDRAM_IF/U2583/A2 (AO22X1_HVT)
                                            0.0566   0.3244   1.0000   0.0399   0.0399 &   2.5889 f
  I_SDRAM_TOP/I_SDRAM_IF/U2583/Y (AO22X1_HVT)        0.1808   1.0000            0.7597 &   3.3486 f
  I_SDRAM_TOP/I_SDRAM_IF/n1015 (net)
                               1   1.1123 
  I_SDRAM_TOP/I_SDRAM_IF/U2585/A1 (OR2X1_HVT)
                                            0.0314   0.1808   1.0000   0.0218   0.0218 &   3.3704 f
  I_SDRAM_TOP/I_SDRAM_IF/U2585/Y (OR2X1_HVT)         0.1676   1.0000            0.5134 &   3.8838 f
  I_SDRAM_TOP/I_SDRAM_IF/n3014 (net)
                               2   1.5409 
  I_SDRAM_TOP/I_SDRAM_IF/U2592/A2 (AO22X1_HVT)
                                            0.0112   0.1676   1.0000   0.0078   0.0078 &   3.8916 f
  I_SDRAM_TOP/I_SDRAM_IF/U2592/Y (AO22X1_HVT)        0.1911   1.0000            0.6403 &   4.5319 f
  I_SDRAM_TOP/I_SDRAM_IF/N1166 (net)
                               1   1.4567 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__29_/D (SDFFARX1_RVT)
                                            0.0097   0.1911   1.0000   0.0067   0.0067 &   4.5386 f
  data arrival time                                                                        4.5386

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0976     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__29_/CLK (SDFFARX1_RVT)                       5.1537 r
  library setup time                                          1.0000           -0.6781     4.4756
  data required time                                                                       4.4756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4756
  data arrival time                                                                       -4.5386
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0630


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2157     1.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/CLK (SDFFARX2_HVT)
                                                     0.0883                     0.0000     1.2157 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/Q (SDFFARX2_HVT)
                                                     0.3470   1.0000            1.4952 &   2.7108 f
  I_SDRAM_TOP/I_SDRAM_IF/dftopt5 (net)
                               5  10.6808 
  I_SDRAM_TOP/I_SDRAM_IF/U10948/A2 (AO22X1_HVT)
                                            0.0311   0.3470   1.0000   0.0215   0.0218 &   2.7326 f
  I_SDRAM_TOP/I_SDRAM_IF/U10948/Y (AO22X1_HVT)       0.1648   1.0000            0.7586 &   3.4912 f
  I_SDRAM_TOP/I_SDRAM_IF/n7524 (net)
                               1   0.6117 
  I_SDRAM_TOP/I_SDRAM_IF/U10950/A1 (OR2X1_HVT)
                                            0.0000   0.1648   1.0000   0.0000   0.0000 &   3.4912 f
  I_SDRAM_TOP/I_SDRAM_IF/U10950/Y (OR2X1_HVT)        0.2284   1.0000            0.5456 &   4.0367 f
  I_SDRAM_TOP/I_SDRAM_IF/n7575 (net)
                               2   3.3605 
  I_SDRAM_TOP/I_SDRAM_IF/U10998/A4 (AO22X1_HVT)
                                            0.0068   0.2284   1.0000   0.0047   0.0048 &   4.0415 f
  I_SDRAM_TOP/I_SDRAM_IF/U10998/Y (AO22X1_HVT)       0.1781   1.0000            0.4769 &   4.5184 f
  I_SDRAM_TOP/I_SDRAM_IF/N2296 (net)
                               1   1.0342 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/D (SDFFARX1_RVT)
                                            0.0227   0.1781   1.0000   0.0159   0.0159 &   4.5343 f
  data arrival time                                                                        4.5343

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0556     5.1556
  clock reconvergence pessimism                                                 0.0826     5.2382
  clock uncertainty                                                            -0.1000     5.1382
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/CLK (SDFFARX1_RVT)                       5.1382 r
  library setup time                                          1.0000           -0.6670     4.4713
  data required time                                                                       4.4713
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4713
  data arrival time                                                                       -4.5343
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0630


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2767     3.3267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/CLK (SDFFNARX1_HVT)
                                                     0.0770                     0.0000     3.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/Q (SDFFNARX1_HVT)
                                                     0.2253   1.0000            1.1301 &   4.4568 f
  I_SDRAM_TOP/I_SDRAM_IF/n1769 (net)
                               2   2.0326 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_62_1985/A (NBUFFX2_LVT)
                                            0.0259   0.2253   1.0000   0.0179   0.0180 &   4.4748 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_62_1985/Y (NBUFFX2_LVT)
                                                     0.0655   1.0000            0.1839 &   4.6587 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1416 (net)
                               4   3.5902 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40999/A2 (AO22X1_HVT)
                                            0.0000   0.0655   1.0000   0.0000   0.0000 &   4.6587 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40999/Y (AO22X1_HVT)
                                                     0.2003   1.0000            0.5668 &   5.2256 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22126 (net)
                               1   1.7602 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40998/A1 (OR2X1_RVT)
                                            0.0327   0.2003   1.0000   0.0227   0.0227 &   5.2483 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40998/Y (OR2X1_RVT)
                                                     0.0791   1.0000            0.3329 &   5.5812 f
  I_SDRAM_TOP/I_SDRAM_IF/n4923 (net)
                               2   1.4865 
  I_SDRAM_TOP/I_SDRAM_IF/U6537/A2 (AO22X1_RVT)
                                            0.0000   0.0791   1.0000   0.0000   0.0000 &   5.5812 f
  I_SDRAM_TOP/I_SDRAM_IF/U6537/Y (AO22X1_RVT)        0.0931   1.0000            0.3102 &   5.8914 f
  I_SDRAM_TOP/I_SDRAM_IF/N3508 (net)
                               1   1.4287 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__28_/D (SDFFNARX1_HVT)
                                            0.0126   0.0931   1.0000   0.0089   0.0089 &   5.9002 f
  data arrival time                                                                        5.9002

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.0894     7.3864
  clock uncertainty                                                            -0.1000     7.2864
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__28_/CLK (SDFFNARX1_HVT)                      7.2864 f
  library setup time                                          1.0000           -1.4489     5.8375
  data required time                                                                       5.8375
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8375
  data arrival time                                                                       -5.9002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0627


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2265     1.2265
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2265 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/Q (SDFFARX1_HVT)
                                                     0.2777   1.0000            1.2949 &   2.5214 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__2_ (net)
                               5   4.1846 
  I_SDRAM_TOP/I_SDRAM_IF/U10791/A2 (AO22X1_HVT)
                                            0.0386   0.2777   1.0000   0.0272   0.0273 &   2.5487 f
  I_SDRAM_TOP/I_SDRAM_IF/U10791/Y (AO22X1_HVT)       0.1953   1.0000            0.7360 &   3.2847 f
  I_SDRAM_TOP/I_SDRAM_IF/n7391 (net)
                               1   1.5851 
  I_SDRAM_TOP/I_SDRAM_IF/U10793/A1 (OR2X1_HVT)
                                            0.0186   0.1953   1.0000   0.0129   0.0129 &   3.2976 f
  I_SDRAM_TOP/I_SDRAM_IF/U10793/Y (OR2X1_HVT)        0.1896   1.0000            0.5444 &   3.8420 f
  I_SDRAM_TOP/I_SDRAM_IF/n8316 (net)
                               2   2.2271 
  I_SDRAM_TOP/I_SDRAM_IF/U11567/A2 (AO22X1_HVT)
                                            0.0147   0.1896   1.0000   0.0102   0.0102 &   3.8522 f
  I_SDRAM_TOP/I_SDRAM_IF/U11567/Y (AO22X1_HVT)       0.1884   1.0000            0.6555 &   4.5077 f
  I_SDRAM_TOP/I_SDRAM_IF/N1800 (net)
                               1   1.3679 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/D (SDFFARX1_RVT)
                                            0.0297   0.1884   1.0000   0.0212   0.0212 &   4.5289 f
  data arrival time                                                                        4.5289

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0826     5.2387
  clock uncertainty                                                            -0.1000     5.1387
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/CLK (SDFFARX1_RVT)                       5.1387 r
  library setup time                                          1.0000           -0.6724     4.4663
  data required time                                                                       4.4663
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4663
  data arrival time                                                                       -4.5289
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0626


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641857070/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2682     3.3182
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__30_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__30_/Q (SDFFNARX1_HVT)
                                                     0.3340   1.0000            1.2204 &   4.5386 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_41 (net)
                               5   5.2984 
  I_SDRAM_TOP/I_SDRAM_IF/U9427/A2 (AO22X1_HVT)
                                            0.0392   0.3340   1.0000   0.0273   0.0273 &   4.5659 f
  I_SDRAM_TOP/I_SDRAM_IF/U9427/Y (AO22X1_HVT)        0.1866   1.0000            0.7741 &   5.3400 f
  I_SDRAM_TOP/I_SDRAM_IF/n6262 (net)
                               1   1.2982 
  I_SDRAM_TOP/I_SDRAM_IF/U9428/A2 (OR2X1_RVT)
                                            0.0085   0.1866   1.0000   0.0059   0.0059 &   5.3459 f
  I_SDRAM_TOP/I_SDRAM_IF/U9428/Y (OR2X1_RVT)         0.0817   1.0000            0.2698 &   5.6157 f
  I_SDRAM_TOP/I_SDRAM_IF/n6459 (net)
                               2   1.6843 
  I_SDRAM_TOP/I_SDRAM_IF/U9715/A2 (AO22X1_RVT)
                                            0.0000   0.0817   1.0000   0.0000   0.0000 &   5.6157 f
  I_SDRAM_TOP/I_SDRAM_IF/U9715/Y (AO22X1_RVT)        0.0839   1.0000            0.2996 &   5.9153 f
  I_SDRAM_TOP/I_SDRAM_IF/N4159 (net)
                               1   0.7826 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0839   1.0000   0.0000   0.0000 &   5.9153 f
  data arrival time                                                                        5.9153

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.0987     7.3928
  clock uncertainty                                                            -0.1000     7.2928
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__14_/CLK (SDFFNARX1_HVT)                      7.2928 f
  library setup time                                          1.0000           -1.4401     5.8527
  data required time                                                                       5.8527
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8527
  data arrival time                                                                       -5.9153
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0626


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2202     1.2202
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2202 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/Q (SDFFARX1_HVT)
                                                     0.3220   1.0000            1.3198 &   2.5400 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_20__2_ (net)
                               5   5.4084 
  I_SDRAM_TOP/I_SDRAM_IF/U2892/A2 (AO22X1_HVT)
                                            0.0415   0.3220   1.0000   0.0284   0.0284 &   2.5685 f
  I_SDRAM_TOP/I_SDRAM_IF/U2892/Y (AO22X1_HVT)        0.1783   1.0000            0.7550 &   3.3235 f
  I_SDRAM_TOP/I_SDRAM_IF/n1177 (net)
                               1   1.0326 
  I_SDRAM_TOP/I_SDRAM_IF/U2894/A1 (OR2X1_HVT)
                                            0.0135   0.1783   1.0000   0.0093   0.0093 &   3.3328 f
  I_SDRAM_TOP/I_SDRAM_IF/U2894/Y (OR2X1_HVT)         0.1652   1.0000            0.5091 &   3.8419 f
  I_SDRAM_TOP/I_SDRAM_IF/n2471 (net)
                               2   1.4648 
  I_SDRAM_TOP/I_SDRAM_IF/U2898/A2 (AO22X1_HVT)
                                            0.0233   0.1652   1.0000   0.0155   0.0155 &   3.8574 f
  I_SDRAM_TOP/I_SDRAM_IF/U2898/Y (AO22X1_HVT)        0.1994   1.0000            0.6473 &   4.5047 f
  I_SDRAM_TOP/I_SDRAM_IF/N1345 (net)
                               1   1.7278 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__18_/D (SDFFARX1_RVT)
                                            0.0114   0.1994   1.0000   0.0079   0.0079 &   4.5126 f
  data arrival time                                                                        4.5126

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0476     5.1476
  clock reconvergence pessimism                                                 0.0929     5.2406
  clock uncertainty                                                            -0.1000     5.1406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__18_/CLK (SDFFARX1_RVT)                       5.1406 r
  library setup time                                          1.0000           -0.6904     4.4502
  data required time                                                                       4.4502
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4502
  data arrival time                                                                       -4.5126
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0625


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__6_/CLK (SDFFNARX1_HVT)
                                                     0.0755                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__6_/Q (SDFFNARX1_HVT)
                                                     0.2864   1.0000            1.1845 &   4.5098 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_456 (net)
                               5   3.9514 
  I_SDRAM_TOP/I_SDRAM_IF/U6657/A2 (AO22X1_HVT)
                                            0.0000   0.2864   1.0000   0.0000   0.0000 &   4.5099 f
  I_SDRAM_TOP/I_SDRAM_IF/U6657/Y (AO22X1_HVT)        0.1902   1.0000            0.7379 &   5.2478 f
  I_SDRAM_TOP/I_SDRAM_IF/n3988 (net)
                               1   1.4208 
  I_SDRAM_TOP/I_SDRAM_IF/U6659/A1 (OR2X1_RVT)
                                            0.0294   0.1902   1.0000   0.0204   0.0204 &   5.2682 f
  I_SDRAM_TOP/I_SDRAM_IF/U6659/Y (OR2X1_RVT)         0.0892   1.0000            0.3369 &   5.6051 f
  I_SDRAM_TOP/I_SDRAM_IF/n5159 (net)
                               2   2.3643 
  I_SDRAM_TOP/I_SDRAM_IF/U8285/A2 (AO22X1_RVT)
                                            0.0036   0.0892   1.0000   0.0025   0.0025 &   5.6076 f
  I_SDRAM_TOP/I_SDRAM_IF/U8285/Y (AO22X1_RVT)        0.0843   1.0000            0.3061 &   5.9137 f
  I_SDRAM_TOP/I_SDRAM_IF/N3407 (net)
                               1   0.8110 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/D (SDFFNARX1_HVT)
                                            0.0083   0.0843   1.0000   0.0057   0.0057 &   5.9194 f
  data arrival time                                                                        5.9194

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2974
  clock reconvergence pessimism                                                 0.1028     7.4002
  clock uncertainty                                                            -0.1000     7.3002
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/CLK (SDFFNARX1_HVT)                      7.3002 f
  library setup time                                          1.0000           -1.4432     5.8570
  data required time                                                                       5.8570
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8570
  data arrival time                                                                       -5.9194
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0624


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__18_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__18_/Q (SDFFARX1_HVT)
                                                     0.3103   1.0000            1.3123 &   2.5368 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__18_ (net)
                               5   5.0835 
  I_SDRAM_TOP/I_SDRAM_IF/U4284/A1 (OA22X1_HVT)
                                            0.0210   0.3103   1.0000   0.0146   0.0146 &   2.5515 f
  I_SDRAM_TOP/I_SDRAM_IF/U4284/Y (OA22X1_HVT)        0.2345   1.0000            0.8463 &   3.3978 f
  I_SDRAM_TOP/I_SDRAM_IF/n2291 (net)
                               1   1.0705 
  I_SDRAM_TOP/I_SDRAM_IF/U4285/A2 (AND2X1_HVT)
                                            0.0614   0.2345   1.0000   0.0431   0.0431 &   3.4408 f
  I_SDRAM_TOP/I_SDRAM_IF/U4285/Y (AND2X1_HVT)        0.1899   1.0000            0.4652 &   3.9060 f
  I_SDRAM_TOP/I_SDRAM_IF/n3038 (net)
                               2   2.0079 
  I_SDRAM_TOP/I_SDRAM_IF/U5069/A2 (AO22X1_HVT)
                                            0.0061   0.1899   1.0000   0.0042   0.0043 &   3.9103 f
  I_SDRAM_TOP/I_SDRAM_IF/U5069/Y (AO22X1_HVT)        0.1702   1.0000            0.6342 &   4.5445 f
  I_SDRAM_TOP/I_SDRAM_IF/N2160 (net)
                               1   0.7812 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__10_/D (SDFFARX1_RVT)
                                            0.0066   0.1702   1.0000   0.0045   0.0046 &   4.5491 f
  data arrival time                                                                        4.5491

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0976     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__10_/CLK (SDFFARX1_RVT)                       5.1537 r
  library setup time                                          1.0000           -0.6670     4.4867
  data required time                                                                       4.4867
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4867
  data arrival time                                                                       -4.5491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0624


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__18_/CLK (SDFFNARX1_HVT)
                                                     0.0642                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__18_/Q (SDFFNARX1_HVT)
                                                     0.3408   1.0000            1.2117 &   4.5390 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_695 (net)
                               5   5.4871 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41241/A2 (AO22X1_HVT)
                                            0.0392   0.3408   1.0000   0.0263   0.0264 &   4.5653 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41241/Y (AO22X1_HVT)
                                                     0.1888   1.0000            0.7823 &   5.3476 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22221 (net)
                               1   1.3712 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41240/A1 (OR2X1_RVT)
                                            0.0374   0.1888   1.0000   0.0261   0.0261 &   5.3737 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41240/Y (OR2X1_RVT)
                                                     0.0826   1.0000            0.3284 &   5.7021 f
  I_SDRAM_TOP/I_SDRAM_IF/n9219 (net)
                               2   1.7931 
  I_SDRAM_TOP/I_SDRAM_IF/U7327/A4 (AO22X1_RVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000 &   5.7021 f
  I_SDRAM_TOP/I_SDRAM_IF/U7327/Y (AO22X1_RVT)        0.0880   1.0000            0.2116 &   5.9137 f
  I_SDRAM_TOP/I_SDRAM_IF/N3035 (net)
                               1   1.0994 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0880   1.0000   0.0000   0.0000 &   5.9137 f
  data arrival time                                                                        5.9137

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1517     7.3017
  clock reconvergence pessimism                                                 0.1000     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__30_/CLK (SDFFNARX1_HVT)                      7.3017 f
  library setup time                                          1.0000           -1.4502     5.8515
  data required time                                                                       5.8515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8515
  data arrival time                                                                       -5.9137
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0622


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/CLK (SDFFNARX1_HVT)
                                                     0.0673                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/Q (SDFFNARX1_HVT)
                                                     0.3140   1.0000            1.1965 &   4.5215 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1029] (net)
                               5   4.7328 
  I_SDRAM_TOP/I_SDRAM_IF/U7587/A4 (AO22X1_HVT)
                                            0.0423   0.3140   1.0000   0.0297   0.0297 &   4.5512 f
  I_SDRAM_TOP/I_SDRAM_IF/U7587/Y (AO22X1_HVT)        0.1839   1.0000            0.5404 &   5.0917 f
  I_SDRAM_TOP/I_SDRAM_IF/n4584 (net)
                               1   1.2231 
  I_SDRAM_TOP/I_SDRAM_IF/U7589/A1 (OR2X1_HVT)
                                            0.0295   0.1839   1.0000   0.0211   0.0211 &   5.1127 f
  I_SDRAM_TOP/I_SDRAM_IF/U7589/Y (OR2X1_HVT)         0.1889   1.0000            0.5344 &   5.6471 f
  I_SDRAM_TOP/I_SDRAM_IF/n4961 (net)
                               2   2.2057 
  I_SDRAM_TOP/I_SDRAM_IF/U7593/A2 (AO22X1_LVT)
                                            0.0296   0.1889   1.0000   0.0211   0.0211 &   5.6682 f
  I_SDRAM_TOP/I_SDRAM_IF/U7593/Y (AO22X1_LVT)        0.0602   1.0000            0.2398 &   5.9080 f
  I_SDRAM_TOP/I_SDRAM_IF/N2463 (net)
                               1   1.4868 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0602   1.0000   0.0000   0.0000 &   5.9080 f
  data arrival time                                                                        5.9080

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0801     7.3750
  clock uncertainty                                                            -0.1000     7.2750
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/CLK (SDFFNARX1_HVT)                       7.2750 f
  library setup time                                          1.0000           -1.4292     5.8458
  data required time                                                                       5.8458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8458
  data arrival time                                                                       -5.9080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0622


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__25_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__25_/Q (SDFFNARX1_HVT)
                                                     0.2248   1.0000            1.1227 &   4.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_555 (net)
                               2   2.0174 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1867/A (NBUFFX2_LVT)
                                            0.0213   0.2248   1.0000   0.0147   0.0147 &   4.4051 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1867/Y (NBUFFX2_LVT)
                                                     0.0644   1.0000            0.1817 &   4.5868 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1298 (net)
                               4   3.2313 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41007/A2 (AO22X1_HVT)
                                            0.0000   0.0644   1.0000   0.0000   0.0000 &   4.5868 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41007/Y (AO22X1_HVT)
                                                     0.1654   1.0000            0.5253 &   5.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22129 (net)
                               1   0.6324 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41006/A1 (OR2X1_HVT)
                                            0.0000   0.1654   1.0000   0.0000   0.0000 &   5.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41006/Y (OR2X1_HVT)
                                                     0.1765   1.0000            0.5088 &   5.6210 f
  I_SDRAM_TOP/I_SDRAM_IF/n5785 (net)
                               2   1.8284 
  I_SDRAM_TOP/I_SDRAM_IF/U7777/A2 (AO22X1_LVT)
                                            0.0274   0.1765   1.0000   0.0192   0.0192 &   5.6402 f
  I_SDRAM_TOP/I_SDRAM_IF/U7777/Y (AO22X1_LVT)        0.0428   1.0000            0.2222 &   5.8624 f
  I_SDRAM_TOP/I_SDRAM_IF/N3248 (net)
                               1   0.6492 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000 &   5.8624 f
  data arrival time                                                                        5.8624

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/CLK (SDFFNARX1_HVT)                      7.2273 f
  library setup time                                          1.0000           -1.4269     5.8004
  data required time                                                                       5.8004
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8004
  data arrival time                                                                       -5.8624
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0620


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640757059/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_/Q (SDFFNARX1_HVT)
                                                     0.3668   1.0000            1.2262 &   4.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_526 (net)
                               5   6.2220 
  I_SDRAM_TOP/I_SDRAM_IF/U6197/A2 (AO22X1_HVT)
                                            0.0703   0.3668   1.0000   0.0505   0.0506 &   4.6002 f
  I_SDRAM_TOP/I_SDRAM_IF/U6197/Y (AO22X1_HVT)        0.2008   1.0000            0.8174 &   5.4175 f
  I_SDRAM_TOP/I_SDRAM_IF/n3705 (net)
                               1   1.7587 
  I_SDRAM_TOP/I_SDRAM_IF/U6198/A2 (OR2X1_RVT)
                                            0.0161   0.2008   1.0000   0.0112   0.0112 &   5.4287 f
  I_SDRAM_TOP/I_SDRAM_IF/U6198/Y (OR2X1_RVT)         0.1098   1.0000            0.3073 &   5.7361 f
  I_SDRAM_TOP/I_SDRAM_IF/n4996 (net)
                               2   4.0537 
  I_SDRAM_TOP/I_SDRAM_IF/U6202/A2 (AO22X1_LVT)
                                            0.0000   0.1098   1.0000   0.0000   0.0001 &   5.7361 f
  I_SDRAM_TOP/I_SDRAM_IF/U6202/Y (AO22X1_LVT)        0.0578   1.0000            0.1830 &   5.9192 f
  I_SDRAM_TOP/I_SDRAM_IF/N3298 (net)
                               1   1.2692 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_/D (SDFFNARX1_HVT)
                                            0.0024   0.0578   1.0000   0.0017   0.0017 &   5.9209 f
  data arrival time                                                                        5.9209

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0994     7.3972
  clock uncertainty                                                            -0.1000     7.2972
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_/CLK (SDFFNARX1_HVT)                       7.2972 f
  library setup time                                          1.0000           -1.4382     5.8591
  data required time                                                                       5.8591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8591
  data arrival time                                                                       -5.9209
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0618


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2162     3.2662
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2662 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/Q (SDFFNARX1_HVT)
                                                     0.3480   1.0000            1.2186 &   4.4848 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_281 (net)
                               4   5.6910 
  I_SDRAM_TOP/I_SDRAM_IF/U6967/A2 (AO22X1_HVT)
                                            0.0621   0.3480   1.0000   0.0416   0.0417 &   4.5265 f
  I_SDRAM_TOP/I_SDRAM_IF/U6967/Y (AO22X1_HVT)        0.1847   1.0000            0.7838 &   5.3103 f
  I_SDRAM_TOP/I_SDRAM_IF/n4172 (net)
                               1   1.2344 
  I_SDRAM_TOP/I_SDRAM_IF/U6969/A1 (OR2X1_RVT)
                                            0.0349   0.1847   1.0000   0.0246   0.0246 &   5.3348 f
  I_SDRAM_TOP/I_SDRAM_IF/U6969/Y (OR2X1_RVT)         0.0977   1.0000            0.3410 &   5.6758 f
  I_SDRAM_TOP/I_SDRAM_IF/n9201 (net)
                               2   3.0783 
  I_SDRAM_TOP/I_SDRAM_IF/U12028/A2 (AO22X1_LVT)
                                            0.0000   0.0977   1.0000   0.0000   0.0000 &   5.6759 f
  I_SDRAM_TOP/I_SDRAM_IF/U12028/Y (AO22X1_LVT)       0.0509   1.0000            0.1816 &   5.8574 f
  I_SDRAM_TOP/I_SDRAM_IF/N3711 (net)
                               1   2.0097 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/D (SDFFNARX1_HVT)
                                            0.0025   0.0509   1.0000   0.0017   0.0017 &   5.8592 f
  data arrival time                                                                        5.8592

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0946     7.2446
  clock reconvergence pessimism                                                 0.0834     7.3280
  clock uncertainty                                                            -0.1000     7.2280
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/CLK (SDFFNARX1_HVT)                       7.2280 f
  library setup time                                          1.0000           -1.4305     5.7975
  data required time                                                                       5.7975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7975
  data arrival time                                                                       -5.8592
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0617


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/Q (SDFFARX1_HVT)
                                                     0.1747   1.0000            1.2010 &   2.4276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__22_ (net)
                               1   0.9693 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_117_1282/A (INVX1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   2.4276 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_117_1282/Y (INVX1_HVT)
                                                     0.1639   1.0000            0.2057 &   2.6333 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_714 (net)
                               2   2.3548 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281/A (INVX0_LVT)
                                            0.0000   0.1639   1.0000   0.0000   0.0000 &   2.6333 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281/Y (INVX0_LVT)
                                                     0.1151   1.0000            0.1048 &   2.7381 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_713 (net)
                               4   4.7151 
  I_SDRAM_TOP/I_SDRAM_IF/U10302/A2 (AO22X1_HVT)
                                            0.0045   0.1151   1.0000   0.0031   0.0032 &   2.7413 f
  I_SDRAM_TOP/I_SDRAM_IF/U10302/Y (AO22X1_HVT)       0.2048   1.0000            0.6119 &   3.3532 f
  I_SDRAM_TOP/I_SDRAM_IF/n6929 (net)
                               1   1.9070 
  I_SDRAM_TOP/I_SDRAM_IF/U10303/A2 (OR2X1_HVT)
                                            0.0412   0.2048   1.0000   0.0289   0.0289 &   3.3821 f
  I_SDRAM_TOP/I_SDRAM_IF/U10303/Y (OR2X1_HVT)        0.1940   1.0000            0.4849 &   3.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/n7690 (net)
                               2   2.3523 
  I_SDRAM_TOP/I_SDRAM_IF/U11105/A2 (AO22X1_HVT)
                                            0.0189   0.1940   1.0000   0.0131   0.0131 &   3.8801 f
  I_SDRAM_TOP/I_SDRAM_IF/U11105/Y (AO22X1_HVT)       0.1760   1.0000            0.6453 &   4.5254 f
  I_SDRAM_TOP/I_SDRAM_IF/N1776 (net)
                               1   0.9641 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/D (SDFFARX1_RVT)
                                            0.0130   0.1760   1.0000   0.0090   0.0090 &   4.5344 f
  data arrival time                                                                        4.5344

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0559     5.1559
  clock reconvergence pessimism                                                 0.0826     5.2385
  clock uncertainty                                                            -0.1000     5.1385
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/CLK (SDFFARX1_RVT)                        5.1385 r
  library setup time                                          1.0000           -0.6657     4.4728
  data required time                                                                       4.4728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4728
  data arrival time                                                                       -4.5344
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0617


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2585     3.3085
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3085 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/Q (SDFFNARX1_HVT)
                                                     0.3222   1.0000            1.2114 &   4.5199 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_39 (net)
                               2   4.9676 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_1637/A (NBUFFX2_LVT)
                                            0.0417   0.3222   1.0000   0.0292   0.0293 &   4.5492 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_1637/Y (NBUFFX2_LVT)
                                                     0.0824   1.0000            0.2235 &   4.7727 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1068 (net)
                               4   3.6537 
  I_SDRAM_TOP/I_SDRAM_IF/U8514/A1 (OA22X1_HVT)
                                            0.0000   0.0824   1.0000   0.0000   0.0000 &   4.7727 f
  I_SDRAM_TOP/I_SDRAM_IF/U8514/Y (OA22X1_HVT)        0.2297   1.0000            0.6477 &   5.4204 f
  I_SDRAM_TOP/I_SDRAM_IF/n5347 (net)
                               1   0.9156 
  I_SDRAM_TOP/I_SDRAM_IF/U8515/A2 (AND2X1_RVT)
                                            0.0228   0.2297   1.0000   0.0158   0.0158 &   5.4362 f
  I_SDRAM_TOP/I_SDRAM_IF/U8515/Y (AND2X1_RVT)        0.0764   1.0000            0.3016 &   5.7378 f
  I_SDRAM_TOP/I_SDRAM_IF/n5929 (net)
                               2   1.2714 
  I_SDRAM_TOP/I_SDRAM_IF/U9127/A2 (AO22X1_LVT)
                                            0.0000   0.0764   1.0000   0.0000   0.0000 &   5.7378 f
  I_SDRAM_TOP/I_SDRAM_IF/U9127/Y (AO22X1_LVT)        0.0560   1.0000            0.1546 &   5.8923 f
  I_SDRAM_TOP/I_SDRAM_IF/N4156 (net)
                               1   0.7778 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0560   1.0000   0.0000   0.0000 &   5.8923 f
  data arrival time                                                                        5.8923

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1233     7.2733
  clock reconvergence pessimism                                                 0.0871     7.3605
  clock uncertainty                                                            -0.1000     7.2605
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/CLK (SDFFNARX1_HVT)                      7.2605 f
  library setup time                                          1.0000           -1.4297     5.8308
  data required time                                                                       5.8308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8308
  data arrival time                                                                       -5.8923
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0616


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58527/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2762     3.3262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__22_/CLK (SDFFNARX1_HVT)
                                                     0.0776                     0.0000     3.3262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__22_/Q (SDFFNARX1_HVT)
                                                     0.3567   1.0000            1.2324 &   4.5586 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_444 (net)
                               5   5.9381 
  I_SDRAM_TOP/I_SDRAM_IF/U8203/A1 (OA22X1_RVT)
                                            0.0629   0.3567   1.0000   0.0442   0.0443 &   4.6029 f
  I_SDRAM_TOP/I_SDRAM_IF/U8203/Y (OA22X1_RVT)        0.1227   1.0000            0.5845 &   5.1874 f
  I_SDRAM_TOP/I_SDRAM_IF/n5103 (net)
                               1   1.5635 
  I_SDRAM_TOP/I_SDRAM_IF/U8205/A1 (AND2X1_HVT)
                                            0.0086   0.1227   1.0000   0.0060   0.0060 &   5.1934 f
  I_SDRAM_TOP/I_SDRAM_IF/U8205/Y (AND2X1_HVT)        0.1689   1.0000            0.3407 &   5.5341 f
  I_SDRAM_TOP/I_SDRAM_IF/n6086 (net)
                               2   1.4067 
  I_SDRAM_TOP/I_SDRAM_IF/U9292/A2 (AO22X1_RVT)
                                            0.0163   0.1689   1.0000   0.0113   0.0113 &   5.5454 f
  I_SDRAM_TOP/I_SDRAM_IF/U9292/Y (AO22X1_RVT)        0.0867   1.0000            0.3729 &   5.9183 f
  I_SDRAM_TOP/I_SDRAM_IF/N3427 (net)
                               1   0.9955 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0867   1.0000   0.0000   0.0000 &   5.9183 f
  data arrival time                                                                        5.9183

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1476     7.2975
  clock reconvergence pessimism                                                 0.1027     7.4002
  clock uncertainty                                                            -0.1000     7.3002
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/CLK (SDFFNARX1_HVT)                      7.3002 f
  library setup time                                          1.0000           -1.4434     5.8569
  data required time                                                                       5.8569
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8569
  data arrival time                                                                       -5.9183
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0614


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__25_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__25_/Q (SDFFNARX1_HVT)
                                                     0.2477   1.0000            1.1434 &   4.4111 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_729 (net)
                               2   2.7362 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_203_inst_6345/A (NBUFFX4_LVT)
                                            0.0000   0.2477   1.0000   0.0000   0.0000 &   4.4111 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_203_inst_6345/Y (NBUFFX4_LVT)
                                                     0.0715   1.0000            0.2310 &   4.6421 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_203_20 (net)
                               4   3.9315 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40952/A2 (AO22X1_HVT)
                                            0.0042   0.0715   1.0000   0.0029   0.0029 &   4.6450 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40952/Y (AO22X1_HVT)
                                                     0.1783   1.0000            0.5476 &   5.1927 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22107 (net)
                               1   1.0357 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40951/A1 (OR2X1_RVT)
                                            0.0251   0.1783   1.0000   0.0177   0.0177 &   5.2104 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40951/Y (OR2X1_RVT)
                                                     0.0798   1.0000            0.3165 &   5.5269 f
  I_SDRAM_TOP/I_SDRAM_IF/n4330 (net)
                               2   1.5648 
  I_SDRAM_TOP/I_SDRAM_IF/U7208/A2 (AO22X1_RVT)
                                            0.0000   0.0798   1.0000   0.0000   0.0000 &   5.5269 f
  I_SDRAM_TOP/I_SDRAM_IF/U7208/Y (AO22X1_RVT)        0.0896   1.0000            0.3074 &   5.8343 f
  I_SDRAM_TOP/I_SDRAM_IF/N2951 (net)
                               1   1.2414 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__9_/D (SDFFNARX1_HVT)
                                            0.0078   0.0896   1.0000   0.0054   0.0054 &   5.8397 f
  data arrival time                                                                        5.8397

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0942     7.2442
  clock reconvergence pessimism                                                 0.0834     7.3276
  clock uncertainty                                                            -0.1000     7.2276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__9_/CLK (SDFFNARX1_HVT)                       7.2276 f
  library setup time                                          1.0000           -1.4490     5.7786
  data required time                                                                       5.7786
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7786
  data arrival time                                                                       -5.8397
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0611


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2590     3.3090
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/Q (SDFFNARX1_HVT)
                                                     0.3544   1.0000            1.2325 &   4.5415 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_261 (net)
                               5   5.8741 
  I_SDRAM_TOP/I_SDRAM_IF/U5427/A4 (AO22X1_HVT)
                                            0.0378   0.3544   1.0000   0.0262   0.0263 &   4.5678 f
  I_SDRAM_TOP/I_SDRAM_IF/U5427/Y (AO22X1_HVT)        0.1676   1.0000            0.5496 &   5.1174 f
  I_SDRAM_TOP/I_SDRAM_IF/n3313 (net)
                               1   0.6951 
  I_SDRAM_TOP/I_SDRAM_IF/U5429/A1 (OR2X1_HVT)
                                            0.0000   0.1676   1.0000   0.0000   0.0000 &   5.1174 f
  I_SDRAM_TOP/I_SDRAM_IF/U5429/Y (OR2X1_HVT)         0.1886   1.0000            0.5204 &   5.6378 f
  I_SDRAM_TOP/I_SDRAM_IF/n5411 (net)
                               2   2.1975 
  I_SDRAM_TOP/I_SDRAM_IF/U5433/A2 (AO22X1_LVT)
                                            0.0206   0.1886   1.0000   0.0143   0.0143 &   5.6520 f
  I_SDRAM_TOP/I_SDRAM_IF/U5433/Y (AO22X1_LVT)        0.0710   1.0000            0.2331 &   5.8852 f
  I_SDRAM_TOP/I_SDRAM_IF/N3780 (net)
                               1   0.8636 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0710   1.0000   0.0000   0.0000 &   5.8852 f
  data arrival time                                                                        5.8852

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1240     7.2740
  clock reconvergence pessimism                                                 0.0871     7.3611
  clock uncertainty                                                            -0.1000     7.2611
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__15_/CLK (SDFFNARX1_HVT)                      7.2611 f
  library setup time                                          1.0000           -1.4370     5.8241
  data required time                                                                       5.8241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8241
  data arrival time                                                                       -5.8852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0611


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/CLK (SDFFNARX1_HVT)
                                                     0.0672                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/Q (SDFFNARX1_HVT)
                                                     0.2780   1.0000            1.1704 &   4.4954 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_122 (net)
                               4   3.6853 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528/A (INVX1_LVT)
                                            0.0217   0.2780   1.0000   0.0151   0.0151 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528/Y (INVX1_LVT)
                                                     0.1420   1.0000            0.1745 &   4.6849 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_4659 (net)
                               2   2.3465 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_43527/A (INVX0_HVT)
                                            0.0324   0.1420   1.0000   0.0226   0.0226 &   4.7076 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_43527/Y (INVX0_HVT)
                                                     0.1145   1.0000            0.1616 &   4.8691 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4659 (net)
                               1   1.1442 
  I_SDRAM_TOP/I_SDRAM_IF/U8001/A2 (AO22X1_HVT)
                                            0.0175   0.1145   1.0000   0.0124   0.0124 &   4.8815 f
  I_SDRAM_TOP/I_SDRAM_IF/U8001/Y (AO22X1_HVT)        0.1727   1.0000            0.5755 &   5.4570 f
  I_SDRAM_TOP/I_SDRAM_IF/n4929 (net)
                               1   0.8598 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40754/A2 (OR2X1_RVT)
                                            0.0094   0.1727   1.0000   0.0065   0.0065 &   5.4636 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40754/Y (OR2X1_RVT)
                                                     0.0833   1.0000            0.2643 &   5.7279 f
  I_SDRAM_TOP/I_SDRAM_IF/n5558 (net)
                               2   1.8642 
  I_SDRAM_TOP/I_SDRAM_IF/U8764/A2 (AO22X1_LVT)
                                            0.0065   0.0833   1.0000   0.0045   0.0045 &   5.7324 f
  I_SDRAM_TOP/I_SDRAM_IF/U8764/Y (AO22X1_LVT)        0.0619   1.0000            0.1695 &   5.9019 f
  I_SDRAM_TOP/I_SDRAM_IF/N3989 (net)
                               1   1.7948 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_/D (SDFFNARX1_HVT)
                                            0.0033   0.0619   1.0000   0.0023   0.0023 &   5.9042 f
  data arrival time                                                                        5.9042

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1438     7.2938
  clock reconvergence pessimism                                                 0.0801     7.3739
  clock uncertainty                                                            -0.1000     7.2739
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_/CLK (SDFFNARX1_HVT)                       7.2739 f
  library setup time                                          1.0000           -1.4301     5.8438
  data required time                                                                       5.8438
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8438
  data arrival time                                                                       -5.9042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0604


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2758     3.3258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_/Q (SDFFNARX1_HVT)
                                                     0.2358   1.0000            1.1390 &   4.4647 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_815 (net)
                               2   2.3616 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_37197/A (NBUFFX4_LVT)
                                            0.0168   0.2358   1.0000   0.0116   0.0116 &   4.4764 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_37197/Y (NBUFFX4_LVT)
                                                     0.0680   1.0000            0.2203 &   4.6967 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_4557 (net)
                               4   3.1494 
  I_SDRAM_TOP/I_SDRAM_IF/U7688/A2 (AO22X1_HVT)
                                            0.0000   0.0680   1.0000   0.0000   0.0000 &   4.6967 f
  I_SDRAM_TOP/I_SDRAM_IF/U7688/Y (AO22X1_HVT)        0.1857   1.0000            0.5529 &   5.2496 f
  I_SDRAM_TOP/I_SDRAM_IF/n4669 (net)
                               1   1.2795 
  I_SDRAM_TOP/I_SDRAM_IF/U7690/A1 (OR2X1_RVT)
                                            0.0249   0.1857   1.0000   0.0175   0.0175 &   5.2671 f
  I_SDRAM_TOP/I_SDRAM_IF/U7690/Y (OR2X1_RVT)         0.0840   1.0000            0.3277 &   5.5948 f
  I_SDRAM_TOP/I_SDRAM_IF/n5700 (net)
                               2   1.9152 
  I_SDRAM_TOP/I_SDRAM_IF/U7694/A2 (AO22X1_RVT)
                                            0.0025   0.0840   1.0000   0.0017   0.0017 &   5.5965 f
  I_SDRAM_TOP/I_SDRAM_IF/U7694/Y (AO22X1_RVT)        0.0832   1.0000            0.3001 &   5.8966 f
  I_SDRAM_TOP/I_SDRAM_IF/N2827 (net)
                               1   0.7270 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__12_/D (SDFFNARX1_HVT)
                                            0.0047   0.0832   1.0000   0.0032   0.0032 &   5.8999 f
  data arrival time                                                                        5.8999

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1452     7.2952
  clock reconvergence pessimism                                                 0.0894     7.3845
  clock uncertainty                                                            -0.1000     7.2845
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__12_/CLK (SDFFNARX1_HVT)                      7.2845 f
  library setup time                                          1.0000           -1.4450     5.8395
  data required time                                                                       5.8395
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8395
  data arrival time                                                                       -5.8999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0604


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2759     3.3259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_/Q (SDFFNARX1_HVT)
                                                     0.3394   1.0000            1.2194 &   4.5454 f
  I_SDRAM_TOP/I_SDRAM_IF/n1793 (net)
                               5   5.4504 
  I_SDRAM_TOP/I_SDRAM_IF/U9318/A1 (OA22X1_HVT)
                                            0.0370   0.3394   1.0000   0.0256   0.0257 &   4.5710 f
  I_SDRAM_TOP/I_SDRAM_IF/U9318/Y (OA22X1_HVT)        0.2262   1.0000            0.8593 &   5.4303 f
  I_SDRAM_TOP/I_SDRAM_IF/n6115 (net)
                               1   0.8301 
  I_SDRAM_TOP/I_SDRAM_IF/U9319/A2 (AND2X1_RVT)
                                            0.0171   0.2262   1.0000   0.0119   0.0119 &   5.4422 f
  I_SDRAM_TOP/I_SDRAM_IF/U9319/Y (AND2X1_RVT)        0.0793   1.0000            0.3024 &   5.7446 f
  I_SDRAM_TOP/I_SDRAM_IF/n6214 (net)
                               2   1.4900 
  I_SDRAM_TOP/I_SDRAM_IF/U9323/A2 (AO22X1_LVT)
                                            0.0050   0.0793   1.0000   0.0035   0.0035 &   5.7481 f
  I_SDRAM_TOP/I_SDRAM_IF/U9323/Y (AO22X1_LVT)        0.0811   1.0000            0.1642 &   5.9123 f
  I_SDRAM_TOP/I_SDRAM_IF/N2863 (net)
                               1   1.5261 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/D (SDFFNARX1_HVT)
                                            0.0070   0.0811   1.0000   0.0049   0.0049 &   5.9172 f
  data arrival time                                                                        5.9172

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.1028     7.3988
  clock uncertainty                                                            -0.1000     7.2988
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/CLK (SDFFNARX1_HVT)                      7.2988 f
  library setup time                                          1.0000           -1.4417     5.8571
  data required time                                                                       5.8571
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8571
  data arrival time                                                                       -5.9172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0601


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/Q (SDFFNARX1_HVT)
                                                     0.3451   1.0000            1.2236 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/n17760 (net)
                               5   5.6098 
  I_SDRAM_TOP/I_SDRAM_IF/U6156/A2 (AO22X1_HVT)
                                            0.0304   0.3451   1.0000   0.0210   0.0211 &   4.5695 f
  I_SDRAM_TOP/I_SDRAM_IF/U6156/Y (AO22X1_HVT)        0.1707   1.0000            0.7647 &   5.3342 f
  I_SDRAM_TOP/I_SDRAM_IF/n3681 (net)
                               1   0.7946 
  I_SDRAM_TOP/I_SDRAM_IF/U6158/A1 (OR2X1_RVT)
                                            0.0215   0.1707   1.0000   0.0150   0.0150 &   5.3493 f
  I_SDRAM_TOP/I_SDRAM_IF/U6158/Y (OR2X1_RVT)         0.0840   1.0000            0.3156 &   5.6649 f
  I_SDRAM_TOP/I_SDRAM_IF/n4539 (net)
                               2   1.9043 
  I_SDRAM_TOP/I_SDRAM_IF/U7526/A4 (AO22X1_RVT)
                                            0.0071   0.0840   1.0000   0.0050   0.0050 &   5.6699 f
  I_SDRAM_TOP/I_SDRAM_IF/U7526/Y (AO22X1_RVT)        0.0954   1.0000            0.2227 &   5.8926 f
  I_SDRAM_TOP/I_SDRAM_IF/N2728 (net)
                               1   1.7302 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/D (SDFFNARX1_HVT)
                                            0.0030   0.0954   1.0000   0.0021   0.0021 &   5.8947 f
  data arrival time                                                                        5.8947

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0894     7.3853
  clock uncertainty                                                            -0.1000     7.2853
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/CLK (SDFFNARX1_HVT)                        7.2853 f
  library setup time                                          1.0000           -1.4507     5.8346
  data required time                                                                       5.8346
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8346
  data arrival time                                                                       -5.8947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0601


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/CLK (SDFFARX1_RVT)
                                                     0.1120                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/Q (SDFFARX1_RVT)
                                                     0.0892   1.0000            0.5376 &   1.7621 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__22_ (net)
                               2   1.9906 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1175/A (INVX0_HVT)
                                            0.0060   0.0892   1.0000   0.0042   0.0042 &   1.7663 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1175/Y (INVX0_HVT)
                                                     0.2264   1.0000            0.1761 &   1.9424 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_607 (net)
                               2   2.4940 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1174/A (INVX0_RVT)
                                            0.0255   0.2264   1.0000   0.0176   0.0176 &   1.9601 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1174/Y (INVX0_RVT)
                                                     0.1196   1.0000            0.1429 &   2.1030 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_606 (net)
                               2   1.5687 
  I_SDRAM_TOP/I_SDRAM_IF/U2652/A3 (OA22X1_HVT)
                                            0.0088   0.1196   1.0000   0.0061   0.0061 &   2.1091 f
  I_SDRAM_TOP/I_SDRAM_IF/U2652/Y (OA22X1_HVT)        0.2210   1.0000            0.5859 &   2.6950 f
  I_SDRAM_TOP/I_SDRAM_IF/n1047 (net)
                               1   0.6582 
  I_SDRAM_TOP/I_SDRAM_IF/U2654/A1 (AND2X1_HVT)
                                            0.0230   0.2210   1.0000   0.0159   0.0159 &   2.7109 f
  I_SDRAM_TOP/I_SDRAM_IF/U2654/Y (AND2X1_HVT)        0.1760   1.0000            0.4252 &   3.1361 f
  I_SDRAM_TOP/I_SDRAM_IF/n2968 (net)
                               2   1.5966 
  I_SDRAM_TOP/I_SDRAM_IF/U5000/A2 (AO22X1_HVT)
                                            0.0000   0.1760   1.0000   0.0000   0.0000 &   3.1361 f
  I_SDRAM_TOP/I_SDRAM_IF/U5000/Y (AO22X1_HVT)        0.2291   1.0000            0.6827 &   3.8188 f
  I_SDRAM_TOP/I_SDRAM_IF/N767 (net)
                               1   2.6483 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__10_/D (SDFFARX1_HVT)
                                            0.0000   0.2291   1.0000   0.0000   0.0001 &   3.8189 f
  data arrival time                                                                        3.8189

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0595     5.1595
  clock reconvergence pessimism                                                 0.1154     5.2749
  clock uncertainty                                                            -0.1000     5.1749
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__10_/CLK (SDFFARX1_HVT)                        5.1749 r
  library setup time                                          1.0000           -1.4161     3.7588
  data required time                                                                       3.7588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7588
  data arrival time                                                                       -3.8189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0601


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2164     3.2664
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2664 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/Q (SDFFNARX1_HVT)
                                                     0.3314   1.0000            1.2078 &   4.4742 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_915 (net)
                               5   5.2242 
  I_SDRAM_TOP/I_SDRAM_IF/U8615/A1 (OA22X1_HVT)
                                            0.0619   0.3314   1.0000   0.0434   0.0435 &   4.5177 f
  I_SDRAM_TOP/I_SDRAM_IF/U8615/Y (OA22X1_HVT)        0.2367   1.0000            0.8676 &   5.3853 f
  I_SDRAM_TOP/I_SDRAM_IF/n5432 (net)
                               1   1.1571 
  I_SDRAM_TOP/I_SDRAM_IF/U8617/A1 (AND2X1_RVT)
                                            0.0137   0.2367   1.0000   0.0095   0.0095 &   5.3948 f
  I_SDRAM_TOP/I_SDRAM_IF/U8617/Y (AND2X1_RVT)        0.0896   1.0000            0.3112 &   5.7060 f
  I_SDRAM_TOP/I_SDRAM_IF/n5961 (net)
                               2   2.2516 
  I_SDRAM_TOP/I_SDRAM_IF/U9164/A2 (AO22X1_LVT)
                                            0.0000   0.0896   1.0000   0.0000   0.0000 &   5.7060 f
  I_SDRAM_TOP/I_SDRAM_IF/U9164/Y (AO22X1_LVT)        0.0500   1.0000            0.1723 &   5.8783 f
  I_SDRAM_TOP/I_SDRAM_IF/N2638 (net)
                               1   1.6201 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/D (SDFFNARX1_HVT)
                                            0.0017   0.0500   1.0000   0.0012   0.0012 &   5.8795 f
  data arrival time                                                                        5.8795

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1065     7.2565
  clock reconvergence pessimism                                                 0.0834     7.3399
  clock uncertainty                                                            -0.1000     7.2399
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/CLK (SDFFNARX1_HVT)                       7.2399 f
  library setup time                                          1.0000           -1.4203     5.8196
  data required time                                                                       5.8196
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8196
  data arrival time                                                                       -5.8795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0599


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/Q (SDFFNARX1_HVT)
                                                     0.3632   1.0000            1.2364 &   4.5635 f
  I_SDRAM_TOP/I_SDRAM_IF/n1817 (net)
                               5   6.1196 
  I_SDRAM_TOP/I_SDRAM_IF/U6716/A3 (OA22X1_HVT)
                                            0.0750   0.3632   1.0000   0.0510   0.0511 &   4.6146 f
  I_SDRAM_TOP/I_SDRAM_IF/U6716/Y (OA22X1_HVT)        0.2457   1.0000            0.8220 &   5.4366 f
  I_SDRAM_TOP/I_SDRAM_IF/n4022 (net)
                               1   1.4224 
  I_SDRAM_TOP/I_SDRAM_IF/U6718/A1 (AND2X1_RVT)
                                            0.0126   0.2457   1.0000   0.0087   0.0087 &   5.4453 f
  I_SDRAM_TOP/I_SDRAM_IF/U6718/Y (AND2X1_RVT)        0.0935   1.0000            0.3220 &   5.7674 f
  I_SDRAM_TOP/I_SDRAM_IF/n6146 (net)
                               2   2.5852 
  I_SDRAM_TOP/I_SDRAM_IF/U6719/A4 (AO22X1_LVT)
                                            0.0227   0.0935   1.0000   0.0160   0.0160 &   5.7834 f
  I_SDRAM_TOP/I_SDRAM_IF/U6719/Y (AO22X1_LVT)        0.0471   1.0000            0.1246 &   5.9080 f
  I_SDRAM_TOP/I_SDRAM_IF/N3539 (net)
                               1   1.2301 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/D (SDFFNARX1_HVT)
                                            0.0016   0.0471   1.0000   0.0011   0.0011 &   5.9091 f
  data arrival time                                                                        5.9091

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1506     7.3006
  clock reconvergence pessimism                                                 0.0801     7.3807
  clock uncertainty                                                            -0.1000     7.2807
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK (SDFFNARX1_HVT)                      7.2807 f
  library setup time                                          1.0000           -1.4314     5.8494
  data required time                                                                       5.8494
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8494
  data arrival time                                                                       -5.9091
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0597


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/Q (SDFFNARX1_HVT)
                                                     0.2419   1.0000            1.1479 &   4.4628 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_989 (net)
                               2   2.5536 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1469/A (NBUFFX2_LVT)
                                            0.0374   0.2419   1.0000   0.0266   0.0267 &   4.4895 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1469/Y (NBUFFX2_LVT)
                                                     0.0694   1.0000            0.1935 &   4.6830 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_900 (net)
                               4   3.8426 
  I_SDRAM_TOP/I_SDRAM_IF/U7336/A2 (AO22X1_HVT)
                                            0.0000   0.0694   1.0000   0.0000   0.0000 &   4.6830 f
  I_SDRAM_TOP/I_SDRAM_IF/U7336/Y (AO22X1_HVT)        0.1704   1.0000            0.5359 &   5.2189 f
  I_SDRAM_TOP/I_SDRAM_IF/n4408 (net)
                               1   0.7897 
  I_SDRAM_TOP/I_SDRAM_IF/U7337/A2 (OR2X1_HVT)
                                            0.0000   0.1704   1.0000   0.0000   0.0000 &   5.2189 f
  I_SDRAM_TOP/I_SDRAM_IF/U7337/Y (OR2X1_HVT)         0.1811   1.0000            0.4564 &   5.6753 f
  I_SDRAM_TOP/I_SDRAM_IF/n4416 (net)
                               2   1.9754 
  I_SDRAM_TOP/I_SDRAM_IF/U7348/A2 (AO22X1_LVT)
                                            0.0198   0.1811   1.0000   0.0137   0.0137 &   5.6891 f
  I_SDRAM_TOP/I_SDRAM_IF/U7348/Y (AO22X1_LVT)        0.0495   1.0000            0.2310 &   5.9201 f
  I_SDRAM_TOP/I_SDRAM_IF/N2497 (net)
                               1   1.1417 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0000 &   5.9201 f
  data arrival time                                                                        5.9201

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1445     7.2945
  clock reconvergence pessimism                                                 0.0878     7.3823
  clock uncertainty                                                            -0.1000     7.2823
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/CLK (SDFFNARX1_HVT)                       7.2823 f
  library setup time                                          1.0000           -1.4217     5.8605
  data required time                                                                       5.8605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8605
  data arrival time                                                                       -5.9201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0596


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640557057/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/Q (SDFFNARX1_HVT)
                                                     0.2321   1.0000            1.1262 &   4.4531 f
  I_SDRAM_TOP/I_SDRAM_IF/n17822 (net)
                               2   2.2479 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189/A (NBUFFX2_LVT)
                                            0.0378   0.2321   1.0000   0.0270   0.0270 &   4.4802 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189/Y (NBUFFX2_LVT)
                                                     0.0657   1.0000            0.1851 &   4.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_4556 (net)
                               4   3.2019 
  I_SDRAM_TOP/I_SDRAM_IF/U7238/A2 (AO22X1_HVT)
                                            0.0000   0.0657   1.0000   0.0000   0.0000 &   4.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/U7238/Y (AO22X1_HVT)        0.1714   1.0000            0.5342 &   5.1995 f
  I_SDRAM_TOP/I_SDRAM_IF/n4347 (net)
                               1   0.8197 
  I_SDRAM_TOP/I_SDRAM_IF/U7239/A2 (OR2X1_HVT)
                                            0.0000   0.1714   1.0000   0.0000   0.0000 &   5.1995 f
  I_SDRAM_TOP/I_SDRAM_IF/U7239/Y (OR2X1_HVT)         0.1631   1.0000            0.4402 &   5.6397 f
  I_SDRAM_TOP/I_SDRAM_IF/n6008 (net)
                               2   1.3982 
  I_SDRAM_TOP/I_SDRAM_IF/U9219/A4 (AO22X1_RVT)
                                            0.0000   0.1631   1.0000   0.0000   0.0000 &   5.6397 f
  I_SDRAM_TOP/I_SDRAM_IF/U9219/Y (AO22X1_RVT)        0.0911   1.0000            0.2651 &   5.9047 f
  I_SDRAM_TOP/I_SDRAM_IF/N3301 (net)
                               1   1.3081 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/D (SDFFNARX1_HVT)
                                            0.0053   0.0911   1.0000   0.0037   0.0037 &   5.9084 f
  data arrival time                                                                        5.9084

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1511     7.3011
  clock reconvergence pessimism                                                 0.0998     7.4010
  clock uncertainty                                                            -0.1000     7.3010
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/CLK (SDFFNARX1_HVT)                      7.3010 f
  library setup time                                          1.0000           -1.4521     5.8488
  data required time                                                                       5.8488
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8488
  data arrival time                                                                       -5.9084
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0596


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__19_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__19_/Q (SDFFNARX1_HVT)
                                                     0.2497   1.0000            1.1525 &   4.4797 f
  I_SDRAM_TOP/I_SDRAM_IF/n17474 (net)
                               2   2.7999 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499/A (NBUFFX4_LVT)
                                            0.0503   0.2497   1.0000   0.0337   0.0338 &   4.5134 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499/Y (NBUFFX4_LVT)
                                                     0.0703   1.0000            0.2282 &   4.7417 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_930 (net)
                               4   3.0287 
  I_SDRAM_TOP/I_SDRAM_IF/U7506/A2 (AO22X1_HVT)
                                            0.0000   0.0703   1.0000   0.0000   0.0000 &   4.7417 f
  I_SDRAM_TOP/I_SDRAM_IF/U7506/Y (AO22X1_HVT)        0.1740   1.0000            0.5413 &   5.2830 f
  I_SDRAM_TOP/I_SDRAM_IF/n4526 (net)
                               1   0.8993 
  I_SDRAM_TOP/I_SDRAM_IF/U7508/A1 (OR2X1_RVT)
                                            0.0115   0.1740   1.0000   0.0080   0.0080 &   5.2909 f
  I_SDRAM_TOP/I_SDRAM_IF/U7508/Y (OR2X1_RVT)         0.0790   1.0000            0.3117 &   5.6027 f
  I_SDRAM_TOP/I_SDRAM_IF/n4784 (net)
                               2   1.4722 
  I_SDRAM_TOP/I_SDRAM_IF/U7829/A2 (AO22X1_RVT)
                                            0.0000   0.0790   1.0000   0.0000   0.0000 &   5.6027 f
  I_SDRAM_TOP/I_SDRAM_IF/U7829/Y (AO22X1_RVT)        0.0912   1.0000            0.3091 &   5.9118 f
  I_SDRAM_TOP/I_SDRAM_IF/N3578 (net)
                               1   1.3745 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__3_/D (SDFFNARX1_HVT)
                                            0.0049   0.0912   1.0000   0.0034   0.0034 &   5.9152 f
  data arrival time                                                                        5.9152

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1458     7.2958
  clock reconvergence pessimism                                                 0.1055     7.4013
  clock uncertainty                                                            -0.1000     7.3013
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__3_/CLK (SDFFNARX1_HVT)                       7.3013 f
  library setup time                                          1.0000           -1.4454     5.8559
  data required time                                                                       5.8559
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8559
  data arrival time                                                                       -5.9152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0593


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/Q (SDFFARX1_HVT)
                                                     0.3014   1.0000            1.3102 &   2.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/n17472 (net)
                               5   4.8411 
  I_SDRAM_TOP/I_SDRAM_IF/U3873/A2 (AO22X1_HVT)
                                            0.0399   0.3014   1.0000   0.0264   0.0264 &   2.5563 f
  I_SDRAM_TOP/I_SDRAM_IF/U3873/Y (AO22X1_HVT)        0.1894   1.0000            0.7497 &   3.3060 f
  I_SDRAM_TOP/I_SDRAM_IF/n1988 (net)
                               1   1.3930 
  I_SDRAM_TOP/I_SDRAM_IF/U3875/A1 (OR2X1_HVT)
                                            0.0176   0.1894   1.0000   0.0122   0.0122 &   3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/U3875/Y (OR2X1_HVT)         0.1703   1.0000            0.5232 &   3.8414 f
  I_SDRAM_TOP/I_SDRAM_IF/n2320 (net)
                               2   1.6293 
  I_SDRAM_TOP/I_SDRAM_IF/U3879/A2 (AO22X1_HVT)
                                            0.0124   0.1703   1.0000   0.0086   0.0086 &   3.8500 f
  I_SDRAM_TOP/I_SDRAM_IF/U3879/Y (AO22X1_HVT)        0.2025   1.0000            0.6548 &   4.5048 f
  I_SDRAM_TOP/I_SDRAM_IF/N2197 (net)
                               1   1.8261 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__15_/D (SDFFARX1_RVT)
                                            0.0393   0.2025   1.0000   0.0282   0.0282 &   4.5331 f
  data arrival time                                                                        4.5331

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0975     5.2536
  clock uncertainty                                                            -0.1000     5.1536
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__15_/CLK (SDFFARX1_RVT)                       5.1536 r
  library setup time                                          1.0000           -0.6798     4.4738
  data required time                                                                       4.4738
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4738
  data arrival time                                                                       -4.5331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0593


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641957071/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2526     3.3026
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3026 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_/Q (SDFFNARX1_HVT)
                                                     0.3210   1.0000            1.2072 &   4.5098 f
  I_SDRAM_TOP/I_SDRAM_IF/n1771 (net)
                               5   4.9324 
  I_SDRAM_TOP/I_SDRAM_IF/U7800/A2 (AO22X1_HVT)
                                            0.0491   0.3210   1.0000   0.0334   0.0335 &   4.5433 f
  I_SDRAM_TOP/I_SDRAM_IF/U7800/Y (AO22X1_HVT)        0.1725   1.0000            0.7467 &   5.2900 f
  I_SDRAM_TOP/I_SDRAM_IF/n4753 (net)
                               1   0.8504 
  I_SDRAM_TOP/I_SDRAM_IF/U7801/A2 (OR2X1_RVT)
                                            0.0000   0.1725   1.0000   0.0000   0.0000 &   5.2900 f
  I_SDRAM_TOP/I_SDRAM_IF/U7801/Y (OR2X1_RVT)         0.0876   1.0000            0.2690 &   5.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/n9175 (net)
                               2   2.2323 
  I_SDRAM_TOP/I_SDRAM_IF/U7805/A2 (AO22X1_RVT)
                                            0.0062   0.0876   1.0000   0.0043   0.0043 &   5.5633 f
  I_SDRAM_TOP/I_SDRAM_IF/U7805/Y (AO22X1_RVT)        0.0951   1.0000            0.3206 &   5.8838 f
  I_SDRAM_TOP/I_SDRAM_IF/N3890 (net)
                               1   1.6411 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0951   1.0000   0.0000   0.0000 &   5.8839 f
  data arrival time                                                                        5.8839

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1235     7.2735
  clock reconvergence pessimism                                                 0.0992     7.3727
  clock uncertainty                                                            -0.1000     7.2727
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__30_/CLK (SDFFNARX1_HVT)                      7.2727 f
  library setup time                                          1.0000           -1.4481     5.8246
  data required time                                                                       5.8246
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8246
  data arrival time                                                                       -5.8839
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0593


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2764     1.2764
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_LVT)
                                                     0.0367                     0.0000     1.2764 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_LVT)
                                                     0.0507   1.0000            0.1536 &   1.4300 f
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   6.1805 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0098   0.0507   1.0000   0.0064   0.0065 &   1.4365 f
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.0769   1.0000            0.1153 &   1.5517 f
  I_RISC_CORE/n1525 (net)     14  17.2467 
  I_RISC_CORE/U251/A2 (AND2X1_LVT)          0.0000   0.0769   1.0000   0.0000  -0.0000 &   1.5517 f
  I_RISC_CORE/U251/Y (AND2X1_LVT)                    0.0320   1.0000            0.0757 &   1.6274 f
  I_RISC_CORE/n26 (net)        3   2.8490 
  I_RISC_CORE/U252/A (INVX0_HVT)            0.0012   0.0320   1.0000   0.0008   0.0008 &   1.6283 f
  I_RISC_CORE/U252/Y (INVX0_HVT)                     0.0355   1.0000            0.0416 &   1.6699 r
  I_RISC_CORE/n21 (net)        1   1.3591 
  I_RISC_CORE/U253/A3 (OA21X1_HVT)          0.0026   0.0355   1.0000   0.0018   0.0018 &   1.6717 r
  I_RISC_CORE/U253/Y (OA21X1_HVT)                    0.0763   1.0000            0.1351 &   1.8068 r
  I_RISC_CORE/n702 (net)       3   3.7143 
  I_RISC_CORE/U255/A3 (AO22X1_LVT)          0.0066   0.0763   1.0000   0.0046   0.0046 &   1.8114 r
  I_RISC_CORE/U255/Y (AO22X1_LVT)                    0.0403   1.0000            0.0685 &   1.8799 r
  I_RISC_CORE/n85 (net)        1   3.4133 
  I_RISC_CORE/U344/A (FADDX1_LVT)           0.0025   0.0403   1.0000   0.0018   0.0018 &   1.8817 r
  I_RISC_CORE/U344/CO (FADDX1_LVT)                   0.0416   1.0000            0.0836 &   1.9653 r
  I_RISC_CORE/n309 (net)       1   2.6783 
  I_RISC_CORE/U622/CI (FADDX1_LVT)          0.0000   0.0416   1.0000   0.0000   0.0000 &   1.9653 r
  I_RISC_CORE/U622/CO (FADDX1_LVT)                   0.0437   1.0000            0.0790 &   2.0444 r
  I_RISC_CORE/n875 (net)       1   2.8388 
  I_RISC_CORE/U1221/CI (FADDX1_LVT)         0.0000   0.0437   1.0000   0.0000   0.0000 &   2.0444 r
  I_RISC_CORE/U1221/CO (FADDX1_LVT)                  0.0527   1.0000            0.0873 &   2.1317 r
  I_RISC_CORE/n311 (net)       3   4.0776 
  I_RISC_CORE/U624/A1 (NAND2X0_LVT)         0.0033   0.0527   1.0000   0.0023   0.0023 &   2.1340 r
  I_RISC_CORE/U624/Y (NAND2X0_LVT)                   0.0349   1.0000            0.0243 &   2.1583 f
  I_RISC_CORE/n315 (net)       1   0.6234 
  I_RISC_CORE/U629/A1 (AO22X1_LVT)          0.0000   0.0349   1.0000   0.0000   0.0000 &   2.1583 f
  I_RISC_CORE/U629/Y (AO22X1_LVT)                    0.0340   1.0000            0.0734 &   2.2317 f
  I_RISC_CORE/n316 (net)       2   3.5734 
  I_RISC_CORE/U631/A1 (NAND2X0_LVT)         0.0016   0.0340   1.0000   0.0011   0.0012 &   2.2329 f
  I_RISC_CORE/U631/Y (NAND2X0_LVT)                   0.0472   1.0000            0.0403 &   2.2732 r
  I_RISC_CORE/n318 (net)       1   0.9590 
  I_RISC_CORE/U634/A3 (AOI22X1_LVT)         0.0049   0.0472   1.0000   0.0034   0.0034 &   2.2766 r
  I_RISC_CORE/U634/Y (AOI22X1_LVT)                   0.0296   1.0000            0.0731 &   2.3497 f
  I_RISC_CORE/n321 (net)       2   3.5192 
  I_RISC_CORE/U635/A (INVX1_LVT)            0.0000   0.0296   1.0000   0.0000   0.0000 &   2.3497 f
  I_RISC_CORE/U635/Y (INVX1_LVT)                     0.0280   1.0000            0.0311 &   2.3808 r
  I_RISC_CORE/n390 (net)       2   2.5505 
  I_RISC_CORE/U640/A2 (AO22X1_LVT)          0.0000   0.0280   1.0000   0.0000   0.0000 &   2.3809 r
  I_RISC_CORE/U640/Y (AO22X1_LVT)                    0.0431   1.0000            0.0732 &   2.4540 r
  I_RISC_CORE/n424 (net)       2   3.5428 
  I_RISC_CORE/U644/A1 (XOR2X1_HVT)          0.0019   0.0431   1.0000   0.0013   0.0014 &   2.4554 r
  I_RISC_CORE/U644/Y (XOR2X1_HVT)                    0.0723   1.0000            0.2150 &   2.6704 f
  I_RISC_CORE/n328 (net)       2   2.3303 
  I_RISC_CORE/U651/A (INVX0_HVT)            0.0061   0.0723   1.0000   0.0042   0.0042 &   2.6746 f
  I_RISC_CORE/U651/Y (INVX0_HVT)                     0.0413   1.0000            0.0589 &   2.7335 r
  I_RISC_CORE/n329 (net)       1   0.8573 
  I_RISC_CORE/U652/A4 (OA22X1_HVT)          0.0000   0.0413   1.0000   0.0000   0.0000 &   2.7335 r
  I_RISC_CORE/U652/Y (OA22X1_HVT)                    0.0524   1.0000            0.1202 &   2.8537 r
  I_RISC_CORE/n330 (net)       1   0.8790 
  I_RISC_CORE/U653/A2 (MUX21X1_HVT)         0.0051   0.0524   1.0000   0.0036   0.0036 &   2.8573 r
  I_RISC_CORE/U653/Y (MUX21X1_HVT)                   0.0625   1.0000            0.1628 &   3.0201 r
  I_RISC_CORE/n389 (net)       1   1.0887 
  I_RISC_CORE/U82/A1 (AND4X1_RVT)           0.0000   0.0625   1.0000   0.0000   0.0000 &   3.0201 r
  I_RISC_CORE/U82/Y (AND4X1_RVT)                     0.0824   1.0000            0.1379 &   3.1580 r
  I_RISC_CORE/n240_CDR1 (net)
                               2   5.7961 
  I_RISC_CORE/U1316/A4 (NAND4X0_LVT)        0.0108   0.0824   1.0000   0.0075   0.0077 &   3.1657 r
  I_RISC_CORE/U1316/Y (NAND4X0_LVT)                  0.0591   1.0000            0.0564 &   3.2222 f
  I_RISC_CORE/n1032_CDR1 (net)
                               1   1.1006 
  I_RISC_CORE/U1317/A2 (NOR4X1_LVT)         0.0007   0.0591   1.0000   0.0005   0.0005 &   3.2226 f
  I_RISC_CORE/U1317/Y (NOR4X1_LVT)                   0.0189   1.0000            0.1079 &   3.3305 r
  I_RISC_CORE/n1033_CDR1 (net)
                               1   0.8539 
  I_RISC_CORE/U1318/A4 (NAND4X0_LVT)        0.0000   0.0189   1.0000   0.0000   0.0000 &   3.3305 r
  I_RISC_CORE/U1318/Y (NAND4X0_LVT)                  0.0713   1.0000            0.0524 &   3.3829 f
  I_RISC_CORE/n1036_CDR1 (net)
                               1   1.4250 
  I_RISC_CORE/U71/A2 (NOR2X0_LVT)           0.0058   0.0713   1.0000   0.0040   0.0040 &   3.3869 f
  I_RISC_CORE/U71/Y (NOR2X0_LVT)                     0.0249   1.0000            0.0750 &   3.4619 r
  I_RISC_CORE/n393 (net)       1   2.1623 
  I_RISC_CORE/R_31/D (SDFFARX1_LVT)         0.0014   0.0249   1.0000   0.0010   0.0010 &   3.4629 r
  data arrival time                                                                        3.4629

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1110     3.5110
  clock reconvergence pessimism                                                 0.0900     3.6011
  clock uncertainty                                                            -0.1000     3.5011
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)                                                      3.5011 r
  library setup time                                          1.0000           -0.0973     3.4038
  data required time                                                                       3.4038
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4038
  data arrival time                                                                       -3.4629
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0591


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/Q (SDFFNARX1_HVT)
                                                     0.3255   1.0000            1.2149 &   4.5405 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_747 (net)
                               5   5.0592 
  I_SDRAM_TOP/I_SDRAM_IF/U7834/A2 (AO22X1_HVT)
                                            0.0314   0.3255   1.0000   0.0211   0.0212 &   4.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U7834/Y (AO22X1_HVT)        0.1845   1.0000            0.7646 &   5.3263 f
  I_SDRAM_TOP/I_SDRAM_IF/n4787 (net)
                               1   1.2304 
  I_SDRAM_TOP/I_SDRAM_IF/U7835/A2 (OR2X1_RVT)
                                            0.0130   0.1845   1.0000   0.0090   0.0090 &   5.3353 f
  I_SDRAM_TOP/I_SDRAM_IF/U7835/Y (OR2X1_RVT)         0.0770   1.0000            0.2625 &   5.5977 f
  I_SDRAM_TOP/I_SDRAM_IF/n5406 (net)
                               2   1.2840 
  I_SDRAM_TOP/I_SDRAM_IF/U8595/A2 (AO22X1_RVT)
                                            0.0000   0.0770   1.0000   0.0000   0.0000 &   5.5977 f
  I_SDRAM_TOP/I_SDRAM_IF/U8595/Y (AO22X1_RVT)        0.0867   1.0000            0.3008 &   5.8986 f
  I_SDRAM_TOP/I_SDRAM_IF/N2941 (net)
                               1   0.9930 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0867   1.0000   0.0000   0.0000 &   5.8986 f
  data arrival time                                                                        5.8986

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0870     7.3829
  clock uncertainty                                                            -0.1000     7.2829
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__31_/CLK (SDFFNARX1_HVT)                      7.2829 f
  library setup time                                          1.0000           -1.4434     5.8395
  data required time                                                                       5.8395
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8395
  data arrival time                                                                       -5.8986
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0590


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2101     1.2101
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_/CLK (SDFFARX1_HVT)
                                                     0.0920                     0.0000     1.2101 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__26_/Q (SDFFARX1_HVT)
                                                     0.2170   1.0000            1.2329 &   2.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_13__26_ (net)
                               1   2.3193 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_105_926/A (INVX0_HVT)
                                            0.0000   0.2170   1.0000   0.0000   0.0000 &   2.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_105_926/Y (INVX0_HVT)
                                                     0.2149   1.0000            0.2642 &   2.7072 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_358 (net)
                               2   2.1363 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_925/A (INVX1_RVT)
                                            0.0159   0.2149   1.0000   0.0110   0.0110 &   2.7182 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_925/Y (INVX1_RVT)
                                                     0.1305   1.0000            0.1566 &   2.8748 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_357 (net)
                               4   3.4731 
  I_SDRAM_TOP/I_SDRAM_IF/U911/A2 (AO22X1_HVT)
                                            0.0048   0.1305   1.0000   0.0033   0.0034 &   2.8782 f
  I_SDRAM_TOP/I_SDRAM_IF/U911/Y (AO22X1_HVT)         0.1741   1.0000            0.5902 &   3.4684 f
  I_SDRAM_TOP/I_SDRAM_IF/n234 (net)
                               1   0.9015 
  I_SDRAM_TOP/I_SDRAM_IF/U912/A2 (OR2X1_HVT)
                                            0.0067   0.1741   1.0000   0.0047   0.0047 &   3.4731 f
  I_SDRAM_TOP/I_SDRAM_IF/U912/Y (OR2X1_HVT)          0.3072   1.0000            0.5383 &   4.0114 f
  I_SDRAM_TOP/I_SDRAM_IF/n7756 (net)
                               2   5.4943 
  I_SDRAM_TOP/I_SDRAM_IF/U11163/A2 (AO22X1_HVT)
                                            0.0368   0.3072   1.0000   0.0256   0.0257 &   4.0371 f
  I_SDRAM_TOP/I_SDRAM_IF/U11163/Y (AO22X1_HVT)       0.1731   1.0000            0.7358 &   4.7729 f
  I_SDRAM_TOP/I_SDRAM_IF/N1032 (net)
                               1   0.8690 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/D (SDFFARX1_LVT)
                                            0.0162   0.1731   1.0000   0.0112   0.0112 &   4.7841 f
  data arrival time                                                                        4.7841

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0463     5.1463
  clock reconvergence pessimism                                                 0.0929     5.2392
  clock uncertainty                                                            -0.1000     5.1392
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/CLK (SDFFARX1_LVT)                       5.1392 r
  library setup time                                          1.0000           -0.4141     4.7251
  data required time                                                                       4.7251
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7251
  data arrival time                                                                       -4.7841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0590


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/Q (SDFFNARX1_HVT)
                                                     0.3094   1.0000            1.1966 &   4.5220 f
  I_SDRAM_TOP/I_SDRAM_IF/n17489 (net)
                               5   4.6026 
  I_SDRAM_TOP/I_SDRAM_IF/U5734/A4 (AO22X1_HVT)
                                            0.0564   0.3094   1.0000   0.0396   0.0396 &   4.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U5734/Y (AO22X1_HVT)        0.1734   1.0000            0.5255 &   5.0872 f
  I_SDRAM_TOP/I_SDRAM_IF/n3464 (net)
                               1   0.8805 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41038/A2 (OR2X1_HVT)
                                            0.0100   0.1734   1.0000   0.0069   0.0069 &   5.0941 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41038/Y (OR2X1_HVT)
                                                     0.1619   1.0000            0.4401 &   5.5343 f
  I_SDRAM_TOP/I_SDRAM_IF/n4617 (net)
                               2   1.3578 
  I_SDRAM_TOP/I_SDRAM_IF/U7632/A2 (AO22X1_RVT)
                                            0.0000   0.1619   1.0000   0.0000   0.0000 &   5.5343 f
  I_SDRAM_TOP/I_SDRAM_IF/U7632/Y (AO22X1_RVT)        0.0930   1.0000            0.3749 &   5.9092 f
  I_SDRAM_TOP/I_SDRAM_IF/N3429 (net)
                               1   1.4207 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0930   1.0000   0.0000   0.0000 &   5.9092 f
  data arrival time                                                                        5.9092

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1466     7.2966
  clock reconvergence pessimism                                                 0.1025     7.3991
  clock uncertainty                                                            -0.1000     7.2991
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__12_/CLK (SDFFNARX1_HVT)                      7.2991 f
  library setup time                                          1.0000           -1.4488     5.8502
  data required time                                                                       5.8502
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8502
  data arrival time                                                                       -5.9092
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0590


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2275     3.2775
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__17_/CLK (SDFFNARX1_HVT)
                                                     0.0794                     0.0000     3.2775 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__17_/Q (SDFFNARX1_HVT)
                                                     0.2245   1.0000            1.1313 &   4.4088 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1065] (net)
                               2   2.0075 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_99_inst_37164/A (NBUFFX4_LVT)
                                            0.0000   0.2245   1.0000   0.0000   0.0000 &   4.4088 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_99_inst_37164/Y (NBUFFX4_LVT)
                                                     0.0683   1.0000            0.2188 &   4.6275 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_99_4550 (net)
                               4   4.5207 
  I_SDRAM_TOP/I_SDRAM_IF/U10335/A2 (AO22X1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000 &   4.6276 f
  I_SDRAM_TOP/I_SDRAM_IF/U10335/Y (AO22X1_HVT)       0.1722   1.0000            0.5373 &   5.1649 f
  I_SDRAM_TOP/I_SDRAM_IF/n6952 (net)
                               1   0.8441 
  I_SDRAM_TOP/I_SDRAM_IF/U10336/A2 (OR2X1_HVT)
                                            0.0282   0.1722   1.0000   0.0202   0.0202 &   5.1851 f
  I_SDRAM_TOP/I_SDRAM_IF/U10336/Y (OR2X1_HVT)        0.1719   1.0000            0.4488 &   5.6339 f
  I_SDRAM_TOP/I_SDRAM_IF/n8002 (net)
                               2   1.6809 
  I_SDRAM_TOP/I_SDRAM_IF/U10340/A2 (AO22X1_LVT)
                                            0.0104   0.1719   1.0000   0.0072   0.0072 &   5.6411 f
  I_SDRAM_TOP/I_SDRAM_IF/U10340/Y (AO22X1_LVT)       0.0588   1.0000            0.2323 &   5.8733 f
  I_SDRAM_TOP/I_SDRAM_IF/N2381 (net)
                               1   1.9171 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__9_/D (SDFFNARX1_HVT)
                                            0.0018   0.0588   1.0000   0.0012   0.0012 &   5.8746 f
  data arrival time                                                                        5.8746

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1073     7.2573
  clock reconvergence pessimism                                                 0.0834     7.3407
  clock uncertainty                                                            -0.1000     7.2407
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__9_/CLK (SDFFNARX1_HVT)                        7.2407 f
  library setup time                                          1.0000           -1.4250     5.8156
  data required time                                                                       5.8156
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8156
  data arrival time                                                                       -5.8746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0590


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2256     1.2256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/CLK (SDFFARX2_HVT)
                                                     0.1107                     0.0000     1.2256 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/Q (SDFFARX2_HVT)
                                                     0.2869   1.0000            1.4619 &   2.6875 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_33__13_ (net)
                               5   6.9009 
  I_SDRAM_TOP/I_SDRAM_IF/U1789/A2 (AO22X1_HVT)
                                            0.0000   0.2869   1.0000   0.0000   0.0001 &   2.6876 f
  I_SDRAM_TOP/I_SDRAM_IF/U1789/Y (AO22X1_HVT)        0.1739   1.0000            0.7198 &   3.4074 f
  I_SDRAM_TOP/I_SDRAM_IF/n608 (net)
                               1   0.8964 
  I_SDRAM_TOP/I_SDRAM_IF/U1791/A1 (OR2X1_HVT)
                                            0.0080   0.1739   1.0000   0.0055   0.0055 &   3.4129 f
  I_SDRAM_TOP/I_SDRAM_IF/U1791/Y (OR2X1_HVT)         0.1686   1.0000            0.5085 &   3.9214 f
  I_SDRAM_TOP/I_SDRAM_IF/n2453 (net)
                               2   1.5736 
  I_SDRAM_TOP/I_SDRAM_IF/U4458/A2 (AO22X1_HVT)
                                            0.0089   0.1686   1.0000   0.0061   0.0061 &   3.9276 f
  I_SDRAM_TOP/I_SDRAM_IF/U4458/Y (AO22X1_HVT)        0.1694   1.0000            0.6155 &   4.5431 f
  I_SDRAM_TOP/I_SDRAM_IF/N1965 (net)
                               1   0.7563 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/D (SDFFARX1_RVT)
                                            0.0086   0.1694   1.0000   0.0059   0.0059 &   4.5490 f
  data arrival time                                                                        4.5490

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0602     5.1602
  clock reconvergence pessimism                                                 0.0976     5.2577
  clock uncertainty                                                            -0.1000     5.1577
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/CLK (SDFFARX1_RVT)                        5.1577 r
  library setup time                                          1.0000           -0.6676     4.4901
  data required time                                                                       4.4901
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4901
  data arrival time                                                                       -4.5490
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0589


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2733     3.3233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__8_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__8_/Q (SDFFNARX1_HVT)
                                                     0.2313   1.0000            1.1340 &   4.4574 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_273 (net)
                               2   2.2212 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_2444/A (NBUFFX2_RVT)
                                            0.0000   0.2313   1.0000   0.0000   0.0000 &   4.4574 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_2444/Y (NBUFFX2_RVT)
                                                     0.0926   1.0000            0.2932 &   4.7506 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1874 (net)
                               4   4.9165 
  I_SDRAM_TOP/I_SDRAM_IF/U5467/A2 (AO22X1_HVT)
                                            0.0028   0.0926   1.0000   0.0019   0.0020 &   4.7525 f
  I_SDRAM_TOP/I_SDRAM_IF/U5467/Y (AO22X1_HVT)        0.1720   1.0000            0.5567 &   5.3093 f
  I_SDRAM_TOP/I_SDRAM_IF/n3333 (net)
                               1   0.8364 
  I_SDRAM_TOP/I_SDRAM_IF/U5468/A2 (OR2X1_RVT)
                                            0.0000   0.1720   1.0000   0.0000   0.0000 &   5.3093 f
  I_SDRAM_TOP/I_SDRAM_IF/U5468/Y (OR2X1_RVT)         0.0786   1.0000            0.2577 &   5.5670 f
  I_SDRAM_TOP/I_SDRAM_IF/n5031 (net)
                               2   1.4588 
  I_SDRAM_TOP/I_SDRAM_IF/U8121/A2 (AO22X1_RVT)
                                            0.0000   0.0786   1.0000   0.0000   0.0000 &   5.5670 f
  I_SDRAM_TOP/I_SDRAM_IF/U8121/Y (AO22X1_RVT)        0.0936   1.0000            0.3124 &   5.8794 f
  I_SDRAM_TOP/I_SDRAM_IF/N3726 (net)
                               1   1.5771 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/D (SDFFNARX1_HVT)
                                            0.0070   0.0936   1.0000   0.0049   0.0049 &   5.8843 f
  data arrival time                                                                        5.8843

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1493     7.2993
  clock reconvergence pessimism                                                 0.0801     7.3794
  clock uncertainty                                                            -0.1000     7.2794
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/CLK (SDFFNARX1_HVT)                      7.2794 f
  library setup time                                          1.0000           -1.4539     5.8256
  data required time                                                                       5.8256
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8256
  data arrival time                                                                       -5.8843
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0587


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2753     3.3253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/Q (SDFFNARX1_HVT)
                                                     0.2799   1.0000            1.1825 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_897 (net)
                               5   3.7484 
  I_SDRAM_TOP/I_SDRAM_IF/U7187/A2 (AO22X1_HVT)
                                            0.0000   0.2799   1.0000   0.0000   0.0000 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/U7187/Y (AO22X1_HVT)        0.1863   1.0000            0.7282 &   5.2361 f
  I_SDRAM_TOP/I_SDRAM_IF/n4318 (net)
                               1   1.2964 
  I_SDRAM_TOP/I_SDRAM_IF/U7189/A1 (OR2X1_RVT)
                                            0.0156   0.1863   1.0000   0.0108   0.0108 &   5.2469 f
  I_SDRAM_TOP/I_SDRAM_IF/U7189/Y (OR2X1_RVT)         0.0853   1.0000            0.3296 &   5.5765 f
  I_SDRAM_TOP/I_SDRAM_IF/n6113 (net)
                               2   2.0128 
  I_SDRAM_TOP/I_SDRAM_IF/U7193/A2 (AO22X1_RVT)
                                            0.0072   0.0853   1.0000   0.0050   0.0050 &   5.5816 f
  I_SDRAM_TOP/I_SDRAM_IF/U7193/Y (AO22X1_RVT)        0.0960   1.0000            0.3212 &   5.9028 f
  I_SDRAM_TOP/I_SDRAM_IF/N2652 (net)
                               1   1.7801 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/D (SDFFNARX1_HVT)
                                            0.0132   0.0960   1.0000   0.0093   0.0093 &   5.9121 f
  data arrival time                                                                        5.9121

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.1055     7.3998
  clock uncertainty                                                            -0.1000     7.2998
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/CLK (SDFFNARX1_HVT)                       7.2998 f
  library setup time                                          1.0000           -1.4461     5.8537
  data required time                                                                       5.8537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8537
  data arrival time                                                                       -5.9121
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0585


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2749     3.3249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3249 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/Q (SDFFNARX1_HVT)
                                                     0.3168   1.0000            1.2014 &   4.5263 f
  I_SDRAM_TOP/I_SDRAM_IF/n17799 (net)
                               5   4.8121 
  I_SDRAM_TOP/I_SDRAM_IF/U8112/A2 (AO22X1_HVT)
                                            0.0529   0.3168   1.0000   0.0368   0.0369 &   4.5632 f
  I_SDRAM_TOP/I_SDRAM_IF/U8112/Y (AO22X1_HVT)        0.1805   1.0000            0.7530 &   5.3162 f
  I_SDRAM_TOP/I_SDRAM_IF/n5016 (net)
                               1   1.1036 
  I_SDRAM_TOP/I_SDRAM_IF/U8113/A2 (OR2X1_RVT)
                                            0.0156   0.1805   1.0000   0.0108   0.0108 &   5.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/U8113/Y (OR2X1_RVT)         0.0819   1.0000            0.2668 &   5.5938 f
  I_SDRAM_TOP/I_SDRAM_IF/n5025 (net)
                               2   1.7224 
  I_SDRAM_TOP/I_SDRAM_IF/U8118/A2 (AO22X1_RVT)
                                            0.0041   0.0819   1.0000   0.0028   0.0028 &   5.5966 f
  I_SDRAM_TOP/I_SDRAM_IF/U8118/Y (AO22X1_RVT)        0.0893   1.0000            0.3086 &   5.9052 f
  I_SDRAM_TOP/I_SDRAM_IF/N3409 (net)
                               1   1.2140 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__24_/D (SDFFNARX1_HVT)
                                            0.0079   0.0893   1.0000   0.0055   0.0055 &   5.9107 f
  data arrival time                                                                        5.9107

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1469     7.2969
  clock reconvergence pessimism                                                 0.1025     7.3994
  clock uncertainty                                                            -0.1000     7.2994
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__24_/CLK (SDFFNARX1_HVT)                      7.2994 f
  library setup time                                          1.0000           -1.4471     5.8523
  data required time                                                                       5.8523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8523
  data arrival time                                                                       -5.9107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0584


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2753     3.3253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK (SDFFNARX1_HVT)
                                                     0.0756                     0.0000     3.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/Q (SDFFNARX1_HVT)
                                                     0.2143   1.0000            1.1164 &   4.4417 f
  I_SDRAM_TOP/I_SDRAM_IF/n17400 (net)
                               2   1.6776 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1436/A (NBUFFX2_RVT)
                                            0.0000   0.2143   1.0000   0.0000   0.0000 &   4.4417 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1436/Y (NBUFFX2_RVT)
                                                     0.0899   1.0000            0.2784 &   4.7201 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_867 (net)
                               4   4.5753 
  I_SDRAM_TOP/I_SDRAM_IF/U9845/A2 (AO22X1_HVT)
                                            0.0000   0.0899   1.0000   0.0000   0.0000 &   4.7201 f
  I_SDRAM_TOP/I_SDRAM_IF/U9845/Y (AO22X1_HVT)        0.1835   1.0000            0.5683 &   5.2885 f
  I_SDRAM_TOP/I_SDRAM_IF/n6577 (net)
                               1   1.2089 
  I_SDRAM_TOP/I_SDRAM_IF/U9846/A2 (OR2X1_RVT)
                                            0.0173   0.1835   1.0000   0.0120   0.0120 &   5.3004 f
  I_SDRAM_TOP/I_SDRAM_IF/U9846/Y (OR2X1_RVT)         0.0772   1.0000            0.2622 &   5.5626 f
  I_SDRAM_TOP/I_SDRAM_IF/n8001 (net)
                               2   1.3031 
  I_SDRAM_TOP/I_SDRAM_IF/U11338/A2 (AO22X1_RVT)
                                            0.0070   0.0772   1.0000   0.0049   0.0049 &   5.5675 f
  I_SDRAM_TOP/I_SDRAM_IF/U11338/Y (AO22X1_RVT)       0.0991   1.0000            0.3195 &   5.8870 f
  I_SDRAM_TOP/I_SDRAM_IF/N3296 (net)
                               1   2.0500 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_/D (SDFFNARX1_HVT)
                                            0.0108   0.0991   1.0000   0.0075   0.0075 &   5.8946 f
  data arrival time                                                                        5.8946

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.0894     7.3861
  clock uncertainty                                                            -0.1000     7.2861
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_/CLK (SDFFNARX1_HVT)                       7.2861 f
  library setup time                                          1.0000           -1.4498     5.8363
  data required time                                                                       5.8363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8363
  data arrival time                                                                       -5.8946
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0582


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613356785/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2302     1.2302
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/CLK (SDFFARX1_HVT)
                                                     0.1224                     0.0000     1.2302 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/Q (SDFFARX1_HVT)
                                                     0.2783   1.0000            1.3052 &   2.5354 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__15_ (net)
                               5   4.2106 
  I_SDRAM_TOP/I_SDRAM_IF/U11809/A1 (OA22X1_HVT)
                                            0.0316   0.2783   1.0000   0.0213   0.0213 &   2.5568 f
  I_SDRAM_TOP/I_SDRAM_IF/U11809/Y (OA22X1_HVT)       0.2488   1.0000            0.8380 &   3.3948 f
  I_SDRAM_TOP/I_SDRAM_IF/n8764 (net)
                               1   1.5371 
  I_SDRAM_TOP/I_SDRAM_IF/U11811/A1 (AND2X1_HVT)
                                            0.0481   0.2488   1.0000   0.0345   0.0345 &   3.4293 f
  I_SDRAM_TOP/I_SDRAM_IF/U11811/Y (AND2X1_HVT)       0.1972   1.0000            0.4648 &   3.8941 f
  I_SDRAM_TOP/I_SDRAM_IF/n8935 (net)
                               2   2.2218 
  I_SDRAM_TOP/I_SDRAM_IF/U11890/A2 (AO22X1_HVT)
                                            0.0229   0.1972   1.0000   0.0158   0.0158 &   3.9100 f
  I_SDRAM_TOP/I_SDRAM_IF/U11890/Y (AO22X1_HVT)       0.1796   1.0000            0.6523 &   4.5622 f
  I_SDRAM_TOP/I_SDRAM_IF/N2003 (net)
                               1   1.0824 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/D (SDFFARX1_RVT)
                                            0.0166   0.1796   1.0000   0.0115   0.0115 &   4.5738 f
  data arrival time                                                                        4.5738

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0634     5.1634
  clock reconvergence pessimism                                                 0.1185     5.2819
  clock uncertainty                                                            -0.1000     5.1819
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/CLK (SDFFARX1_RVT)                       5.1819 r
  library setup time                                          1.0000           -0.6663     4.5156
  data required time                                                                       4.5156
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5156
  data arrival time                                                                       -4.5738
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0582


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2646     3.3146
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3146 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_/Q (SDFFNARX1_HVT)
                                                     0.2517   1.0000            1.1568 &   4.4715 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_932 (net)
                               2   2.8616 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670/A (NBUFFX2_LVT)
                                            0.0329   0.2517   1.0000   0.0227   0.0228 &   4.4942 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670/Y (NBUFFX2_LVT)
                                                     0.0716   1.0000            0.1990 &   4.6932 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1101 (net)
                               4   3.9638 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40796/A2 (AO22X1_HVT)
                                            0.0022   0.0716   1.0000   0.0015   0.0016 &   4.6948 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40796/Y (AO22X1_HVT)
                                                     0.1856   1.0000            0.5558 &   5.2506 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22048 (net)
                               1   1.2779 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40795/A1 (OR2X1_RVT)
                                            0.0138   0.1856   1.0000   0.0096   0.0096 &   5.2602 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40795/Y (OR2X1_RVT)
                                                     0.0842   1.0000            0.3277 &   5.5878 f
  I_SDRAM_TOP/I_SDRAM_IF/n6484 (net)
                               2   1.9161 
  I_SDRAM_TOP/I_SDRAM_IF/U9513/A2 (AO22X1_RVT)
                                            0.0065   0.0842   1.0000   0.0045   0.0045 &   5.5923 f
  I_SDRAM_TOP/I_SDRAM_IF/U9513/Y (AO22X1_RVT)        0.0899   1.0000            0.3112 &   5.9035 f
  I_SDRAM_TOP/I_SDRAM_IF/N2584 (net)
                               1   1.2600 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0899   1.0000   0.0000   0.0000 &   5.9035 f
  data arrival time                                                                        5.9035

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0988     7.3891
  clock uncertainty                                                            -0.1000     7.2891
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK (SDFFNARX1_HVT)                       7.2891 f
  library setup time                                          1.0000           -1.4437     5.8453
  data required time                                                                       5.8453
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8453
  data arrival time                                                                       -5.9035
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0582


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2763     3.3263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__14_/CLK (SDFFNARX1_HVT)
                                                     0.0777                     0.0000     3.3263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__14_/Q (SDFFNARX1_HVT)
                                                     0.3643   1.0000            1.2374 &   4.5637 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_437 (net)
                               5   6.1519 
  I_SDRAM_TOP/I_SDRAM_IF/U8679/A4 (AO22X1_HVT)
                                            0.0454   0.3643   1.0000   0.0316   0.0317 &   4.5954 f
  I_SDRAM_TOP/I_SDRAM_IF/U8679/Y (AO22X1_HVT)        0.1737   1.0000            0.5641 &   5.1595 f
  I_SDRAM_TOP/I_SDRAM_IF/n5482 (net)
                               1   0.8914 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41454/A2 (OR2X1_HVT)
                                            0.0139   0.1737   1.0000   0.0096   0.0096 &   5.1691 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41454/Y (OR2X1_HVT)
                                                     0.2054   1.0000            0.4753 &   5.6445 f
  I_SDRAM_TOP/I_SDRAM_IF/n5484 (net)
                               2   2.6891 
  I_SDRAM_TOP/I_SDRAM_IF/U8683/A2 (AO22X1_LVT)
                                            0.0232   0.2054   1.0000   0.0161   0.0161 &   5.6606 f
  I_SDRAM_TOP/I_SDRAM_IF/U8683/Y (AO22X1_LVT)        0.0689   1.0000            0.2476 &   5.9082 f
  I_SDRAM_TOP/I_SDRAM_IF/N3447 (net)
                               1   1.1229 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0689   1.0000   0.0000   0.0000 &   5.9082 f
  data arrival time                                                                        5.9082

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.0894     7.3861
  clock uncertainty                                                            -0.1000     7.2861
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__30_/CLK (SDFFNARX1_HVT)                      7.2861 f
  library setup time                                          1.0000           -1.4360     5.8501
  data required time                                                                       5.8501
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8501
  data arrival time                                                                       -5.9082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0581


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2132     1.2132
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__22_/CLK (SDFFARX1_HVT)
                                                     0.1092                     0.0000     1.2132 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__22_/Q (SDFFARX1_HVT)
                                                     0.3387   1.0000            1.3325 &   2.5457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__22_ (net)
                               5   5.8708 
  I_SDRAM_TOP/I_SDRAM_IF/U2136/A2 (AO22X1_HVT)
                                            0.0390   0.3387   1.0000   0.0264   0.0265 &   2.5722 f
  I_SDRAM_TOP/I_SDRAM_IF/U2136/Y (AO22X1_HVT)        0.1880   1.0000            0.7796 &   3.3517 f
  I_SDRAM_TOP/I_SDRAM_IF/n783 (net)
                               1   1.3431 
  I_SDRAM_TOP/I_SDRAM_IF/U2138/A1 (OR2X1_HVT)
                                            0.0071   0.1880   1.0000   0.0049   0.0049 &   3.3566 f
  I_SDRAM_TOP/I_SDRAM_IF/U2138/Y (OR2X1_HVT)         0.1771   1.0000            0.5283 &   3.8850 f
  I_SDRAM_TOP/I_SDRAM_IF/n2629 (net)
                               2   1.8447 
  I_SDRAM_TOP/I_SDRAM_IF/U2143/A2 (AO22X1_HVT)
                                            0.0187   0.1771   1.0000   0.0130   0.0130 &   3.8979 f
  I_SDRAM_TOP/I_SDRAM_IF/U2143/Y (AO22X1_HVT)        0.1745   1.0000            0.6294 &   4.5273 f
  I_SDRAM_TOP/I_SDRAM_IF/N2156 (net)
                               1   0.9169 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/D (SDFFARX1_RVT)
                                            0.0000   0.1745   1.0000   0.0000   0.0000 &   4.5273 f
  data arrival time                                                                        4.5273

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0826     5.2387
  clock uncertainty                                                            -0.1000     5.1387
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/CLK (SDFFARX1_RVT)                        5.1387 r
  library setup time                                          1.0000           -0.6693     4.4694
  data required time                                                                       4.4694
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4694
  data arrival time                                                                       -4.5273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0579


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2685     3.3185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/Q (SDFFNARX1_HVT)
                                                     0.2188   1.0000            1.1301 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1086] (net)
                               2   1.8213 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_89_2192/A (NBUFFX2_RVT)
                                            0.0000   0.2188   1.0000   0.0000   0.0000 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_89_2192/Y (NBUFFX2_RVT)
                                                     0.0906   1.0000            0.2823 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1623 (net)
                               4   4.6579 
  I_SDRAM_TOP/I_SDRAM_IF/U11968/A2 (AO22X1_HVT)
                                            0.0000   0.0906   1.0000   0.0000   0.0000 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/U11968/Y (AO22X1_HVT)       0.2066   1.0000            0.5940 &   5.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/n9077 (net)
                               1   1.9659 
  I_SDRAM_TOP/I_SDRAM_IF/U11969/A2 (OR2X1_RVT)
                                            0.0000   0.2066   1.0000   0.0000   0.0000 &   5.3251 f
  I_SDRAM_TOP/I_SDRAM_IF/U11969/Y (OR2X1_RVT)        0.0963   1.0000            0.2972 &   5.6223 f
  I_SDRAM_TOP/I_SDRAM_IF/n9132 (net)
                               2   2.8978 
  I_SDRAM_TOP/I_SDRAM_IF/U11998/A2 (AO22X2_LVT)
                                            0.0000   0.0963   1.0000   0.0000   0.0000 &   5.6223 f
  I_SDRAM_TOP/I_SDRAM_IF/U11998/Y (AO22X2_LVT)       0.0789   1.0000            0.2220 &   5.8443 f
  I_SDRAM_TOP/I_SDRAM_IF/N2342 (net)
                               1   8.7344 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__2_/D (SDFFNARX1_HVT)
                                            0.0026   0.0789   1.0000   0.0018   0.0024 &   5.8467 f
  data arrival time                                                                        5.8467

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1067     7.2567
  clock reconvergence pessimism                                                 0.0696     7.3263
  clock uncertainty                                                            -0.1000     7.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__2_/CLK (SDFFNARX1_HVT)                        7.2263 f
  library setup time                                          1.0000           -1.4374     5.7889
  data required time                                                                       5.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7889
  data arrival time                                                                       -5.8467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0578


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2175     3.2675
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2675 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_/Q (SDFFNARX1_HVT)
                                                     0.3597   1.0000            1.2272 &   4.4946 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_480 (net)
                               6   6.0190 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41377/A2 (AO22X1_HVT)
                                            0.0972   0.3597   1.0000   0.0643   0.0645 &   4.5592 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41377/Y (AO22X1_HVT)
                                                     0.2034   1.0000            0.8142 &   5.3734 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22274 (net)
                               1   1.8443 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41376/A1 (OR2X1_LVT)
                                            0.0337   0.2034   1.0000   0.0242   0.0242 &   5.3976 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41376/Y (OR2X1_LVT)
                                                     0.0587   1.0000            0.2082 &   5.6058 f
  I_SDRAM_TOP/I_SDRAM_IF/n8395 (net)
                               1   1.2067 
  I_SDRAM_TOP/I_SDRAM_IF/U11626/A4 (AO22X1_RVT)
                                            0.0051   0.0587   1.0000   0.0035   0.0035 &   5.6093 f
  I_SDRAM_TOP/I_SDRAM_IF/U11626/Y (AO22X1_RVT)       0.0952   1.0000            0.2074 &   5.8167 f
  I_SDRAM_TOP/I_SDRAM_IF/N3327 (net)
                               1   1.7153 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_/D (SDFFNARX1_HVT)
                                            0.0233   0.0952   1.0000   0.0168   0.0168 &   5.8335 f
  data arrival time                                                                        5.8335

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_/CLK (SDFFNARX1_HVT)                       7.2273 f
  library setup time                                          1.0000           -1.4515     5.7758
  data required time                                                                       5.7758
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7758
  data arrival time                                                                       -5.8335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0577


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58258/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2283     3.2783
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2783 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/Q (SDFFNARX1_HVT)
                                                     0.3368   1.0000            1.2246 &   4.5029 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_976 (net)
                               5   5.3769 
  I_SDRAM_TOP/I_SDRAM_IF/U10355/A2 (AO22X1_HVT)
                                            0.0674   0.3368   1.0000   0.0475   0.0475 &   4.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/U10355/Y (AO22X1_HVT)       0.1830   1.0000            0.7725 &   5.3230 f
  I_SDRAM_TOP/I_SDRAM_IF/n6981 (net)
                               1   1.1833 
  I_SDRAM_TOP/I_SDRAM_IF/U10357/A1 (OR2X1_RVT)
                                            0.0186   0.1830   1.0000   0.0129   0.0129 &   5.3359 f
  I_SDRAM_TOP/I_SDRAM_IF/U10357/Y (OR2X1_RVT)        0.0800   1.0000            0.3200 &   5.6559 f
  I_SDRAM_TOP/I_SDRAM_IF/n8014 (net)
                               2   1.5417 
  I_SDRAM_TOP/I_SDRAM_IF/U11350/A4 (AO22X1_RVT)
                                            0.0039   0.0800   1.0000   0.0027   0.0027 &   5.6586 f
  I_SDRAM_TOP/I_SDRAM_IF/U11350/Y (AO22X1_RVT)       0.0853   1.0000            0.2061 &   5.8646 f
  I_SDRAM_TOP/I_SDRAM_IF/N2531 (net)
                               1   0.8857 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/D (SDFFNARX1_HVT)
                                            0.0083   0.0853   1.0000   0.0057   0.0057 &   5.8704 f
  data arrival time                                                                        5.8704

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1038     7.2538
  clock reconvergence pessimism                                                 0.0984     7.3522
  clock uncertainty                                                            -0.1000     7.2522
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK (SDFFNARX1_HVT)                        7.2522 f
  library setup time                                          1.0000           -1.4395     5.8127
  data required time                                                                       5.8127
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8127
  data arrival time                                                                       -5.8704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0577


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__15_/CLK (SDFFNARX1_HVT)
                                                     0.0637                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__15_/Q (SDFFNARX1_HVT)
                                                     0.3364   1.0000            1.2085 &   4.5348 f
  I_SDRAM_TOP/I_SDRAM_IF/n17403 (net)
                               5   5.3633 
  I_SDRAM_TOP/I_SDRAM_IF/U8736/A3 (OA22X1_HVT)
                                            0.0000   0.3364   1.0000   0.0000   0.0000 &   4.5349 f
  I_SDRAM_TOP/I_SDRAM_IF/U8736/Y (OA22X1_HVT)        0.2337   1.0000            0.7852 &   5.3201 f
  I_SDRAM_TOP/I_SDRAM_IF/n5535 (net)
                               1   1.0298 
  I_SDRAM_TOP/I_SDRAM_IF/U8737/A2 (AND2X1_RVT)
                                            0.0582   0.2337   1.0000   0.0419   0.0419 &   5.3620 f
  I_SDRAM_TOP/I_SDRAM_IF/U8737/Y (AND2X1_RVT)        0.0769   1.0000            0.3050 &   5.6670 f
  I_SDRAM_TOP/I_SDRAM_IF/n5975 (net)
                               2   1.2978 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40906/A4 (AO22X1_RVT)
                                            0.0000   0.0769   1.0000   0.0000   0.0000 &   5.6670 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40906/Y (AO22X1_RVT)
                                                     0.0923   1.0000            0.2141 &   5.8811 f
  I_SDRAM_TOP/I_SDRAM_IF/N3444 (net)
                               1   1.4623 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/D (SDFFNARX1_HVT)
                                            0.0109   0.0923   1.0000   0.0075   0.0075 &   5.8886 f
  data arrival time                                                                        5.8886

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0801     7.3752
  clock uncertainty                                                            -0.1000     7.2752
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK (SDFFNARX1_HVT)                      7.2752 f
  library setup time                                          1.0000           -1.4442     5.8309
  data required time                                                                       5.8309
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8309
  data arrival time                                                                       -5.8886
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0577


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2767     3.3267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__15_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__15_/Q (SDFFNARX1_HVT)
                                                     0.3040   1.0000            1.1872 &   4.5139 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_545 (net)
                               5   4.4497 
  I_SDRAM_TOP/I_SDRAM_IF/U449/A2 (AO222X1_HVT)
                                            0.0233   0.3040   1.0000   0.0161   0.0162 &   4.5301 f
  I_SDRAM_TOP/I_SDRAM_IF/U449/Y (AO222X1_HVT)        0.2453   1.0000            1.0589 &   5.5890 f
  I_SDRAM_TOP/I_SDRAM_IF/n3658 (net)
                               2   2.2361 
  I_SDRAM_TOP/I_SDRAM_IF/U465/A2 (AO22X1_LVT)
                                            0.0317   0.2453   1.0000   0.0222   0.0222 &   5.6112 f
  I_SDRAM_TOP/I_SDRAM_IF/U465/Y (AO22X1_LVT)         0.0799   1.0000            0.2841 &   5.8953 f
  I_SDRAM_TOP/I_SDRAM_IF/N3258 (net)
                               1   2.0595 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__31_/D (SDFFNARX1_HVT)
                                            0.0096   0.0799   1.0000   0.0066   0.0067 &   5.9020 f
  data arrival time                                                                        5.9020

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1517     7.3017
  clock reconvergence pessimism                                                 0.0891     7.3908
  clock uncertainty                                                            -0.1000     7.2908
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__31_/CLK (SDFFNARX1_HVT)                      7.2908 f
  library setup time                                          1.0000           -1.4464     5.8444
  data required time                                                                       5.8444
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8444
  data arrival time                                                                       -5.9020
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0576


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[22] (SRAM2RW64x32)
                                                     0.0376   1.0000            0.1152 &   1.3247 f
  I_SDRAM_TOP/net_sdram_if_wDQ[54] (net)
                               1   1.2779 
  I_SDRAM_TOP/sram_fixcell_41/A (NBUFFX8_HVT)
                                            0.0000   0.0376   1.0000   0.0000   0.0000 &   1.3247 f
  I_SDRAM_TOP/sram_fixcell_41/Y (NBUFFX8_HVT)        0.2400   1.0000            0.2899 &   1.6145 f
  I_SDRAM_TOP/sram_fixnet_41 (net)
                               1  27.8136 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D (SDFFNARX1_HVT)
                                            0.0063   0.2404   1.0000   0.0044   0.0124 &   1.6270 f
  data arrival time                                                                        1.6270

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1053     3.1553
  clock reconvergence pessimism                                                 0.0347     3.1900
  clock uncertainty                                                            -0.1000     3.0900
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK (SDFFNARX1_HVT)                      3.0900 f
  library setup time                                          1.0000           -1.5206     1.5694
  data required time                                                                       1.5694
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5694
  data arrival time                                                                       -1.6270
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0576


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/Q (SDFFNARX1_HVT)
                                                     0.4122   1.0000            1.2615 &   4.5291 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_299 (net)
                               5   7.5018 
  I_SDRAM_TOP/I_SDRAM_IF/U9616/A2 (AO22X1_HVT)
                                            0.0773   0.4122   1.0000   0.0518   0.0519 &   4.5810 f
  I_SDRAM_TOP/I_SDRAM_IF/U9616/Y (AO22X1_HVT)        0.1800   1.0000            0.8327 &   5.4137 f
  I_SDRAM_TOP/I_SDRAM_IF/n6374 (net)
                               1   1.0751 
  I_SDRAM_TOP/I_SDRAM_IF/U9617/A2 (OR2X1_RVT)
                                            0.0155   0.1800   1.0000   0.0107   0.0107 &   5.4245 f
  I_SDRAM_TOP/I_SDRAM_IF/U9617/Y (OR2X1_RVT)         0.0798   1.0000            0.2637 &   5.6882 f
  I_SDRAM_TOP/I_SDRAM_IF/n6925 (net)
                               2   1.5408 
  I_SDRAM_TOP/I_SDRAM_IF/U9618/A4 (AO22X1_LVT)
                                            0.0062   0.0798   1.0000   0.0043   0.0043 &   5.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/U9618/Y (AO22X1_LVT)        0.0869   1.0000            0.1314 &   5.8239 f
  I_SDRAM_TOP/I_SDRAM_IF/N3683 (net)
                               1   3.0893 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/D (SDFFNARX1_HVT)
                                            0.0193   0.0869   1.0000   0.0137   0.0137 &   5.8376 f
  data arrival time                                                                        5.8376

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0943     7.2443
  clock reconvergence pessimism                                                 0.0834     7.3277
  clock uncertainty                                                            -0.1000     7.2277
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/CLK (SDFFNARX1_HVT)                      7.2277 f
  library setup time                                          1.0000           -1.4476     5.7801
  data required time                                                                       5.7801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7801
  data arrival time                                                                       -5.8376
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0575


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/Q (SDFFNARX1_HVT)
                                                     0.3696   1.0000            1.2438 &   4.5634 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1064] (net)
                               5   6.3019 
  I_SDRAM_TOP/I_SDRAM_IF/U7457/A2 (AO22X1_HVT)
                                            0.0322   0.3696   1.0000   0.0223   0.0223 &   4.5858 f
  I_SDRAM_TOP/I_SDRAM_IF/U7457/Y (AO22X1_HVT)        0.1807   1.0000            0.7976 &   5.3834 f
  I_SDRAM_TOP/I_SDRAM_IF/n4487 (net)
                               1   1.1037 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40828/A2 (OR2X1_RVT)
                                            0.0373   0.1807   1.0000   0.0268   0.0268 &   5.4102 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40828/Y (OR2X1_RVT)
                                                     0.0862   1.0000            0.2723 &   5.6825 f
  I_SDRAM_TOP/I_SDRAM_IF/n5759 (net)
                               2   2.0949 
  I_SDRAM_TOP/I_SDRAM_IF/U8925/A2 (AO22X1_LVT)
                                            0.0091   0.0862   1.0000   0.0063   0.0063 &   5.6889 f
  I_SDRAM_TOP/I_SDRAM_IF/U8925/Y (AO22X1_LVT)        0.0786   1.0000            0.1715 &   5.8604 f
  I_SDRAM_TOP/I_SDRAM_IF/N2384 (net)
                               1   1.7875 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0786   1.0000   0.0000   0.0000 &   5.8604 f
  data arrival time                                                                        5.8604

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1238     7.2738
  clock reconvergence pessimism                                                 0.0696     7.3434
  clock uncertainty                                                            -0.1000     7.2434
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__12_/CLK (SDFFNARX1_HVT)                       7.2434 f
  library setup time                                          1.0000           -1.4405     5.8029
  data required time                                                                       5.8029
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8029
  data arrival time                                                                       -5.8604
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0575


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641157063/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2766     3.3266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__3_/CLK (SDFFNARX1_HVT)
                                                     0.0838                     0.0000     3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__3_/Q (SDFFNARX1_HVT)
                                                     0.3569   1.0000            1.2373 &   4.5639 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1051] (net)
                               5   5.9453 
  I_SDRAM_TOP/I_SDRAM_IF/U11344/A2 (AO22X1_HVT)
                                            0.0185   0.3569   1.0000   0.0128   0.0129 &   4.5768 f
  I_SDRAM_TOP/I_SDRAM_IF/U11344/Y (AO22X1_HVT)       0.1814   1.0000            0.7877 &   5.3644 f
  I_SDRAM_TOP/I_SDRAM_IF/n8009 (net)
                               1   1.1262 
  I_SDRAM_TOP/I_SDRAM_IF/U11346/A1 (OR2X1_RVT)
                                            0.0126   0.1814   1.0000   0.0087   0.0087 &   5.3732 f
  I_SDRAM_TOP/I_SDRAM_IF/U11346/Y (OR2X1_RVT)        0.0783   1.0000            0.3164 &   5.6896 f
  I_SDRAM_TOP/I_SDRAM_IF/n8486 (net)
                               2   1.3939 
  I_SDRAM_TOP/I_SDRAM_IF/U11347/A4 (AO22X1_RVT)
                                            0.0000   0.0783   1.0000   0.0000   0.0000 &   5.6896 f
  I_SDRAM_TOP/I_SDRAM_IF/U11347/Y (AO22X1_RVT)       0.0951   1.0000            0.2189 &   5.9085 f
  I_SDRAM_TOP/I_SDRAM_IF/N2375 (net)
                               1   1.7079 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__3_/D (SDFFNARX1_HVT)
                                            0.0078   0.0951   1.0000   0.0054   0.0054 &   5.9139 f
  data arrival time                                                                        5.9139

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.1048     7.4009
  clock uncertainty                                                            -0.1000     7.3009
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__3_/CLK (SDFFNARX1_HVT)                        7.3009 f
  library setup time                                          1.0000           -1.4444     5.8565
  data required time                                                                       5.8565
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8565
  data arrival time                                                                       -5.9139
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0574


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2759     3.3259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/Q (SDFFNARX1_HVT)
                                                     0.3874   1.0000            1.2508 &   4.5767 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_770 (net)
                               5   6.8041 
  I_SDRAM_TOP/I_SDRAM_IF/U6205/A2 (AO22X1_HVT)
                                            0.0377   0.3874   1.0000   0.0261   0.0262 &   4.6029 f
  I_SDRAM_TOP/I_SDRAM_IF/U6205/Y (AO22X1_HVT)        0.1778   1.0000            0.8094 &   5.4123 f
  I_SDRAM_TOP/I_SDRAM_IF/n3712 (net)
                               1   1.0055 
  I_SDRAM_TOP/I_SDRAM_IF/U6207/A1 (OR2X1_RVT)
                                            0.0144   0.1778   1.0000   0.0100   0.0100 &   5.4223 f
  I_SDRAM_TOP/I_SDRAM_IF/U6207/Y (OR2X1_RVT)         0.0852   1.0000            0.3230 &   5.7453 f
  I_SDRAM_TOP/I_SDRAM_IF/n4630 (net)
                               2   2.0303 
  I_SDRAM_TOP/I_SDRAM_IF/U6212/A2 (AO22X1_LVT)
                                            0.0036   0.0852   1.0000   0.0025   0.0025 &   5.7478 f
  I_SDRAM_TOP/I_SDRAM_IF/U6212/Y (AO22X1_LVT)        0.0527   1.0000            0.1680 &   5.9159 f
  I_SDRAM_TOP/I_SDRAM_IF/N2871 (net)
                               1   1.4914 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0000 &   5.9159 f
  data arrival time                                                                        5.9159

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0894     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__24_/CLK (SDFFNARX1_HVT)                      7.2866 f
  library setup time                                          1.0000           -1.4280     5.8585
  data required time                                                                       5.8585
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8585
  data arrival time                                                                       -5.9159
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0574


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2256     1.2256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/CLK (SDFFARX2_HVT)
                                                     0.1107                     0.0000     1.2256 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/Q (SDFFARX2_HVT)
                                                     0.2869   1.0000            1.4619 &   2.6875 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_33__13_ (net)
                               5   6.9009 
  I_SDRAM_TOP/I_SDRAM_IF/U3405/A2 (AO22X1_HVT)
                                            0.0000   0.2869   1.0000   0.0000   0.0001 &   2.6876 f
  I_SDRAM_TOP/I_SDRAM_IF/U3405/Y (AO22X1_HVT)        0.1682   1.0000            0.7123 &   3.3999 f
  I_SDRAM_TOP/I_SDRAM_IF/n1487 (net)
                               1   0.7195 
  I_SDRAM_TOP/I_SDRAM_IF/U3407/A1 (OR2X1_HVT)
                                            0.0078   0.1682   1.0000   0.0054   0.0054 &   3.4053 f
  I_SDRAM_TOP/I_SDRAM_IF/U3407/Y (OR2X1_HVT)         0.1858   1.0000            0.5190 &   3.9243 f
  I_SDRAM_TOP/I_SDRAM_IF/n2327 (net)
                               2   2.1148 
  I_SDRAM_TOP/I_SDRAM_IF/U4319/A2 (AO22X1_HVT)
                                            0.0000   0.1858   1.0000   0.0000   0.0000 &   3.9243 f
  I_SDRAM_TOP/I_SDRAM_IF/U4319/Y (AO22X1_HVT)        0.1658   1.0000            0.6248 &   4.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/N1969 (net)
                               1   0.6405 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__9_/D (SDFFARX1_RVT)
                                            0.0000   0.1658   1.0000   0.0000   0.0000 &   4.5491 f
  data arrival time                                                                        4.5491

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0600     5.1600
  clock reconvergence pessimism                                                 0.0976     5.2576
  clock uncertainty                                                            -0.1000     5.1576
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__9_/CLK (SDFFARX1_RVT)                        5.1576 r
  library setup time                                          1.0000           -0.6657     4.4919
  data required time                                                                       4.4919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4919
  data arrival time                                                                       -4.5491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0572


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2282     1.2282
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/CLK (SDFFARX2_HVT)
                                                     0.1090                     0.0000     1.2282 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.4596 &   2.6877 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__31_ (net)
                               5   6.8331 
  I_SDRAM_TOP/I_SDRAM_IF/U3273/A2 (AO22X1_HVT)
                                            0.0218   0.2858   1.0000   0.0150   0.0151 &   2.7028 f
  I_SDRAM_TOP/I_SDRAM_IF/U3273/Y (AO22X1_HVT)        0.1717   1.0000            0.7161 &   3.4189 f
  I_SDRAM_TOP/I_SDRAM_IF/n1395 (net)
                               1   0.8286 
  I_SDRAM_TOP/I_SDRAM_IF/U3274/A2 (OR2X1_HVT)
                                            0.0000   0.1717   1.0000   0.0000   0.0000 &   3.4189 f
  I_SDRAM_TOP/I_SDRAM_IF/U3274/Y (OR2X1_HVT)         0.1868   1.0000            0.4613 &   3.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/n2651 (net)
                               2   2.1452 
  I_SDRAM_TOP/I_SDRAM_IF/U3278/A2 (AO22X1_HVT)
                                            0.0437   0.1868   1.0000   0.0307   0.0307 &   3.9109 f
  I_SDRAM_TOP/I_SDRAM_IF/U3278/Y (AO22X1_HVT)        0.1775   1.0000            0.6413 &   4.5522 f
  I_SDRAM_TOP/I_SDRAM_IF/N1793 (net)
                               1   1.0115 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/D (SDFFARX1_RVT)
                                            0.0192   0.1775   1.0000   0.0133   0.0133 &   4.5655 f
  data arrival time                                                                        4.5655

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0622     5.1622
  clock reconvergence pessimism                                                 0.1167     5.2789
  clock uncertainty                                                            -0.1000     5.1789
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK (SDFFARX1_RVT)                       5.1789 r
  library setup time                                          1.0000           -0.6705     4.5084
  data required time                                                                       4.5084
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5084
  data arrival time                                                                       -4.5655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0571


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58526/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2720     3.3220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__17_/CLK (SDFFNARX1_HVT)
                                                     0.0597                     0.0000     3.3220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__17_/Q (SDFFNARX1_HVT)
                                                     0.2222   1.0000            1.1138 &   4.4358 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_362 (net)
                               2   1.9340 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_37226/A (NBUFFX4_LVT)
                                            0.0000   0.2222   1.0000   0.0000   0.0000 &   4.4358 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_37226/Y (NBUFFX4_LVT)
                                                     0.0671   1.0000            0.2158 &   4.6516 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_4566 (net)
                               4   4.0549 
  I_SDRAM_TOP/I_SDRAM_IF/U10504/A2 (AO22X1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000 &   4.6517 f
  I_SDRAM_TOP/I_SDRAM_IF/U10504/Y (AO22X1_HVT)       0.1747   1.0000            0.5397 &   5.1913 f
  I_SDRAM_TOP/I_SDRAM_IF/n7127 (net)
                               1   0.9232 
  I_SDRAM_TOP/I_SDRAM_IF/U10506/A1 (OR2X1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   5.1913 f
  I_SDRAM_TOP/I_SDRAM_IF/U10506/Y (OR2X1_HVT)        0.1707   1.0000            0.5113 &   5.7026 f
  I_SDRAM_TOP/I_SDRAM_IF/n8491 (net)
                               2   1.6422 
  I_SDRAM_TOP/I_SDRAM_IF/U10510/A2 (AO22X1_LVT)
                                            0.0202   0.1707   1.0000   0.0140   0.0140 &   5.7166 f
  I_SDRAM_TOP/I_SDRAM_IF/U10510/Y (AO22X1_LVT)       0.0499   1.0000            0.2252 &   5.9418 f
  I_SDRAM_TOP/I_SDRAM_IF/N3576 (net)
                               1   1.2716 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__1_/D (SDFFNARX2_HVT)
                                            0.0000   0.0499   1.0000   0.0000   0.0000 &   5.9418 f
  data arrival time                                                                        5.9418

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.0993     7.3966
  clock uncertainty                                                            -0.1000     7.2966
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__1_/CLK (SDFFNARX2_HVT)                       7.2966 f
  library setup time                                          1.0000           -1.4117     5.8849
  data required time                                                                       5.8849
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8849
  data arrival time                                                                       -5.9418
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0569


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2576     3.3076
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__15_/CLK (SDFFNARX1_HVT)
                                                     0.0796                     0.0000     3.3076 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__15_/Q (SDFFNARX1_HVT)
                                                     0.3113   1.0000            1.2043 &   4.5119 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_172 (net)
                               5   4.6586 
  I_SDRAM_TOP/I_SDRAM_IF/U7219/A1 (OA22X1_HVT)
                                            0.0200   0.3113   1.0000   0.0138   0.0139 &   4.5257 f
  I_SDRAM_TOP/I_SDRAM_IF/U7219/Y (OA22X1_HVT)        0.2480   1.0000            0.8647 &   5.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/n4338 (net)
                               1   1.5088 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40787/A1 (AND2X1_RVT)
                                            0.0472   0.2480   1.0000   0.0320   0.0320 &   5.4224 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40787/Y (AND2X1_RVT)
                                                     0.0780   1.0000            0.3076 &   5.7300 f
  I_SDRAM_TOP/I_SDRAM_IF/n6213 (net)
                               2   1.3926 
  I_SDRAM_TOP/I_SDRAM_IF/U9383/A2 (AO22X1_LVT)
                                            0.0027   0.0780   1.0000   0.0019   0.0019 &   5.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/U9383/Y (AO22X1_LVT)        0.0614   1.0000            0.1680 &   5.8998 f
  I_SDRAM_TOP/I_SDRAM_IF/N3903 (net)
                               1   2.0290 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/D (SDFFNARX1_HVT)
                                            0.0047   0.0614   1.0000   0.0032   0.0033 &   5.9031 f
  data arrival time                                                                        5.9031

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1273     7.2773
  clock reconvergence pessimism                                                 0.0994     7.3767
  clock uncertainty                                                            -0.1000     7.2767
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/CLK (SDFFNARX1_HVT)                      7.2767 f
  library setup time                                          1.0000           -1.4305     5.8462
  data required time                                                                       5.8462
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8462
  data arrival time                                                                       -5.9031
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0569


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_647257124/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1941     1.1941
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_10_/CLK (DFFX1_HVT)
                                                     0.0893                     0.0000     1.1941 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_10_/QN (DFFX1_HVT)
                                                     0.3144   1.0000            0.8921 &   2.0862 r
  I_SDRAM_TOP/I_SDRAM_IF/n1702 (net)
                               1   1.0752 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_3677/A (NBUFFX2_RVT)
                                            0.0705   0.3144   1.0000   0.0507   0.0507 &   2.1369 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_3677/Y (NBUFFX2_RVT)
                                                     0.1599   1.0000            0.3088 &   2.4457 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_2337 (net)
                               4   7.6145 
  I_SDRAM_TOP/I_SDRAM_IF/U116/A2 (NAND2X0_HVT)
                                            0.0462   0.1599   1.0000   0.0333   0.0334 &   2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/U116/Y (NAND2X0_HVT)        0.2933   1.0000            0.3239 &   2.8031 f
  I_SDRAM_TOP/I_SDRAM_IF/n38 (net)
                               1   1.0585 
  I_SDRAM_TOP/I_SDRAM_IF/U117/A1 (NAND2X2_HVT)
                                            0.0423   0.2933   1.0000   0.0299   0.0299 &   2.8330 f
  I_SDRAM_TOP/I_SDRAM_IF/U117/Y (NAND2X2_HVT)        0.1688   1.0000            0.6415 &   3.4744 r
  I_SDRAM_TOP/I_SDRAM_IF/n39 (net)
                               2   3.1860 
  I_SDRAM_TOP/I_SDRAM_IF/U120/A (INVX0_HVT)
                                            0.0137   0.1688   1.0000   0.0095   0.0095 &   3.4839 r
  I_SDRAM_TOP/I_SDRAM_IF/U120/Y (INVX0_HVT)          0.1068   1.0000            0.1686 &   3.6525 f
  I_SDRAM_TOP/I_SDRAM_IF/n42 (net)
                               1   0.8176 
  I_SDRAM_TOP/I_SDRAM_IF/U122/A1 (NAND2X0_HVT)
                                            0.0046   0.1068   1.0000   0.0032   0.0032 &   3.6557 f
  I_SDRAM_TOP/I_SDRAM_IF/U122/Y (NAND2X0_HVT)        0.4163   1.0000            0.2833 &   3.9390 r
  I_SDRAM_TOP/I_SDRAM_IF/n9518 (net)
                               2   2.1428 
  I_SDRAM_TOP/I_SDRAM_IF/U12144/A2 (NAND2X0_HVT)
                                            0.0830   0.4163   1.0000   0.0580   0.0581 &   3.9971 r
  I_SDRAM_TOP/I_SDRAM_IF/U12144/Y (NAND2X0_HVT)      0.4314   1.0000            0.6197 &   4.6167 f
  I_SDRAM_TOP/I_SDRAM_IF/n17333 (net)
                               1   2.0597 
  I_SDRAM_TOP/I_SDRAM_IF/R_13/D (SDFFASX1_LVT)
                                            0.0000   0.4314   1.0000   0.0000   0.0000 &   4.6167 f
  data arrival time                                                                        4.6167

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0325     5.1325
  clock reconvergence pessimism                                                 0.0890     5.2215
  clock uncertainty                                                            -0.1000     5.1215
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_LVT)                                           5.1215 r
  library setup time                                          1.0000           -0.5615     4.5599
  data required time                                                                       4.5599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5599
  data arrival time                                                                       -4.6167
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0568


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2764     1.2764
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX1_RVT)
                                                     0.0367                     0.0000     1.2764 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/Q (SDFFX1_RVT)
                                                     0.0379   1.0000            0.1809 &   1.4573 r
  I_RISC_CORE/Oprnd_A[3] (net)
                               2   2.2123 
  I_RISC_CORE/U54/A (INVX1_RVT)             0.0000   0.0379   1.0000   0.0000   0.0000 &   1.4573 r
  I_RISC_CORE/U54/Y (INVX1_RVT)                      0.0276   1.0000            0.0298 &   1.4871 f
  I_RISC_CORE/n523 (net)       1   1.5161 
  I_RISC_CORE/U53/A (INVX2_LVT)             0.0000   0.0276   1.0000   0.0000   0.0000 &   1.4871 f
  I_RISC_CORE/U53/Y (INVX2_LVT)                      0.0603   1.0000            0.0514 &   1.5385 r
  I_RISC_CORE/n531 (net)      13  15.2152 
  I_RISC_CORE/U362/A2 (NAND2X0_HVT)         0.0000   0.0604   1.0000   0.0000   0.0003 &   1.5388 r
  I_RISC_CORE/U362/Y (NAND2X0_HVT)                   0.1392   1.0000            0.1349 &   1.6737 f
  I_RISC_CORE/n101 (net)       1   2.4556 
  I_RISC_CORE/U363/A4 (AO22X1_HVT)          0.0000   0.1392   1.0000   0.0000   0.0000 &   1.6737 f
  I_RISC_CORE/U363/Y (AO22X1_HVT)                    0.0591   1.0000            0.1650 &   1.8387 f
  I_RISC_CORE/n367 (net)       2   2.7005 
  I_RISC_CORE/U710/A (INVX0_LVT)            0.0026   0.0591   1.0000   0.0018   0.0018 &   1.8405 f
  I_RISC_CORE/U710/Y (INVX0_LVT)                     0.0352   1.0000            0.0391 &   1.8796 r
  I_RISC_CORE/n368 (net)       1   1.1824 
  I_RISC_CORE/U711/A4 (OA22X1_LVT)          0.0037   0.0352   1.0000   0.0026   0.0026 &   1.8822 r
  I_RISC_CORE/U711/Y (OA22X1_LVT)                    0.0463   1.0000            0.0672 &   1.9495 r
  I_RISC_CORE/n377 (net)       2   4.3020 
  I_RISC_CORE/U70/A3 (AO22X1_LVT)           0.0022   0.0463   1.0000   0.0015   0.0016 &   1.9511 r
  I_RISC_CORE/U70/Y (AO22X1_LVT)                     0.0392   1.0000            0.0599 &   2.0110 r
  I_RISC_CORE/n376 (net)       2   2.6250 
  I_RISC_CORE/U69/A1 (AO21X1_LVT)           0.0000   0.0392   1.0000   0.0000   0.0000 &   2.0110 r
  I_RISC_CORE/U69/Y (AO21X1_LVT)                     0.0425   1.0000            0.0716 &   2.0826 r
  I_RISC_CORE/n373 (net)       2   3.7104 
  I_RISC_CORE/U718/A3 (AO22X1_LVT)          0.0000   0.0425   1.0000   0.0000   0.0001 &   2.0827 r
  I_RISC_CORE/U718/Y (AO22X1_LVT)                    0.0436   1.0000            0.0641 &   2.1468 r
  I_RISC_CORE/n383 (net)       2   3.6003 
  I_RISC_CORE/U720/A3 (AO22X1_LVT)          0.0041   0.0436   1.0000   0.0027   0.0028 &   2.1496 r
  I_RISC_CORE/U720/Y (AO22X1_LVT)                    0.0419   1.0000            0.0629 &   2.2125 r
  I_RISC_CORE/n495 (net)       2   3.3190 
  I_RISC_CORE/U869/A3 (AO22X1_LVT)          0.0000   0.0419   1.0000   0.0000   0.0000 &   2.2125 r
  I_RISC_CORE/U869/Y (AO22X1_LVT)                    0.0473   1.0000            0.0667 &   2.2793 r
  I_RISC_CORE/n500 (net)       2   4.1417 
  I_RISC_CORE/U871/A3 (AO22X1_RVT)          0.0015   0.0473   1.0000   0.0011   0.0011 &   2.2804 r
  I_RISC_CORE/U871/Y (AO22X1_RVT)                    0.0523   1.0000            0.0928 &   2.3732 r
  I_RISC_CORE/n499 (net)       2   2.9413 
  I_RISC_CORE/U878/A1 (XOR2X1_HVT)          0.0041   0.0523   1.0000   0.0028   0.0029 &   2.3761 r
  I_RISC_CORE/U878/Y (XOR2X1_HVT)                    0.0931   1.0000            0.2394 &   2.6155 f
  I_RISC_CORE/n526 (net)       2   4.2423 
  I_RISC_CORE/U881/A1 (AND3X1_LVT)          0.0179   0.0931   1.0000   0.0116   0.0116 &   2.6271 f
  I_RISC_CORE/U881/Y (AND3X1_LVT)                    0.0363   1.0000            0.0910 &   2.7180 f
  I_RISC_CORE/n512 (net)       3   2.9714 
  I_RISC_CORE/U884/A2 (AND3X1_RVT)          0.0000   0.0363   1.0000   0.0000   0.0000 &   2.7181 f
  I_RISC_CORE/U884/Y (AND3X1_RVT)                    0.0395   1.0000            0.0897 &   2.8078 f
  I_RISC_CORE/n650 (net)       2   2.1805 
  I_RISC_CORE/U1032/A (INVX1_HVT)           0.0031   0.0395   1.0000   0.0021   0.0021 &   2.8099 f
  I_RISC_CORE/U1032/Y (INVX1_HVT)                    0.0290   1.0000            0.0392 &   2.8491 r
  I_RISC_CORE/n651 (net)       1   1.1744 
  I_RISC_CORE/U1033/A2 (OA21X1_HVT)         0.0011   0.0290   1.0000   0.0008   0.0008 &   2.8499 r
  I_RISC_CORE/U1033/Y (OA21X1_HVT)                   0.0717   1.0000            0.1408 &   2.9907 r
  I_RISC_CORE/n1044 (net)      2   3.2423 
  I_RISC_CORE/U1034/A3 (AO21X1_RVT)         0.0037   0.0717   1.0000   0.0026   0.0026 &   2.9933 r
  I_RISC_CORE/U1034/Y (AO21X1_RVT)                   0.0428   1.0000            0.0759 &   3.0692 r
  I_RISC_CORE/n658 (net)       1   1.6004 
  I_RISC_CORE/U1041/A1 (NAND2X0_HVT)        0.0013   0.0428   1.0000   0.0009   0.0010 &   3.0702 r
  I_RISC_CORE/U1041/Y (NAND2X0_HVT)                  0.1059   1.0000            0.0953 &   3.1654 f
  I_RISC_CORE/n670 (net)       1   1.7325 
  I_RISC_CORE/U1050/A2 (NAND4X0_RVT)        0.0198   0.1059   1.0000   0.0143   0.0143 &   3.1797 f
  I_RISC_CORE/U1050/Y (NAND4X0_RVT)                  0.0653   1.0000            0.0890 &   3.2687 r
  I_RISC_CORE/n672 (net)       1   0.8971 
  I_RISC_CORE/U1051/A3 (AOI21X2_LVT)        0.0093   0.0653   1.0000   0.0066   0.0066 &   3.2753 r
  I_RISC_CORE/U1051/Y (AOI21X2_LVT)                  0.0356   1.0000            0.0789 &   3.3542 f
  I_RISC_CORE/n1041_CDR1 (net)
                               2   8.3274 
  I_RISC_CORE/U1052/A2 (NOR2X1_HVT)         0.0021   0.0356   1.0000   0.0015   0.0018 &   3.3560 f
  I_RISC_CORE/U1052/Y (NOR2X1_HVT)                   0.0365   1.0000            0.1174 &   3.4734 r
  I_RISC_CORE/I_ALU_Result_15_ (net)
                               1   1.4159 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/D (SDFFX1_RVT)
                                            0.0027   0.0365   1.0000   0.0019   0.0019 &   3.4753 r
  data arrival time                                                                        3.4753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0900     3.6454
  clock uncertainty                                                            -0.1000     3.5454
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_RVT)                                  3.5454 r
  library setup time                                          1.0000           -0.1268     3.4186
  data required time                                                                       3.4186
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4186
  data arrival time                                                                       -3.4753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0568


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2588     3.3088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3088 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_/Q (SDFFNARX1_HVT)
                                                     0.3031   1.0000            1.1990 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_111 (net)
                               2   4.4284 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532/A (NBUFFX2_RVT)
                                            0.0255   0.3031   1.0000   0.0177   0.0178 &   4.5255 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532/Y (NBUFFX2_RVT)
                                                     0.0950   1.0000            0.3377 &   4.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_4661 (net)
                               4   3.7788 
  I_SDRAM_TOP/I_SDRAM_IF/U7809/A2 (AO22X1_HVT)
                                            0.0000   0.0950   1.0000   0.0000   0.0000 &   4.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/U7809/Y (AO22X1_HVT)        0.1870   1.0000            0.5762 &   5.4395 f
  I_SDRAM_TOP/I_SDRAM_IF/n4761 (net)
                               1   1.3219 
  I_SDRAM_TOP/I_SDRAM_IF/U7810/A2 (OR2X1_RVT)
                                            0.0000   0.1870   1.0000   0.0000   0.0000 &   5.4395 f
  I_SDRAM_TOP/I_SDRAM_IF/U7810/Y (OR2X1_RVT)         0.0948   1.0000            0.2844 &   5.7240 f
  I_SDRAM_TOP/I_SDRAM_IF/n8977 (net)
                               2   2.8078 
  I_SDRAM_TOP/I_SDRAM_IF/U7814/A2 (AO22X1_LVT)
                                            0.0065   0.0948   1.0000   0.0045   0.0045 &   5.7285 f
  I_SDRAM_TOP/I_SDRAM_IF/U7814/Y (AO22X1_LVT)        0.0546   1.0000            0.1766 &   5.9051 f
  I_SDRAM_TOP/I_SDRAM_IF/N3990 (net)
                               1   1.6920 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_/D (SDFFNARX1_HVT)
                                            0.0016   0.0546   1.0000   0.0011   0.0011 &   5.9062 f
  data arrival time                                                                        5.9062

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1272     7.2772
  clock reconvergence pessimism                                                 0.0994     7.3766
  clock uncertainty                                                            -0.1000     7.2766
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_/CLK (SDFFNARX1_HVT)                       7.2766 f
  library setup time                                          1.0000           -1.4269     5.8497
  data required time                                                                       5.8497
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8497
  data arrival time                                                                       -5.9062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0565


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/Q (SDFFNARX1_HVT)
                                                     0.2517   1.0000            1.1569 &   4.4718 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_884 (net)
                               2   2.8633 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109/A (NBUFFX4_LVT)
                                            0.0334   0.2517   1.0000   0.0237   0.0238 &   4.4955 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109/Y (NBUFFX4_LVT)
                                                     0.0712   1.0000            0.2307 &   4.7263 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_2771 (net)
                               4   3.3124 
  I_SDRAM_TOP/I_SDRAM_IF/U5339/A2 (AO22X1_HVT)
                                            0.0021   0.0712   1.0000   0.0015   0.0015 &   4.7278 f
  I_SDRAM_TOP/I_SDRAM_IF/U5339/Y (AO22X1_HVT)        0.1746   1.0000            0.5429 &   5.2707 f
  I_SDRAM_TOP/I_SDRAM_IF/n3278 (net)
                               1   0.9208 
  I_SDRAM_TOP/I_SDRAM_IF/U5341/A1 (OR2X1_RVT)
                                            0.0211   0.1746   1.0000   0.0146   0.0146 &   5.2853 f
  I_SDRAM_TOP/I_SDRAM_IF/U5341/Y (OR2X1_RVT)         0.0776   1.0000            0.3108 &   5.5961 f
  I_SDRAM_TOP/I_SDRAM_IF/n5529 (net)
                               2   1.3747 
  I_SDRAM_TOP/I_SDRAM_IF/U5349/A2 (AO22X1_RVT)
                                            0.0000   0.0776   1.0000   0.0000   0.0000 &   5.5961 f
  I_SDRAM_TOP/I_SDRAM_IF/U5349/Y (AO22X1_RVT)        0.0883   1.0000            0.3037 &   5.8997 f
  I_SDRAM_TOP/I_SDRAM_IF/N2675 (net)
                               1   1.1243 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/D (SDFFNARX1_HVT)
                                            0.0040   0.0883   1.0000   0.0028   0.0028 &   5.9025 f
  data arrival time                                                                        5.9025

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0988     7.3891
  clock uncertainty                                                            -0.1000     7.2891
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/CLK (SDFFNARX1_HVT)                       7.2891 f
  library setup time                                          1.0000           -1.4430     5.8460
  data required time                                                                       5.8460
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8460
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0565


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__2_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__2_/Q (SDFFNARX1_HVT)
                                                     0.2936   1.0000            1.1899 &   4.5156 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_375 (net)
                               5   4.1582 
  I_SDRAM_TOP/I_SDRAM_IF/U6684/A2 (AO22X1_HVT)
                                            0.0000   0.2936   1.0000   0.0000   0.0000 &   4.5156 f
  I_SDRAM_TOP/I_SDRAM_IF/U6684/Y (AO22X1_HVT)        0.1708   1.0000            0.7213 &   5.2369 f
  I_SDRAM_TOP/I_SDRAM_IF/n4004 (net)
                               1   0.7990 
  I_SDRAM_TOP/I_SDRAM_IF/U6686/A1 (OR2X1_RVT)
                                            0.0150   0.1708   1.0000   0.0104   0.0104 &   5.2473 f
  I_SDRAM_TOP/I_SDRAM_IF/U6686/Y (OR2X1_RVT)         0.0922   1.0000            0.3244 &   5.5717 f
  I_SDRAM_TOP/I_SDRAM_IF/n9203 (net)
                               2   2.6164 
  I_SDRAM_TOP/I_SDRAM_IF/U6691/A2 (AO22X1_RVT)
                                            0.0080   0.0922   1.0000   0.0055   0.0056 &   5.5773 f
  I_SDRAM_TOP/I_SDRAM_IF/U6691/Y (AO22X1_RVT)        0.0902   1.0000            0.3179 &   5.8952 f
  I_SDRAM_TOP/I_SDRAM_IF/N3542 (net)
                               1   1.2910 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__30_/D (SDFFNARX1_HVT)
                                            0.0040   0.0902   1.0000   0.0027   0.0028 &   5.8980 f
  data arrival time                                                                        5.8980

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0894     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__30_/CLK (SDFFNARX1_HVT)                      7.2865 f
  library setup time                                          1.0000           -1.4450     5.8415
  data required time                                                                       5.8415
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8415
  data arrival time                                                                       -5.8980
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0564


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2714     3.3214
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__17_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3214 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__17_/Q (SDFFNARX1_HVT)
                                                     0.3155   1.0000            1.2085 &   4.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_637 (net)
                               5   4.7784 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41143/A1 (OA22X1_HVT)
                                            0.0255   0.3155   1.0000   0.0177   0.0177 &   4.5476 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41143/Y (OA22X1_HVT)
                                                     0.2209   1.0000            0.8309 &   5.3785 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22184 (net)
                               1   0.6699 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41142/A2 (AND2X1_RVT)
                                            0.0000   0.2209   1.0000   0.0000   0.0000 &   5.3785 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41142/Y (AND2X1_RVT)
                                                     0.0816   1.0000            0.3011 &   5.6796 f
  I_SDRAM_TOP/I_SDRAM_IF/n6142 (net)
                               2   1.6608 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40805/A2 (AO22X1_LVT)
                                            0.0000   0.0816   1.0000   0.0000   0.0000 &   5.6796 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40805/Y (AO22X1_LVT)
                                                     0.0741   1.0000            0.1691 &   5.8487 f
  I_SDRAM_TOP/I_SDRAM_IF/N3113 (net)
                               1   1.8767 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0741   1.0000   0.0000   0.0000 &   5.8488 f
  data arrival time                                                                        5.8488

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1053     7.2553
  clock reconvergence pessimism                                                 0.0696     7.3249
  clock uncertainty                                                            -0.1000     7.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/CLK (SDFFNARX1_HVT)                      7.2249 f
  library setup time                                          1.0000           -1.4323     5.7926
  data required time                                                                       5.7926
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7926
  data arrival time                                                                       -5.8488
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0562


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__18_/CLK (SDFFARX2_HVT)
                                                     0.1058                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__18_/Q (SDFFARX2_HVT)
                                                     0.2736   1.0000            1.4442 &   2.6646 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_20__18_ (net)
                               5   6.0081 
  I_SDRAM_TOP/I_SDRAM_IF/U641/A2 (AO22X1_HVT)
                                            0.0000   0.2736   1.0000   0.0000   0.0001 &   2.6647 f
  I_SDRAM_TOP/I_SDRAM_IF/U641/Y (AO22X1_HVT)         0.1686   1.0000            0.7016 &   3.3663 f
  I_SDRAM_TOP/I_SDRAM_IF/n156 (net)
                               1   0.7316 
  I_SDRAM_TOP/I_SDRAM_IF/U642/A2 (OR2X1_HVT)
                                            0.0000   0.1686   1.0000   0.0000   0.0000 &   3.3663 f
  I_SDRAM_TOP/I_SDRAM_IF/U642/Y (OR2X1_HVT)          0.1640   1.0000            0.4395 &   3.8058 f
  I_SDRAM_TOP/I_SDRAM_IF/n1160 (net)
                               2   1.4276 
  I_SDRAM_TOP/I_SDRAM_IF/U651/A2 (AO22X1_HVT)
                                            0.0119   0.1640   1.0000   0.0083   0.0083 &   3.8140 f
  I_SDRAM_TOP/I_SDRAM_IF/U651/Y (AO22X1_HVT)         0.2077   1.0000            0.6553 &   4.4694 f
  I_SDRAM_TOP/I_SDRAM_IF/N1341 (net)
                               1   1.9968 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__14_/D (SDFFARX1_RVT)
                                            0.0453   0.2077   1.0000   0.0325   0.0326 &   4.5019 f
  data arrival time                                                                        4.5019

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0476     5.1476
  clock reconvergence pessimism                                                 0.0929     5.2406
  clock uncertainty                                                            -0.1000     5.1406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__14_/CLK (SDFFARX1_RVT)                       5.1406 r
  library setup time                                          1.0000           -0.6948     4.4458
  data required time                                                                       4.4458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4458
  data arrival time                                                                       -4.5019
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0561


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2120     1.2120
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__12_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2120 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__12_/Q (SDFFARX1_HVT)
                                                     0.3542   1.0000            1.3394 &   2.5515 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__12_ (net)
                               5   6.2974 
  I_SDRAM_TOP/I_SDRAM_IF/U1456/A2 (AO22X1_HVT)
                                            0.0000   0.3542   1.0000   0.0000   0.0001 &   2.5515 f
  I_SDRAM_TOP/I_SDRAM_IF/U1456/Y (AO22X1_HVT)        0.1815   1.0000            0.7855 &   3.3370 f
  I_SDRAM_TOP/I_SDRAM_IF/n449 (net)
                               1   1.1315 
  I_SDRAM_TOP/I_SDRAM_IF/U1458/A1 (OR2X1_HVT)
                                            0.0225   0.1815   1.0000   0.0157   0.0157 &   3.3527 f
  I_SDRAM_TOP/I_SDRAM_IF/U1458/Y (OR2X1_HVT)         0.1760   1.0000            0.5217 &   3.8744 f
  I_SDRAM_TOP/I_SDRAM_IF/n514 (net)
                               2   1.8021 
  I_SDRAM_TOP/I_SDRAM_IF/U1596/A2 (AO22X1_HVT)
                                            0.0093   0.1760   1.0000   0.0064   0.0064 &   3.8808 f
  I_SDRAM_TOP/I_SDRAM_IF/U1596/Y (AO22X1_HVT)        0.1767   1.0000            0.6314 &   4.5123 f
  I_SDRAM_TOP/I_SDRAM_IF/N1398 (net)
                               1   0.9873 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/D (SDFFARX1_RVT)
                                            0.0189   0.1767   1.0000   0.0131   0.0131 &   4.5254 f
  data arrival time                                                                        4.5254

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.0703     5.2302
  clock uncertainty                                                            -0.1000     5.1302
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/CLK (SDFFARX1_RVT)                        5.1302 r
  library setup time                                          1.0000           -0.6610     4.4693
  data required time                                                                       4.4693
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4693
  data arrival time                                                                       -4.5254
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0561


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/Q (SDFFNARX1_HVT)
                                                     0.3470   1.0000            1.2283 &   4.5430 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_977 (net)
                               5   5.6637 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40992/A2 (AO22X1_HVT)
                                            0.0303   0.3470   1.0000   0.0210   0.0211 &   4.5641 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40992/Y (AO22X1_HVT)
                                                     0.2001   1.0000            0.7999 &   5.3639 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22123 (net)
                               1   1.7375 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40991/A1 (OR2X1_LVT)
                                            0.0334   0.2001   1.0000   0.0239   0.0240 &   5.3879 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40991/Y (OR2X1_LVT)
                                                     0.0569   1.0000            0.2139 &   5.6018 f
  I_SDRAM_TOP/I_SDRAM_IF/n5199 (net)
                               2   2.0655 
  I_SDRAM_TOP/I_SDRAM_IF/U7885/A2 (AO22X1_RVT)
                                            0.0068   0.0569   1.0000   0.0047   0.0047 &   5.6065 f
  I_SDRAM_TOP/I_SDRAM_IF/U7885/Y (AO22X1_RVT)        0.0903   1.0000            0.2908 &   5.8972 f
  I_SDRAM_TOP/I_SDRAM_IF/N2536 (net)
                               1   1.2980 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0903   1.0000   0.0000   0.0000 &   5.8972 f
  data arrival time                                                                        5.8972

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1445     7.2945
  clock reconvergence pessimism                                                 0.0878     7.3823
  clock uncertainty                                                            -0.1000     7.2823
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/CLK (SDFFNARX1_HVT)                        7.2823 f
  library setup time                                          1.0000           -1.4410     5.8413
  data required time                                                                       5.8413
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8413
  data arrival time                                                                       -5.8972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0559


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__6_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__6_/Q (SDFFARX1_HVT)
                                                     0.3118   1.0000            1.3181 &   2.5427 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__6_ (net)
                               5   5.1292 
  I_SDRAM_TOP/I_SDRAM_IF/U2854/A2 (AO22X1_HVT)
                                            0.0646   0.3118   1.0000   0.0452   0.0452 &   2.5879 f
  I_SDRAM_TOP/I_SDRAM_IF/U2854/Y (AO22X1_HVT)        0.1791   1.0000            0.7473 &   3.3352 f
  I_SDRAM_TOP/I_SDRAM_IF/n1153 (net)
                               1   1.0602 
  I_SDRAM_TOP/I_SDRAM_IF/U2856/A1 (OR2X1_HVT)
                                            0.0251   0.1791   1.0000   0.0174   0.0174 &   3.3525 f
  I_SDRAM_TOP/I_SDRAM_IF/U2856/Y (OR2X1_HVT)         0.1768   1.0000            0.5207 &   3.8732 f
  I_SDRAM_TOP/I_SDRAM_IF/n2368 (net)
                               2   1.8382 
  I_SDRAM_TOP/I_SDRAM_IF/U2860/A2 (AO22X1_HVT)
                                            0.0000   0.1768   1.0000   0.0000   0.0000 &   3.8732 f
  I_SDRAM_TOP/I_SDRAM_IF/U2860/Y (AO22X1_HVT)        0.2083   1.0000            0.6664 &   4.5397 f
  I_SDRAM_TOP/I_SDRAM_IF/N822 (net)
                               1   2.0152 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__2_/D (SDFFARX1_RVT)
                                            0.0082   0.2083   1.0000   0.0057   0.0057 &   4.5454 f
  data arrival time                                                                        4.5454

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.1154     5.2753
  clock uncertainty                                                            -0.1000     5.1753
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__2_/CLK (SDFFARX1_RVT)                         5.1753 r
  library setup time                                          1.0000           -0.6858     4.4895
  data required time                                                                       4.4895
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4895
  data arrival time                                                                       -4.5454
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0559


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2802     1.2802
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)
                                                     0.0477                     0.0000     1.2802 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFX1_RVT)
                                                     0.0666   1.0000            0.2065 &   1.4867 r
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               7   5.7888 
  I_RISC_CORE/U259/A1 (NOR2X1_HVT)          0.0000   0.0666   1.0000   0.0000  -0.0000 &   1.4867 r
  I_RISC_CORE/U259/Y (NOR2X1_HVT)                    0.0464   1.0000            0.1535 &   1.6402 f
  I_RISC_CORE/n28 (net)        2   2.1714 
  I_RISC_CORE/U263/A (INVX0_LVT)            0.0045   0.0464   1.0000   0.0031   0.0031 &   1.6433 f
  I_RISC_CORE/U263/Y (INVX0_LVT)                     0.0276   1.0000            0.0312 &   1.6745 r
  I_RISC_CORE/n30 (net)        1   0.8608 
  I_RISC_CORE/U264/A2 (NOR2X0_HVT)          0.0000   0.0276   1.0000   0.0000   0.0000 &   1.6745 r
  I_RISC_CORE/U264/Y (NOR2X0_HVT)                    0.0516   1.0000            0.1255 &   1.8000 f
  I_RISC_CORE/n41 (net)        2   2.5919 
  I_RISC_CORE/U297/A (INVX1_LVT)            0.0000   0.0516   1.0000   0.0000   0.0000 &   1.8001 f
  I_RISC_CORE/U297/Y (INVX1_LVT)                     0.0343   1.0000            0.0378 &   1.8378 r
  I_RISC_CORE/n52 (net)        2   2.1159 
  I_RISC_CORE/U321/A2 (OR2X1_HVT)           0.0000   0.0343   1.0000   0.0000   0.0000 &   1.8378 r
  I_RISC_CORE/U321/Y (OR2X1_HVT)                     0.0467   1.0000            0.0897 &   1.9275 r
  I_RISC_CORE/n69 (net)        2   1.8838 
  I_RISC_CORE/U323/A1 (AND2X1_RVT)          0.0000   0.0467   1.0000   0.0000   0.0000 &   1.9275 r
  I_RISC_CORE/U323/Y (AND2X1_RVT)                    0.0333   1.0000            0.0698 &   1.9973 r
  I_RISC_CORE/n56 (net)        1   1.7477 
  I_RISC_CORE/U324/A4 (OA22X1_RVT)          0.0000   0.0333   1.0000   0.0000   0.0000 &   1.9973 r
  I_RISC_CORE/U324/Y (OA22X1_RVT)                    0.0688   1.0000            0.0988 &   2.0961 r
  I_RISC_CORE/n757 (net)       2   4.5586 
  I_RISC_CORE/U976/A3 (OA21X1_HVT)          0.0059   0.0688   1.0000   0.0041   0.0042 &   2.1003 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.0635   1.0000            0.1419 &   2.2421 r
  I_RISC_CORE/n999 (net)       2   2.4221 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0106   0.0635   1.0000   0.0076   0.0076 &   2.2498 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.0517   1.0000            0.1371 &   2.3868 r
  I_RISC_CORE/n591 (net)       1   0.9397 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0041   0.0517   1.0000   0.0029   0.0029 &   2.3897 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.0585   1.0000            0.1572 &   2.5469 r
  I_RISC_CORE/n597 (net)       1   0.7186 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0038   0.0585   1.0000   0.0026   0.0026 &   2.5495 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.0721   1.0000            0.2026 &   2.7521 r
  I_RISC_CORE/n599 (net)       1   1.2171 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0091   0.0721   1.0000   0.0062   0.0062 &   2.7583 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.0557   1.0000            0.1365 &   2.8948 r
  I_RISC_CORE/n606 (net)       1   1.6356 
  I_RISC_CORE/U988/A2 (NAND4X0_HVT)         0.0069   0.0557   1.0000   0.0048   0.0048 &   2.8997 r
  I_RISC_CORE/U988/Y (NAND4X0_HVT)                   0.1443   1.0000            0.1501 &   3.0498 f
  I_RISC_CORE/n608 (net)       1   0.8972 
  I_RISC_CORE/U989/A3 (AOI21X1_HVT)         0.0156   0.1443   1.0000   0.0108   0.0108 &   3.0606 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                   0.0538   1.0000            0.1871 &   3.2476 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   3.0164 
  I_RISC_CORE/U990/A2 (NOR2X1_HVT)          0.0052   0.0538   1.0000   0.0036   0.0036 &   3.2513 r
  I_RISC_CORE/U990/Y (NOR2X1_HVT)                    0.0518   1.0000            0.1416 &   3.3928 f
  I_RISC_CORE/I_ALU_Result_7_ (net)
                               1   2.6050 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                            0.0117   0.0518   1.0000   0.0082   0.0082 &   3.4011 f
  data arrival time                                                                        3.4011

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0847     3.6400
  clock uncertainty                                                            -0.1000     3.5400
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)                                   3.5400 r
  library setup time                                          1.0000           -0.1947     3.3452
  data required time                                                                       3.3452
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3452
  data arrival time                                                                       -3.4011
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0559


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2758     3.3258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/Q (SDFFNARX1_HVT)
                                                     0.3119   1.0000            1.2020 &   4.5278 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_803 (net)
                               5   4.6766 
  I_SDRAM_TOP/I_SDRAM_IF/U9048/A1 (OA22X1_HVT)
                                            0.0299   0.3119   1.0000   0.0207   0.0207 &   4.5485 f
  I_SDRAM_TOP/I_SDRAM_IF/U9048/Y (OA22X1_HVT)        0.2252   1.0000            0.8341 &   5.3826 f
  I_SDRAM_TOP/I_SDRAM_IF/n5866 (net)
                               1   0.7901 
  I_SDRAM_TOP/I_SDRAM_IF/U9049/A2 (AND2X1_RVT)
                                            0.0655   0.2252   1.0000   0.0473   0.0473 &   5.4299 f
  I_SDRAM_TOP/I_SDRAM_IF/U9049/Y (AND2X1_RVT)        0.0838   1.0000            0.3068 &   5.7367 f
  I_SDRAM_TOP/I_SDRAM_IF/n6226 (net)
                               2   1.8167 
  I_SDRAM_TOP/I_SDRAM_IF/U9053/A2 (AO22X1_LVT)
                                            0.0080   0.0838   1.0000   0.0056   0.0056 &   5.7422 f
  I_SDRAM_TOP/I_SDRAM_IF/U9053/Y (AO22X1_LVT)        0.0579   1.0000            0.1648 &   5.9071 f
  I_SDRAM_TOP/I_SDRAM_IF/N2815 (net)
                               1   1.2580 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0579   1.0000   0.0000   0.0000 &   5.9071 f
  data arrival time                                                                        5.9071

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0894     7.3845
  clock uncertainty                                                            -0.1000     7.2845
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/CLK (SDFFNARX1_HVT)                       7.2845 f
  library setup time                                          1.0000           -1.4332     5.8514
  data required time                                                                       5.8514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8514
  data arrival time                                                                       -5.9071
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0557


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2171     3.2671
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2671 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/Q (SDFFNARX1_HVT)
                                                     0.3127   1.0000            1.1956 &   4.4627 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_954 (net)
                               5   4.6968 
  I_SDRAM_TOP/I_SDRAM_IF/U7846/A2 (AO22X1_HVT)
                                            0.0236   0.3127   1.0000   0.0163   0.0164 &   4.4790 f
  I_SDRAM_TOP/I_SDRAM_IF/U7846/Y (AO22X1_HVT)        0.1645   1.0000            0.7293 &   5.2083 f
  I_SDRAM_TOP/I_SDRAM_IF/n4799 (net)
                               1   0.6036 
  I_SDRAM_TOP/I_SDRAM_IF/U7848/A1 (OR2X1_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000 &   5.2083 f
  I_SDRAM_TOP/I_SDRAM_IF/U7848/Y (OR2X1_RVT)         0.0824   1.0000            0.3088 &   5.5172 f
  I_SDRAM_TOP/I_SDRAM_IF/n9147 (net)
                               2   1.7806 
  I_SDRAM_TOP/I_SDRAM_IF/U7852/A2 (AO22X1_RVT)
                                            0.0062   0.0824   1.0000   0.0043   0.0043 &   5.5215 f
  I_SDRAM_TOP/I_SDRAM_IF/U7852/Y (AO22X1_RVT)        0.0974   1.0000            0.3211 &   5.8426 f
  I_SDRAM_TOP/I_SDRAM_IF/N2583 (net)
                               1   1.9009 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/D (SDFFNARX1_HVT)
                                            0.0080   0.0974   1.0000   0.0055   0.0056 &   5.8481 f
  data arrival time                                                                        5.8481

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1040     7.2540
  clock reconvergence pessimism                                                 0.0834     7.3374
  clock uncertainty                                                            -0.1000     7.2374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/CLK (SDFFNARX1_HVT)                       7.2374 f
  library setup time                                          1.0000           -1.4449     5.7925
  data required time                                                                       5.7925
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7925
  data arrival time                                                                       -5.8481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0557


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641057062/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2599     3.3099
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3099 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q (SDFFNARX1_HVT)
                                                     0.3366   1.0000            1.2138 &   4.5237 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_618 (net)
                               5   5.3711 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40825/A1 (OA22X1_HVT)
                                            0.0000   0.3366   1.0000   0.0000   0.0000 &   4.5238 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40825/Y (OA22X1_HVT)
                                                     0.2420   1.0000            0.8778 &   5.4016 f
  I_SDRAM_TOP/I_SDRAM_IF/n6685 (net)
                               1   1.3032 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41013/A2 (AND2X1_RVT)
                                            0.0208   0.2420   1.0000   0.0144   0.0144 &   5.4160 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41013/Y (AND2X1_RVT)
                                                     0.0915   1.0000            0.3274 &   5.7434 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_1120 (net)
                               2   2.3993 
  I_SDRAM_TOP/I_SDRAM_IF/U11428/A2 (AO22X1_LVT)
                                            0.0026   0.0915   1.0000   0.0018   0.0018 &   5.7452 f
  I_SDRAM_TOP/I_SDRAM_IF/U11428/Y (AO22X1_LVT)       0.0492   1.0000            0.1660 &   5.9113 f
  I_SDRAM_TOP/I_SDRAM_IF/N3142 (net)
                               1   0.8562 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0492   1.0000   0.0000   0.0000 &   5.9113 f
  data arrival time                                                                        5.9113

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0978     7.3844
  clock uncertainty                                                            -0.1000     7.2844
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/CLK (SDFFNARX1_HVT)                      7.2844 f
  library setup time                                          1.0000           -1.4287     5.8557
  data required time                                                                       5.8557
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8557
  data arrival time                                                                       -5.9113
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2246     1.2246
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__26_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2246 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__26_/Q (SDFFARX1_HVT)
                                                     0.3577   1.0000            1.3463 &   2.5709 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__26_ (net)
                               5   6.3963 
  I_SDRAM_TOP/I_SDRAM_IF/U4324/A2 (AO22X1_HVT)
                                            0.0274   0.3577   1.0000   0.0190   0.0190 &   2.5899 f
  I_SDRAM_TOP/I_SDRAM_IF/U4324/Y (AO22X1_HVT)        0.1900   1.0000            0.7978 &   3.3878 f
  I_SDRAM_TOP/I_SDRAM_IF/n2334 (net)
                               1   1.4071 
  I_SDRAM_TOP/I_SDRAM_IF/U4326/A1 (OR2X1_HVT)
                                            0.0336   0.1900   1.0000   0.0227   0.0227 &   3.4105 f
  I_SDRAM_TOP/I_SDRAM_IF/U4326/Y (OR2X1_HVT)         0.1633   1.0000            0.5171 &   3.9276 f
  I_SDRAM_TOP/I_SDRAM_IF/n2717 (net)
                               2   1.4035 
  I_SDRAM_TOP/I_SDRAM_IF/U4717/A2 (AO22X1_HVT)
                                            0.0000   0.1633   1.0000   0.0000   0.0000 &   3.9276 f
  I_SDRAM_TOP/I_SDRAM_IF/U4717/Y (AO22X1_HVT)        0.1812   1.0000            0.6259 &   4.5535 f
  I_SDRAM_TOP/I_SDRAM_IF/N842 (net)
                               1   1.1323 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/D (SDFFARX1_RVT)
                                            0.0085   0.1812   1.0000   0.0059   0.0059 &   4.5594 f
  data arrival time                                                                        4.5594

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.1154     5.2753
  clock uncertainty                                                            -0.1000     5.1753
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/CLK (SDFFARX1_RVT)                        5.1753 r
  library setup time                                          1.0000           -0.6714     4.5039
  data required time                                                                       4.5039
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5039
  data arrival time                                                                       -4.5594
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/Q (SDFFNARX1_HVT)
                                                     0.3686   1.0000            1.2381 &   4.5615 f
  I_SDRAM_TOP/I_SDRAM_IF/n17390 (net)
                               5   6.2729 
  I_SDRAM_TOP/I_SDRAM_IF/U6191/A2 (AO22X1_HVT)
                                            0.0443   0.3686   1.0000   0.0300   0.0300 &   4.5916 f
  I_SDRAM_TOP/I_SDRAM_IF/U6191/Y (AO22X1_HVT)        0.1799   1.0000            0.7958 &   5.3874 f
  I_SDRAM_TOP/I_SDRAM_IF/n3703 (net)
                               1   1.0759 
  I_SDRAM_TOP/I_SDRAM_IF/U6193/A1 (OR2X1_RVT)
                                            0.0170   0.1799   1.0000   0.0118   0.0118 &   5.3992 f
  I_SDRAM_TOP/I_SDRAM_IF/U6193/Y (OR2X1_RVT)         0.0973   1.0000            0.3364 &   5.7356 f
  I_SDRAM_TOP/I_SDRAM_IF/n5033 (net)
                               2   3.0171 
  I_SDRAM_TOP/I_SDRAM_IF/U8122/A2 (AO22X1_LVT)
                                            0.0000   0.0973   1.0000   0.0000   0.0000 &   5.7357 f
  I_SDRAM_TOP/I_SDRAM_IF/U8122/Y (AO22X1_LVT)        0.0565   1.0000            0.1716 &   5.9073 f
  I_SDRAM_TOP/I_SDRAM_IF/N3120 (net)
                               1   0.9828 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0565   1.0000   0.0000   0.0000 &   5.9073 f
  data arrival time                                                                        5.9073

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0894     7.3843
  clock uncertainty                                                            -0.1000     7.2843
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__20_/CLK (SDFFNARX1_HVT)                      7.2843 f
  library setup time                                          1.0000           -1.4325     5.8518
  data required time                                                                       5.8518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8518
  data arrival time                                                                       -5.9073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0554


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/Q (SDFFNARX1_HVT)
                                                     0.3209   1.0000            1.1975 &   4.5225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_208 (net)
                               5   4.9275 
  I_SDRAM_TOP/I_SDRAM_IF/U9940/A1 (OA22X1_HVT)
                                            0.0000   0.3209   1.0000   0.0000   0.0000 &   4.5225 f
  I_SDRAM_TOP/I_SDRAM_IF/U9940/Y (OA22X1_HVT)        0.2393   1.0000            0.8620 &   5.3846 f
  I_SDRAM_TOP/I_SDRAM_IF/n6643 (net)
                               1   1.2399 
  I_SDRAM_TOP/I_SDRAM_IF/U9941/A2 (AND2X1_RVT)
                                            0.0175   0.2393   1.0000   0.0121   0.0121 &   5.3967 f
  I_SDRAM_TOP/I_SDRAM_IF/U9941/Y (AND2X1_RVT)        0.0917   1.0000            0.3255 &   5.7222 f
  I_SDRAM_TOP/I_SDRAM_IF/n8084 (net)
                               2   2.4129 
  I_SDRAM_TOP/I_SDRAM_IF/U9945/A2 (AO22X1_LVT)
                                            0.0063   0.0917   1.0000   0.0044   0.0044 &   5.7266 f
  I_SDRAM_TOP/I_SDRAM_IF/U9945/Y (AO22X1_LVT)        0.0621   1.0000            0.1689 &   5.8955 f
  I_SDRAM_TOP/I_SDRAM_IF/N3813 (net)
                               1   1.1096 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/D (SDFFNARX1_HVT)
                                            0.0026   0.0621   1.0000   0.0018   0.0018 &   5.8973 f
  data arrival time                                                                        5.8973

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0801     7.3763
  clock uncertainty                                                            -0.1000     7.2763
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/CLK (SDFFNARX1_HVT)                      7.2763 f
  library setup time                                          1.0000           -1.4344     5.8419
  data required time                                                                       5.8419
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8419
  data arrival time                                                                       -5.8973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0554


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2295     3.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK (SDFFNARX2_HVT)
                                                     0.0797                     0.0000     3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/Q (SDFFNARX2_HVT)
                                                     0.3432   1.0000            1.4384 &   4.7179 f
  I_SDRAM_TOP/I_SDRAM_IF/n17456 (net)
                               2   8.8447 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088/A (NBUFFX4_RVT)
                                            0.0300   0.3432   1.0000   0.0207   0.0209 &   4.7388 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088/Y (NBUFFX4_RVT)
                                                     0.1443   1.0000            0.4086 &   5.1474 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1519 (net)
                               4  21.2184 
  I_SDRAM_TOP/I_SDRAM_IF/U6176/A4 (AO22X1_LVT)
                                            0.0000   0.1443   1.0000   0.0000   0.0013 &   5.1488 f
  I_SDRAM_TOP/I_SDRAM_IF/U6176/Y (AO22X1_LVT)        0.0497   1.0000            0.1517 &   5.3005 f
  I_SDRAM_TOP/I_SDRAM_IF/n3692 (net)
                               1   1.2368 
  I_SDRAM_TOP/I_SDRAM_IF/U6177/A2 (OR2X1_HVT)
                                            0.0054   0.0497   1.0000   0.0038   0.0038 &   5.3042 f
  I_SDRAM_TOP/I_SDRAM_IF/U6177/Y (OR2X1_HVT)         0.1773   1.0000            0.3879 &   5.6921 f
  I_SDRAM_TOP/I_SDRAM_IF/n3788 (net)
                               2   1.8538 
  I_SDRAM_TOP/I_SDRAM_IF/U6178/A4 (AO22X1_LVT)
                                            0.0000   0.1773   1.0000   0.0000   0.0000 &   5.6921 f
  I_SDRAM_TOP/I_SDRAM_IF/U6178/Y (AO22X1_LVT)        0.0860   1.0000            0.1836 &   5.8757 f
  I_SDRAM_TOP/I_SDRAM_IF/N4181 (net)
                               1   3.0661 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__4_/D (SDFFNARX1_HVT)
                                            0.0052   0.0860   1.0000   0.0036   0.0037 &   5.8794 f
  data arrival time                                                                        5.8794

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1455     7.2955
  clock reconvergence pessimism                                                 0.0696     7.3651
  clock uncertainty                                                            -0.1000     7.2651
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__4_/CLK (SDFFNARX1_HVT)                       7.2651 f
  library setup time                                          1.0000           -1.4410     5.8241
  data required time                                                                       5.8241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8241
  data arrival time                                                                       -5.8794
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0553


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641657068/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2165     3.2665
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2665 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/Q (SDFFNARX1_HVT)
                                                     0.2843   1.0000            1.1761 &   4.4425 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_903 (net)
                               5   3.8848 
  I_SDRAM_TOP/I_SDRAM_IF/U8214/A2 (AO22X1_HVT)
                                            0.0191   0.2843   1.0000   0.0132   0.0132 &   4.4557 f
  I_SDRAM_TOP/I_SDRAM_IF/U8214/Y (AO22X1_HVT)        0.1856   1.0000            0.7311 &   5.1869 f
  I_SDRAM_TOP/I_SDRAM_IF/n5109 (net)
                               1   1.2710 
  I_SDRAM_TOP/I_SDRAM_IF/U8216/A1 (OR2X1_RVT)
                                            0.0155   0.1856   1.0000   0.0108   0.0108 &   5.1976 f
  I_SDRAM_TOP/I_SDRAM_IF/U8216/Y (OR2X1_RVT)         0.0863   1.0000            0.3303 &   5.5280 f
  I_SDRAM_TOP/I_SDRAM_IF/n5622 (net)
                               2   2.1210 
  I_SDRAM_TOP/I_SDRAM_IF/U8220/A2 (AO22X1_RVT)
                                            0.0099   0.0863   1.0000   0.0067   0.0067 &   5.5346 f
  I_SDRAM_TOP/I_SDRAM_IF/U8220/Y (AO22X1_RVT)        0.0876   1.0000            0.3094 &   5.8441 f
  I_SDRAM_TOP/I_SDRAM_IF/N2650 (net)
                               1   1.0714 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/D (SDFFNARX1_HVT)
                                            0.0058   0.0876   1.0000   0.0040   0.0040 &   5.8481 f
  data arrival time                                                                        5.8481

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0965     7.3410
  clock uncertainty                                                            -0.1000     7.2410
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/CLK (SDFFNARX1_HVT)                       7.2410 f
  library setup time                                          1.0000           -1.4482     5.7929
  data required time                                                                       5.7929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7929
  data arrival time                                                                       -5.8481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2724     3.3224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.3224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_/Q (SDFFNARX1_HVT)
                                                     0.2270   1.0000            1.1189 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_781 (net)
                               2   2.0887 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_133_inst_43522/A (NBUFFX4_RVT)
                                            0.0000   0.2270   1.0000   0.0000   0.0000 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_133_inst_43522/Y (NBUFFX4_RVT)
                                                     0.0794   1.0000            0.2724 &   4.7137 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_133_4657 (net)
                               4   3.7518 
  I_SDRAM_TOP/I_SDRAM_IF/U6851/A1 (OA22X1_HVT)
                                            0.0057   0.0794   1.0000   0.0040   0.0040 &   4.7177 f
  I_SDRAM_TOP/I_SDRAM_IF/U6851/Y (OA22X1_HVT)        0.2243   1.0000            0.6375 &   5.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/n4102 (net)
                               1   0.7672 
  I_SDRAM_TOP/I_SDRAM_IF/U6853/A1 (AND2X1_RVT)
                                            0.0000   0.2243   1.0000   0.0000   0.0000 &   5.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/U6853/Y (AND2X1_RVT)        0.0900   1.0000            0.3022 &   5.6574 f
  I_SDRAM_TOP/I_SDRAM_IF/n6229 (net)
                               2   2.2970 
  I_SDRAM_TOP/I_SDRAM_IF/U9390/A2 (AO22X1_LVT)
                                            0.0055   0.0900   1.0000   0.0038   0.0038 &   5.6612 f
  I_SDRAM_TOP/I_SDRAM_IF/U9390/Y (AO22X1_LVT)        0.0585   1.0000            0.1745 &   5.8357 f
  I_SDRAM_TOP/I_SDRAM_IF/N2860 (net)
                               1   1.8218 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0585   1.0000   0.0000   0.0000 &   5.8357 f
  data arrival time                                                                        5.8357

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0950     7.2450
  clock reconvergence pessimism                                                 0.0696     7.3146
  clock uncertainty                                                            -0.1000     7.2146
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__13_/CLK (SDFFNARX1_HVT)                      7.2146 f
  library setup time                                          1.0000           -1.4341     5.7805
  data required time                                                                       5.7805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7805
  data arrival time                                                                       -5.8357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2222     1.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/CLK (SDFFARX1_HVT)
                                                     0.1234                     0.0000     1.2222 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/Q (SDFFARX1_HVT)
                                                     0.3009   1.0000            1.3199 &   2.5421 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__24_ (net)
                               5   4.8327 
  I_SDRAM_TOP/I_SDRAM_IF/U2063/A2 (AO22X1_HVT)
                                            0.0422   0.3009   1.0000   0.0290   0.0290 &   2.5711 f
  I_SDRAM_TOP/I_SDRAM_IF/U2063/Y (AO22X1_HVT)        0.1887   1.0000            0.7485 &   3.3196 f
  I_SDRAM_TOP/I_SDRAM_IF/n740 (net)
                               1   1.3709 
  I_SDRAM_TOP/I_SDRAM_IF/U2065/A1 (OR2X1_HVT)
                                            0.0294   0.1887   1.0000   0.0210   0.0210 &   3.3406 f
  I_SDRAM_TOP/I_SDRAM_IF/U2065/Y (OR2X1_HVT)         0.1888   1.0000            0.5383 &   3.8789 f
  I_SDRAM_TOP/I_SDRAM_IF/n1705 (net)
                               2   2.2022 
  I_SDRAM_TOP/I_SDRAM_IF/U2069/A2 (AO22X1_HVT)
                                            0.0251   0.1888   1.0000   0.0172   0.0172 &   3.8961 f
  I_SDRAM_TOP/I_SDRAM_IF/U2069/Y (AO22X1_HVT)        0.1796   1.0000            0.6453 &   4.5414 f
  I_SDRAM_TOP/I_SDRAM_IF/N2190 (net)
                               1   1.0814 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/D (SDFFARX1_RVT)
                                            0.0000   0.1796   1.0000   0.0000   0.0000 &   4.5414 f
  data arrival time                                                                        4.5414

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0557     5.1557
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/CLK (SDFFARX1_RVT)                        5.1533 r
  library setup time                                          1.0000           -0.6671     4.4861
  data required time                                                                       4.4861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4861
  data arrival time                                                                       -4.5414
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/Q (SDFFNARX1_HVT)
                                                     0.3095   1.0000            1.1958 &   4.5233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_127 (net)
                               5   4.6051 
  I_SDRAM_TOP/I_SDRAM_IF/U5787/A4 (AO22X1_HVT)
                                            0.0000   0.3095   1.0000   0.0000   0.0000 &   4.5234 f
  I_SDRAM_TOP/I_SDRAM_IF/U5787/Y (AO22X1_HVT)        0.1743   1.0000            0.5268 &   5.0501 f
  I_SDRAM_TOP/I_SDRAM_IF/n3490 (net)
                               1   0.9105 
  I_SDRAM_TOP/I_SDRAM_IF/U5789/A1 (OR2X1_HVT)
                                            0.0179   0.1743   1.0000   0.0124   0.0124 &   5.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/U5789/Y (OR2X1_HVT)         0.1980   1.0000            0.5326 &   5.5951 f
  I_SDRAM_TOP/I_SDRAM_IF/n4824 (net)
                               2   2.4721 
  I_SDRAM_TOP/I_SDRAM_IF/U5790/A4 (AO22X1_RVT)
                                            0.0095   0.1980   1.0000   0.0066   0.0066 &   5.6017 f
  I_SDRAM_TOP/I_SDRAM_IF/U5790/Y (AO22X1_RVT)        0.0869   1.0000            0.2828 &   5.8845 f
  I_SDRAM_TOP/I_SDRAM_IF/N4015 (net)
                               1   1.0084 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__28_/D (SDFFNARX1_HVT)
                                            0.0076   0.0869   1.0000   0.0053   0.0053 &   5.8898 f
  data arrival time                                                                        5.8898

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1475     7.2975
  clock reconvergence pessimism                                                 0.0891     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__28_/CLK (SDFFNARX1_HVT)                      7.2866 f
  library setup time                                          1.0000           -1.4520     5.8346
  data required time                                                                       5.8346
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8346
  data arrival time                                                                       -5.8898
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2725     3.3225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/Q (SDFFNARX1_HVT)
                                                     0.3122   1.0000            1.1904 &   4.5129 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_173 (net)
                               5   4.6809 
  I_SDRAM_TOP/I_SDRAM_IF/U9031/A3 (OA22X1_RVT)
                                            0.0000   0.3122   1.0000   0.0000   0.0000 &   4.5130 f
  I_SDRAM_TOP/I_SDRAM_IF/U9031/Y (OA22X1_RVT)        0.1146   1.0000            0.4867 &   4.9997 f
  I_SDRAM_TOP/I_SDRAM_IF/n5858 (net)
                               1   1.0287 
  I_SDRAM_TOP/I_SDRAM_IF/U9033/A1 (AND2X1_HVT)
                                            0.0205   0.1146   1.0000   0.0147   0.0147 &   5.0144 f
  I_SDRAM_TOP/I_SDRAM_IF/U9033/Y (AND2X1_HVT)        0.1851   1.0000            0.3487 &   5.3631 f
  I_SDRAM_TOP/I_SDRAM_IF/n6231 (net)
                               2   1.8893 
  I_SDRAM_TOP/I_SDRAM_IF/U9034/A4 (AO22X1_HVT)
                                            0.0308   0.1851   1.0000   0.0214   0.0214 &   5.3845 f
  I_SDRAM_TOP/I_SDRAM_IF/U9034/Y (AO22X1_HVT)        0.1762   1.0000            0.4474 &   5.8319 f
  I_SDRAM_TOP/I_SDRAM_IF/N3908 (net)
                               1   0.9691 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/D (SDFFNARX1_HVT)
                                            0.0179   0.1762   1.0000   0.0124   0.0124 &   5.8443 f
  data arrival time                                                                        5.8443

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0891     7.3863
  clock uncertainty                                                            -0.1000     7.2863
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/CLK (SDFFNARX1_HVT)                      7.2863 f
  library setup time                                          1.0000           -1.4971     5.7891
  data required time                                                                       5.7891
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7891
  data arrival time                                                                       -5.8443
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2225     1.2225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/CLK (SDFFARX1_HVT)
                                                     0.1261                     0.0000     1.2225 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/Q (SDFFARX1_HVT)
                                                     0.3751   1.0000            1.3673 &   2.5897 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__11_ (net)
                               5   6.8779 
  I_SDRAM_TOP/I_SDRAM_IF/U4756/A2 (AO22X1_HVT)
                                            0.0925   0.3751   1.0000   0.0654   0.0655 &   2.6552 f
  I_SDRAM_TOP/I_SDRAM_IF/U4756/Y (AO22X1_HVT)        0.1711   1.0000            0.7905 &   3.4457 f
  I_SDRAM_TOP/I_SDRAM_IF/n2760 (net)
                               1   0.8046 
  I_SDRAM_TOP/I_SDRAM_IF/U4757/A2 (OR2X1_HVT)
                                            0.0088   0.1711   1.0000   0.0061   0.0061 &   3.4518 f
  I_SDRAM_TOP/I_SDRAM_IF/U4757/Y (OR2X1_HVT)         0.1714   1.0000            0.4478 &   3.8996 f
  I_SDRAM_TOP/I_SDRAM_IF/n3035 (net)
                               2   1.6646 
  I_SDRAM_TOP/I_SDRAM_IF/U4761/A2 (AO22X1_HVT)
                                            0.0124   0.1714   1.0000   0.0086   0.0086 &   3.9082 f
  I_SDRAM_TOP/I_SDRAM_IF/U4761/Y (AO22X1_HVT)        0.1783   1.0000            0.6295 &   4.5377 f
  I_SDRAM_TOP/I_SDRAM_IF/N942 (net)
                               1   1.0378 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_/D (SDFFARX1_RVT)
                                            0.0000   0.1783   1.0000   0.0000   0.0000 &   4.5377 f
  data arrival time                                                                        4.5377

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0557     5.1557
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_/CLK (SDFFARX1_RVT)                       5.1533 r
  library setup time                                          1.0000           -0.6705     4.4827
  data required time                                                                       4.4827
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4827
  data arrival time                                                                       -4.5377
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0550


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2747     3.3247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/CLK (SDFFNARX1_HVT)
                                                     0.0627                     0.0000     3.3247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/Q (SDFFNARX1_HVT)
                                                     0.2616   1.0000            1.1522 &   4.4769 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_316 (net)
                               2   3.1728 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_inst_43473/A (NBUFFX4_LVT)
                                            0.0150   0.2616   1.0000   0.0104   0.0105 &   4.4873 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_inst_43473/Y (NBUFFX4_LVT)
                                                     0.0751   1.0000            0.2413 &   4.7286 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_4642 (net)
                               4   4.6384 
  I_SDRAM_TOP/I_SDRAM_IF/U5459/A4 (AO22X1_HVT)
                                            0.0035   0.0751   1.0000   0.0024   0.0024 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/U5459/Y (AO22X1_HVT)        0.1714   1.0000            0.3741 &   5.1051 f
  I_SDRAM_TOP/I_SDRAM_IF/n3330 (net)
                               1   0.8181 
  I_SDRAM_TOP/I_SDRAM_IF/U5461/A1 (OR2X1_HVT)
                                            0.0101   0.1714   1.0000   0.0070   0.0070 &   5.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/U5461/Y (OR2X1_HVT)         0.2019   1.0000            0.5328 &   5.6450 f
  I_SDRAM_TOP/I_SDRAM_IF/n5729 (net)
                               2   2.5866 
  I_SDRAM_TOP/I_SDRAM_IF/U8910/A2 (AO22X1_LVT)
                                            0.0078   0.2019   1.0000   0.0054   0.0054 &   5.6504 f
  I_SDRAM_TOP/I_SDRAM_IF/U8910/Y (AO22X1_LVT)        0.0627   1.0000            0.2464 &   5.8968 f
  I_SDRAM_TOP/I_SDRAM_IF/N3682 (net)
                               1   1.2484 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000 &   5.8968 f
  data arrival time                                                                        5.8968

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1465     7.2965
  clock reconvergence pessimism                                                 0.0801     7.3766
  clock uncertainty                                                            -0.1000     7.2766
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/CLK (SDFFNARX1_HVT)                      7.2766 f
  library setup time                                          1.0000           -1.4346     5.8420
  data required time                                                                       5.8420
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8420
  data arrival time                                                                       -5.8968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0548


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/Q (SDFFNARX1_HVT)
                                                     0.3003   1.0000            1.1953 &   4.5223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_790 (net)
                               5   4.3473 
  I_SDRAM_TOP/I_SDRAM_IF/U5993/A4 (AO22X1_HVT)
                                            0.0205   0.3003   1.0000   0.0142   0.0142 &   4.5365 f
  I_SDRAM_TOP/I_SDRAM_IF/U5993/Y (AO22X1_HVT)        0.1770   1.0000            0.5236 &   5.0601 f
  I_SDRAM_TOP/I_SDRAM_IF/n3586 (net)
                               1   0.9941 
  I_SDRAM_TOP/I_SDRAM_IF/U5994/A2 (OR2X1_HVT)
                                            0.0229   0.1770   1.0000   0.0160   0.0160 &   5.0761 f
  I_SDRAM_TOP/I_SDRAM_IF/U5994/Y (OR2X1_HVT)         0.1743   1.0000            0.4537 &   5.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/n4898 (net)
                               2   1.7574 
  I_SDRAM_TOP/I_SDRAM_IF/U5998/A2 (AO22X1_RVT)
                                            0.0228   0.1743   1.0000   0.0155   0.0155 &   5.5453 f
  I_SDRAM_TOP/I_SDRAM_IF/U5998/Y (AO22X1_RVT)        0.0821   1.0000            0.3694 &   5.9148 f
  I_SDRAM_TOP/I_SDRAM_IF/N2865 (net)
                               1   0.6552 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0821   1.0000   0.0000   0.0000 &   5.9148 f
  data arrival time                                                                        5.9148

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1457     7.2957
  clock reconvergence pessimism                                                 0.1055     7.4012
  clock uncertainty                                                            -0.1000     7.3012
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__18_/CLK (SDFFNARX1_HVT)                      7.3012 f
  library setup time                                          1.0000           -1.4412     5.8600
  data required time                                                                       5.8600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8600
  data arrival time                                                                       -5.9148
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0547


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2767     3.3267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/CLK (SDFFNARX1_HVT)
                                                     0.0770                     0.0000     3.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/Q (SDFFNARX1_HVT)
                                                     0.2253   1.0000            1.1301 &   4.4568 f
  I_SDRAM_TOP/I_SDRAM_IF/n1769 (net)
                               2   2.0326 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_62_1985/A (NBUFFX2_LVT)
                                            0.0259   0.2253   1.0000   0.0179   0.0180 &   4.4748 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_62_1985/Y (NBUFFX2_LVT)
                                                     0.0655   1.0000            0.1839 &   4.6587 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1416 (net)
                               4   3.5902 
  I_SDRAM_TOP/I_SDRAM_IF/U7954/A2 (AO22X1_HVT)
                                            0.0000   0.0655   1.0000   0.0000   0.0000 &   4.6587 f
  I_SDRAM_TOP/I_SDRAM_IF/U7954/Y (AO22X1_HVT)        0.2069   1.0000            0.5740 &   5.2328 f
  I_SDRAM_TOP/I_SDRAM_IF/n4883 (net)
                               2   1.9765 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41103/A2 (OR2X1_HVT)
                                            0.0065   0.2069   1.0000   0.0045   0.0045 &   5.2373 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41103/Y (OR2X1_HVT)
                                                     0.1447   1.0000            0.4413 &   5.6785 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22167 (net)
                               1   0.7960 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41102/A2 (AO22X1_LVT)
                                            0.0000   0.1447   1.0000   0.0000   0.0000 &   5.6785 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41102/Y (AO22X1_LVT)
                                                     0.0790   1.0000            0.2124 &   5.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/N3488 (net)
                               1   1.8077 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__8_/D (SDFFNARX1_HVT)
                                            0.0111   0.0790   1.0000   0.0078   0.0078 &   5.8988 f
  data arrival time                                                                        5.8988

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.0894     7.3864
  clock uncertainty                                                            -0.1000     7.2864
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__8_/CLK (SDFFNARX1_HVT)                       7.2864 f
  library setup time                                          1.0000           -1.4423     5.8441
  data required time                                                                       5.8441
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8441
  data arrival time                                                                       -5.8988
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0547


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__10_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0777     1.0777
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__10_/CLK (SDFFARX1_LVT)
                                                     0.0764                     0.0000     1.0777 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__10_/QN (SDFFARX1_LVT)
                                                     0.1362   1.0000            0.3012 &   1.3789 f
  I_PCI_TOP/mult_x_31_n801 (net)
                               3   5.2958 
  I_PCI_TOP/U1782/A (INVX4_HVT)             0.0000   0.1362   1.0000   0.0000   0.0001 &   1.3789 f
  I_PCI_TOP/U1782/Y (INVX4_HVT)                      0.2520   1.0000            0.2191 &   1.5981 r
  I_PCI_TOP/n7008 (net)       14  21.0100 
  I_PCI_TOP/U3608/A2 (AND2X1_HVT)           0.0000   0.2526   1.0000   0.0000   0.0020 &   1.6000 r
  I_PCI_TOP/U3608/Y (AND2X1_HVT)                     0.2352   1.0000            0.5579 &   2.1580 r
  I_PCI_TOP/n3787 (net)        3   3.0607 
  I_PCI_TOP/U3747/A2 (OR2X1_HVT)            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.1580 r
  I_PCI_TOP/U3747/Y (OR2X1_HVT)                      0.1446   1.0000            0.3781 &   2.5361 r
  I_PCI_TOP/n3786 (net)        1   0.9286 
  I_PCI_TOP/U3748/A3 (AO22X1_RVT)           0.0119   0.1446   1.0000   0.0082   0.0082 &   2.5443 r
  I_PCI_TOP/U3748/Y (AO22X1_RVT)                     0.1230   1.0000            0.2411 &   2.7855 r
  I_PCI_TOP/n3942 (net)        1   2.2060 
  I_PCI_TOP/U3857/B (FADDX1_HVT)            0.0000   0.1230   1.0000   0.0000   0.0000 &   2.7855 r
  I_PCI_TOP/U3857/S (FADDX1_HVT)                     0.3002   1.0000            1.1475 &   3.9330 f
  I_PCI_TOP/n3935 (net)        1   2.2517 
  I_PCI_TOP/U3849/A (FADDX1_HVT)            0.0000   0.3002   1.0000   0.0000   0.0000 &   3.9330 f
  I_PCI_TOP/U3849/S (FADDX1_HVT)                     0.2994   1.0000            1.2969 &   5.2299 r
  I_PCI_TOP/n3919 (net)        1   2.1982 
  I_PCI_TOP/U3838/B (FADDX1_HVT)            0.0000   0.2994   1.0000   0.0000   0.0000 &   5.2299 r
  I_PCI_TOP/U3838/S (FADDX1_HVT)                     0.2701   1.0000            1.2467 &   6.4766 f
  I_PCI_TOP/n3802 (net)        1   1.2637 
  I_PCI_TOP/U3754/A (INVX0_LVT)             0.0850   0.2701   1.0000   0.0614   0.0614 &   6.5380 f
  I_PCI_TOP/U3754/Y (INVX0_LVT)                      0.1496   1.0000            0.2003 &   6.7383 r
  I_PCI_TOP/n3949 (net)        1   2.4210 
  I_PCI_TOP/U3860/B (FADDX1_LVT)            0.0120   0.1496   1.0000   0.0083   0.0083 &   6.7466 r
  I_PCI_TOP/U3860/CO (FADDX1_LVT)                    0.0761   1.0000            0.1742 &   6.9208 r
  I_PCI_TOP/n4090 (net)        1   2.1044 
  I_PCI_TOP/U3965/CI (FADDX1_LVT)           0.0000   0.0761   1.0000   0.0000   0.0000 &   6.9208 r
  I_PCI_TOP/U3965/CO (FADDX1_LVT)                    0.0733   1.0000            0.1417 &   7.0625 r
  I_PCI_TOP/n4352 (net)        1   1.9563 
  I_PCI_TOP/U4158/CI (FADDX1_LVT)           0.0000   0.0733   1.0000   0.0000   0.0000 &   7.0626 r
  I_PCI_TOP/U4158/CO (FADDX1_LVT)                    0.0734   1.0000            0.1423 &   7.2048 r
  I_PCI_TOP/n4438 (net)        1   2.0883 
  I_PCI_TOP/U4216/CI (FADDX1_LVT)           0.0061   0.0734   1.0000   0.0042   0.0042 &   7.2090 r
  I_PCI_TOP/U4216/CO (FADDX1_LVT)                    0.0671   1.0000            0.1369 &   7.3460 r
  I_PCI_TOP/n4508 (net)        1   1.6805 
  I_PCI_TOP/U4263/CI (FADDX1_LVT)           0.0000   0.0671   1.0000   0.0000   0.0000 &   7.3460 r
  I_PCI_TOP/U4263/CO (FADDX1_LVT)                    0.0657   1.0000            0.1338 &   7.4798 r
  I_PCI_TOP/n5224 (net)        1   1.6204 
  I_PCI_TOP/U4806/CI (FADDX1_LVT)           0.0000   0.0657   1.0000   0.0000   0.0000 &   7.4798 r
  I_PCI_TOP/U4806/CO (FADDX1_LVT)                    0.0812   1.0000            0.1463 &   7.6261 r
  I_PCI_TOP/n7274 (net)        1   2.6843 
  I_PCI_TOP/U6365/CI (FADDX1_LVT)           0.0000   0.0812   1.0000   0.0000   0.0000 &   7.6261 r
  I_PCI_TOP/U6365/CO (FADDX1_LVT)                    0.0756   1.0000            0.1398 &   7.7659 r
  I_PCI_TOP/n7290 (net)        1   1.6821 
  I_PCI_TOP/U6374/CI (FADDX1_LVT)           0.0000   0.0756   1.0000   0.0000   0.0000 &   7.7659 r
  I_PCI_TOP/U6374/CO (FADDX1_LVT)                    0.0871   1.0000            0.1413 &   7.9073 r
  I_PCI_TOP/n7985 (net)        1   1.9439 
  I_PCI_TOP/U6906/CI (FADDX1_LVT)           0.0000   0.0871   1.0000   0.0000   0.0000 &   7.9073 r
  I_PCI_TOP/U6906/CO (FADDX1_LVT)                    0.0690   1.0000            0.1388 &   8.0461 r
  I_PCI_TOP/n7293 (net)        1   1.4495 
  I_PCI_TOP/U6376/A (INVX0_RVT)             0.0000   0.0690   1.0000   0.0000   0.0000 &   8.0461 r
  I_PCI_TOP/U6376/Y (INVX0_RVT)                      0.0566   1.0000            0.0720 &   8.1181 f
  I_PCI_TOP/I_PCI_CORE_N528 (net)
                               1   1.4709 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_/D (SDFFARX2_LVT)
                                            0.0000   0.0566   1.0000   0.0000   0.0000 &   8.1181 f
  data arrival time                                                                        8.1181

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9554     8.4554
  clock reconvergence pessimism                                                 0.0710     8.5264
  clock uncertainty                                                            -0.1000     8.4264
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__31_/CLK (SDFFARX2_LVT)                            8.4264 r
  library setup time                                          1.0000           -0.3630     8.0635
  data required time                                                                       8.0635
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0635
  data arrival time                                                                       -8.1181
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0547


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/Q (SDFFARX1_HVT)
                                                     0.2951   1.0000            1.3033 &   2.5236 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__23_ (net)
                               5   4.6648 
  I_SDRAM_TOP/I_SDRAM_IF/U3979/A1 (OA22X1_HVT)
                                            0.0332   0.2951   1.0000   0.0230   0.0230 &   2.5466 f
  I_SDRAM_TOP/I_SDRAM_IF/U3979/Y (OA22X1_HVT)        0.2193   1.0000            0.8114 &   3.3580 f
  I_SDRAM_TOP/I_SDRAM_IF/n2072 (net)
                               1   0.6241 
  I_SDRAM_TOP/I_SDRAM_IF/U3980/A2 (AND2X1_HVT)
                                            0.0000   0.2193   1.0000   0.0000   0.0000 &   3.3580 f
  I_SDRAM_TOP/I_SDRAM_IF/U3980/Y (AND2X1_HVT)        0.2246   1.0000            0.4783 &   3.8363 f
  I_SDRAM_TOP/I_SDRAM_IF/n2865 (net)
                               2   3.0209 
  I_SDRAM_TOP/I_SDRAM_IF/U4872/A2 (AO22X1_HVT)
                                            0.0193   0.2246   1.0000   0.0134   0.0134 &   3.8498 f
  I_SDRAM_TOP/I_SDRAM_IF/U4872/Y (AO22X1_HVT)        0.1968   1.0000            0.6934 &   4.5432 f
  I_SDRAM_TOP/I_SDRAM_IF/N483 (net)
                               1   1.6363 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__11_/D (SDFFARX1_RVT)
                                            0.0000   0.1968   1.0000   0.0000   0.0000 &   4.5432 f
  data arrival time                                                                        4.5432

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0557     5.1557
  clock reconvergence pessimism                                                 0.1154     5.2710
  clock uncertainty                                                            -0.1000     5.1710
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__11_/CLK (SDFFARX1_RVT)                        5.1710 r
  library setup time                                          1.0000           -0.6824     4.4886
  data required time                                                                       4.4886
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4886
  data arrival time                                                                       -4.5432
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__7_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__7_/Q (SDFFNARX1_HVT)
                                                     0.3236   1.0000            1.2000 &   4.5269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_539 (net)
                               5   5.0023 
  I_SDRAM_TOP/I_SDRAM_IF/U442/A2 (AO22X1_HVT)
                                            0.0204   0.3236   1.0000   0.0142   0.0142 &   4.5411 f
  I_SDRAM_TOP/I_SDRAM_IF/U442/Y (AO22X1_HVT)         0.1747   1.0000            0.7518 &   5.2929 f
  I_SDRAM_TOP/I_SDRAM_IF/n80 (net)
                               1   0.9187 
  I_SDRAM_TOP/I_SDRAM_IF/U443/A2 (OR2X1_RVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   5.2929 f
  I_SDRAM_TOP/I_SDRAM_IF/U443/Y (OR2X1_RVT)          0.0881   1.0000            0.2707 &   5.5637 f
  I_SDRAM_TOP/I_SDRAM_IF/n3621 (net)
                               2   2.2673 
  I_SDRAM_TOP/I_SDRAM_IF/U6056/A2 (AO22X1_RVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000 &   5.5637 f
  I_SDRAM_TOP/I_SDRAM_IF/U6056/Y (AO22X1_RVT)        0.0928   1.0000            0.3177 &   5.8813 f
  I_SDRAM_TOP/I_SDRAM_IF/N3230 (net)
                               1   1.4581 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__3_/D (SDFFNARX1_HVT)
                                            0.0160   0.0928   1.0000   0.0115   0.0115 &   5.8928 f
  data arrival time                                                                        5.8928

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1516     7.3016
  clock reconvergence pessimism                                                 0.0891     7.3907
  clock uncertainty                                                            -0.1000     7.2907
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__3_/CLK (SDFFNARX1_HVT)                       7.2907 f
  library setup time                                          1.0000           -1.4525     5.8383
  data required time                                                                       5.8383
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8383
  data arrival time                                                                       -5.8928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0546


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2170     3.2670
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/CLK (SDFFNARX2_HVT)
                                                     0.0677                     0.0000     3.2670 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/Q (SDFFNARX2_HVT)
                                                     0.2608   1.0000            1.3361 &   4.6031 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_408 (net)
                               2   3.4018 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385/A (NBUFFX4_LVT)
                                            0.0371   0.2608   1.0000   0.0256   0.0257 &   4.6288 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385/Y (NBUFFX4_LVT)
                                                     0.0794   1.0000            0.2510 &   4.8798 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_27 (net)
                               4   7.5814 
  I_SDRAM_TOP/I_SDRAM_IF/U5545/A2 (AO22X1_RVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   4.8799 f
  I_SDRAM_TOP/I_SDRAM_IF/U5545/Y (AO22X1_RVT)        0.0996   1.0000            0.3160 &   5.1959 f
  I_SDRAM_TOP/I_SDRAM_IF/n3371 (net)
                               1   1.7425 
  I_SDRAM_TOP/I_SDRAM_IF/U5546/A2 (OR2X1_HVT)
                                            0.0036   0.0996   1.0000   0.0025   0.0025 &   5.1984 f
  I_SDRAM_TOP/I_SDRAM_IF/U5546/Y (OR2X1_HVT)         0.1808   1.0000            0.4172 &   5.6156 f
  I_SDRAM_TOP/I_SDRAM_IF/n4758 (net)
                               2   1.9688 
  I_SDRAM_TOP/I_SDRAM_IF/U7806/A2 (AO22X1_LVT)
                                            0.0259   0.1808   1.0000   0.0183   0.0183 &   5.6339 f
  I_SDRAM_TOP/I_SDRAM_IF/U7806/Y (AO22X1_LVT)        0.0533   1.0000            0.2356 &   5.8696 f
  I_SDRAM_TOP/I_SDRAM_IF/N3501 (net)
                               1   1.6380 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__21_/D (SDFFNARX1_HVT)
                                            0.0022   0.0533   1.0000   0.0015   0.0015 &   5.8711 f
  data arrival time                                                                        5.8711

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1053     7.2553
  clock reconvergence pessimism                                                 0.0834     7.3387
  clock uncertainty                                                            -0.1000     7.2387
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__21_/CLK (SDFFNARX1_HVT)                      7.2387 f
  library setup time                                          1.0000           -1.4221     5.8166
  data required time                                                                       5.8166
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8166
  data arrival time                                                                       -5.8711
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0545


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_/Q (SDFFNARX1_HVT)
                                                     0.3011   1.0000            1.1959 &   4.5228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_380 (net)
                               5   4.3709 
  I_SDRAM_TOP/I_SDRAM_IF/U7425/A2 (AO22X1_HVT)
                                            0.0000   0.3011   1.0000   0.0000   0.0000 &   4.5228 f
  I_SDRAM_TOP/I_SDRAM_IF/U7425/Y (AO22X1_HVT)        0.1827   1.0000            0.7421 &   5.2649 f
  I_SDRAM_TOP/I_SDRAM_IF/n4465 (net)
                               1   1.1749 
  I_SDRAM_TOP/I_SDRAM_IF/U7427/A1 (OR2X1_RVT)
                                            0.0297   0.1827   1.0000   0.0212   0.0212 &   5.2862 f
  I_SDRAM_TOP/I_SDRAM_IF/U7427/Y (OR2X1_RVT)         0.0837   1.0000            0.3268 &   5.6130 f
  I_SDRAM_TOP/I_SDRAM_IF/n5177 (net)
                               2   2.0255 
  I_SDRAM_TOP/I_SDRAM_IF/U8304/A2 (AO22X1_RVT)
                                            0.0073   0.0837   1.0000   0.0051   0.0051 &   5.6181 f
  I_SDRAM_TOP/I_SDRAM_IF/U8304/Y (AO22X1_RVT)        0.0815   1.0000            0.2972 &   5.9153 f
  I_SDRAM_TOP/I_SDRAM_IF/N3515 (net)
                               1   0.6046 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0815   1.0000   0.0000   0.0000 &   5.9153 f
  data arrival time                                                                        5.9153

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.1055     7.4018
  clock uncertainty                                                            -0.1000     7.3018
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__3_/CLK (SDFFNARX1_HVT)                       7.3018 f
  library setup time                                          1.0000           -1.4410     5.8608
  data required time                                                                       5.8608
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8608
  data arrival time                                                                       -5.9153
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0545


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58252/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2218     1.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/CLK (SDFFARX1_HVT)
                                                     0.1236                     0.0000     1.2218 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/Q (SDFFARX1_HVT)
                                                     0.3509   1.0000            1.3506 &   2.5724 f
  I_SDRAM_TOP/I_SDRAM_IF/n1751 (net)
                               5   6.2093 
  I_SDRAM_TOP/I_SDRAM_IF/U1831/A2 (AO22X1_HVT)
                                            0.0000   0.3509   1.0000   0.0000   0.0001 &   2.5725 f
  I_SDRAM_TOP/I_SDRAM_IF/U1831/Y (AO22X1_HVT)        0.1820   1.0000            0.7832 &   3.3557 f
  I_SDRAM_TOP/I_SDRAM_IF/n627 (net)
                               1   1.1471 
  I_SDRAM_TOP/I_SDRAM_IF/U1833/A1 (OR2X1_HVT)
                                            0.0248   0.1820   1.0000   0.0175   0.0175 &   3.3732 f
  I_SDRAM_TOP/I_SDRAM_IF/U1833/Y (OR2X1_HVT)         0.1659   1.0000            0.5127 &   3.8859 f
  I_SDRAM_TOP/I_SDRAM_IF/n1905 (net)
                               2   1.4820 
  I_SDRAM_TOP/I_SDRAM_IF/U1837/A2 (AO22X1_HVT)
                                            0.0099   0.1659   1.0000   0.0068   0.0068 &   3.8927 f
  I_SDRAM_TOP/I_SDRAM_IF/U1837/Y (AO22X1_HVT)        0.2021   1.0000            0.6508 &   4.5435 f
  I_SDRAM_TOP/I_SDRAM_IF/N1810 (net)
                               1   1.8159 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_/D (SDFFARX1_RVT)
                                            0.0092   0.2021   1.0000   0.0064   0.0064 &   4.5499 f
  data arrival time                                                                        4.5499

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0574     5.1574
  clock reconvergence pessimism                                                 0.1154     5.2728
  clock uncertainty                                                            -0.1000     5.1728
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__8_/CLK (SDFFARX1_RVT)                        5.1728 r
  library setup time                                          1.0000           -0.6774     4.4954
  data required time                                                                       4.4954
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4954
  data arrival time                                                                       -4.5499
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0545


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2169     3.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__17_/CLK (SDFFNARX1_HVT)
                                                     0.0675                     0.0000     3.2669 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__17_/Q (SDFFNARX1_HVT)
                                                     0.3176   1.0000            1.1991 &   4.4660 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_749 (net)
                               5   4.8354 
  I_SDRAM_TOP/I_SDRAM_IF/U8232/A2 (AO22X1_HVT)
                                            0.0401   0.3176   1.0000   0.0280   0.0280 &   4.4940 f
  I_SDRAM_TOP/I_SDRAM_IF/U8232/Y (AO22X1_HVT)        0.1789   1.0000            0.7519 &   5.2459 f
  I_SDRAM_TOP/I_SDRAM_IF/n5124 (net)
                               1   1.0516 
  I_SDRAM_TOP/I_SDRAM_IF/U8233/A2 (OR2X1_RVT)
                                            0.0209   0.1789   1.0000   0.0145   0.0145 &   5.2604 f
  I_SDRAM_TOP/I_SDRAM_IF/U8233/Y (OR2X1_RVT)         0.0831   1.0000            0.2675 &   5.5279 f
  I_SDRAM_TOP/I_SDRAM_IF/n5696 (net)
                               2   1.8326 
  I_SDRAM_TOP/I_SDRAM_IF/U8237/A2 (AO22X1_RVT)
                                            0.0073   0.0831   1.0000   0.0051   0.0051 &   5.5330 f
  I_SDRAM_TOP/I_SDRAM_IF/U8237/Y (AO22X1_RVT)        0.0984   1.0000            0.3232 &   5.8562 f
  I_SDRAM_TOP/I_SDRAM_IF/N2911 (net)
                               1   1.9883 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__1_/D (SDFFNARX1_HVT)
                                            0.0100   0.0984   1.0000   0.0069   0.0069 &   5.8632 f
  data arrival time                                                                        5.8632

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.0696     7.3669
  clock uncertainty                                                            -0.1000     7.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__1_/CLK (SDFFNARX1_HVT)                       7.2669 f
  library setup time                                          1.0000           -1.4579     5.8090
  data required time                                                                       5.8090
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8090
  data arrival time                                                                       -5.8632
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0542


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2765     3.3265
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3265 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_/Q (SDFFNARX1_HVT)
                                                     0.3278   1.0000            1.2164 &   4.5429 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_470 (net)
                               5   5.1228 
  I_SDRAM_TOP/I_SDRAM_IF/U10372/A2 (AO22X1_HVT)
                                            0.0000   0.3278   1.0000   0.0000   0.0000 &   4.5429 f
  I_SDRAM_TOP/I_SDRAM_IF/U10372/Y (AO22X1_HVT)       0.1768   1.0000            0.7580 &   5.3009 f
  I_SDRAM_TOP/I_SDRAM_IF/n7002 (net)
                               1   0.9821 
  I_SDRAM_TOP/I_SDRAM_IF/U10373/A2 (OR2X1_RVT)
                                            0.0092   0.1768   1.0000   0.0064   0.0064 &   5.3073 f
  I_SDRAM_TOP/I_SDRAM_IF/U10373/Y (OR2X1_RVT)        0.0888   1.0000            0.2726 &   5.5799 f
  I_SDRAM_TOP/I_SDRAM_IF/n8401 (net)
                               2   2.3196 
  I_SDRAM_TOP/I_SDRAM_IF/U10377/A2 (AO22X1_RVT)
                                            0.0029   0.0888   1.0000   0.0020   0.0020 &   5.5819 f
  I_SDRAM_TOP/I_SDRAM_IF/U10377/Y (AO22X1_RVT)       0.0878   1.0000            0.3116 &   5.8935 f
  I_SDRAM_TOP/I_SDRAM_IF/N3404 (net)
                               1   1.0832 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__19_/D (SDFFNARX1_HVT)
                                            0.0000   0.0878   1.0000   0.0000   0.0000 &   5.8935 f
  data arrival time                                                                        5.8935

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0870     7.3833
  clock uncertainty                                                            -0.1000     7.2833
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__19_/CLK (SDFFNARX1_HVT)                      7.2833 f
  library setup time                                          1.0000           -1.4439     5.8394
  data required time                                                                       5.8394
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8394
  data arrival time                                                                       -5.8935
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0540


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5890     1.5890
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.1224                     0.0000     1.5890 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0647   1.0000            0.3738 &   1.9628 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   2.5611 
  I_PARSER/U777/A1 (OR2X4_LVT)              0.0000   0.0647   1.0000   0.0000   0.0000 &   1.9628 f
  I_PARSER/U777/Y (OR2X4_LVT)                        0.0775   1.0000            0.1812 &   2.1441 f
  I_PARSER/context_cmd[1] (net)
                               2  13.5273 
  I_CONTEXT_MEM/HFSBUF_894_4516/A (NBUFFX16_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0001 &   2.1442 f
  I_CONTEXT_MEM/HFSBUF_894_4516/Y (NBUFFX16_LVT)     0.0798   1.0000            0.1405 &   2.2847 f
  I_CONTEXT_MEM/HFSNET_84 (net)
                               6  48.8417 
  I_CONTEXT_MEM/ZINV_67_inst_80006/A (INVX2_LVT)
                                            0.0000   0.0882   1.0000   0.0000   0.0241 &   2.3088 f
  I_CONTEXT_MEM/ZINV_67_inst_80006/Y (INVX2_LVT)     0.0523   1.0000            0.0699 &   2.3787 r
  I_CONTEXT_MEM/ZINV_67_142 (net)
                               2   2.3658 
  I_CONTEXT_MEM/ZINV_22_inst_80005/A (INVX2_LVT)
                                            0.0000   0.0523   1.0000   0.0000   0.0000 &   2.3787 r
  I_CONTEXT_MEM/ZINV_22_inst_80005/Y (INVX2_LVT)     0.0339   1.0000            0.0317 &   2.4104 f
  I_CONTEXT_MEM/ZINV_22_142 (net)
                               2   2.8620 
  I_CONTEXT_MEM/U11/A1 (OA22X1_LVT)         0.0016   0.0339   1.0000   0.0011   0.0012 &   2.4116 f
  I_CONTEXT_MEM/U11/Y (OA22X1_LVT)                   0.0804   1.0000            0.1644 &   2.5760 f
  I_CONTEXT_MEM/n21 (net)      1   2.5522 
  I_CONTEXT_MEM/U13/A3 (OA22X1_LVT)         0.0241   0.0804   1.0000   0.0174   0.0174 &   2.5934 f
  I_CONTEXT_MEM/U13/Y (OA22X1_LVT)                   0.0599   1.0000            0.1622 &   2.7556 f
  I_CONTEXT_MEM/n208 (net)     1   1.5093 
  I_CONTEXT_MEM/ZBUF_2_inst_83029/A (NBUFFX8_LVT)
                                            0.0000   0.0599   1.0000   0.0000   0.0000 &   2.7556 f
  I_CONTEXT_MEM/ZBUF_2_inst_83029/Y (NBUFFX8_LVT)    0.0848   1.0000            0.1346 &   2.8902 f
  I_CONTEXT_MEM/ZBUF_2_196 (net)
                               1  37.5972 
  I_CONTEXT_MEM/U16/A1 (AO21X1_LVT)         0.0000   0.0878   1.0000   0.0000   0.0152 &   2.9054 f
  I_CONTEXT_MEM/U16/Y (AO21X1_LVT)                   0.0830   1.0000            0.1925 &   3.0979 f
  I_CONTEXT_MEM/pci_context_data[21] (net)
                               4   6.2066 
  I_RISC_CORE/Instrn_21__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0830   1.0000   0.0000   0.0001 &   3.0980 f
  I_RISC_CORE/Instrn_21__UPF_LS/Y (LSUPX8_LVT)       0.0256   1.0000            0.2166 &   3.3146 f
  I_RISC_CORE/n[1339] (net)    1  13.7623 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/D (SDFFX1_HVT)
                                            0.0040   0.0258   1.0000   0.0028   0.0053 &   3.3199 f
  data arrival time                                                                        3.3199

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1499     3.5499
  clock reconvergence pessimism                                                 0.0014     3.5513
  clock uncertainty                                                            -0.1000     3.4513
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)                          3.4513 r
  library setup time                                          1.0000           -0.1853     3.2660
  data required time                                                                       3.2660
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2660
  data arrival time                                                                       -3.3199
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/Q (SDFFNARX1_HVT)
                                                     0.3352   1.0000            1.2165 &   4.5193 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_217 (net)
                               5   5.3326 
  I_SDRAM_TOP/I_SDRAM_IF/U6640/A2 (AO22X1_HVT)
                                            0.0313   0.3352   1.0000   0.0217   0.0217 &   4.5410 f
  I_SDRAM_TOP/I_SDRAM_IF/U6640/Y (AO22X1_HVT)        0.1850   1.0000            0.7734 &   5.3144 f
  I_SDRAM_TOP/I_SDRAM_IF/n3978 (net)
                               1   1.2462 
  I_SDRAM_TOP/I_SDRAM_IF/U6642/A1 (OR2X1_RVT)
                                            0.0182   0.1850   1.0000   0.0126   0.0126 &   5.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/U6642/Y (OR2X1_RVT)         0.0972   1.0000            0.3404 &   5.6674 f
  I_SDRAM_TOP/I_SDRAM_IF/n4767 (net)
                               2   3.0118 
  I_SDRAM_TOP/I_SDRAM_IF/U6646/A2 (AO22X1_LVT)
                                            0.0083   0.0972   1.0000   0.0056   0.0056 &   5.6730 f
  I_SDRAM_TOP/I_SDRAM_IF/U6646/Y (AO22X1_LVT)        0.0518   1.0000            0.1805 &   5.8536 f
  I_SDRAM_TOP/I_SDRAM_IF/N3822 (net)
                               1   1.9354 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0518   1.0000   0.0000   0.0000 &   5.8536 f
  data arrival time                                                                        5.8536

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1037     7.2537
  clock reconvergence pessimism                                                 0.0696     7.3233
  clock uncertainty                                                            -0.1000     7.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__25_/CLK (SDFFNARX1_HVT)                      7.2233 f
  library setup time                                          1.0000           -1.4236     5.7997
  data required time                                                                       5.7997
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7997
  data arrival time                                                                       -5.8536
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2262     1.2262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK (SDFFARX1_HVT)
                                                     0.1269                     0.0000     1.2262 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/Q (SDFFARX1_HVT)
                                                     0.3060   1.0000            1.3256 &   2.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__28_ (net)
                               5   4.9744 
  I_SDRAM_TOP/I_SDRAM_IF/U11003/A2 (AO22X1_HVT)
                                            0.0335   0.3060   1.0000   0.0232   0.0232 &   2.5750 f
  I_SDRAM_TOP/I_SDRAM_IF/U11003/Y (AO22X1_HVT)       0.1753   1.0000            0.7377 &   3.3127 f
  I_SDRAM_TOP/I_SDRAM_IF/n7584 (net)
                               1   0.9375 
  I_SDRAM_TOP/I_SDRAM_IF/U11005/A1 (OR2X1_HVT)
                                            0.0177   0.1753   1.0000   0.0123   0.0123 &   3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/U11005/Y (OR2X1_HVT)        0.1982   1.0000            0.5335 &   3.8585 f
  I_SDRAM_TOP/I_SDRAM_IF/n8619 (net)
                               2   2.4790 
  I_SDRAM_TOP/I_SDRAM_IF/U11742/A2 (AO22X1_HVT)
                                            0.0411   0.1982   1.0000   0.0279   0.0279 &   3.8864 f
  I_SDRAM_TOP/I_SDRAM_IF/U11742/Y (AO22X1_HVT)       0.1822   1.0000            0.6559 &   4.5423 f
  I_SDRAM_TOP/I_SDRAM_IF/N1624 (net)
                               1   1.1653 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__12_/D (SDFFARX1_RVT)
                                            0.0000   0.1822   1.0000   0.0000   0.0000 &   4.5423 f
  data arrival time                                                                        4.5423

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0572     5.1572
  clock reconvergence pessimism                                                 0.0975     5.2547
  clock uncertainty                                                            -0.1000     5.1547
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__12_/CLK (SDFFARX1_RVT)                       5.1547 r
  library setup time                                          1.0000           -0.6660     4.4887
  data required time                                                                       4.4887
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4887
  data arrival time                                                                       -4.5423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0535


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__7_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__7_/Q (SDFFARX1_HVT)
                                                     0.3314   1.0000            1.3256 &   2.5460 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__7_ (net)
                               5   5.6671 
  I_SDRAM_TOP/I_SDRAM_IF/U2432/A2 (AO22X1_HVT)
                                            0.0000   0.3314   1.0000   0.0000   0.0001 &   2.5460 f
  I_SDRAM_TOP/I_SDRAM_IF/U2432/Y (AO22X1_HVT)        0.2028   1.0000            0.7896 &   3.3356 f
  I_SDRAM_TOP/I_SDRAM_IF/n939 (net)
                               1   1.8246 
  I_SDRAM_TOP/I_SDRAM_IF/U2434/A1 (OR2X1_HVT)
                                            0.0000   0.2028   1.0000   0.0000   0.0000 &   3.3356 f
  I_SDRAM_TOP/I_SDRAM_IF/U2434/Y (OR2X1_HVT)         0.1633   1.0000            0.5279 &   3.8635 f
  I_SDRAM_TOP/I_SDRAM_IF/n2299 (net)
                               2   1.4014 
  I_SDRAM_TOP/I_SDRAM_IF/U2439/A2 (AO22X1_HVT)
                                            0.0109   0.1633   1.0000   0.0075   0.0075 &   3.8710 f
  I_SDRAM_TOP/I_SDRAM_IF/U2439/Y (AO22X1_HVT)        0.2154   1.0000            0.6611 &   4.5321 f
  I_SDRAM_TOP/I_SDRAM_IF/N495 (net)
                               1   2.2331 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_/D (SDFFARX1_RVT)
                                            0.0000   0.2154   1.0000   0.0000   0.0000 &   4.5321 f
  data arrival time                                                                        4.5321

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0559     5.1559
  clock reconvergence pessimism                                                 0.1154     5.2713
  clock uncertainty                                                            -0.1000     5.1713
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_/CLK (SDFFARX1_RVT)                        5.1713 r
  library setup time                                          1.0000           -0.6923     4.4790
  data required time                                                                       4.4790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4790
  data arrival time                                                                       -4.5321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0531


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2298     3.2798
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK (SDFFNARX2_HVT)
                                                     0.0796                     0.0000     3.2798 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/Q (SDFFNARX2_HVT)
                                                     0.2481   1.0000            1.3266 &   4.6065 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_13 (net)
                               2   2.6101 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37141/A (NBUFFX8_RVT)
                                            0.0000   0.2481   1.0000   0.0000   0.0000 &   4.6065 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37141/Y (NBUFFX8_RVT)
                                                     0.0918   1.0000            0.3001 &   4.9066 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_4544 (net)
                               4  18.5404 
  I_SDRAM_TOP/I_SDRAM_IF/U9971/A4 (AO22X1_LVT)
                                            0.0039   0.0918   1.0000   0.0027   0.0037 &   4.9103 f
  I_SDRAM_TOP/I_SDRAM_IF/U9971/Y (AO22X1_LVT)        0.0613   1.0000            0.1220 &   5.0323 f
  I_SDRAM_TOP/I_SDRAM_IF/n6673 (net)
                               1   1.0515 
  I_SDRAM_TOP/I_SDRAM_IF/U9972/A2 (OR2X1_HVT)
                                            0.0018   0.0613   1.0000   0.0013   0.0013 &   5.0335 f
  I_SDRAM_TOP/I_SDRAM_IF/U9972/Y (OR2X1_HVT)         0.1870   1.0000            0.4014 &   5.4349 f
  I_SDRAM_TOP/I_SDRAM_IF/n8073 (net)
                               2   2.1478 
  I_SDRAM_TOP/I_SDRAM_IF/U11387/A2 (AO22X1_RVT)
                                            0.0240   0.1870   1.0000   0.0160   0.0160 &   5.4510 f
  I_SDRAM_TOP/I_SDRAM_IF/U11387/Y (AO22X1_RVT)       0.0920   1.0000            0.3952 &   5.8462 f
  I_SDRAM_TOP/I_SDRAM_IF/N4208 (net)
                               1   1.4392 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__31_/D (SDFFNARX1_HVT)
                                            0.0104   0.0920   1.0000   0.0072   0.0072 &   5.8534 f
  data arrival time                                                                        5.8534

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1072     7.2572
  clock reconvergence pessimism                                                 0.0834     7.3405
  clock uncertainty                                                            -0.1000     7.2405
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__31_/CLK (SDFFNARX1_HVT)                      7.2405 f
  library setup time                                          1.0000           -1.4401     5.8005
  data required time                                                                       5.8005
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8005
  data arrival time                                                                       -5.8534
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0530


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/Q (SDFFNARX1_HVT)
                                                     0.3187   1.0000            1.1960 &   4.5208 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_305 (net)
                               5   4.8638 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41052/A1 (OA22X1_RVT)
                                            0.0000   0.3187   1.0000   0.0000   0.0000 &   4.5208 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41052/Y (OA22X1_RVT)
                                                     0.1222   1.0000            0.5555 &   5.0764 f
  I_SDRAM_TOP/I_SDRAM_IF/n5884 (net)
                               1   1.6225 
  I_SDRAM_TOP/I_SDRAM_IF/U9069/A1 (AND2X1_HVT)
                                            0.0000   0.1222   1.0000   0.0000   0.0000 &   5.0764 f
  I_SDRAM_TOP/I_SDRAM_IF/U9069/Y (AND2X1_HVT)        0.2036   1.0000            0.3683 &   5.4447 f
  I_SDRAM_TOP/I_SDRAM_IF/n6194 (net)
                               2   2.4311 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40821/A2 (AO22X1_RVT)
                                            0.0338   0.2036   1.0000   0.0235   0.0235 &   5.4682 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40821/Y (AO22X1_RVT)
                                                     0.0888   1.0000            0.4038 &   5.8720 f
  I_SDRAM_TOP/I_SDRAM_IF/N3670 (net)
                               1   1.1785 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/D (SDFFNARX1_HVT)
                                            0.0152   0.0888   1.0000   0.0109   0.0109 &   5.8828 f
  data arrival time                                                                        5.8828

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.0801     7.3768
  clock uncertainty                                                            -0.1000     7.2768
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/CLK (SDFFNARX1_HVT)                       7.2768 f
  library setup time                                          1.0000           -1.4469     5.8299
  data required time                                                                       5.8299
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8299
  data arrival time                                                                       -5.8828
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2588     3.3088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3088 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_/Q (SDFFNARX1_HVT)
                                                     0.3031   1.0000            1.1990 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_111 (net)
                               2   4.4284 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532/A (NBUFFX2_RVT)
                                            0.0255   0.3031   1.0000   0.0177   0.0178 &   4.5255 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532/Y (NBUFFX2_RVT)
                                                     0.0950   1.0000            0.3377 &   4.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_4661 (net)
                               4   3.7788 
  I_SDRAM_TOP/I_SDRAM_IF/U6661/A2 (AO22X1_HVT)
                                            0.0000   0.0950   1.0000   0.0000   0.0000 &   4.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/U6661/Y (AO22X1_HVT)        0.1707   1.0000            0.5569 &   5.4202 f
  I_SDRAM_TOP/I_SDRAM_IF/n3990 (net)
                               1   0.7949 
  I_SDRAM_TOP/I_SDRAM_IF/U6663/A1 (OR2X1_RVT)
                                            0.0000   0.1707   1.0000   0.0000   0.0000 &   5.4202 f
  I_SDRAM_TOP/I_SDRAM_IF/U6663/Y (OR2X1_RVT)         0.0857   1.0000            0.3171 &   5.7373 f
  I_SDRAM_TOP/I_SDRAM_IF/n5545 (net)
                               2   2.0112 
  I_SDRAM_TOP/I_SDRAM_IF/U6667/A2 (AO22X1_LVT)
                                            0.0071   0.0857   1.0000   0.0049   0.0049 &   5.7422 f
  I_SDRAM_TOP/I_SDRAM_IF/U6667/Y (AO22X1_LVT)        0.0512   1.0000            0.1618 &   5.9041 f
  I_SDRAM_TOP/I_SDRAM_IF/N4018 (net)
                               1   0.8460 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000 &   5.9041 f
  data arrival time                                                                        5.9041

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1271     7.2771
  clock reconvergence pessimism                                                 0.0994     7.3765
  clock uncertainty                                                            -0.1000     7.2765
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/CLK (SDFFNARX1_HVT)                      7.2765 f
  library setup time                                          1.0000           -1.4253     5.8512
  data required time                                                                       5.8512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8512
  data arrival time                                                                       -5.9041
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641957071/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2546     3.3046
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/Q (SDFFNARX1_HVT)
                                                     0.3219   1.0000            1.2079 &   4.5126 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_46 (net)
                               5   4.9580 
  I_SDRAM_TOP/I_SDRAM_IF/U6651/A2 (AO22X1_HVT)
                                            0.0625   0.3219   1.0000   0.0425   0.0425 &   4.5551 f
  I_SDRAM_TOP/I_SDRAM_IF/U6651/Y (AO22X1_HVT)        0.1695   1.0000            0.7436 &   5.2987 f
  I_SDRAM_TOP/I_SDRAM_IF/n3983 (net)
                               1   0.7590 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41218/A2 (OR2X1_RVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000 &   5.2987 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41218/Y (OR2X1_RVT)
                                                     0.0760   1.0000            0.2530 &   5.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/n4708 (net)
                               2   1.2418 
  I_SDRAM_TOP/I_SDRAM_IF/U7741/A2 (AO22X1_RVT)
                                            0.0000   0.0760   1.0000   0.0000   0.0000 &   5.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/U7741/Y (AO22X1_RVT)        0.0970   1.0000            0.3155 &   5.8672 f
  I_SDRAM_TOP/I_SDRAM_IF/N4101 (net)
                               1   1.8670 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__19_/D (SDFFNARX1_HVT)
                                            0.0133   0.0970   1.0000   0.0093   0.0094 &   5.8766 f
  data arrival time                                                                        5.8766

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1236     7.2736
  clock reconvergence pessimism                                                 0.0992     7.3728
  clock uncertainty                                                            -0.1000     7.2728
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__19_/CLK (SDFFNARX1_HVT)                      7.2728 f
  library setup time                                          1.0000           -1.4489     5.8238
  data required time                                                                       5.8238
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8238
  data arrival time                                                                       -5.8766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0528


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2278     1.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__15_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2278 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__15_/Q (SDFFARX1_HVT)
                                                     0.3142   1.0000            1.3174 &   2.5452 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__15_ (net)
                               5   5.1941 
  I_SDRAM_TOP/I_SDRAM_IF/U2534/A2 (AO22X1_HVT)
                                            0.0195   0.3142   1.0000   0.0135   0.0136 &   2.5587 f
  I_SDRAM_TOP/I_SDRAM_IF/U2534/Y (AO22X1_HVT)        0.1832   1.0000            0.7537 &   3.3124 f
  I_SDRAM_TOP/I_SDRAM_IF/n992 (net)
                               1   1.1907 
  I_SDRAM_TOP/I_SDRAM_IF/U2536/A1 (OR2X1_HVT)
                                            0.0175   0.1832   1.0000   0.0121   0.0121 &   3.3245 f
  I_SDRAM_TOP/I_SDRAM_IF/U2536/Y (OR2X1_HVT)         0.1783   1.0000            0.5254 &   3.8499 f
  I_SDRAM_TOP/I_SDRAM_IF/n2668 (net)
                               2   1.8824 
  I_SDRAM_TOP/I_SDRAM_IF/U4678/A2 (AO22X1_HVT)
                                            0.0000   0.1783   1.0000   0.0000   0.0000 &   3.8500 f
  I_SDRAM_TOP/I_SDRAM_IF/U4678/Y (AO22X1_HVT)        0.2003   1.0000            0.6591 &   4.5091 f
  I_SDRAM_TOP/I_SDRAM_IF/N2094 (net)
                               1   1.7564 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/D (SDFFARX1_RVT)
                                            0.0534   0.2003   1.0000   0.0384   0.0385 &   4.5475 f
  data arrival time                                                                        4.5475

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0609     5.1609
  clock reconvergence pessimism                                                 0.1167     5.2776
  clock uncertainty                                                            -0.1000     5.1776
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/CLK (SDFFARX1_RVT)                        5.1776 r
  library setup time                                          1.0000           -0.6827     4.4949
  data required time                                                                       4.4949
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4949
  data arrival time                                                                       -4.5475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2278     3.2778
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/CLK (SDFFNARX1_HVT)
                                                     0.0847                     0.0000     3.2778 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/Q (SDFFNARX1_HVT)
                                                     0.2302   1.0000            1.1404 &   4.4182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_63 (net)
                               2   2.1857 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_2470/A (NBUFFX2_RVT)
                                            0.0000   0.2302   1.0000   0.0000   0.0000 &   4.4183 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_2470/Y (NBUFFX2_RVT)
                                                     0.0952   1.0000            0.2948 &   4.7131 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1900 (net)
                               4   5.3538 
  I_SDRAM_TOP/I_SDRAM_IF/U8899/A2 (AO22X1_HVT)
                                            0.0000   0.0952   1.0000   0.0000   0.0001 &   4.7132 f
  I_SDRAM_TOP/I_SDRAM_IF/U8899/Y (AO22X1_HVT)        0.1828   1.0000            0.5719 &   5.2850 f
  I_SDRAM_TOP/I_SDRAM_IF/n5717 (net)
                               1   1.1863 
  I_SDRAM_TOP/I_SDRAM_IF/U8901/A1 (OR2X1_RVT)
                                            0.0168   0.1828   1.0000   0.0117   0.0117 &   5.2967 f
  I_SDRAM_TOP/I_SDRAM_IF/U8901/Y (OR2X1_RVT)         0.0837   1.0000            0.3249 &   5.6216 f
  I_SDRAM_TOP/I_SDRAM_IF/n5748 (net)
                               2   1.8819 
  I_SDRAM_TOP/I_SDRAM_IF/U8920/A4 (AO22X1_RVT)
                                            0.0061   0.0837   1.0000   0.0043   0.0043 &   5.6259 f
  I_SDRAM_TOP/I_SDRAM_IF/U8920/Y (AO22X1_RVT)        0.0847   1.0000            0.2073 &   5.8332 f
  I_SDRAM_TOP/I_SDRAM_IF/N4083 (net)
                               1   0.8373 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0847   1.0000   0.0000   0.0000 &   5.8332 f
  data arrival time                                                                        5.8332

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/CLK (SDFFNARX1_HVT)                       7.2273 f
  library setup time                                          1.0000           -1.4467     5.7806
  data required time                                                                       5.7806
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7806
  data arrival time                                                                       -5.8332
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0526


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2260     1.2260
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__5_/CLK (SDFFARX1_RVT)
                                                     0.1069                     0.0000     1.2260 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__5_/Q (SDFFARX1_RVT)
                                                     0.1271   1.0000            0.5704 &   1.7964 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_5__5_ (net)
                               5   4.9942 
  I_SDRAM_TOP/I_SDRAM_IF/U3496/A2 (AO22X1_HVT)
                                            0.0000   0.1271   1.0000   0.0000   0.0000 &   1.7964 f
  I_SDRAM_TOP/I_SDRAM_IF/U3496/Y (AO22X1_HVT)        0.1959   1.0000            0.6121 &   2.4085 f
  I_SDRAM_TOP/I_SDRAM_IF/n1553 (net)
                               1   1.6160 
  I_SDRAM_TOP/I_SDRAM_IF/U3498/A1 (OR2X1_HVT)
                                            0.0122   0.1959   1.0000   0.0084   0.0085 &   2.4170 f
  I_SDRAM_TOP/I_SDRAM_IF/U3498/Y (OR2X1_HVT)         0.3000   1.0000            0.6147 &   3.0317 f
  I_SDRAM_TOP/I_SDRAM_IF/n2802 (net)
                               2   5.3068 
  I_SDRAM_TOP/I_SDRAM_IF/U4799/A2 (AO22X1_HVT)
                                            0.0000   0.3000   1.0000   0.0000   0.0001 &   3.0318 f
  I_SDRAM_TOP/I_SDRAM_IF/U4799/Y (AO22X1_HVT)        0.1842   1.0000            0.7429 &   3.7747 f
  I_SDRAM_TOP/I_SDRAM_IF/N631 (net)
                               1   1.2258 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__1_/D (SDFFARX1_HVT)
                                            0.0597   0.1842   1.0000   0.0431   0.0431 &   3.8178 f
  data arrival time                                                                        3.8178

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0611     5.1611
  clock reconvergence pessimism                                                 0.0976     5.2587
  clock uncertainty                                                            -0.1000     5.1587
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__1_/CLK (SDFFARX1_HVT)                         5.1587 r
  library setup time                                          1.0000           -1.3934     3.7653
  data required time                                                                       3.7653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7653
  data arrival time                                                                       -3.8178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2776     3.3276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_/Q (SDFFNARX1_HVT)
                                                     0.3760   1.0000            1.2447 &   4.5723 f
  I_SDRAM_TOP/I_SDRAM_IF/n17410 (net)
                               5   6.4811 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41173/A2 (AO22X1_HVT)
                                            0.0607   0.3760   1.0000   0.0406   0.0406 &   4.6130 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41173/Y (AO22X1_HVT)
                                                     0.1734   1.0000            0.7942 &   5.4072 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22195 (net)
                               1   0.8744 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41172/A1 (OR2X1_RVT)
                                            0.0093   0.1734   1.0000   0.0064   0.0064 &   5.4136 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41172/Y (OR2X1_RVT)
                                                     0.0814   1.0000            0.3149 &   5.7285 f
  I_SDRAM_TOP/I_SDRAM_IF/n5725 (net)
                               2   1.7093 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41090/A2 (AO22X1_LVT)
                                            0.0037   0.0814   1.0000   0.0025   0.0026 &   5.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41090/Y (AO22X1_LVT)
                                                     0.0677   1.0000            0.1617 &   5.8927 f
  I_SDRAM_TOP/I_SDRAM_IF/N3511 (net)
                               1   1.1013 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000 &   5.8927 f
  data arrival time                                                                        5.8927

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1513     7.3013
  clock reconvergence pessimism                                                 0.0801     7.3814
  clock uncertainty                                                            -0.1000     7.2814
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__31_/CLK (SDFFNARX1_HVT)                      7.2814 f
  library setup time                                          1.0000           -1.4410     5.8403
  data required time                                                                       5.8403
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8403
  data arrival time                                                                       -5.8927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0524


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/Q (SDFFNARX1_HVT)
                                                     0.2165   1.0000            1.1234 &   4.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_62 (net)
                               2   1.7476 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37283/A (NBUFFX2_LVT)
                                            0.0000   0.2165   1.0000   0.0000   0.0000 &   4.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37283/Y (NBUFFX2_LVT)
                                                     0.0643   1.0000            0.1806 &   4.6237 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_4577 (net)
                               4   3.7694 
  I_SDRAM_TOP/I_SDRAM_IF/U7865/A4 (AO22X1_HVT)
                                            0.0000   0.0643   1.0000   0.0000   0.0000 &   4.6237 f
  I_SDRAM_TOP/I_SDRAM_IF/U7865/Y (AO22X1_HVT)        0.1712   1.0000            0.3673 &   4.9910 f
  I_SDRAM_TOP/I_SDRAM_IF/n4814 (net)
                               1   0.8098 
  I_SDRAM_TOP/I_SDRAM_IF/U7867/A1 (OR2X1_HVT)
                                            0.0000   0.1712   1.0000   0.0000   0.0000 &   4.9910 f
  I_SDRAM_TOP/I_SDRAM_IF/U7867/Y (OR2X1_HVT)         0.1685   1.0000            0.5061 &   5.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/n9106 (net)
                               2   1.5672 
  I_SDRAM_TOP/I_SDRAM_IF/U11987/A2 (AO22X1_RVT)
                                            0.0144   0.1685   1.0000   0.0100   0.0100 &   5.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/U11987/Y (AO22X1_RVT)       0.0897   1.0000            0.3733 &   5.8804 f
  I_SDRAM_TOP/I_SDRAM_IF/N4094 (net)
                               1   1.0346 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/D (SDFFNARX1_HVT)
                                            0.0073   0.0897   1.0000   0.0051   0.0051 &   5.8854 f
  data arrival time                                                                        5.8854

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1510     7.3010
  clock reconvergence pessimism                                                 0.0801     7.3811
  clock uncertainty                                                            -0.1000     7.2811
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK (SDFFNARX1_HVT)                      7.2811 f
  library setup time                                          1.0000           -1.4480     5.8331
  data required time                                                                       5.8331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8331
  data arrival time                                                                       -5.8854
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0523


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2696     3.3196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3196 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/Q (SDFFNARX1_HVT)
                                                     0.3115   1.0000            1.2100 &   4.5296 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1046] (net)
                               5   4.6651 
  I_SDRAM_TOP/I_SDRAM_IF/U8193/A2 (AO22X1_HVT)
                                            0.0317   0.3115   1.0000   0.0219   0.0220 &   4.5516 f
  I_SDRAM_TOP/I_SDRAM_IF/U8193/Y (AO22X1_HVT)        0.1814   1.0000            0.7494 &   5.3010 f
  I_SDRAM_TOP/I_SDRAM_IF/n5093 (net)
                               1   1.1322 
  I_SDRAM_TOP/I_SDRAM_IF/U8194/A2 (OR2X1_RVT)
                                            0.0189   0.1814   1.0000   0.0131   0.0131 &   5.3141 f
  I_SDRAM_TOP/I_SDRAM_IF/U8194/Y (OR2X1_RVT)         0.0828   1.0000            0.2684 &   5.5825 f
  I_SDRAM_TOP/I_SDRAM_IF/n6043 (net)
                               2   1.7956 
  I_SDRAM_TOP/I_SDRAM_IF/U8198/A2 (AO22X1_RVT)
                                            0.0090   0.0828   1.0000   0.0062   0.0062 &   5.5887 f
  I_SDRAM_TOP/I_SDRAM_IF/U8198/Y (AO22X1_RVT)        0.0924   1.0000            0.3138 &   5.9025 f
  I_SDRAM_TOP/I_SDRAM_IF/N2461 (net)
                               1   1.4725 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0924   1.0000   0.0000   0.0000 &   5.9025 f
  data arrival time                                                                        5.9025

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1431     7.2931
  clock reconvergence pessimism                                                 0.0992     7.3923
  clock uncertainty                                                            -0.1000     7.2923
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK (SDFFNARX1_HVT)                       7.2923 f
  library setup time                                          1.0000           -1.4419     5.8504
  data required time                                                                       5.8504
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8504
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0521


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2586     3.3086
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__19_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3086 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__19_/Q (SDFFNARX1_HVT)
                                                     0.3610   1.0000            1.2368 &   4.5454 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_197 (net)
                               5   6.0594 
  I_SDRAM_TOP/I_SDRAM_IF/U6925/A2 (AO22X1_HVT)
                                            0.0773   0.3610   1.0000   0.0547   0.0547 &   4.6001 f
  I_SDRAM_TOP/I_SDRAM_IF/U6925/Y (AO22X1_HVT)        0.2166   1.0000            0.8274 &   5.4275 f
  I_SDRAM_TOP/I_SDRAM_IF/n4146 (net)
                               1   2.2588 
  I_SDRAM_TOP/I_SDRAM_IF/U6926/A2 (OR2X1_HVT)
                                            0.0079   0.2166   1.0000   0.0055   0.0055 &   5.4331 f
  I_SDRAM_TOP/I_SDRAM_IF/U6926/Y (OR2X1_HVT)         0.1881   1.0000            0.4874 &   5.9205 f
  I_SDRAM_TOP/I_SDRAM_IF/n4743 (net)
                               2   2.1779 
  I_SDRAM_TOP/I_SDRAM_IF/U6930/A2 (AO22X1_HVT)
                                            0.0422   0.1881   1.0000   0.0303   0.0303 &   5.9508 f
  I_SDRAM_TOP/I_SDRAM_IF/U6930/Y (AO22X1_HVT)        0.1934   1.0000            0.6597 &   6.6105 f
  I_SDRAM_TOP/I_SDRAM_IF/N3863 (net)
                               1   1.5306 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_/D (SDFFNARX1_RVT)
                                            0.0000   0.1934   1.0000   0.0000   0.0000 &   6.6105 f
  data arrival time                                                                        6.6105

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1276     7.2776
  clock reconvergence pessimism                                                 0.0994     7.3770
  clock uncertainty                                                            -0.1000     7.2770
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__3_/CLK (SDFFNARX1_RVT)                       7.2770 f
  library setup time                                          1.0000           -0.7186     6.5584
  data required time                                                                       6.5584
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5584
  data arrival time                                                                       -6.6105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0521


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__18_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__18_/Q (SDFFARX1_HVT)
                                                     0.3086   1.0000            1.3161 &   2.5394 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__18_ (net)
                               5   5.0405 
  I_SDRAM_TOP/I_SDRAM_IF/U4181/A1 (OA22X1_HVT)
                                            0.0363   0.3086   1.0000   0.0245   0.0245 &   2.5640 f
  I_SDRAM_TOP/I_SDRAM_IF/U4181/Y (OA22X1_HVT)        0.2549   1.0000            0.8711 &   3.4351 f
  I_SDRAM_TOP/I_SDRAM_IF/n2222 (net)
                               1   1.7274 
  I_SDRAM_TOP/I_SDRAM_IF/U4185/A1 (AND2X1_HVT)
                                            0.0148   0.2549   1.0000   0.0102   0.0102 &   3.4453 f
  I_SDRAM_TOP/I_SDRAM_IF/U4185/Y (AND2X1_HVT)        0.1771   1.0000            0.4535 &   3.8988 f
  I_SDRAM_TOP/I_SDRAM_IF/n3182 (net)
                               2   1.6304 
  I_SDRAM_TOP/I_SDRAM_IF/U5209/A2 (AO22X1_HVT)
                                            0.0000   0.1771   1.0000   0.0000   0.0000 &   3.8988 f
  I_SDRAM_TOP/I_SDRAM_IF/U5209/Y (AO22X1_HVT)        0.1791   1.0000            0.6351 &   4.5339 f
  I_SDRAM_TOP/I_SDRAM_IF/N1875 (net)
                               1   1.0655 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__10_/D (SDFFARX1_RVT)
                                            0.0000   0.1791   1.0000   0.0000   0.0000 &   4.5339 f
  data arrival time                                                                        4.5339

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0559     5.1559
  clock reconvergence pessimism                                                 0.0976     5.2535
  clock uncertainty                                                            -0.1000     5.1535
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__10_/CLK (SDFFARX1_RVT)                       5.1535 r
  library setup time                                          1.0000           -0.6717     4.4818
  data required time                                                                       4.4818
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4818
  data arrival time                                                                       -4.5339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0521


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641057062/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2604     3.3104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/Q (SDFFNARX1_HVT)
                                                     0.3374   1.0000            1.2143 &   4.5247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_571 (net)
                               5   5.3937 
  I_SDRAM_TOP/I_SDRAM_IF/U5856/A2 (AO22X1_HVT)
                                            0.0223   0.3374   1.0000   0.0154   0.0155 &   4.5402 f
  I_SDRAM_TOP/I_SDRAM_IF/U5856/Y (AO22X1_HVT)        0.1770   1.0000            0.7664 &   5.3066 f
  I_SDRAM_TOP/I_SDRAM_IF/n3520 (net)
                               1   0.9873 
  I_SDRAM_TOP/I_SDRAM_IF/U5857/A2 (OR2X1_RVT)
                                            0.0220   0.1770   1.0000   0.0153   0.0153 &   5.3219 f
  I_SDRAM_TOP/I_SDRAM_IF/U5857/Y (OR2X1_RVT)         0.0789   1.0000            0.2609 &   5.5828 f
  I_SDRAM_TOP/I_SDRAM_IF/n8967 (net)
                               2   1.4715 
  I_SDRAM_TOP/I_SDRAM_IF/U5864/A2 (AO22X1_RVT)
                                            0.0031   0.0789   1.0000   0.0022   0.0022 &   5.5849 f
  I_SDRAM_TOP/I_SDRAM_IF/U5864/Y (AO22X1_RVT)        0.0881   1.0000            0.3044 &   5.8893 f
  I_SDRAM_TOP/I_SDRAM_IF/N3201 (net)
                               1   1.1093 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000 &   5.8893 f
  data arrival time                                                                        5.8893

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1366     7.2866
  clock reconvergence pessimism                                                 0.0978     7.3843
  clock uncertainty                                                            -0.1000     7.2843
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__6_/CLK (SDFFNARX1_HVT)                       7.2843 f
  library setup time                                          1.0000           -1.4471     5.8373
  data required time                                                                       5.8373
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8373
  data arrival time                                                                       -5.8893
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0520


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2768     3.3268
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__3_/CLK (SDFFNARX1_HVT)
                                                     0.0837                     0.0000     3.3268 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__3_/Q (SDFFNARX1_HVT)
                                                     0.3320   1.0000            1.2209 &   4.5477 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1083] (net)
                               5   5.2427 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40823/A2 (AO22X1_HVT)
                                            0.0000   0.3320   1.0000   0.0000   0.0000 &   4.5477 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40823/Y (AO22X1_HVT)
                                                     0.1686   1.0000            0.7509 &   5.2986 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22056 (net)
                               1   0.7293 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40822/A1 (OR2X1_RVT)
                                            0.0000   0.1686   1.0000   0.0000   0.0000 &   5.2986 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40822/Y (OR2X1_RVT)
                                                     0.0846   1.0000            0.3143 &   5.6129 f
  I_SDRAM_TOP/I_SDRAM_IF/n8975 (net)
                               2   1.9325 
  I_SDRAM_TOP/I_SDRAM_IF/U11917/A2 (AO22X2_LVT)
                                            0.0052   0.0846   1.0000   0.0036   0.0036 &   5.6165 f
  I_SDRAM_TOP/I_SDRAM_IF/U11917/Y (AO22X2_LVT)       0.0845   1.0000            0.2193 &   5.8359 f
  I_SDRAM_TOP/I_SDRAM_IF/N2359 (net)
                               1  10.4692 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__19_/D (SDFFNARX1_HVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0008 &   5.8367 f
  data arrival time                                                                        5.8367

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1051     7.2551
  clock reconvergence pessimism                                                 0.0696     7.3247
  clock uncertainty                                                            -0.1000     7.2247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__19_/CLK (SDFFNARX1_HVT)                       7.2247 f
  library setup time                                          1.0000           -1.4400     5.7847
  data required time                                                                       5.7847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7847
  data arrival time                                                                       -5.8367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0520


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_/Q (SDFFNARX1_HVT)
                                                     0.3423   1.0000            1.2213 &   4.5474 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_491 (net)
                               5   5.5315 
  I_SDRAM_TOP/I_SDRAM_IF/U9891/A1 (OA22X1_HVT)
                                            0.0505   0.3423   1.0000   0.0347   0.0347 &   4.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/U9891/Y (OA22X1_HVT)        0.2391   1.0000            0.8796 &   5.4618 f
  I_SDRAM_TOP/I_SDRAM_IF/n6607 (net)
                               1   1.2278 
  I_SDRAM_TOP/I_SDRAM_IF/U9892/A2 (AND2X1_RVT)
                                            0.0000   0.2391   1.0000   0.0000   0.0000 &   5.4618 f
  I_SDRAM_TOP/I_SDRAM_IF/U9892/Y (AND2X1_RVT)        0.0851   1.0000            0.3186 &   5.7804 f
  I_SDRAM_TOP/I_SDRAM_IF/n8045 (net)
                               2   1.8968 
  I_SDRAM_TOP/I_SDRAM_IF/U11371/A4 (AO22X1_LVT)
                                            0.0056   0.0851   1.0000   0.0039   0.0039 &   5.7843 f
  I_SDRAM_TOP/I_SDRAM_IF/U11371/Y (AO22X1_LVT)       0.0692   1.0000            0.1193 &   5.9036 f
  I_SDRAM_TOP/I_SDRAM_IF/N3348 (net)
                               1   1.1738 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0692   1.0000   0.0000   0.0000 &   5.9036 f
  data arrival time                                                                        5.9036

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1476     7.2976
  clock reconvergence pessimism                                                 0.0894     7.3870
  clock uncertainty                                                            -0.1000     7.2870
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK (SDFFNARX1_HVT)                      7.2870 f
  library setup time                                          1.0000           -1.4354     5.8516
  data required time                                                                       5.8516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8516
  data arrival time                                                                       -5.9036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0520


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58263/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_/Q (SDFFNARX1_HVT)
                                                     0.2998   1.0000            1.1947 &   4.5211 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_689 (net)
                               5   4.3338 
  I_SDRAM_TOP/I_SDRAM_IF/U6365/A2 (AO22X1_HVT)
                                            0.0000   0.2998   1.0000   0.0000   0.0000 &   4.5211 f
  I_SDRAM_TOP/I_SDRAM_IF/U6365/Y (AO22X1_HVT)        0.1803   1.0000            0.7384 &   5.2595 f
  I_SDRAM_TOP/I_SDRAM_IF/n3807 (net)
                               1   1.0991 
  I_SDRAM_TOP/I_SDRAM_IF/U6367/A1 (OR2X1_RVT)
                                            0.0467   0.1803   1.0000   0.0336   0.0336 &   5.2932 f
  I_SDRAM_TOP/I_SDRAM_IF/U6367/Y (OR2X1_RVT)         0.0775   1.0000            0.3148 &   5.6079 f
  I_SDRAM_TOP/I_SDRAM_IF/n5034 (net)
                               2   1.3390 
  I_SDRAM_TOP/I_SDRAM_IF/U6371/A2 (AO22X1_RVT)
                                            0.0045   0.0775   1.0000   0.0031   0.0031 &   5.6111 f
  I_SDRAM_TOP/I_SDRAM_IF/U6371/Y (AO22X1_RVT)        0.0899   1.0000            0.2971 &   5.9082 f
  I_SDRAM_TOP/I_SDRAM_IF/N3013 (net)
                               1   0.8167 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0899   1.0000   0.0000   0.0000 &   5.9082 f
  data arrival time                                                                        5.9082

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1483     7.2983
  clock reconvergence pessimism                                                 0.1028     7.4012
  clock uncertainty                                                            -0.1000     7.3012
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__8_/CLK (SDFFNARX1_HVT)                       7.3012 f
  library setup time                                          1.0000           -1.4449     5.8562
  data required time                                                                       5.8562
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8562
  data arrival time                                                                       -5.9082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0520


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/Q (SDFFNARX1_HVT)
                                                     0.3167   1.0000            1.2061 &   4.5330 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_773 (net)
                               5   4.8111 
  I_SDRAM_TOP/I_SDRAM_IF/U6976/A2 (AO22X1_HVT)
                                            0.0275   0.3167   1.0000   0.0191   0.0191 &   4.5521 f
  I_SDRAM_TOP/I_SDRAM_IF/U6976/Y (AO22X1_HVT)        0.1772   1.0000            0.7493 &   5.3014 f
  I_SDRAM_TOP/I_SDRAM_IF/n4176 (net)
                               1   0.9964 
  I_SDRAM_TOP/I_SDRAM_IF/U6977/A2 (OR2X1_HVT)
                                            0.0054   0.1772   1.0000   0.0037   0.0037 &   5.3051 f
  I_SDRAM_TOP/I_SDRAM_IF/U6977/Y (OR2X1_HVT)         0.1788   1.0000            0.4580 &   5.7631 f
  I_SDRAM_TOP/I_SDRAM_IF/n5021 (net)
                               2   1.8998 
  I_SDRAM_TOP/I_SDRAM_IF/U6978/A4 (AO22X1_LVT)
                                            0.0000   0.1788   1.0000   0.0000   0.0000 &   5.7632 f
  I_SDRAM_TOP/I_SDRAM_IF/U6978/Y (AO22X1_LVT)        0.0504   1.0000            0.1639 &   5.9271 f
  I_SDRAM_TOP/I_SDRAM_IF/N2870 (net)
                               1   0.9215 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0000 &   5.9271 f
  data arrival time                                                                        5.9271

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1457     7.2957
  clock reconvergence pessimism                                                 0.1055     7.4012
  clock uncertainty                                                            -0.1000     7.3012
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_/CLK (SDFFNARX1_HVT)                      7.3012 f
  library setup time                                          1.0000           -1.4261     5.8751
  data required time                                                                       5.8751
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8751
  data arrival time                                                                       -5.9271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0520


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2189     1.2189
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__26_/CLK (SDFFARX1_HVT)
                                                     0.1178                     0.0000     1.2189 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__26_/Q (SDFFARX1_HVT)
                                                     0.3278   1.0000            1.3322 &   2.5512 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_33__26_ (net)
                               5   5.5728 
  I_SDRAM_TOP/I_SDRAM_IF/U1703/A2 (AO22X1_HVT)
                                            0.0000   0.3278   1.0000   0.0000   0.0001 &   2.5512 f
  I_SDRAM_TOP/I_SDRAM_IF/U1703/Y (AO22X1_HVT)        0.1759   1.0000            0.7569 &   3.3081 f
  I_SDRAM_TOP/I_SDRAM_IF/n569 (net)
                               1   0.9551 
  I_SDRAM_TOP/I_SDRAM_IF/U1706/A1 (OR2X1_HVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000 &   3.3081 f
  I_SDRAM_TOP/I_SDRAM_IF/U1706/Y (OR2X1_HVT)         0.1878   1.0000            0.5268 &   3.8349 f
  I_SDRAM_TOP/I_SDRAM_IF/n7810 (net)
                               2   2.1737 
  I_SDRAM_TOP/I_SDRAM_IF/U1711/A2 (AO22X1_HVT)
                                            0.0239   0.1878   1.0000   0.0162   0.0162 &   3.8511 f
  I_SDRAM_TOP/I_SDRAM_IF/U1711/Y (AO22X1_HVT)        0.1880   1.0000            0.6536 &   4.5047 f
  I_SDRAM_TOP/I_SDRAM_IF/N1978 (net)
                               1   1.3540 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__18_/D (SDFFARX1_RVT)
                                            0.0189   0.1880   1.0000   0.0131   0.0131 &   4.5178 f
  data arrival time                                                                        4.5178

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0580     5.1580
  clock reconvergence pessimism                                                 0.0826     5.2406
  clock uncertainty                                                            -0.1000     5.1406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__18_/CLK (SDFFARX1_RVT)                       5.1406 r
  library setup time                                          1.0000           -0.6748     4.4658
  data required time                                                                       4.4658
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4658
  data arrival time                                                                       -4.5178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0519


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641057062/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2604     3.3104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__30_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__30_/Q (SDFFNARX1_HVT)
                                                     0.3521   1.0000            1.2239 &   4.5343 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_350 (net)
                               5   5.8067 
  I_SDRAM_TOP/I_SDRAM_IF/U7034/A4 (AO22X1_HVT)
                                            0.0422   0.3521   1.0000   0.0286   0.0287 &   4.5630 f
  I_SDRAM_TOP/I_SDRAM_IF/U7034/Y (AO22X1_HVT)        0.1702   1.0000            0.5513 &   5.1143 f
  I_SDRAM_TOP/I_SDRAM_IF/n4218 (net)
                               1   0.7794 
  I_SDRAM_TOP/I_SDRAM_IF/U7036/A1 (OR2X1_HVT)
                                            0.0000   0.1702   1.0000   0.0000   0.0000 &   5.1143 f
  I_SDRAM_TOP/I_SDRAM_IF/U7036/Y (OR2X1_HVT)         0.1690   1.0000            0.5058 &   5.6201 f
  I_SDRAM_TOP/I_SDRAM_IF/n4621 (net)
                               2   1.5856 
  I_SDRAM_TOP/I_SDRAM_IF/U7037/A3 (AO22X1_RVT)
                                            0.0105   0.1690   1.0000   0.0073   0.0073 &   5.6274 f
  I_SDRAM_TOP/I_SDRAM_IF/U7037/Y (AO22X1_RVT)        0.0891   1.0000            0.2567 &   5.8841 f
  I_SDRAM_TOP/I_SDRAM_IF/N3609 (net)
                               1   1.1990 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__2_/D (SDFFNARX1_HVT)
                                            0.0069   0.0891   1.0000   0.0048   0.0048 &   5.8889 f
  data arrival time                                                                        5.8889

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0978     7.3845
  clock uncertainty                                                            -0.1000     7.2845
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__2_/CLK (SDFFNARX1_HVT)                       7.2845 f
  library setup time                                          1.0000           -1.4475     5.8370
  data required time                                                                       5.8370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8370
  data arrival time                                                                       -5.8889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0519


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_/Q (SDFFNARX1_HVT)
                                                     0.2425   1.0000            1.1460 &   4.4731 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_372 (net)
                               2   2.5717 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93_1481/A (NBUFFX4_LVT)
                                            0.0000   0.2425   1.0000   0.0000   0.0000 &   4.4731 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93_1481/Y (NBUFFX4_LVT)
                                                     0.0691   1.0000            0.2242 &   4.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_912 (net)
                               4   3.0966 
  I_SDRAM_TOP/I_SDRAM_IF/U6801/A2 (AO22X1_HVT)
                                            0.0000   0.0691   1.0000   0.0000   0.0000 &   4.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/U6801/Y (AO22X1_HVT)        0.1773   1.0000            0.5446 &   5.2419 f
  I_SDRAM_TOP/I_SDRAM_IF/n4072 (net)
                               1   1.0035 
  I_SDRAM_TOP/I_SDRAM_IF/U6803/A1 (OR2X1_RVT)
                                            0.0322   0.1773   1.0000   0.0231   0.0231 &   5.2650 f
  I_SDRAM_TOP/I_SDRAM_IF/U6803/Y (OR2X1_RVT)         0.0862   1.0000            0.3237 &   5.5887 f
  I_SDRAM_TOP/I_SDRAM_IF/n5768 (net)
                               2   2.1155 
  I_SDRAM_TOP/I_SDRAM_IF/U6807/A2 (AO22X1_RVT)
                                            0.0035   0.0862   1.0000   0.0024   0.0024 &   5.5911 f
  I_SDRAM_TOP/I_SDRAM_IF/U6807/Y (AO22X1_RVT)        0.0909   1.0000            0.3142 &   5.9053 f
  I_SDRAM_TOP/I_SDRAM_IF/N3598 (net)
                               1   1.3453 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/D (SDFFNARX1_HVT)
                                            0.0039   0.0909   1.0000   0.0027   0.0027 &   5.9080 f
  data arrival time                                                                        5.9080

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.1055     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4452     5.8561
  data required time                                                                       5.8561
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8561
  data arrival time                                                                       -5.9080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0519


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__3_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__3_/Q (SDFFNARX1_HVT)
                                                     0.2909   1.0000            1.1917 &   4.5067 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_326 (net)
                               5   4.0856 
  I_SDRAM_TOP/I_SDRAM_IF/U5906/A2 (AO22X1_HVT)
                                            0.0000   0.2909   1.0000   0.0000   0.0000 &   4.5067 f
  I_SDRAM_TOP/I_SDRAM_IF/U5906/Y (AO22X1_HVT)        0.2083   1.0000            0.7613 &   5.2680 f
  I_SDRAM_TOP/I_SDRAM_IF/n3546 (net)
                               1   2.0030 
  I_SDRAM_TOP/I_SDRAM_IF/U5907/A2 (OR2X1_RVT)
                                            0.0000   0.2083   1.0000   0.0000   0.0000 &   5.2680 f
  I_SDRAM_TOP/I_SDRAM_IF/U5907/Y (OR2X1_RVT)         0.0918   1.0000            0.2936 &   5.5616 f
  I_SDRAM_TOP/I_SDRAM_IF/n4815 (net)
                               2   2.5084 
  I_SDRAM_TOP/I_SDRAM_IF/U5912/A2 (AO22X1_RVT)
                                            0.0000   0.0918   1.0000   0.0000   0.0000 &   5.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U5912/Y (AO22X1_RVT)        0.0881   1.0000            0.3144 &   5.8761 f
  I_SDRAM_TOP/I_SDRAM_IF/N3638 (net)
                               1   1.1120 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_/D (SDFFNARX1_HVT)
                                            0.0110   0.0881   1.0000   0.0077   0.0077 &   5.8838 f
  data arrival time                                                                        5.8838

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0801     7.3760
  clock uncertainty                                                            -0.1000     7.2760
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_/CLK (SDFFNARX1_HVT)                      7.2760 f
  library setup time                                          1.0000           -1.4440     5.8320
  data required time                                                                       5.8320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8320
  data arrival time                                                                       -5.8838
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0518


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2708     3.3208
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3208 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_/Q (SDFFNARX1_HVT)
                                                     0.3287   1.0000            1.2171 &   4.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_191 (net)
                               5   5.1487 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41163/A2 (AO22X1_HVT)
                                            0.0000   0.3287   1.0000   0.0000   0.0000 &   4.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41163/Y (AO22X1_HVT)
                                                     0.1772   1.0000            0.7593 &   5.2971 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22191 (net)
                               1   0.9943 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41162/A1 (OR2X1_RVT)
                                            0.0253   0.1772   1.0000   0.0179   0.0179 &   5.3150 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41162/Y (OR2X1_RVT)
                                                     0.1017   1.0000            0.3391 &   5.6541 f
  I_SDRAM_TOP/I_SDRAM_IF/n3710 (net)
                               2   3.4189 
  I_SDRAM_TOP/I_SDRAM_IF/U6204/A2 (AO22X1_LVT)
                                            0.0112   0.1017   1.0000   0.0078   0.0078 &   5.6619 f
  I_SDRAM_TOP/I_SDRAM_IF/U6204/Y (AO22X1_LVT)        0.0723   1.0000            0.1802 &   5.8421 f
  I_SDRAM_TOP/I_SDRAM_IF/N3865 (net)
                               1   1.5645 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__5_/D (SDFFNARX1_HVT)
                                            0.0043   0.0723   1.0000   0.0030   0.0030 &   5.8451 f
  data arrival time                                                                        5.8451

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1054     7.2554
  clock reconvergence pessimism                                                 0.0696     7.3250
  clock uncertainty                                                            -0.1000     7.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__5_/CLK (SDFFNARX1_HVT)                       7.2250 f
  library setup time                                          1.0000           -1.4315     5.7935
  data required time                                                                       5.7935
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7935
  data arrival time                                                                       -5.8451
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0516


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2762     3.3262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/Q (SDFFNARX1_HVT)
                                                     0.2234   1.0000            1.1270 &   4.4533 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_472 (net)
                               2   1.9732 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2201/A (NBUFFX2_RVT)
                                            0.0192   0.2234   1.0000   0.0133   0.0133 &   4.4666 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2201/Y (NBUFFX2_RVT)
                                                     0.0980   1.0000            0.2926 &   4.7591 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1632 (net)
                               4   5.8713 
  I_SDRAM_TOP/I_SDRAM_IF/U6891/A1 (OA22X1_RVT)
                                            0.0000   0.0980   1.0000   0.0000   0.0001 &   4.7592 f
  I_SDRAM_TOP/I_SDRAM_IF/U6891/Y (OA22X1_RVT)        0.1106   1.0000            0.3586 &   5.1178 f
  I_SDRAM_TOP/I_SDRAM_IF/n4125 (net)
                               1   0.7310 
  I_SDRAM_TOP/I_SDRAM_IF/U6892/A2 (AND2X1_HVT)
                                            0.0065   0.1106   1.0000   0.0045   0.0045 &   5.1223 f
  I_SDRAM_TOP/I_SDRAM_IF/U6892/Y (AND2X1_HVT)        0.2088   1.0000            0.3814 &   5.5038 f
  I_SDRAM_TOP/I_SDRAM_IF/n6088 (net)
                               2   2.5789 
  I_SDRAM_TOP/I_SDRAM_IF/U9293/A2 (AO22X1_RVT)
                                            0.0000   0.2088   1.0000   0.0000   0.0000 &   5.5038 f
  I_SDRAM_TOP/I_SDRAM_IF/U9293/Y (AO22X1_RVT)        0.0862   1.0000            0.4040 &   5.9078 f
  I_SDRAM_TOP/I_SDRAM_IF/N3395 (net)
                               1   0.9680 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0862   1.0000   0.0000   0.0000 &   5.9078 f
  data arrival time                                                                        5.9078

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1475     7.2975
  clock reconvergence pessimism                                                 0.1028     7.4003
  clock uncertainty                                                            -0.1000     7.3003
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/CLK (SDFFNARX1_HVT)                      7.3003 f
  library setup time                                          1.0000           -1.4441     5.8562
  data required time                                                                       5.8562
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8562
  data arrival time                                                                       -5.9078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0516


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__8_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__8_/Q (SDFFNARX1_HVT)
                                                     0.3005   1.0000            1.1908 &   4.5164 f
  I_SDRAM_TOP/I_SDRAM_IF/n1729 (net)
                               5   4.3516 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41307/A2 (AO22X1_HVT)
                                            0.0381   0.3005   1.0000   0.0258   0.0258 &   4.5422 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41307/Y (AO22X1_HVT)
                                                     0.1680   1.0000            0.7235 &   5.2657 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22247 (net)
                               1   0.7121 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41306/A1 (OR2X1_RVT)
                                            0.0136   0.1680   1.0000   0.0094   0.0094 &   5.2751 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41306/Y (OR2X1_RVT)
                                                     0.0823   1.0000            0.3110 &   5.5862 f
  I_SDRAM_TOP/I_SDRAM_IF/n4537 (net)
                               2   1.7439 
  I_SDRAM_TOP/I_SDRAM_IF/U6229/A2 (AO22X1_RVT)
                                            0.0077   0.0823   1.0000   0.0054   0.0054 &   5.5916 f
  I_SDRAM_TOP/I_SDRAM_IF/U6229/Y (AO22X1_RVT)        0.0884   1.0000            0.3052 &   5.8967 f
  I_SDRAM_TOP/I_SDRAM_IF/N3484 (net)
                               1   1.0077 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__4_/D (SDFFNARX1_HVT)
                                            0.0109   0.0884   1.0000   0.0076   0.0076 &   5.9043 f
  data arrival time                                                                        5.9043

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.1025     7.3994
  clock uncertainty                                                            -0.1000     7.2994
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__4_/CLK (SDFFNARX1_HVT)                       7.2994 f
  library setup time                                          1.0000           -1.4467     5.8527
  data required time                                                                       5.8527
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8527
  data arrival time                                                                       -5.9043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0516


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613956791/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2088     1.2088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__31_/CLK (SDFFARX1_HVT)
                                                     0.0885                     0.0000     1.2088 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__31_/Q (SDFFARX1_HVT)
                                                     0.2777   1.0000            1.2796 &   2.4883 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_5__31_ (net)
                               5   4.1739 
  I_SDRAM_TOP/I_SDRAM_IF/U4808/A2 (AO22X1_HVT)
                                            0.0197   0.2777   1.0000   0.0137   0.0137 &   2.5020 f
  I_SDRAM_TOP/I_SDRAM_IF/U4808/Y (AO22X1_HVT)        0.2113   1.0000            0.7525 &   3.2546 f
  I_SDRAM_TOP/I_SDRAM_IF/n2811 (net)
                               1   2.0961 
  I_SDRAM_TOP/I_SDRAM_IF/U4810/A1 (OR2X1_HVT)
                                            0.0631   0.2113   1.0000   0.0424   0.0424 &   3.2970 f
  I_SDRAM_TOP/I_SDRAM_IF/U4810/Y (OR2X1_HVT)         0.1750   1.0000            0.5461 &   3.8431 f
  I_SDRAM_TOP/I_SDRAM_IF/n3091 (net)
                               2   1.7809 
  I_SDRAM_TOP/I_SDRAM_IF/U4814/A2 (AO22X1_HVT)
                                            0.0000   0.1750   1.0000   0.0000   0.0000 &   3.8432 f
  I_SDRAM_TOP/I_SDRAM_IF/U4814/Y (AO22X1_HVT)        0.2049   1.0000            0.6613 &   4.5045 f
  I_SDRAM_TOP/I_SDRAM_IF/N657 (net)
                               1   1.9042 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__27_/D (SDFFARX1_RVT)
                                            0.0172   0.2049   1.0000   0.0119   0.0119 &   4.5164 f
  data arrival time                                                                        4.5164

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0463     5.1463
  clock reconvergence pessimism                                                 0.1131     5.2594
  clock uncertainty                                                            -0.1000     5.1594
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__27_/CLK (SDFFARX1_RVT)                        5.1594 r
  library setup time                                          1.0000           -0.6945     4.4649
  data required time                                                                       4.4649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4649
  data arrival time                                                                       -4.5164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0515


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__9_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__9_/Q (SDFFNARX1_HVT)
                                                     0.3701   1.0000            1.2336 &   4.5013 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_540 (net)
                               6   6.3145 
  I_SDRAM_TOP/I_SDRAM_IF/U8167/A4 (AO22X1_HVT)
                                            0.0550   0.3701   1.0000   0.0380   0.0383 &   4.5396 f
  I_SDRAM_TOP/I_SDRAM_IF/U8167/Y (AO22X1_HVT)        0.1889   1.0000            0.5845 &   5.1240 f
  I_SDRAM_TOP/I_SDRAM_IF/n5077 (net)
                               1   1.3848 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41340/A2 (OR2X1_HVT)
                                            0.0068   0.1889   1.0000   0.0047   0.0048 &   5.1288 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41340/Y (OR2X1_HVT)
                                                     0.1802   1.0000            0.4659 &   5.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/n6103 (net)
                               2   1.9444 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41150/A2 (AO22X1_LVT)
                                            0.0354   0.1802   1.0000   0.0250   0.0250 &   5.6197 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41150/Y (AO22X1_LVT)
                                                     0.0455   1.0000            0.2300 &   5.8497 f
  I_SDRAM_TOP/I_SDRAM_IF/N3256 (net)
                               1   1.0945 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/D (SDFFNARX1_HVT)
                                            0.0020   0.0455   1.0000   0.0014   0.0014 &   5.8510 f
  data arrival time                                                                        5.8510

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0943     7.2443
  clock reconvergence pessimism                                                 0.0834     7.3276
  clock uncertainty                                                            -0.1000     7.2276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK (SDFFNARX1_HVT)                      7.2276 f
  library setup time                                          1.0000           -1.4281     5.7996
  data required time                                                                       5.7996
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7996
  data arrival time                                                                       -5.8510
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0515


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2270     3.2770
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_/CLK (SDFFNARX1_HVT)
                                                     0.0844                     0.0000     3.2770 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_/Q (SDFFNARX1_HVT)
                                                     0.2565   1.0000            1.1641 &   4.4411 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_270 (net)
                               2   3.0118 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63_2240/A (NBUFFX2_RVT)
                                            0.0552   0.2565   1.0000   0.0389   0.0390 &   4.4801 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63_2240/Y (NBUFFX2_RVT)
                                                     0.0940   1.0000            0.3126 &   4.7927 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1671 (net)
                               4   4.9634 
  I_SDRAM_TOP/I_SDRAM_IF/U7272/A2 (AO22X1_HVT)
                                            0.0040   0.0940   1.0000   0.0028   0.0028 &   4.7955 f
  I_SDRAM_TOP/I_SDRAM_IF/U7272/Y (AO22X1_HVT)        0.1683   1.0000            0.5529 &   5.3484 f
  I_SDRAM_TOP/I_SDRAM_IF/n4369 (net)
                               1   0.7194 
  I_SDRAM_TOP/I_SDRAM_IF/U7274/A1 (OR2X1_RVT)
                                            0.0073   0.1683   1.0000   0.0050   0.0050 &   5.3534 f
  I_SDRAM_TOP/I_SDRAM_IF/U7274/Y (OR2X1_RVT)         0.1089   1.0000            0.3389 &   5.6924 f
  I_SDRAM_TOP/I_SDRAM_IF/n4959 (net)
                               2   4.0038 
  I_SDRAM_TOP/I_SDRAM_IF/U8042/A4 (AO22X1_LVT)
                                            0.0049   0.1089   1.0000   0.0034   0.0035 &   5.6959 f
  I_SDRAM_TOP/I_SDRAM_IF/U8042/Y (AO22X1_LVT)        0.0585   1.0000            0.1494 &   5.8453 f
  I_SDRAM_TOP/I_SDRAM_IF/N3719 (net)
                               1   3.2780 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0585   1.0000   0.0000   0.0001 &   5.8454 f
  data arrival time                                                                        5.8454

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0948     7.2448
  clock reconvergence pessimism                                                 0.0834     7.3281
  clock uncertainty                                                            -0.1000     7.2281
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK (SDFFNARX1_HVT)                      7.2281 f
  library setup time                                          1.0000           -1.4341     5.7940
  data required time                                                                       5.7940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7940
  data arrival time                                                                       -5.8454
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0514


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640557057/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2768     3.3268
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3268 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/Q (SDFFNARX1_HVT)
                                                     0.3024   1.0000            1.1861 &   4.5129 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_525 (net)
                               5   4.4053 
  I_SDRAM_TOP/I_SDRAM_IF/U5628/A4 (AO22X1_HVT)
                                            0.0311   0.3024   1.0000   0.0216   0.0217 &   4.5346 f
  I_SDRAM_TOP/I_SDRAM_IF/U5628/Y (AO22X1_HVT)        0.1802   1.0000            0.5285 &   5.0631 f
  I_SDRAM_TOP/I_SDRAM_IF/n3410 (net)
                               1   1.0998 
  I_SDRAM_TOP/I_SDRAM_IF/U5629/A2 (OR2X1_HVT)
                                            0.0231   0.1802   1.0000   0.0161   0.0162 &   5.0792 f
  I_SDRAM_TOP/I_SDRAM_IF/U5629/Y (OR2X1_HVT)         0.1686   1.0000            0.4502 &   5.5294 f
  I_SDRAM_TOP/I_SDRAM_IF/n5311 (net)
                               2   1.5727 
  I_SDRAM_TOP/I_SDRAM_IF/U5634/A2 (AO22X1_RVT)
                                            0.0086   0.1686   1.0000   0.0060   0.0060 &   5.5354 f
  I_SDRAM_TOP/I_SDRAM_IF/U5634/Y (AO22X1_RVT)        0.0846   1.0000            0.3678 &   5.9032 f
  I_SDRAM_TOP/I_SDRAM_IF/N3305 (net)
                               1   0.7841 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0846   1.0000   0.0000   0.0000 &   5.9032 f
  data arrival time                                                                        5.9032

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1511     7.3011
  clock reconvergence pessimism                                                 0.0998     7.4009
  clock uncertainty                                                            -0.1000     7.3009
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__15_/CLK (SDFFNARX1_HVT)                      7.3009 f
  library setup time                                          1.0000           -1.4490     5.8519
  data required time                                                                       5.8519
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8519
  data arrival time                                                                       -5.9032
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0514


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2767     3.3267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__28_/CLK (SDFFNARX1_HVT)
                                                     0.0770                     0.0000     3.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__28_/Q (SDFFNARX1_HVT)
                                                     0.3439   1.0000            1.2236 &   4.5503 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_422 (net)
                               5   5.5779 
  I_SDRAM_TOP/I_SDRAM_IF/U7950/A2 (AO22X1_HVT)
                                            0.0469   0.3439   1.0000   0.0322   0.0322 &   4.5825 f
  I_SDRAM_TOP/I_SDRAM_IF/U7950/Y (AO22X1_HVT)        0.2017   1.0000            0.7990 &   5.3815 f
  I_SDRAM_TOP/I_SDRAM_IF/n4880 (net)
                               1   1.7890 
  I_SDRAM_TOP/I_SDRAM_IF/U7952/A1 (OR2X1_RVT)
                                            0.0146   0.2017   1.0000   0.0101   0.0101 &   5.3916 f
  I_SDRAM_TOP/I_SDRAM_IF/U7952/Y (OR2X1_RVT)         0.0813   1.0000            0.3371 &   5.7288 f
  I_SDRAM_TOP/I_SDRAM_IF/n4907 (net)
                               2   1.6953 
  I_SDRAM_TOP/I_SDRAM_IF/U7956/A2 (AO22X1_LVT)
                                            0.0030   0.0813   1.0000   0.0021   0.0021 &   5.7309 f
  I_SDRAM_TOP/I_SDRAM_IF/U7956/Y (AO22X1_LVT)        0.0754   1.0000            0.1625 &   5.8933 f
  I_SDRAM_TOP/I_SDRAM_IF/N3504 (net)
                               1   1.1882 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/D (SDFFNARX1_HVT)
                                            0.0053   0.0754   1.0000   0.0037   0.0037 &   5.8970 f
  data arrival time                                                                        5.8970

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.0894     7.3864
  clock uncertainty                                                            -0.1000     7.2864
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/CLK (SDFFNARX1_HVT)                      7.2864 f
  library setup time                                          1.0000           -1.4406     5.8458
  data required time                                                                       5.8458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8458
  data arrival time                                                                       -5.8970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0512


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2725     3.3225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__12_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__12_/Q (SDFFNARX1_HVT)
                                                     0.2131   1.0000            1.1038 &   4.4263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_170 (net)
                               2   1.6407 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37116/A (NBUFFX4_LVT)
                                            0.0000   0.2131   1.0000   0.0000   0.0000 &   4.4263 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37116/Y (NBUFFX4_LVT)
                                                     0.0665   1.0000            0.2121 &   4.6384 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_4537 (net)
                               4   4.6497 
  I_SDRAM_TOP/I_SDRAM_IF/U5277/A2 (AO22X1_HVT)
                                            0.0044   0.0665   1.0000   0.0030   0.0031 &   4.6415 f
  I_SDRAM_TOP/I_SDRAM_IF/U5277/Y (AO22X1_HVT)        0.1756   1.0000            0.5403 &   5.1818 f
  I_SDRAM_TOP/I_SDRAM_IF/n3249 (net)
                               1   0.9512 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40939/A2 (OR2X1_HVT)
                                            0.0323   0.1756   1.0000   0.0232   0.0232 &   5.2050 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40939/Y (OR2X1_HVT)
                                                     0.1829   1.0000            0.4607 &   5.6657 f
  I_SDRAM_TOP/I_SDRAM_IF/n3318 (net)
                               2   2.0301 
  I_SDRAM_TOP/I_SDRAM_IF/U5285/A2 (AO22X1_LVT)
                                            0.0111   0.1829   1.0000   0.0077   0.0077 &   5.6734 f
  I_SDRAM_TOP/I_SDRAM_IF/U5285/Y (AO22X1_LVT)        0.0498   1.0000            0.2291 &   5.9025 f
  I_SDRAM_TOP/I_SDRAM_IF/N3900 (net)
                               1   0.8519 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0498   1.0000   0.0000   0.0000 &   5.9025 f
  data arrival time                                                                        5.9025

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0891     7.3863
  clock uncertainty                                                            -0.1000     7.2863
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__8_/CLK (SDFFNARX1_HVT)                       7.2863 f
  library setup time                                          1.0000           -1.4350     5.8513
  data required time                                                                       5.8513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8513
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0512


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[10] (SRAM2RW64x32)
                                                     0.0378   1.0000            0.1153 &   1.3248 f
  I_SDRAM_TOP/net_sdram_if_wDQ[42] (net)
                               1   1.2930 
  I_SDRAM_TOP/sram_fixcell_53/A (NBUFFX8_HVT)
                                            0.0000   0.0378   1.0000   0.0000   0.0000 &   1.3248 f
  I_SDRAM_TOP/sram_fixcell_53/Y (NBUFFX8_HVT)        0.2335   1.0000            0.2862 &   1.6110 f
  I_SDRAM_TOP/sram_fixnet_53 (net)
                               1  26.4177 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D (SDFFNARX1_HVT)
                                            0.0083   0.2337   1.0000   0.0057   0.0130 &   1.6240 f
  data arrival time                                                                        1.6240

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1054     3.1554
  clock reconvergence pessimism                                                 0.0347     3.1901
  clock uncertainty                                                            -0.1000     3.0901
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK (SDFFNARX1_HVT)                      3.0901 f
  library setup time                                          1.0000           -1.5171     1.5731
  data required time                                                                       1.5731
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5731
  data arrival time                                                                       -1.6240
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0509


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58527/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/Q (SDFFNARX1_HVT)
                                                     0.3584   1.0000            1.2335 &   4.5596 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_509 (net)
                               5   5.9857 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41152/A2 (AO22X1_HVT)
                                            0.0397   0.3584   1.0000   0.0267   0.0267 &   4.5863 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41152/Y (AO22X1_HVT)
                                                     0.1703   1.0000            0.7753 &   5.3617 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22186 (net)
                               1   0.7798 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41151/A1 (OR2X1_RVT)
                                            0.0000   0.1703   1.0000   0.0000   0.0000 &   5.3617 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41151/Y (OR2X1_RVT)
                                                     0.0811   1.0000            0.3115 &   5.6732 f
  I_SDRAM_TOP/I_SDRAM_IF/n8460 (net)
                               2   1.6532 
  I_SDRAM_TOP/I_SDRAM_IF/U11657/A4 (AO22X1_RVT)
                                            0.0081   0.0811   1.0000   0.0056   0.0056 &   5.6788 f
  I_SDRAM_TOP/I_SDRAM_IF/U11657/Y (AO22X1_RVT)       0.0934   1.0000            0.2182 &   5.8970 f
  I_SDRAM_TOP/I_SDRAM_IF/N3308 (net)
                               1   1.5584 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__18_/D (SDFFNARX1_HVT)
                                            0.0106   0.0934   1.0000   0.0074   0.0074 &   5.9043 f
  data arrival time                                                                        5.9043

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.1027     7.4000
  clock uncertainty                                                            -0.1000     7.3000
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__18_/CLK (SDFFNARX1_HVT)                      7.3000 f
  library setup time                                          1.0000           -1.4463     5.8537
  data required time                                                                       5.8537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8537
  data arrival time                                                                       -5.9043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0507


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2728     3.3228
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__24_/CLK (SDFFNARX1_HVT)
                                                     0.0609                     0.0000     3.3228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__24_/Q (SDFFNARX1_HVT)
                                                     0.3219   1.0000            1.1969 &   4.5197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_180 (net)
                               5   4.9560 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40950/A2 (AO22X1_RVT)
                                            0.0314   0.3219   1.0000   0.0218   0.0218 &   4.5415 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40950/Y (AO22X1_RVT)
                                                     0.0888   1.0000            0.4895 &   5.0310 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22106 (net)
                               1   0.7655 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40949/A1 (OR2X1_HVT)
                                            0.0000   0.0888   1.0000   0.0000   0.0000 &   5.0310 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40949/Y (OR2X1_HVT)
                                                     0.1860   1.0000            0.4524 &   5.4834 f
  I_SDRAM_TOP/I_SDRAM_IF/n5760 (net)
                               2   2.1215 
  I_SDRAM_TOP/I_SDRAM_IF/U5272/A2 (AO22X1_RVT)
                                            0.0330   0.1860   1.0000   0.0236   0.0237 &   5.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/U5272/Y (AO22X1_RVT)        0.0825   1.0000            0.3795 &   5.8865 f
  I_SDRAM_TOP/I_SDRAM_IF/N3912 (net)
                               1   0.6892 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   5.8865 f
  data arrival time                                                                        5.8865

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0891     7.3863
  clock uncertainty                                                            -0.1000     7.2863
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/CLK (SDFFNARX1_HVT)                      7.2863 f
  library setup time                                          1.0000           -1.4504     5.8359
  data required time                                                                       5.8359
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8359
  data arrival time                                                                       -5.8865
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0506


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK (SDFFNARX2_HVT)
                                                     0.0769                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/Q (SDFFNARX2_HVT)
                                                     0.2515   1.0000            1.3295 &   4.6566 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_748 (net)
                               2   2.8207 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_inst_6350/A (NBUFFX2_LVT)
                                            0.0353   0.2515   1.0000   0.0249   0.0249 &   4.6815 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_inst_6350/Y (NBUFFX2_LVT)
                                                     0.0715   1.0000            0.1986 &   4.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_21 (net)
                               4   3.9250 
  I_SDRAM_TOP/I_SDRAM_IF/U6437/A2 (AO22X1_HVT)
                                            0.0000   0.0715   1.0000   0.0000   0.0000 &   4.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/U6437/Y (AO22X1_HVT)        0.1711   1.0000            0.5385 &   5.4187 f
  I_SDRAM_TOP/I_SDRAM_IF/n3854 (net)
                               1   0.8111 
  I_SDRAM_TOP/I_SDRAM_IF/U6439/A1 (OR2X1_LVT)
                                            0.0000   0.1711   1.0000   0.0000   0.0000 &   5.4187 f
  I_SDRAM_TOP/I_SDRAM_IF/U6439/Y (OR2X1_LVT)         0.0542   1.0000            0.1935 &   5.6122 f
  I_SDRAM_TOP/I_SDRAM_IF/n4733 (net)
                               2   1.7729 
  I_SDRAM_TOP/I_SDRAM_IF/U7778/A2 (AO22X1_RVT)
                                            0.0029   0.0542   1.0000   0.0020   0.0020 &   5.6143 f
  I_SDRAM_TOP/I_SDRAM_IF/U7778/Y (AO22X1_RVT)        0.0845   1.0000            0.2795 &   5.8937 f
  I_SDRAM_TOP/I_SDRAM_IF/N2922 (net)
                               1   0.8243 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0000 &   5.8937 f
  data arrival time                                                                        5.8937

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.0894     7.3864
  clock uncertainty                                                            -0.1000     7.2864
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__12_/CLK (SDFFNARX1_HVT)                      7.2864 f
  library setup time                                          1.0000           -1.4432     5.8432
  data required time                                                                       5.8432
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8432
  data arrival time                                                                       -5.8937
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0506


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2605     3.3105
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3105 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/Q (SDFFNARX1_HVT)
                                                     0.2147   1.0000            1.1130 &   4.4235 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_329 (net)
                               2   1.6914 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_92_1535/A (NBUFFX4_LVT)
                                            0.0000   0.2147   1.0000   0.0000   0.0000 &   4.4235 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_92_1535/Y (NBUFFX4_LVT)
                                                     0.0651   1.0000            0.2098 &   4.6334 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_966 (net)
                               4   3.6994 
  I_SDRAM_TOP/I_SDRAM_IF/U7921/A2 (AO22X1_HVT)
                                            0.0000   0.0651   1.0000   0.0000   0.0000 &   4.6334 f
  I_SDRAM_TOP/I_SDRAM_IF/U7921/Y (AO22X1_HVT)        0.1705   1.0000            0.5326 &   5.1660 f
  I_SDRAM_TOP/I_SDRAM_IF/n4859 (net)
                               1   0.7930 
  I_SDRAM_TOP/I_SDRAM_IF/U7922/A2 (OR2X1_HVT)
                                            0.0000   0.1705   1.0000   0.0000   0.0000 &   5.1660 f
  I_SDRAM_TOP/I_SDRAM_IF/U7922/Y (OR2X1_HVT)         0.1908   1.0000            0.4634 &   5.6294 f
  I_SDRAM_TOP/I_SDRAM_IF/n5193 (net)
                               2   2.2628 
  I_SDRAM_TOP/I_SDRAM_IF/U7926/A2 (AO22X1_LVT)
                                            0.0299   0.1908   1.0000   0.0213   0.0213 &   5.6507 f
  I_SDRAM_TOP/I_SDRAM_IF/U7926/Y (AO22X1_LVT)        0.0590   1.0000            0.2439 &   5.8946 f
  I_SDRAM_TOP/I_SDRAM_IF/N3629 (net)
                               1   1.7765 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/D (SDFFNARX1_HVT)
                                            0.0018   0.0590   1.0000   0.0012   0.0012 &   5.8958 f
  data arrival time                                                                        5.8958

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0801     7.3765
  clock uncertainty                                                            -0.1000     7.2765
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK (SDFFNARX1_HVT)                      7.2765 f
  library setup time                                          1.0000           -1.4312     5.8453
  data required time                                                                       5.8453
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8453
  data arrival time                                                                       -5.8958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0506


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614356795/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2192     1.2192
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/CLK (SDFFARX1_HVT)
                                                     0.1182                     0.0000     1.2192 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/Q (SDFFARX1_HVT)
                                                     0.3314   1.0000            1.3347 &   2.5538 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__14_ (net)
                               5   5.6711 
  I_SDRAM_TOP/I_SDRAM_IF/U4090/A2 (AO22X1_HVT)
                                            0.0586   0.3314   1.0000   0.0420   0.0420 &   2.5959 f
  I_SDRAM_TOP/I_SDRAM_IF/U4090/Y (AO22X1_HVT)        0.1755   1.0000            0.7594 &   3.3553 f
  I_SDRAM_TOP/I_SDRAM_IF/n2153 (net)
                               1   0.9431 
  I_SDRAM_TOP/I_SDRAM_IF/U4092/A1 (OR2X1_HVT)
                                            0.0104   0.1755   1.0000   0.0072   0.0072 &   3.3625 f
  I_SDRAM_TOP/I_SDRAM_IF/U4092/Y (OR2X1_HVT)         0.1971   1.0000            0.5330 &   3.8955 f
  I_SDRAM_TOP/I_SDRAM_IF/n7738 (net)
                               2   2.4472 
  I_SDRAM_TOP/I_SDRAM_IF/U11150/A2 (AO22X1_HVT)
                                            0.0152   0.1971   1.0000   0.0105   0.0106 &   3.9060 f
  I_SDRAM_TOP/I_SDRAM_IF/U11150/Y (AO22X1_HVT)       0.1738   1.0000            0.6450 &   4.5511 f
  I_SDRAM_TOP/I_SDRAM_IF/N2061 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/D (SDFFARX1_RVT)
                                            0.0072   0.1738   1.0000   0.0050   0.0050 &   4.5561 f
  data arrival time                                                                        4.5561

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0554     5.1554
  clock reconvergence pessimism                                                 0.1149     5.2702
  clock uncertainty                                                            -0.1000     5.1702
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/CLK (SDFFARX1_RVT)                        5.1702 r
  library setup time                                          1.0000           -0.6647     4.5056
  data required time                                                                       4.5056
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5056
  data arrival time                                                                       -4.5561
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0505


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641257064/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2746     3.3246
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__30_/CLK (SDFFNARX1_HVT)
                                                     0.0658                     0.0000     3.3246 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__30_/Q (SDFFNARX1_HVT)
                                                     0.3225   1.0000            1.2010 &   4.5256 f
  I_SDRAM_TOP/I_SDRAM_IF/n1713 (net)
                               5   4.9709 
  I_SDRAM_TOP/I_SDRAM_IF/U10519/A2 (AO22X1_HVT)
                                            0.0388   0.3225   1.0000   0.0262   0.0262 &   4.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/U10519/Y (AO22X1_HVT)       0.1805   1.0000            0.7577 &   5.3096 f
  I_SDRAM_TOP/I_SDRAM_IF/n7143 (net)
                               1   1.1027 
  I_SDRAM_TOP/I_SDRAM_IF/U10520/A2 (OR2X1_RVT)
                                            0.0147   0.1805   1.0000   0.0102   0.0102 &   5.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/U10520/Y (OR2X1_RVT)        0.0772   1.0000            0.2605 &   5.5802 f
  I_SDRAM_TOP/I_SDRAM_IF/n8477 (net)
                               2   1.3072 
  I_SDRAM_TOP/I_SDRAM_IF/U10524/A2 (AO22X1_RVT)
                                            0.0053   0.0772   1.0000   0.0037   0.0037 &   5.5839 f
  I_SDRAM_TOP/I_SDRAM_IF/U10524/Y (AO22X1_RVT)       0.0918   1.0000            0.3086 &   5.8925 f
  I_SDRAM_TOP/I_SDRAM_IF/N2734 (net)
                               1   1.4223 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__14_/D (SDFFNARX1_HVT)
                                            0.0087   0.0918   1.0000   0.0059   0.0059 &   5.8983 f
  data arrival time                                                                        5.8983

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1490     7.2990
  clock reconvergence pessimism                                                 0.1003     7.3993
  clock uncertainty                                                            -0.1000     7.2993
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__14_/CLK (SDFFNARX1_HVT)                       7.2993 f
  library setup time                                          1.0000           -1.4515     5.8478
  data required time                                                                       5.8478
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8478
  data arrival time                                                                       -5.8983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0505


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2122     1.2122
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__26_/CLK (SDFFARX1_HVT)
                                                     0.1056                     0.0000     1.2122 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__26_/Q (SDFFARX1_HVT)
                                                     0.3396   1.0000            1.3305 &   2.5427 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_18__26_ (net)
                               5   5.8958 
  I_SDRAM_TOP/I_SDRAM_IF/U2850/A2 (AO22X1_HVT)
                                            0.0000   0.3396   1.0000   0.0000   0.0001 &   2.5427 f
  I_SDRAM_TOP/I_SDRAM_IF/U2850/Y (AO22X1_HVT)        0.1762   1.0000            0.7672 &   3.3099 f
  I_SDRAM_TOP/I_SDRAM_IF/n1151 (net)
                               1   0.9613 
  I_SDRAM_TOP/I_SDRAM_IF/U2852/A1 (OR2X1_HVT)
                                            0.0114   0.1762   1.0000   0.0079   0.0079 &   3.3178 f
  I_SDRAM_TOP/I_SDRAM_IF/U2852/Y (OR2X1_HVT)         0.1599   1.0000            0.5022 &   3.8200 f
  I_SDRAM_TOP/I_SDRAM_IF/n2041 (net)
                               2   1.2924 
  I_SDRAM_TOP/I_SDRAM_IF/U3935/A2 (AO22X1_HVT)
                                            0.0095   0.1599   1.0000   0.0066   0.0066 &   3.8266 f
  I_SDRAM_TOP/I_SDRAM_IF/U3935/Y (AO22X1_HVT)        0.1949   1.0000            0.6380 &   4.4647 f
  I_SDRAM_TOP/I_SDRAM_IF/N1250 (net)
                               1   1.5801 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__18_/D (SDFFARX1_RVT)
                                            0.0227   0.1949   1.0000   0.0157   0.0158 &   4.4804 f
  data arrival time                                                                        4.4804

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0477     5.1477
  clock reconvergence pessimism                                                 0.0703     5.2180
  clock uncertainty                                                            -0.1000     5.1180
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__18_/CLK (SDFFARX1_RVT)                       5.1180 r
  library setup time                                          1.0000           -0.6880     4.4300
  data required time                                                                       4.4300
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4300
  data arrival time                                                                       -4.4804
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0504


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_/Q (SDFFNARX1_HVT)
                                                     0.3101   1.0000            1.2017 &   4.5288 f
  I_SDRAM_TOP/I_SDRAM_IF/n17758 (net)
                               5   4.6254 
  I_SDRAM_TOP/I_SDRAM_IF/U5714/A2 (AO22X1_HVT)
                                            0.0000   0.3101   1.0000   0.0000   0.0000 &   4.5288 f
  I_SDRAM_TOP/I_SDRAM_IF/U5714/Y (AO22X1_HVT)        0.1871   1.0000            0.7545 &   5.2833 f
  I_SDRAM_TOP/I_SDRAM_IF/n3450 (net)
                               1   1.3184 
  I_SDRAM_TOP/I_SDRAM_IF/U5715/A2 (OR2X1_RVT)
                                            0.0266   0.1871   1.0000   0.0188   0.0188 &   5.3022 f
  I_SDRAM_TOP/I_SDRAM_IF/U5715/Y (OR2X1_RVT)         0.0790   1.0000            0.2665 &   5.5686 f
  I_SDRAM_TOP/I_SDRAM_IF/n5027 (net)
                               2   1.4434 
  I_SDRAM_TOP/I_SDRAM_IF/U8119/A2 (AO22X1_RVT)
                                            0.0055   0.0790   1.0000   0.0038   0.0038 &   5.5724 f
  I_SDRAM_TOP/I_SDRAM_IF/U8119/Y (AO22X1_RVT)        0.0917   1.0000            0.3099 &   5.8823 f
  I_SDRAM_TOP/I_SDRAM_IF/N2866 (net)
                               1   1.4162 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__19_/D (SDFFNARX1_HVT)
                                            0.0079   0.0917   1.0000   0.0055   0.0055 &   5.8878 f
  data arrival time                                                                        5.8878

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.0870     7.3814
  clock uncertainty                                                            -0.1000     7.2814
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__19_/CLK (SDFFNARX1_HVT)                      7.2814 f
  library setup time                                          1.0000           -1.4440     5.8374
  data required time                                                                       5.8374
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8374
  data arrival time                                                                       -5.8878
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0504


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__8_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__8_/Q (SDFFNARX1_HVT)
                                                     0.3052   1.0000            1.2017 &   4.5214 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1056] (net)
                               5   4.4885 
  I_SDRAM_TOP/I_SDRAM_IF/U7296/A2 (AO22X1_HVT)
                                            0.0000   0.3052   1.0000   0.0000   0.0000 &   4.5214 f
  I_SDRAM_TOP/I_SDRAM_IF/U7296/Y (AO22X1_HVT)        0.2056   1.0000            0.7705 &   5.2919 f
  I_SDRAM_TOP/I_SDRAM_IF/n4383 (net)
                               1   1.9168 
  I_SDRAM_TOP/I_SDRAM_IF/U7298/A1 (OR2X1_HVT)
                                            0.0467   0.2056   1.0000   0.0336   0.0336 &   5.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/U7298/Y (OR2X1_HVT)         0.2049   1.0000            0.5636 &   5.8892 f
  I_SDRAM_TOP/I_SDRAM_IF/n4849 (net)
                               2   2.6724 
  I_SDRAM_TOP/I_SDRAM_IF/U7910/A2 (AO22X1_HVT)
                                            0.0107   0.2049   1.0000   0.0074   0.0075 &   5.8967 f
  I_SDRAM_TOP/I_SDRAM_IF/U7910/Y (AO22X1_HVT)        0.1809   1.0000            0.6600 &   6.5566 f
  I_SDRAM_TOP/I_SDRAM_IF/N2376 (net)
                               1   1.1237 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__4_/D (SDFFNARX1_RVT)
                                            0.0319   0.1809   1.0000   0.0228   0.0228 &   6.5794 f
  data arrival time                                                                        6.5794

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1235     7.2735
  clock reconvergence pessimism                                                 0.0696     7.3431
  clock uncertainty                                                            -0.1000     7.2431
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__4_/CLK (SDFFNARX1_RVT)                        7.2431 f
  library setup time                                          1.0000           -0.7140     6.5291
  data required time                                                                       6.5291
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5291
  data arrival time                                                                       -6.5794
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0504


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2765     3.3265
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3265 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/Q (SDFFNARX1_HVT)
                                                     0.3164   1.0000            1.2057 &   4.5322 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_388 (net)
                               5   4.8016 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40846/A1 (OA22X1_HVT)
                                            0.0000   0.3164   1.0000   0.0000   0.0000 &   4.5322 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40846/Y (OA22X1_HVT)
                                                     0.2289   1.0000            0.8441 &   5.3763 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22065 (net)
                               1   0.9124 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40845/A2 (AND2X1_LVT)
                                            0.0000   0.2289   1.0000   0.0000   0.0000 &   5.3763 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40845/Y (AND2X1_LVT)
                                                     0.0604   1.0000            0.2068 &   5.5832 f
  I_SDRAM_TOP/I_SDRAM_IF/n5918 (net)
                               2   1.6974 
  I_SDRAM_TOP/I_SDRAM_IF/U9115/A2 (AO22X1_RVT)
                                            0.0000   0.0604   1.0000   0.0000   0.0000 &   5.5832 f
  I_SDRAM_TOP/I_SDRAM_IF/U9115/Y (AO22X1_RVT)        0.0965   1.0000            0.3012 &   5.8844 f
  I_SDRAM_TOP/I_SDRAM_IF/N3512 (net)
                               1   1.7393 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/D (SDFFNARX1_HVT)
                                            0.0028   0.0965   1.0000   0.0019   0.0019 &   5.8863 f
  data arrival time                                                                        5.8863

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0894     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/CLK (SDFFNARX1_HVT)                       7.2865 f
  library setup time                                          1.0000           -1.4505     5.8360
  data required time                                                                       5.8360
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8360
  data arrival time                                                                       -5.8863
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0503


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/Q (SDFFNARX1_HVT)
                                                     0.3209   1.0000            1.1975 &   4.5225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_208 (net)
                               5   4.9275 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40921/A2 (AO22X1_RVT)
                                            0.0000   0.3209   1.0000   0.0000   0.0000 &   4.5225 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40921/Y (AO22X1_RVT)
                                                     0.0932   1.0000            0.5034 &   5.0259 f
  I_SDRAM_TOP/I_SDRAM_IF/n6662 (net)
                               1   1.5236 
  I_SDRAM_TOP/I_SDRAM_IF/U9958/A1 (OR2X1_HVT)
                                            0.0044   0.0932   1.0000   0.0030   0.0030 &   5.0290 f
  I_SDRAM_TOP/I_SDRAM_IF/U9958/Y (OR2X1_HVT)         0.1675   1.0000            0.4396 &   5.4686 f
  I_SDRAM_TOP/I_SDRAM_IF/n8071 (net)
                               2   1.5374 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41327/A2 (AO22X1_RVT)
                                            0.0172   0.1675   1.0000   0.0119   0.0119 &   5.4805 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41327/Y (AO22X1_RVT)
                                                     0.0951   1.0000            0.3843 &   5.8647 f
  I_SDRAM_TOP/I_SDRAM_IF/N3825 (net)
                               1   1.6986 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__28_/D (SDFFNARX1_HVT)
                                            0.0171   0.0951   1.0000   0.0119   0.0119 &   5.8767 f
  data arrival time                                                                        5.8767

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0801     7.3762
  clock uncertainty                                                            -0.1000     7.2762
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__28_/CLK (SDFFNARX1_HVT)                      7.2762 f
  library setup time                                          1.0000           -1.4498     5.8264
  data required time                                                                       5.8264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8264
  data arrival time                                                                       -5.8767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0503


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/CLK (SDFFARX1_RVT)
                                                     0.1120                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/Q (SDFFARX1_RVT)
                                                     0.0892   1.0000            0.5376 &   1.7621 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__22_ (net)
                               2   1.9906 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1175/A (INVX0_HVT)
                                            0.0060   0.0892   1.0000   0.0042   0.0042 &   1.7663 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1175/Y (INVX0_HVT)
                                                     0.2264   1.0000            0.1761 &   1.9424 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_607 (net)
                               2   2.4940 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1173/A (INVX0_HVT)
                                            0.0255   0.2264   1.0000   0.0176   0.0176 &   1.9601 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1173/Y (INVX0_HVT)
                                                     0.1677   1.0000            0.2430 &   2.2031 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_605 (net)
                               2   1.7635 
  I_SDRAM_TOP/I_SDRAM_IF/U1872/A4 (AO22X1_HVT)
                                            0.0095   0.1677   1.0000   0.0066   0.0066 &   2.2097 f
  I_SDRAM_TOP/I_SDRAM_IF/U1872/Y (AO22X1_HVT)        0.1841   1.0000            0.4449 &   2.6546 f
  I_SDRAM_TOP/I_SDRAM_IF/n645 (net)
                               1   1.2271 
  I_SDRAM_TOP/I_SDRAM_IF/U1873/A2 (OR2X1_HVT)
                                            0.0363   0.1841   1.0000   0.0261   0.0261 &   2.6807 f
  I_SDRAM_TOP/I_SDRAM_IF/U1873/Y (OR2X1_HVT)         0.1690   1.0000            0.4527 &   3.1334 f
  I_SDRAM_TOP/I_SDRAM_IF/n1594 (net)
                               2   1.5840 
  I_SDRAM_TOP/I_SDRAM_IF/U1878/A2 (AO22X1_HVT)
                                            0.0118   0.1690   1.0000   0.0081   0.0082 &   3.1415 f
  I_SDRAM_TOP/I_SDRAM_IF/U1878/Y (AO22X1_HVT)        0.2131   1.0000            0.6639 &   3.8054 f
  I_SDRAM_TOP/I_SDRAM_IF/N763 (net)
                               1   2.1624 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__6_/D (SDFFARX1_HVT)
                                            0.0169   0.2131   1.0000   0.0117   0.0118 &   3.8172 f
  data arrival time                                                                        3.8172

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0596     5.1596
  clock reconvergence pessimism                                                 0.1154     5.2750
  clock uncertainty                                                            -0.1000     5.1750
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__6_/CLK (SDFFARX1_HVT)                         5.1750 r
  library setup time                                          1.0000           -1.4080     3.7671
  data required time                                                                       3.7671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7671
  data arrival time                                                                       -3.8172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0501


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2162     3.2662
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__21_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2662 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__21_/Q (SDFFNARX1_HVT)
                                                     0.3130   1.0000            1.1957 &   4.4619 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_285 (net)
                               5   4.7055 
  I_SDRAM_TOP/I_SDRAM_IF/U7576/A2 (AO22X1_HVT)
                                            0.0380   0.3130   1.0000   0.0264   0.0264 &   4.4884 f
  I_SDRAM_TOP/I_SDRAM_IF/U7576/Y (AO22X1_HVT)        0.2052   1.0000            0.7767 &   5.2650 f
  I_SDRAM_TOP/I_SDRAM_IF/n4578 (net)
                               1   1.9022 
  I_SDRAM_TOP/I_SDRAM_IF/U7578/A1 (OR2X1_RVT)
                                            0.0174   0.2052   1.0000   0.0121   0.0121 &   5.2771 f
  I_SDRAM_TOP/I_SDRAM_IF/U7578/Y (OR2X1_RVT)         0.1056   1.0000            0.3651 &   5.6422 f
  I_SDRAM_TOP/I_SDRAM_IF/n4740 (net)
                               2   3.7356 
  I_SDRAM_TOP/I_SDRAM_IF/U7782/A2 (AO22X1_LVT)
                                            0.0000   0.1056   1.0000   0.0000   0.0001 &   5.6423 f
  I_SDRAM_TOP/I_SDRAM_IF/U7782/Y (AO22X1_LVT)        0.0785   1.0000            0.1888 &   5.8310 f
  I_SDRAM_TOP/I_SDRAM_IF/N3707 (net)
                               1   2.2357 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/D (SDFFNARX1_HVT)
                                            0.0048   0.0785   1.0000   0.0033   0.0033 &   5.8344 f
  data arrival time                                                                        5.8344

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0834     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK (SDFFNARX1_HVT)                       7.2279 f
  library setup time                                          1.0000           -1.4435     5.7844
  data required time                                                                       5.7844
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7844
  data arrival time                                                                       -5.8344
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0500


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2291     1.2291
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__26_/CLK (SDFFARX1_HVT)
                                                     0.1325                     0.0000     1.2291 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__26_/Q (SDFFARX1_HVT)
                                                     0.3163   1.0000            1.3360 &   2.5651 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__26_ (net)
                               5   5.2585 
  I_SDRAM_TOP/I_SDRAM_IF/U2760/A2 (AO22X1_HVT)
                                            0.0425   0.3163   1.0000   0.0301   0.0302 &   2.5952 f
  I_SDRAM_TOP/I_SDRAM_IF/U2760/Y (AO22X1_HVT)        0.1796   1.0000            0.7516 &   3.3468 f
  I_SDRAM_TOP/I_SDRAM_IF/n1100 (net)
                               1   1.0743 
  I_SDRAM_TOP/I_SDRAM_IF/U2761/A2 (OR2X1_HVT)
                                            0.0282   0.1796   1.0000   0.0201   0.0201 &   3.3669 f
  I_SDRAM_TOP/I_SDRAM_IF/U2761/Y (OR2X1_HVT)         0.1806   1.0000            0.4611 &   3.8280 f
  I_SDRAM_TOP/I_SDRAM_IF/n2099 (net)
                               2   1.9597 
  I_SDRAM_TOP/I_SDRAM_IF/U2765/A2 (AO22X1_HVT)
                                            0.0000   0.1806   1.0000   0.0000   0.0000 &   3.8280 f
  I_SDRAM_TOP/I_SDRAM_IF/U2765/Y (AO22X1_HVT)        0.1865   1.0000            0.6460 &   4.4740 f
  I_SDRAM_TOP/I_SDRAM_IF/N1507 (net)
                               1   1.3044 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__22_/D (SDFFARX1_RVT)
                                            0.0417   0.1865   1.0000   0.0292   0.0292 &   4.5032 f
  data arrival time                                                                        4.5032

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0454     5.1454
  clock reconvergence pessimism                                                 0.0929     5.2384
  clock uncertainty                                                            -0.1000     5.1384
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__22_/CLK (SDFFARX1_RVT)                       5.1384 r
  library setup time                                          1.0000           -0.6849     4.4535
  data required time                                                                       4.4535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4535
  data arrival time                                                                       -4.5032
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0497


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641857070/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2709     3.3209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/Q (SDFFNARX1_HVT)
                                                     0.3461   1.0000            1.2284 &   4.5494 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_37 (net)
                               5   5.6391 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41005/A2 (AO22X1_RVT)
                                            0.0000   0.3461   1.0000   0.0000   0.0001 &   4.5494 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41005/Y (AO22X1_RVT)
                                                     0.0882   1.0000            0.5162 &   5.0656 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22128 (net)
                               1   1.1136 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41004/A1 (OR2X1_HVT)
                                            0.0000   0.0882   1.0000   0.0000   0.0000 &   5.0656 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41004/Y (OR2X1_HVT)
                                                     0.1703   1.0000            0.4379 &   5.5036 f
  I_SDRAM_TOP/I_SDRAM_IF/n5039 (net)
                               2   1.6237 
  I_SDRAM_TOP/I_SDRAM_IF/U8125/A2 (AO22X1_RVT)
                                            0.0174   0.1703   1.0000   0.0121   0.0121 &   5.5156 f
  I_SDRAM_TOP/I_SDRAM_IF/U8125/Y (AO22X1_RVT)        0.0920   1.0000            0.3785 &   5.8941 f
  I_SDRAM_TOP/I_SDRAM_IF/N4153 (net)
                               1   1.2450 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/D (SDFFNARX1_HVT)
                                            0.0081   0.0920   1.0000   0.0056   0.0056 &   5.8998 f
  data arrival time                                                                        5.8998

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0987     7.3938
  clock uncertainty                                                            -0.1000     7.2938
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/CLK (SDFFNARX1_HVT)                       7.2938 f
  library setup time                                          1.0000           -1.4437     5.8501
  data required time                                                                       5.8501
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8501
  data arrival time                                                                       -5.8998
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0497


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__19_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__19_/Q (SDFFNARX1_HVT)
                                                     0.3437   1.0000            1.2237 &   4.5507 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_391 (net)
                               5   5.5715 
  I_SDRAM_TOP/I_SDRAM_IF/U7135/A2 (AO22X1_HVT)
                                            0.0347   0.3437   1.0000   0.0233   0.0233 &   4.5740 f
  I_SDRAM_TOP/I_SDRAM_IF/U7135/Y (AO22X1_HVT)        0.1730   1.0000            0.7665 &   5.3405 f
  I_SDRAM_TOP/I_SDRAM_IF/n4281 (net)
                               1   0.8653 
  I_SDRAM_TOP/I_SDRAM_IF/U7136/A2 (OR2X1_RVT)
                                            0.0000   0.1730   1.0000   0.0000   0.0000 &   5.3405 f
  I_SDRAM_TOP/I_SDRAM_IF/U7136/Y (OR2X1_RVT)         0.0790   1.0000            0.2588 &   5.5993 f
  I_SDRAM_TOP/I_SDRAM_IF/n5517 (net)
                               2   1.4891 
  I_SDRAM_TOP/I_SDRAM_IF/U7140/A2 (AO22X1_RVT)
                                            0.0000   0.0790   1.0000   0.0000   0.0000 &   5.5993 f
  I_SDRAM_TOP/I_SDRAM_IF/U7140/Y (AO22X1_RVT)        0.0861   1.0000            0.3013 &   5.9006 f
  I_SDRAM_TOP/I_SDRAM_IF/N3527 (net)
                               1   0.9473 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_/D (SDFFNARX1_HVT)
                                            0.0110   0.0861   1.0000   0.0077   0.0077 &   5.9083 f
  data arrival time                                                                        5.9083

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.1055     7.4018
  clock uncertainty                                                            -0.1000     7.3018
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_/CLK (SDFFNARX1_HVT)                      7.3018 f
  library setup time                                          1.0000           -1.4431     5.8587
  data required time                                                                       5.8587
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8587
  data arrival time                                                                       -5.9083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0496


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__31_/Q (SDFFNARX1_HVT)
                                                     0.2425   1.0000            1.1460 &   4.4731 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_372 (net)
                               2   2.5717 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93_1481/A (NBUFFX4_LVT)
                                            0.0000   0.2425   1.0000   0.0000   0.0000 &   4.4731 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93_1481/Y (NBUFFX4_LVT)
                                                     0.0691   1.0000            0.2242 &   4.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_912 (net)
                               4   3.0966 
  I_SDRAM_TOP/I_SDRAM_IF/U7157/A2 (AO22X1_HVT)
                                            0.0000   0.0691   1.0000   0.0000   0.0000 &   4.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/U7157/Y (AO22X1_HVT)        0.1869   1.0000            0.5551 &   5.2524 f
  I_SDRAM_TOP/I_SDRAM_IF/n4299 (net)
                               1   1.3196 
  I_SDRAM_TOP/I_SDRAM_IF/U7159/A1 (OR2X1_RVT)
                                            0.0257   0.1869   1.0000   0.0181   0.0181 &   5.2705 f
  I_SDRAM_TOP/I_SDRAM_IF/U7159/Y (OR2X1_RVT)         0.0850   1.0000            0.3301 &   5.6006 f
  I_SDRAM_TOP/I_SDRAM_IF/n5880 (net)
                               2   2.0144 
  I_SDRAM_TOP/I_SDRAM_IF/U7163/A2 (AO22X1_RVT)
                                            0.0054   0.0850   1.0000   0.0037   0.0037 &   5.6043 f
  I_SDRAM_TOP/I_SDRAM_IF/U7163/Y (AO22X1_RVT)        0.0850   1.0000            0.3041 &   5.9084 f
  I_SDRAM_TOP/I_SDRAM_IF/N3602 (net)
                               1   0.8631 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0850   1.0000   0.0000   0.0000 &   5.9084 f
  data arrival time                                                                        5.9084

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.1055     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4426     5.8588
  data required time                                                                       5.8588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8588
  data arrival time                                                                       -5.9084
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0496


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614656798/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2203     1.2203
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__26_/CLK (SDFFARX2_HVT)
                                                     0.1100                     0.0000     1.2203 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__26_/Q (SDFFARX2_HVT)
                                                     0.2843   1.0000            1.4587 &   2.6789 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_27__26_ (net)
                               5   6.7308 
  I_SDRAM_TOP/I_SDRAM_IF/U11832/A2 (AO22X1_HVT)
                                            0.0000   0.2843   1.0000   0.0000   0.0001 &   2.6790 f
  I_SDRAM_TOP/I_SDRAM_IF/U11832/Y (AO22X1_HVT)       0.1870   1.0000            0.7327 &   3.4117 f
  I_SDRAM_TOP/I_SDRAM_IF/n8805 (net)
                               1   1.3160 
  I_SDRAM_TOP/I_SDRAM_IF/U11833/A2 (OR2X1_HVT)
                                            0.0105   0.1870   1.0000   0.0073   0.0073 &   3.4190 f
  I_SDRAM_TOP/I_SDRAM_IF/U11833/Y (OR2X1_HVT)        0.1700   1.0000            0.4553 &   3.8743 f
  I_SDRAM_TOP/I_SDRAM_IF/n8824 (net)
                               2   1.6163 
  I_SDRAM_TOP/I_SDRAM_IF/U11837/A2 (AO22X1_HVT)
                                            0.0147   0.1700   1.0000   0.0101   0.0102 &   3.8845 f
  I_SDRAM_TOP/I_SDRAM_IF/U11837/Y (AO22X1_HVT)       0.1851   1.0000            0.6357 &   4.5201 f
  I_SDRAM_TOP/I_SDRAM_IF/N1697 (net)
                               1   1.2601 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__22_/D (SDFFARX1_RVT)
                                            0.0350   0.1851   1.0000   0.0251   0.0251 &   4.5453 f
  data arrival time                                                                        4.5453

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.1146     5.2704
  clock uncertainty                                                            -0.1000     5.1704
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__22_/CLK (SDFFARX1_RVT)                       5.1704 r
  library setup time                                          1.0000           -0.6746     4.4958
  data required time                                                                       4.4958
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4958
  data arrival time                                                                       -4.5453
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0495


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2226     1.2226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__23_/CLK (SDFFARX1_HVT)
                                                     0.1263                     0.0000     1.2226 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__23_/Q (SDFFARX1_HVT)
                                                     0.3499   1.0000            1.3520 &   2.5746 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__23_ (net)
                               5   6.1828 
  I_SDRAM_TOP/I_SDRAM_IF/U2177/A2 (AO22X1_HVT)
                                            0.0000   0.3499   1.0000   0.0000   0.0001 &   2.5747 f
  I_SDRAM_TOP/I_SDRAM_IF/U2177/Y (AO22X1_HVT)        0.1654   1.0000            0.7618 &   3.3364 f
  I_SDRAM_TOP/I_SDRAM_IF/n806 (net)
                               1   0.6297 
  I_SDRAM_TOP/I_SDRAM_IF/U2180/A1 (OR2X1_HVT)
                                            0.0000   0.1654   1.0000   0.0000   0.0000 &   3.3364 f
  I_SDRAM_TOP/I_SDRAM_IF/U2180/Y (OR2X1_HVT)         0.1698   1.0000            0.5024 &   3.8389 f
  I_SDRAM_TOP/I_SDRAM_IF/n1392 (net)
                               2   1.6091 
  I_SDRAM_TOP/I_SDRAM_IF/U2184/A2 (AO22X1_HVT)
                                            0.0170   0.1698   1.0000   0.0118   0.0118 &   3.8507 f
  I_SDRAM_TOP/I_SDRAM_IF/U2184/Y (AO22X1_HVT)        0.2065   1.0000            0.6588 &   4.5094 f
  I_SDRAM_TOP/I_SDRAM_IF/N1152 (net)
                               1   1.9575 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/D (SDFFARX1_RVT)
                                            0.0252   0.2065   1.0000   0.0175   0.0176 &   4.5270 f
  data arrival time                                                                        4.5270

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0577     5.1577
  clock reconvergence pessimism                                                 0.0975     5.2552
  clock uncertainty                                                            -0.1000     5.1552
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/CLK (SDFFARX1_RVT)                       5.1552 r
  library setup time                                          1.0000           -0.6777     4.4775
  data required time                                                                       4.4775
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4775
  data arrival time                                                                       -4.5270
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0495


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58248/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2291     1.2291
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_/CLK (SDFFARX2_HVT)
                                                     0.1324                     0.0000     1.2291 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__11_/Q (SDFFARX2_HVT)
                                                     0.3088   1.0000            1.4988 &   2.7279 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__11_ (net)
                               5   8.3256 
  I_SDRAM_TOP/I_SDRAM_IF/U1953/A2 (AO22X1_HVT)
                                            0.0681   0.3088   1.0000   0.0451   0.0452 &   2.7731 f
  I_SDRAM_TOP/I_SDRAM_IF/U1953/Y (AO22X1_HVT)        0.1866   1.0000            0.7529 &   3.5260 f
  I_SDRAM_TOP/I_SDRAM_IF/n686 (net)
                               1   1.3033 
  I_SDRAM_TOP/I_SDRAM_IF/U1955/A1 (OR2X1_HVT)
                                            0.0159   0.1866   1.0000   0.0110   0.0110 &   3.5370 f
  I_SDRAM_TOP/I_SDRAM_IF/U1955/Y (OR2X1_HVT)         0.1836   1.0000            0.5329 &   4.0699 f
  I_SDRAM_TOP/I_SDRAM_IF/n1201 (net)
                               2   2.0493 
  I_SDRAM_TOP/I_SDRAM_IF/U1956/A4 (AO22X1_HVT)
                                            0.0268   0.1836   1.0000   0.0184   0.0184 &   4.0884 f
  I_SDRAM_TOP/I_SDRAM_IF/U1956/Y (AO22X1_HVT)        0.1986   1.0000            0.4696 &   4.5580 f
  I_SDRAM_TOP/I_SDRAM_IF/N1508 (net)
                               1   1.6996 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/D (SDFFARX1_RVT)
                                            0.0000   0.1986   1.0000   0.0000   0.0000 &   4.5580 f
  data arrival time                                                                        4.5580

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0628     5.1628
  clock reconvergence pessimism                                                 0.1176     5.2804
  clock uncertainty                                                            -0.1000     5.1804
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/CLK (SDFFARX1_RVT)                       5.1804 r
  library setup time                                          1.0000           -0.6718     4.5085
  data required time                                                                       4.5085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5085
  data arrival time                                                                       -4.5580
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0494


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__24_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__24_/Q (SDFFNARX1_HVT)
                                                     0.3035   1.0000            1.1971 &   4.5235 f
  I_SDRAM_TOP/I_SDRAM_IF/n1832 (net)
                               5   4.4400 
  I_SDRAM_TOP/I_SDRAM_IF/U9109/A1 (OA22X1_RVT)
                                            0.0653   0.3035   1.0000   0.0460   0.0461 &   4.5696 f
  I_SDRAM_TOP/I_SDRAM_IF/U9109/Y (OA22X1_RVT)        0.1094   1.0000            0.5208 &   5.0903 f
  I_SDRAM_TOP/I_SDRAM_IF/n5913 (net)
                               1   0.6712 
  I_SDRAM_TOP/I_SDRAM_IF/U9110/A2 (AND2X1_HVT)
                                            0.0057   0.1094   1.0000   0.0040   0.0040 &   5.0943 f
  I_SDRAM_TOP/I_SDRAM_IF/U9110/Y (AND2X1_HVT)        0.1898   1.0000            0.3668 &   5.4611 f
  I_SDRAM_TOP/I_SDRAM_IF/n5917 (net)
                               2   2.0322 
  I_SDRAM_TOP/I_SDRAM_IF/U9114/A2 (AO22X1_RVT)
                                            0.0304   0.1898   1.0000   0.0213   0.0213 &   5.4824 f
  I_SDRAM_TOP/I_SDRAM_IF/U9114/Y (AO22X1_RVT)        0.0949   1.0000            0.4001 &   5.8825 f
  I_SDRAM_TOP/I_SDRAM_IF/N3528 (net)
                               1   1.5895 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D (SDFFNARX1_HVT)
                                            0.0052   0.0949   1.0000   0.0036   0.0036 &   5.8861 f
  data arrival time                                                                        5.8861

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0894     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/CLK (SDFFNARX1_HVT)                      7.2865 f
  library setup time                                          1.0000           -1.4497     5.8368
  data required time                                                                       5.8368
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8368
  data arrival time                                                                       -5.8861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0493


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615456806/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2250     1.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/CLK (SDFFARX1_HVT)
                                                     0.1308                     0.0000     1.2250 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/Q (SDFFARX1_HVT)
                                                     0.3347   1.0000            1.3460 &   2.5710 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__0_ (net)
                               5   5.7658 
  I_SDRAM_TOP/I_SDRAM_IF/U1164/A2 (AO22X1_HVT)
                                            0.0290   0.3347   1.0000   0.0201   0.0201 &   2.5912 f
  I_SDRAM_TOP/I_SDRAM_IF/U1164/Y (AO22X1_HVT)        0.2025   1.0000            0.7921 &   3.3833 f
  I_SDRAM_TOP/I_SDRAM_IF/n323 (net)
                               1   1.8151 
  I_SDRAM_TOP/I_SDRAM_IF/U1167/A1 (OR2X1_HVT)
                                            0.0000   0.2025   1.0000   0.0000   0.0000 &   3.3833 f
  I_SDRAM_TOP/I_SDRAM_IF/U1167/Y (OR2X1_HVT)         0.1778   1.0000            0.5412 &   3.9244 f
  I_SDRAM_TOP/I_SDRAM_IF/n1870 (net)
                               2   1.8656 
  I_SDRAM_TOP/I_SDRAM_IF/U1172/A2 (AO22X1_HVT)
                                            0.0000   0.1778   1.0000   0.0000   0.0000 &   3.9245 f
  I_SDRAM_TOP/I_SDRAM_IF/U1172/Y (AO22X1_HVT)        0.1748   1.0000            0.6304 &   4.5548 f
  I_SDRAM_TOP/I_SDRAM_IF/N1319 (net)
                               1   0.9266 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__24_/D (SDFFARX1_RVT)
                                            0.0163   0.1748   1.0000   0.0113   0.0113 &   4.5661 f
  data arrival time                                                                        4.5661

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.1168     5.2767
  clock uncertainty                                                            -0.1000     5.1767
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__24_/CLK (SDFFARX1_RVT)                       5.1767 r
  library setup time                                          1.0000           -0.6599     4.5168
  data required time                                                                       4.5168
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5168
  data arrival time                                                                       -4.5661
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0493


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2250     1.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2250 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/Q (SDFFARX1_HVT)
                                                     0.1876   1.0000            1.2130 &   2.4379 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__28_ (net)
                               1   1.3846 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1043/A (INVX1_HVT)
                                            0.0260   0.1876   1.0000   0.0180   0.0180 &   2.4559 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1043/Y (INVX1_HVT)
                                                     0.1577   1.0000            0.2114 &   2.6672 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_475 (net)
                               2   2.1379 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042/A (INVX0_LVT)
                                            0.0180   0.1577   1.0000   0.0125   0.0125 &   2.6797 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042/Y (INVX0_LVT)
                                                     0.0977   1.0000            0.0839 &   2.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_474 (net)
                               4   3.2077 
  I_SDRAM_TOP/I_SDRAM_IF/U5189/A3 (OA22X1_HVT)
                                            0.0000   0.0977   1.0000   0.0000   0.0000 &   2.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/U5189/Y (OA22X1_HVT)        0.2389   1.0000            0.5915 &   3.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/n3163 (net)
                               1   1.2110 
  I_SDRAM_TOP/I_SDRAM_IF/U5191/A1 (AND2X1_HVT)
                                            0.0528   0.2389   1.0000   0.0380   0.0380 &   3.3932 f
  I_SDRAM_TOP/I_SDRAM_IF/U5191/Y (AND2X1_HVT)        0.1901   1.0000            0.4519 &   3.8450 f
  I_SDRAM_TOP/I_SDRAM_IF/n3202 (net)
                               2   2.0139 
  I_SDRAM_TOP/I_SDRAM_IF/U5195/A2 (AO22X1_HVT)
                                            0.0119   0.1901   1.0000   0.0083   0.0083 &   3.8533 f
  I_SDRAM_TOP/I_SDRAM_IF/U5195/Y (AO22X1_HVT)        0.1744   1.0000            0.6400 &   4.4933 f
  I_SDRAM_TOP/I_SDRAM_IF/N2103 (net)
                               1   0.9151 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__16_/D (SDFFARX1_RVT)
                                            0.0261   0.1744   1.0000   0.0185   0.0185 &   4.5119 f
  data arrival time                                                                        4.5119

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0499     5.1499
  clock reconvergence pessimism                                                 0.0826     5.2325
  clock uncertainty                                                            -0.1000     5.1325
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__16_/CLK (SDFFARX1_RVT)                       5.1325 r
  library setup time                                          1.0000           -0.6699     4.4626
  data required time                                                                       4.4626
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4626
  data arrival time                                                                       -4.5119
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0493


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[21] (SRAM2RW64x32)
                                                     0.0381   1.0000            0.1157 &   1.3252 f
  I_SDRAM_TOP/net_sdram_if_wDQ[53] (net)
                               1   1.3343 
  I_SDRAM_TOP/sram_fixcell_42/A (NBUFFX8_HVT)
                                            0.0000   0.0381   1.0000   0.0000   0.0000 &   1.3252 f
  I_SDRAM_TOP/sram_fixcell_42/Y (NBUFFX8_HVT)        0.2324   1.0000            0.2859 &   1.6111 f
  I_SDRAM_TOP/sram_fixnet_42 (net)
                               1  26.2205 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D (SDFFNARX1_HVT)
                                            0.0061   0.2327   1.0000   0.0043   0.0113 &   1.6224 f
  data arrival time                                                                        1.6224

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1050     3.1550
  clock reconvergence pessimism                                                 0.0347     3.1897
  clock uncertainty                                                            -0.1000     3.0897
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK (SDFFNARX1_HVT)                      3.0897 f
  library setup time                                          1.0000           -1.5165     1.5732
  data required time                                                                       1.5732
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5732
  data arrival time                                                                       -1.6224
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0492


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2275     3.2775
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__1_/CLK (SDFFNARX1_HVT)
                                                     0.0794                     0.0000     3.2775 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__1_/Q (SDFFNARX1_HVT)
                                                     0.3675   1.0000            1.2409 &   4.5184 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1049] (net)
                               5   6.2432 
  I_SDRAM_TOP/I_SDRAM_IF/U9990/A2 (AO22X1_HVT)
                                            0.0385   0.3675   1.0000   0.0267   0.0268 &   4.5451 f
  I_SDRAM_TOP/I_SDRAM_IF/U9990/Y (AO22X1_HVT)        0.1982   1.0000            0.8152 &   5.3603 f
  I_SDRAM_TOP/I_SDRAM_IF/n6688 (net)
                               1   1.6751 
  I_SDRAM_TOP/I_SDRAM_IF/U9991/A2 (OR2X1_HVT)
                                            0.0252   0.1982   1.0000   0.0176   0.0176 &   5.3779 f
  I_SDRAM_TOP/I_SDRAM_IF/U9991/Y (OR2X1_HVT)         0.2032   1.0000            0.4876 &   5.8655 f
  I_SDRAM_TOP/I_SDRAM_IF/n8128 (net)
                               2   2.6234 
  I_SDRAM_TOP/I_SDRAM_IF/U9995/A2 (AO22X1_HVT)
                                            0.0351   0.2032   1.0000   0.0251   0.0252 &   5.8907 f
  I_SDRAM_TOP/I_SDRAM_IF/U9995/Y (AO22X1_HVT)        0.1872   1.0000            0.6655 &   6.5561 f
  I_SDRAM_TOP/I_SDRAM_IF/N2401 (net)
                               1   1.3290 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/D (SDFFNARX1_RVT)
                                            0.0315   0.1872   1.0000   0.0226   0.0226 &   6.5787 f
  data arrival time                                                                        6.5787

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1073     7.2573
  clock reconvergence pessimism                                                 0.0834     7.3406
  clock uncertainty                                                            -0.1000     7.2406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK (SDFFNARX1_RVT)                       7.2406 f
  library setup time                                          1.0000           -0.7110     6.5296
  data required time                                                                       6.5296
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5296
  data arrival time                                                                       -6.5787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0491


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__18_/CLK (SDFFNARX1_HVT)
                                                     0.0763                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__18_/Q (SDFFNARX1_HVT)
                                                     0.3482   1.0000            1.2258 &   4.5513 f
  I_SDRAM_TOP/I_SDRAM_IF/n3261 (net)
                               5   5.6975 
  I_SDRAM_TOP/I_SDRAM_IF/U10626/A1 (OA22X1_HVT)
                                            0.0000   0.3482   1.0000   0.0000   0.0001 &   4.5513 f
  I_SDRAM_TOP/I_SDRAM_IF/U10626/Y (OA22X1_HVT)       0.2219   1.0000            0.8599 &   5.4112 f
  I_SDRAM_TOP/I_SDRAM_IF/n7245 (net)
                               1   0.6987 
  I_SDRAM_TOP/I_SDRAM_IF/U10628/A1 (AND2X1_RVT)
                                            0.0188   0.2219   1.0000   0.0131   0.0131 &   5.4243 f
  I_SDRAM_TOP/I_SDRAM_IF/U10628/Y (AND2X1_RVT)       0.0957   1.0000            0.3058 &   5.7301 f
  I_SDRAM_TOP/I_SDRAM_IF/n8638 (net)
                               2   2.7433 
  I_SDRAM_TOP/I_SDRAM_IF/U11751/A2 (AO22X1_LVT)
                                            0.0096   0.0957   1.0000   0.0067   0.0067 &   5.7368 f
  I_SDRAM_TOP/I_SDRAM_IF/U11751/Y (AO22X1_LVT)       0.0513   1.0000            0.1729 &   5.9096 f
  I_SDRAM_TOP/I_SDRAM_IF/N3490 (net)
                               1   1.2282 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0513   1.0000   0.0000   0.0000 &   5.9096 f
  data arrival time                                                                        5.9096

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1477     7.2977
  clock reconvergence pessimism                                                 0.0894     7.3871
  clock uncertainty                                                            -0.1000     7.2871
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__10_/CLK (SDFFNARX1_HVT)                      7.2871 f
  library setup time                                          1.0000           -1.4265     5.8605
  data required time                                                                       5.8605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8605
  data arrival time                                                                       -5.9096
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0491


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2742     3.3242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__4_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3242 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__4_/Q (SDFFNARX1_HVT)
                                                     0.3380   1.0000            1.2087 &   4.5329 f
  I_SDRAM_TOP/I_SDRAM_IF/n1782 (net)
                               5   5.4102 
  I_SDRAM_TOP/I_SDRAM_IF/U9349/A1 (OA22X1_HVT)
                                            0.0000   0.3380   1.0000   0.0000   0.0000 &   4.5329 f
  I_SDRAM_TOP/I_SDRAM_IF/U9349/Y (OA22X1_HVT)        0.2365   1.0000            0.8720 &   5.4049 f
  I_SDRAM_TOP/I_SDRAM_IF/n6157 (net)
                               1   1.1278 
  I_SDRAM_TOP/I_SDRAM_IF/U9350/A2 (AND2X1_RVT)
                                            0.0819   0.2365   1.0000   0.0591   0.0591 &   5.4640 f
  I_SDRAM_TOP/I_SDRAM_IF/U9350/Y (AND2X1_RVT)        0.0835   1.0000            0.3149 &   5.7789 f
  I_SDRAM_TOP/I_SDRAM_IF/n6163 (net)
                               2   1.7843 
  I_SDRAM_TOP/I_SDRAM_IF/U9356/A4 (AO22X1_LVT)
                                            0.0029   0.0835   1.0000   0.0020   0.0020 &   5.7809 f
  I_SDRAM_TOP/I_SDRAM_IF/U9356/Y (AO22X1_LVT)        0.0515   1.0000            0.1194 &   5.9003 f
  I_SDRAM_TOP/I_SDRAM_IF/N3971 (net)
                               1   1.2766 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0515   1.0000   0.0000   0.0000 &   5.9003 f
  data arrival time                                                                        5.9003

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2974
  clock reconvergence pessimism                                                 0.0891     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/CLK (SDFFNARX1_HVT)                      7.2865 f
  library setup time                                          1.0000           -1.4353     5.8512
  data required time                                                                       5.8512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8512
  data arrival time                                                                       -5.9003
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0491


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2284     3.2784
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2784 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/Q (SDFFNARX1_HVT)
                                                     0.3475   1.0000            1.2316 &   4.5100 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1073] (net)
                               5   5.6788 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41258/A2 (AO22X1_HVT)
                                            0.0000   0.3475   1.0000   0.0000   0.0001 &   4.5101 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41258/Y (AO22X1_HVT)
                                                     0.1744   1.0000            0.7714 &   5.2815 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22229 (net)
                               1   0.9059 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41257/A1 (OR2X1_RVT)
                                            0.0170   0.1744   1.0000   0.0117   0.0117 &   5.2933 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41257/Y (OR2X1_RVT)
                                                     0.0832   1.0000            0.3179 &   5.6112 f
  I_SDRAM_TOP/I_SDRAM_IF/n8501 (net)
                               2   1.8649 
  I_SDRAM_TOP/I_SDRAM_IF/U10531/A4 (AO22X1_RVT)
                                            0.0000   0.0832   1.0000   0.0000   0.0000 &   5.6112 f
  I_SDRAM_TOP/I_SDRAM_IF/U10531/Y (AO22X1_RVT)       0.0972   1.0000            0.2247 &   5.8359 f
  I_SDRAM_TOP/I_SDRAM_IF/N2377 (net)
                               1   1.8816 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/D (SDFFNARX1_HVT)
                                            0.0163   0.0972   1.0000   0.0114   0.0114 &   5.8473 f
  data arrival time                                                                        5.8473

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1072     7.2572
  clock reconvergence pessimism                                                 0.0834     7.3405
  clock uncertainty                                                            -0.1000     7.2405
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)                        7.2405 f
  library setup time                                          1.0000           -1.4423     5.7982
  data required time                                                                       5.7982
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7982
  data arrival time                                                                       -5.8473
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0491


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/Q (SDFFNARX1_HVT)
                                                     0.3260   1.0000            1.2118 &   4.5389 f
  I_SDRAM_TOP/I_SDRAM_IF/n17464 (net)
                               5   5.0718 
  I_SDRAM_TOP/I_SDRAM_IF/U8861/A2 (AO22X1_HVT)
                                            0.0679   0.3260   1.0000   0.0456   0.0456 &   4.5845 f
  I_SDRAM_TOP/I_SDRAM_IF/U8861/Y (AO22X1_HVT)        0.1990   1.0000            0.7808 &   5.3654 f
  I_SDRAM_TOP/I_SDRAM_IF/n5658 (net)
                               1   1.7007 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41080/A1 (OR2X1_LVT)
                                            0.0439   0.1990   1.0000   0.0309   0.0309 &   5.3963 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41080/Y (OR2X1_LVT)
                                                     0.0554   1.0000            0.2101 &   5.6063 f
  I_SDRAM_TOP/I_SDRAM_IF/n5754 (net)
                               2   1.7089 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40835/A2 (AO22X1_RVT)
                                            0.0000   0.0554   1.0000   0.0000   0.0000 &   5.6063 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40835/Y (AO22X1_RVT)
                                                     0.0871   1.0000            0.2848 &   5.8911 f
  I_SDRAM_TOP/I_SDRAM_IF/N2930 (net)
                               1   1.0224 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0871   1.0000   0.0000   0.0000 &   5.8911 f
  data arrival time                                                                        5.8911

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0894     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_/CLK (SDFFNARX1_HVT)                      7.2866 f
  library setup time                                          1.0000           -1.4445     5.8421
  data required time                                                                       5.8421
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8421
  data arrival time                                                                       -5.8911
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0490


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2281     3.2781
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2781 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/Q (SDFFNARX1_HVT)
                                                     0.3014   1.0000            1.2015 &   4.4796 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_992 (net)
                               5   4.3806 
  I_SDRAM_TOP/I_SDRAM_IF/U8290/A2 (AO22X1_HVT)
                                            0.0404   0.3014   1.0000   0.0275   0.0276 &   4.5072 f
  I_SDRAM_TOP/I_SDRAM_IF/U8290/Y (AO22X1_HVT)        0.1661   1.0000            0.7218 &   5.2290 f
  I_SDRAM_TOP/I_SDRAM_IF/n5169 (net)
                               1   0.6529 
  I_SDRAM_TOP/I_SDRAM_IF/U8292/A1 (OR2X1_RVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   5.2290 f
  I_SDRAM_TOP/I_SDRAM_IF/U8292/Y (OR2X1_RVT)         0.0908   1.0000            0.3190 &   5.5479 f
  I_SDRAM_TOP/I_SDRAM_IF/n6097 (net)
                               2   2.4711 
  I_SDRAM_TOP/I_SDRAM_IF/U8296/A2 (AO22X1_RVT)
                                            0.0075   0.0908   1.0000   0.0052   0.0052 &   5.5532 f
  I_SDRAM_TOP/I_SDRAM_IF/U8296/Y (AO22X1_RVT)        0.0885   1.0000            0.3143 &   5.8674 f
  I_SDRAM_TOP/I_SDRAM_IF/N2496 (net)
                               1   1.1453 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/D (SDFFNARX2_HVT)
                                            0.0000   0.0885   1.0000   0.0000   0.0000 &   5.8674 f
  data arrival time                                                                        5.8674

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1036     7.2536
  clock reconvergence pessimism                                                 0.0834     7.3370
  clock uncertainty                                                            -0.1000     7.2370
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK (SDFFNARX2_HVT)                       7.2370 f
  library setup time                                          1.0000           -1.4184     5.8185
  data required time                                                                       5.8185
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8185
  data arrival time                                                                       -5.8674
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0489


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2728     3.3228
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/CLK (SDFFNARX1_HVT)
                                                     0.0631                     0.0000     3.3228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/Q (SDFFNARX1_HVT)
                                                     0.2186   1.0000            1.1121 &   4.4349 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_95 (net)
                               2   1.8191 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_1646/A (NBUFFX2_LVT)
                                            0.0000   0.2186   1.0000   0.0000   0.0000 &   4.4350 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_1646/Y (NBUFFX2_LVT)
                                                     0.0637   1.0000            0.1796 &   4.6146 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1077 (net)
                               4   3.4023 
  I_SDRAM_TOP/I_SDRAM_IF/U11653/A2 (AO22X1_HVT)
                                            0.0017   0.0637   1.0000   0.0012   0.0012 &   4.6158 f
  I_SDRAM_TOP/I_SDRAM_IF/U11653/Y (AO22X1_HVT)       0.1732   1.0000            0.5349 &   5.1507 f
  I_SDRAM_TOP/I_SDRAM_IF/n8456 (net)
                               1   0.8749 
  I_SDRAM_TOP/I_SDRAM_IF/U11654/A2 (OR2X1_HVT)
                                            0.0094   0.1732   1.0000   0.0065   0.0065 &   5.1572 f
  I_SDRAM_TOP/I_SDRAM_IF/U11654/Y (OR2X1_HVT)        0.2037   1.0000            0.4738 &   5.6310 f
  I_SDRAM_TOP/I_SDRAM_IF/n8464 (net)
                               2   2.6394 
  I_SDRAM_TOP/I_SDRAM_IF/U11658/A2 (AO22X1_LVT)
                                            0.0385   0.2037   1.0000   0.0269   0.0270 &   5.6580 f
  I_SDRAM_TOP/I_SDRAM_IF/U11658/Y (AO22X1_LVT)       0.0561   1.0000            0.2422 &   5.9002 f
  I_SDRAM_TOP/I_SDRAM_IF/N4056 (net)
                               1   0.7581 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__6_/D (SDFFNARX1_HVT)
                                            0.0037   0.0561   1.0000   0.0026   0.0026 &   5.9027 f
  data arrival time                                                                        5.9027

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1487     7.2987
  clock reconvergence pessimism                                                 0.0891     7.3878
  clock uncertainty                                                            -0.1000     7.2878
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__6_/CLK (SDFFNARX1_HVT)                       7.2878 f
  library setup time                                          1.0000           -1.4338     5.8540
  data required time                                                                       5.8540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8540
  data arrival time                                                                       -5.9027
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0487


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615356805/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2137     1.2137
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2137 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/Q (SDFFARX1_HVT)
                                                     0.2992   1.0000            1.3081 &   2.5218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__8_ (net)
                               5   4.7785 
  I_SDRAM_TOP/I_SDRAM_IF/U5193/A1 (OA22X1_HVT)
                                            0.0000   0.2992   1.0000   0.0000   0.0000 &   2.5219 f
  I_SDRAM_TOP/I_SDRAM_IF/U5193/Y (OA22X1_HVT)        0.2299   1.0000            0.8313 &   3.3531 f
  I_SDRAM_TOP/I_SDRAM_IF/n3164 (net)
                               1   0.9443 
  I_SDRAM_TOP/I_SDRAM_IF/U5194/A2 (AND2X1_HVT)
                                            0.0465   0.2299   1.0000   0.0327   0.0327 &   3.3858 f
  I_SDRAM_TOP/I_SDRAM_IF/U5194/Y (AND2X1_HVT)        0.2052   1.0000            0.4726 &   3.8584 f
  I_SDRAM_TOP/I_SDRAM_IF/n3203 (net)
                               2   2.4527 
  I_SDRAM_TOP/I_SDRAM_IF/U5224/A2 (AO22X1_HVT)
                                            0.0293   0.2052   1.0000   0.0205   0.0206 &   3.8789 f
  I_SDRAM_TOP/I_SDRAM_IF/U5224/Y (AO22X1_HVT)        0.1719   1.0000            0.6491 &   4.5280 f
  I_SDRAM_TOP/I_SDRAM_IF/N2087 (net)
                               1   0.8345 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__0_/D (SDFFARX1_RVT)
                                            0.0237   0.1719   1.0000   0.0167   0.0167 &   4.5447 f
  data arrival time                                                                        4.5447

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0499     5.1499
  clock reconvergence pessimism                                                 0.1148     5.2647
  clock uncertainty                                                            -0.1000     5.1647
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__0_/CLK (SDFFARX1_RVT)                        5.1647 r
  library setup time                                          1.0000           -0.6686     4.4962
  data required time                                                                       4.4962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4962
  data arrival time                                                                       -4.5447
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0485


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/Q (SDFFNARX1_HVT)
                                                     0.3505   1.0000            1.2235 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_367 (net)
                               5   5.7634 
  I_SDRAM_TOP/I_SDRAM_IF/U7658/A2 (AO22X1_HVT)
                                            0.0351   0.3505   1.0000   0.0243   0.0244 &   4.5727 f
  I_SDRAM_TOP/I_SDRAM_IF/U7658/Y (AO22X1_HVT)        0.1988   1.0000            0.8014 &   5.3741 f
  I_SDRAM_TOP/I_SDRAM_IF/n4642 (net)
                               1   1.6935 
  I_SDRAM_TOP/I_SDRAM_IF/U7659/A2 (OR2X1_RVT)
                                            0.0093   0.1988   1.0000   0.0064   0.0064 &   5.3806 f
  I_SDRAM_TOP/I_SDRAM_IF/U7659/Y (OR2X1_RVT)         0.0912   1.0000            0.2875 &   5.6681 f
  I_SDRAM_TOP/I_SDRAM_IF/n5733 (net)
                               2   2.4732 
  I_SDRAM_TOP/I_SDRAM_IF/U7660/A4 (AO22X1_RVT)
                                            0.0112   0.0912   1.0000   0.0078   0.0078 &   5.6759 f
  I_SDRAM_TOP/I_SDRAM_IF/U7660/Y (AO22X1_RVT)        0.0914   1.0000            0.2141 &   5.8900 f
  I_SDRAM_TOP/I_SDRAM_IF/N3599 (net)
                               1   0.9505 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0000 &   5.8900 f
  data arrival time                                                                        5.8900

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0894     7.3872
  clock uncertainty                                                            -0.1000     7.2872
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__24_/CLK (SDFFNARX1_HVT)                      7.2872 f
  library setup time                                          1.0000           -1.4457     5.8415
  data required time                                                                       5.8415
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8415
  data arrival time                                                                       -5.8900
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0485


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2249     1.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__25_/CLK (SDFFARX2_HVT)
                                                     0.1069                     0.0000     1.2249 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__25_/Q (SDFFARX2_HVT)
                                                     0.3131   1.0000            1.4838 &   2.7087 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__25_ (net)
                               5   8.6066 
  I_SDRAM_TOP/I_SDRAM_IF/U344/A2 (AO22X1_HVT)
                                            0.0770   0.3131   1.0000   0.0554   0.0555 &   2.7642 f
  I_SDRAM_TOP/I_SDRAM_IF/U344/Y (AO22X1_HVT)         0.1786   1.0000            0.7478 &   3.5120 f
  I_SDRAM_TOP/I_SDRAM_IF/n70 (net)
                               1   1.0439 
  I_SDRAM_TOP/I_SDRAM_IF/U356/A1 (OR2X1_HVT)
                                            0.0199   0.1786   1.0000   0.0137   0.0138 &   3.5258 f
  I_SDRAM_TOP/I_SDRAM_IF/U356/Y (OR2X1_HVT)          0.1829   1.0000            0.5258 &   4.0516 f
  I_SDRAM_TOP/I_SDRAM_IF/n429 (net)
                               2   2.0307 
  I_SDRAM_TOP/I_SDRAM_IF/U357/A4 (AO22X1_HVT)
                                            0.0187   0.1829   1.0000   0.0130   0.0130 &   4.0645 f
  I_SDRAM_TOP/I_SDRAM_IF/U357/Y (AO22X1_HVT)         0.1808   1.0000            0.4511 &   4.5156 f
  I_SDRAM_TOP/I_SDRAM_IF/N572 (net)
                               1   1.1203 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/D (SDFFARX2_RVT)
                                            0.0095   0.1808   1.0000   0.0066   0.0066 &   4.5222 f
  data arrival time                                                                        4.5222

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0613     5.1613
  clock reconvergence pessimism                                                 0.0976     5.2589
  clock uncertainty                                                            -0.1000     5.1589
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/CLK (SDFFARX2_RVT)                         5.1589 r
  library setup time                                          1.0000           -0.6853     4.4737
  data required time                                                                       4.4737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4737
  data arrival time                                                                       -4.5222
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0485


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2267     1.2267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/CLK (SDFFARX1_HVT)
                                                     0.1272                     0.0000     1.2267 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/Q (SDFFARX1_HVT)
                                                     0.2781   1.0000            1.3087 &   2.5354 f
  I_SDRAM_TOP/I_SDRAM_IF/n17782 (net)
                               5   4.2066 
  I_SDRAM_TOP/I_SDRAM_IF/U4459/A2 (AO22X1_HVT)
                                            0.0239   0.2781   1.0000   0.0165   0.0166 &   2.5519 f
  I_SDRAM_TOP/I_SDRAM_IF/U4459/Y (AO22X1_HVT)        0.1694   1.0000            0.7065 &   3.2584 f
  I_SDRAM_TOP/I_SDRAM_IF/n2455 (net)
                               1   0.7575 
  I_SDRAM_TOP/I_SDRAM_IF/U4462/A1 (OR2X1_HVT)
                                            0.0000   0.1694   1.0000   0.0000   0.0000 &   3.2584 f
  I_SDRAM_TOP/I_SDRAM_IF/U4462/Y (OR2X1_HVT)         0.2177   1.0000            0.5421 &   3.8006 f
  I_SDRAM_TOP/I_SDRAM_IF/n2591 (net)
                               2   3.0499 
  I_SDRAM_TOP/I_SDRAM_IF/U4466/A2 (AO22X1_HVT)
                                            0.0115   0.2177   1.0000   0.0079   0.0080 &   3.8085 f
  I_SDRAM_TOP/I_SDRAM_IF/U4466/Y (AO22X1_HVT)        0.1953   1.0000            0.6861 &   4.4947 f
  I_SDRAM_TOP/I_SDRAM_IF/N1251 (net)
                               1   1.5894 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/D (SDFFARX1_RVT)
                                            0.0395   0.1953   1.0000   0.0284   0.0284 &   4.5231 f
  data arrival time                                                                        4.5231

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0570     5.1570
  clock reconvergence pessimism                                                 0.0975     5.2545
  clock uncertainty                                                            -0.1000     5.1545
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/CLK (SDFFARX1_RVT)                       5.1545 r
  library setup time                                          1.0000           -0.6800     4.4746
  data required time                                                                       4.4746
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4746
  data arrival time                                                                       -4.5231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0485


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2196     1.2196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__30_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2196 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__30_/Q (SDFFARX1_HVT)
                                                     0.3329   1.0000            1.3265 &   2.5461 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_5__30_ (net)
                               5   5.7083 
  I_SDRAM_TOP/I_SDRAM_IF/U3414/A2 (AO22X1_HVT)
                                            0.0298   0.3329   1.0000   0.0206   0.0207 &   2.5668 f
  I_SDRAM_TOP/I_SDRAM_IF/U3414/Y (AO22X1_HVT)        0.1761   1.0000            0.7614 &   3.3282 f
  I_SDRAM_TOP/I_SDRAM_IF/n1495 (net)
                               1   0.9612 
  I_SDRAM_TOP/I_SDRAM_IF/U3416/A1 (OR2X1_HVT)
                                            0.0163   0.1761   1.0000   0.0113   0.0113 &   3.3395 f
  I_SDRAM_TOP/I_SDRAM_IF/U3416/Y (OR2X1_HVT)         0.3089   1.0000            0.6030 &   3.9425 f
  I_SDRAM_TOP/I_SDRAM_IF/n2118 (net)
                               2   5.5403 
  I_SDRAM_TOP/I_SDRAM_IF/U4038/A2 (AO22X1_HVT)
                                            0.0000   0.3089   1.0000   0.0000   0.0002 &   3.9426 f
  I_SDRAM_TOP/I_SDRAM_IF/U4038/Y (AO22X1_HVT)        0.2314   1.0000            0.7954 &   4.7380 f
  I_SDRAM_TOP/I_SDRAM_IF/N644 (net)
                               1   2.7129 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/D (SDFFARX2_LVT)
                                            0.0378   0.2314   1.0000   0.0270   0.0271 &   4.7651 f
  data arrival time                                                                        4.7651

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0625     5.1625
  clock reconvergence pessimism                                                 0.0929     5.2555
  clock uncertainty                                                            -0.1000     5.1555
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/CLK (SDFFARX2_LVT)                        5.1555 r
  library setup time                                          1.0000           -0.4388     4.7167
  data required time                                                                       4.7167
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7167
  data arrival time                                                                       -4.7651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0484


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2270     1.2270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__29_/CLK (SDFFARX1_HVT)
                                                     0.1108                     0.0000     1.2270 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__29_/Q (SDFFARX1_HVT)
                                                     0.3258   1.0000            1.3258 &   2.5528 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__29_ (net)
                               5   5.5152 
  I_SDRAM_TOP/I_SDRAM_IF/U10812/A3 (OA22X1_HVT)
                                            0.0000   0.3258   1.0000   0.0000   0.0001 &   2.5529 f
  I_SDRAM_TOP/I_SDRAM_IF/U10812/Y (OA22X1_HVT)       0.2579   1.0000            0.8054 &   3.3582 f
  I_SDRAM_TOP/I_SDRAM_IF/n7407 (net)
                               1   1.8184 
  I_SDRAM_TOP/I_SDRAM_IF/U10814/A1 (AND2X1_HVT)
                                            0.0374   0.2579   1.0000   0.0265   0.0265 &   3.3847 f
  I_SDRAM_TOP/I_SDRAM_IF/U10814/Y (AND2X1_HVT)       0.2023   1.0000            0.4756 &   3.8603 f
  I_SDRAM_TOP/I_SDRAM_IF/n8358 (net)
                               2   2.3625 
  I_SDRAM_TOP/I_SDRAM_IF/U11599/A2 (AO22X1_HVT)
                                            0.0225   0.2023   1.0000   0.0156   0.0156 &   3.8759 f
  I_SDRAM_TOP/I_SDRAM_IF/U11599/Y (AO22X1_HVT)       0.1741   1.0000            0.6497 &   4.5257 f
  I_SDRAM_TOP/I_SDRAM_IF/N675 (net)
                               1   0.9056 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/D (SDFFARX1_RVT)
                                            0.0145   0.1741   1.0000   0.0103   0.0103 &   4.5359 f
  data arrival time                                                                        4.5359

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0600     5.1600
  clock reconvergence pessimism                                                 0.0976     5.2576
  clock uncertainty                                                            -0.1000     5.1576
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/CLK (SDFFARX1_RVT)                        5.1576 r
  library setup time                                          1.0000           -0.6701     4.4875
  data required time                                                                       4.4875
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4875
  data arrival time                                                                       -4.5359
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0484


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2318     3.2818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/Q (SDFFNARX1_HVT)
                                                     0.3746   1.0000            1.2539 &   4.5357 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_102 (net)
                               5   6.4442 
  I_SDRAM_TOP/I_SDRAM_IF/U9549/A2 (AO22X1_HVT)
                                            0.0498   0.3746   1.0000   0.0349   0.0350 &   4.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/U9549/Y (AO22X1_HVT)        0.1714   1.0000            0.7905 &   5.3612 f
  I_SDRAM_TOP/I_SDRAM_IF/n6336 (net)
                               1   0.8137 
  I_SDRAM_TOP/I_SDRAM_IF/U9551/A1 (OR2X1_RVT)
                                            0.0161   0.1714   1.0000   0.0111   0.0111 &   5.3723 f
  I_SDRAM_TOP/I_SDRAM_IF/U9551/Y (OR2X1_RVT)         0.0954   1.0000            0.3282 &   5.7005 f
  I_SDRAM_TOP/I_SDRAM_IF/n6793 (net)
                               2   2.8854 
  I_SDRAM_TOP/I_SDRAM_IF/U9555/A2 (AO22X1_LVT)
                                            0.0098   0.0954   1.0000   0.0068   0.0068 &   5.7073 f
  I_SDRAM_TOP/I_SDRAM_IF/U9555/Y (AO22X1_LVT)        0.0525   1.0000            0.1820 &   5.8893 f
  I_SDRAM_TOP/I_SDRAM_IF/N4075 (net)
                               1   2.2764 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0525   1.0000   0.0000   0.0000 &   5.8893 f
  data arrival time                                                                        5.8893

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1465     7.2965
  clock reconvergence pessimism                                                 0.0696     7.3661
  clock uncertainty                                                            -0.1000     7.2661
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/CLK (SDFFNARX1_HVT)                      7.2661 f
  library setup time                                          1.0000           -1.4252     5.8409
  data required time                                                                       5.8409
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8409
  data arrival time                                                                       -5.8893
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0484


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2590     3.3090
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_/Q (SDFFNARX1_HVT)
                                                     0.3575   1.0000            1.2345 &   4.5435 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_264 (net)
                               5   5.9614 
  I_SDRAM_TOP/I_SDRAM_IF/U5319/A4 (AO22X1_HVT)
                                            0.0479   0.3575   1.0000   0.0327   0.0327 &   4.5762 f
  I_SDRAM_TOP/I_SDRAM_IF/U5319/Y (AO22X1_HVT)        0.1666   1.0000            0.5506 &   5.1268 f
  I_SDRAM_TOP/I_SDRAM_IF/n3270 (net)
                               1   0.6641 
  I_SDRAM_TOP/I_SDRAM_IF/U5321/A1 (OR2X1_HVT)
                                            0.0122   0.1666   1.0000   0.0085   0.0085 &   5.1352 f
  I_SDRAM_TOP/I_SDRAM_IF/U5321/Y (OR2X1_HVT)         0.1753   1.0000            0.5087 &   5.6439 f
  I_SDRAM_TOP/I_SDRAM_IF/n4921 (net)
                               2   1.7880 
  I_SDRAM_TOP/I_SDRAM_IF/U5325/A2 (AO22X1_LVT)
                                            0.0106   0.1753   1.0000   0.0074   0.0074 &   5.6513 f
  I_SDRAM_TOP/I_SDRAM_IF/U5325/Y (AO22X1_LVT)        0.0697   1.0000            0.2217 &   5.8730 f
  I_SDRAM_TOP/I_SDRAM_IF/N3784 (net)
                               1   0.6750 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/D (SDFFNARX1_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000 &   5.8730 f
  data arrival time                                                                        5.8730

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1239     7.2739
  clock reconvergence pessimism                                                 0.0871     7.3611
  clock uncertainty                                                            -0.1000     7.2611
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/CLK (SDFFNARX1_HVT)                      7.2611 f
  library setup time                                          1.0000           -1.4364     5.8247
  data required time                                                                       5.8247
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8247
  data arrival time                                                                       -5.8730
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0483


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2698     3.3198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__23_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3198 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__23_/Q (SDFFNARX1_HVT)
                                                     0.2346   1.0000            1.1460 &   4.4658 f
  I_SDRAM_TOP/I_SDRAM_IF/n17726 (net)
                               2   2.3231 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_2443/A (NBUFFX2_LVT)
                                            0.0000   0.2346   1.0000   0.0000   0.0000 &   4.4658 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_2443/Y (NBUFFX2_LVT)
                                                     0.0673   1.0000            0.1884 &   4.6543 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1873 (net)
                               4   3.5886 
  I_SDRAM_TOP/I_SDRAM_IF/U10476/A2 (AO22X1_HVT)
                                            0.0000   0.0673   1.0000   0.0000   0.0000 &   4.6543 f
  I_SDRAM_TOP/I_SDRAM_IF/U10476/Y (AO22X1_HVT)       0.1796   1.0000            0.5457 &   5.2000 f
  I_SDRAM_TOP/I_SDRAM_IF/n7103 (net)
                               1   1.0802 
  I_SDRAM_TOP/I_SDRAM_IF/U10478/A1 (OR2X1_HVT)
                                            0.0151   0.1796   1.0000   0.0104   0.0104 &   5.2104 f
  I_SDRAM_TOP/I_SDRAM_IF/U10478/Y (OR2X1_HVT)        0.1728   1.0000            0.5173 &   5.7277 f
  I_SDRAM_TOP/I_SDRAM_IF/n8435 (net)
                               2   1.7067 
  I_SDRAM_TOP/I_SDRAM_IF/U11644/A4 (AO22X1_LVT)
                                            0.0076   0.1728   1.0000   0.0053   0.0053 &   5.7330 f
  I_SDRAM_TOP/I_SDRAM_IF/U11644/Y (AO22X1_LVT)       0.0500   1.0000            0.1626 &   5.8956 f
  I_SDRAM_TOP/I_SDRAM_IF/N3701 (net)
                               1   1.0253 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0500   1.0000   0.0000   0.0000 &   5.8956 f
  data arrival time                                                                        5.8956

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1489     7.2989
  clock reconvergence pessimism                                                 0.0801     7.3790
  clock uncertainty                                                            -0.1000     7.2790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__31_/CLK (SDFFNARX1_HVT)                      7.2790 f
  library setup time                                          1.0000           -1.4317     5.8474
  data required time                                                                       5.8474
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8474
  data arrival time                                                                       -5.8956
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0482


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] (SRAM2RW64x32)
                                                     0.0344   1.0000            0.1117 &   1.3211 f
  I_SDRAM_TOP/net_sdram_if_wDQ[45] (net)
                               1   0.8881 
  I_SDRAM_TOP/sram_fixcell_50/A (NBUFFX4_HVT)
                                            0.0000   0.0344   1.0000   0.0000   0.0000 &   1.3211 f
  I_SDRAM_TOP/sram_fixcell_50/Y (NBUFFX4_HVT)        0.2255   1.0000            0.2904 &   1.6115 f
  I_SDRAM_TOP/sram_fixnet_50 (net)
                               1  11.2102 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D (SDFFNARX1_HVT)
                                            0.0204   0.2255   1.0000   0.0137   0.0145 &   1.6260 f
  data arrival time                                                                        1.6260

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1059     3.1559
  clock reconvergence pessimism                                                 0.0347     3.1906
  clock uncertainty                                                            -0.1000     3.0906
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK (SDFFNARX1_HVT)                      3.0906 f
  library setup time                                          1.0000           -1.5127     1.5779
  data required time                                                                       1.5779
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5779
  data arrival time                                                                       -1.6260
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0481


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/Q (SDFFNARX1_HVT)
                                                     0.3129   1.0000            1.2060 &   4.5208 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_904 (net)
                               5   4.7052 
  I_SDRAM_TOP/I_SDRAM_IF/U8961/A2 (AO22X1_HVT)
                                            0.0000   0.3129   1.0000   0.0000   0.0000 &   4.5208 f
  I_SDRAM_TOP/I_SDRAM_IF/U8961/Y (AO22X1_HVT)        0.1691   1.0000            0.7355 &   5.2564 f
  I_SDRAM_TOP/I_SDRAM_IF/n5802 (net)
                               1   0.7468 
  I_SDRAM_TOP/I_SDRAM_IF/U8963/A1 (OR2X1_RVT)
                                            0.0107   0.1691   1.0000   0.0074   0.0074 &   5.2638 f
  I_SDRAM_TOP/I_SDRAM_IF/U8963/Y (OR2X1_RVT)         0.0776   1.0000            0.3060 &   5.5698 f
  I_SDRAM_TOP/I_SDRAM_IF/n9210 (net)
                               2   1.3486 
  I_SDRAM_TOP/I_SDRAM_IF/U8967/A2 (AO22X1_RVT)
                                            0.0035   0.0776   1.0000   0.0024   0.0024 &   5.5722 f
  I_SDRAM_TOP/I_SDRAM_IF/U8967/Y (AO22X1_RVT)        0.0932   1.0000            0.3112 &   5.8834 f
  I_SDRAM_TOP/I_SDRAM_IF/N2631 (net)
                               1   1.5479 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_/D (SDFFNARX1_HVT)
                                            0.0124   0.0932   1.0000   0.0084   0.0084 &   5.8918 f
  data arrival time                                                                        5.8918

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1402     7.2902
  clock reconvergence pessimism                                                 0.0988     7.3889
  clock uncertainty                                                            -0.1000     7.2889
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__6_/CLK (SDFFNARX1_HVT)                        7.2889 f
  library setup time                                          1.0000           -1.4452     5.8437
  data required time                                                                       5.8437
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8437
  data arrival time                                                                       -5.8918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0481


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0925     1.0925
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__0_/CLK (SDFFARX2_LVT)
                                                     0.1014                     0.0000     1.0925 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__0_/QN (SDFFARX2_LVT)
                                                     0.1613   1.0000            0.3527 &   1.4452 f
  I_PCI_TOP/mult_x_30_n811 (net)
                              12  12.4054 
  I_PCI_TOP/HFSINV_629_5734/A (INVX2_HVT)   0.0077   0.1613   1.0000   0.0053   0.0066 &   1.4518 f
  I_PCI_TOP/HFSINV_629_5734/Y (INVX2_HVT)            0.2234   1.0000            0.2248 &   1.6766 r
  I_PCI_TOP/HFSNET_224 (net)   6   8.1109 
  I_PCI_TOP/U5708/A1 (AO22X1_HVT)           0.0000   0.2234   1.0000   0.0000   0.0007 &   1.6774 r
  I_PCI_TOP/U5708/Y (AO22X1_HVT)                     0.2638   1.0000            0.6430 &   2.3204 r
  I_PCI_TOP/n6284 (net)        1   2.2987 
  I_PCI_TOP/U5709/A2 (AND2X1_HVT)           0.0887   0.2638   1.0000   0.0574   0.0575 &   2.3778 r
  I_PCI_TOP/U5709/Y (AND2X1_HVT)                     0.2668   1.0000            0.5858 &   2.9637 r
  I_PCI_TOP/n6368 (net)        2   3.9001 
  I_PCI_TOP/U5760/A3 (XOR3X2_HVT)           0.0121   0.2668   1.0000   0.0084   0.0084 &   2.9721 r
  I_PCI_TOP/U5760/Y (XOR3X2_HVT)                     0.2878   1.0000            0.7670 &   3.7391 f
  I_PCI_TOP/n6442 (net)        1   2.6434 
  I_PCI_TOP/U5795/A (FADDX1_RVT)            0.0000   0.2878   1.0000   0.0000   0.0000 &   3.7391 f
  I_PCI_TOP/U5795/S (FADDX1_RVT)                     0.1715   1.0000            0.7444 &   4.4835 r
  I_PCI_TOP/n6476 (net)        1   3.9730 
  I_PCI_TOP/U5808/A (FADDX1_RVT)            0.0339   0.1715   1.0000   0.0241   0.0241 &   4.5076 r
  I_PCI_TOP/U5808/S (FADDX1_RVT)                     0.1475   1.0000            0.5427 &   5.0504 f
  I_PCI_TOP/n6499 (net)        1   2.1299 
  I_PCI_TOP/U5817/A (FADDX1_LVT)            0.0000   0.1475   1.0000   0.0000   0.0000 &   5.0504 f
  I_PCI_TOP/U5817/S (FADDX1_LVT)                     0.0841   1.0000            0.2890 &   5.3394 f
  I_PCI_TOP/n6589 (net)        1   3.4439 
  I_PCI_TOP/U5849/A (FADDX1_LVT)            0.0093   0.0841   1.0000   0.0064   0.0065 &   5.3459 f
  I_PCI_TOP/U5849/CO (FADDX1_LVT)                    0.0687   1.0000            0.1912 &   5.5370 f
  I_PCI_TOP/n6584 (net)        1   2.3738 
  I_PCI_TOP/U5848/CI (FADDX1_LVT)           0.0027   0.0687   1.0000   0.0019   0.0019 &   5.5389 f
  I_PCI_TOP/U5848/CO (FADDX1_LVT)                    0.0640   1.0000            0.1555 &   5.6944 f
  I_PCI_TOP/n6581 (net)        1   1.7845 
  I_PCI_TOP/U5847/CI (FADDX1_LVT)           0.0000   0.0640   1.0000   0.0000   0.0000 &   5.6944 f
  I_PCI_TOP/U5847/CO (FADDX1_LVT)                    0.0616   1.0000            0.1498 &   5.8442 f
  I_PCI_TOP/n6578 (net)        1   1.5343 
  I_PCI_TOP/U5846/CI (FADDX1_LVT)           0.0000   0.0616   1.0000   0.0000   0.0000 &   5.8442 f
  I_PCI_TOP/U5846/CO (FADDX1_LVT)                    0.0651   1.0000            0.1541 &   5.9983 f
  I_PCI_TOP/n6575 (net)        1   1.9279 
  I_PCI_TOP/U5845/CI (FADDX1_LVT)           0.0000   0.0651   1.0000   0.0000   0.0000 &   5.9983 f
  I_PCI_TOP/U5845/CO (FADDX1_LVT)                    0.0692   1.0000            0.1611 &   6.1595 f
  I_PCI_TOP/n6572 (net)        1   2.4376 
  I_PCI_TOP/U5844/CI (FADDX1_LVT)           0.0000   0.0692   1.0000   0.0000   0.0000 &   6.1595 f
  I_PCI_TOP/U5844/CO (FADDX1_LVT)                    0.0652   1.0000            0.1576 &   6.3170 f
  I_PCI_TOP/n6569 (net)        1   1.9199 
  I_PCI_TOP/U5843/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   6.3171 f
  I_PCI_TOP/U5843/CO (FADDX1_LVT)                    0.0695   1.0000            0.1590 &   6.4761 f
  I_PCI_TOP/n6566 (net)        1   2.2298 
  I_PCI_TOP/U5842/CI (FADDX1_LVT)           0.0000   0.0695   1.0000   0.0000   0.0000 &   6.4761 f
  I_PCI_TOP/U5842/CO (FADDX1_LVT)                    0.0638   1.0000            0.1539 &   6.6300 f
  I_PCI_TOP/n6563 (net)        1   1.6380 
  I_PCI_TOP/U5841/CI (FADDX1_LVT)           0.0000   0.0638   1.0000   0.0000   0.0000 &   6.6300 f
  I_PCI_TOP/U5841/CO (FADDX1_LVT)                    0.0873   1.0000            0.1512 &   6.7812 f
  I_PCI_TOP/n6560 (net)        1   1.6393 
  I_PCI_TOP/U5840/CI (FADDX1_LVT)           0.0000   0.0873   1.0000   0.0000   0.0000 &   6.7812 f
  I_PCI_TOP/U5840/CO (FADDX1_LVT)                    0.0988   1.0000            0.1810 &   6.9621 f
  I_PCI_TOP/n6557 (net)        1   3.3441 
  I_PCI_TOP/U5839/CI (FADDX1_LVT)           0.0000   0.0988   1.0000   0.0000   0.0001 &   6.9622 f
  I_PCI_TOP/U5839/CO (FADDX1_LVT)                    0.0907   1.0000            0.1682 &   7.1304 f
  I_PCI_TOP/n6554 (net)        1   1.6508 
  I_PCI_TOP/U5838/CI (FADDX1_LVT)           0.0000   0.0907   1.0000   0.0000   0.0000 &   7.1304 f
  I_PCI_TOP/U5838/CO (FADDX1_LVT)                    0.0881   1.0000            0.1671 &   7.2975 f
  I_PCI_TOP/n6551 (net)        1   1.8614 
  I_PCI_TOP/U5837/CI (FADDX1_LVT)           0.0000   0.0881   1.0000   0.0000   0.0000 &   7.2975 f
  I_PCI_TOP/U5837/CO (FADDX1_LVT)                    0.0879   1.0000            0.1679 &   7.4655 f
  I_PCI_TOP/n6548 (net)        1   2.0176 
  I_PCI_TOP/U5836/CI (FADDX1_LVT)           0.0000   0.0879   1.0000   0.0000   0.0000 &   7.4655 f
  I_PCI_TOP/U5836/CO (FADDX1_LVT)                    0.0885   1.0000            0.1681 &   7.6336 f
  I_PCI_TOP/n6545 (net)        1   2.0407 
  I_PCI_TOP/U5835/CI (FADDX1_LVT)           0.0058   0.0885   1.0000   0.0040   0.0041 &   7.6376 f
  I_PCI_TOP/U5835/CO (FADDX1_LVT)                    0.0852   1.0000            0.1632 &   7.8009 f
  I_PCI_TOP/n6542 (net)        1   1.6540 
  I_PCI_TOP/U5834/CI (FADDX1_LVT)           0.0000   0.0852   1.0000   0.0000   0.0000 &   7.8009 f
  I_PCI_TOP/U5834/CO (FADDX1_LVT)                    0.0838   1.0000            0.1608 &   7.9616 f
  I_PCI_TOP/n6539 (net)        1   1.5870 
  I_PCI_TOP/U5833/CI (FADDX1_LVT)           0.0000   0.0838   1.0000   0.0000   0.0000 &   7.9617 f
  I_PCI_TOP/U5833/CO (FADDX1_LVT)                    0.0588   1.0000            0.1546 &   8.1162 f
  I_PCI_TOP/n8731 (net)        1   1.1812 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__31_/D (SDFFARX1_LVT)
                                            0.0002   0.0588   1.0000   0.0001   0.0001 &   8.1164 f
  data arrival time                                                                        8.1164

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9437     8.4437
  clock reconvergence pessimism                                                 0.0855     8.5292
  clock uncertainty                                                            -0.1000     8.4292
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__31_/CLK (SDFFARX1_LVT)                            8.4292 r
  library setup time                                          1.0000           -0.3609     8.0683
  data required time                                                                       8.0683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0683
  data arrival time                                                                       -8.1164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0480


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/Q (SDFFNARX1_HVT)
                                                     0.3257   1.0000            1.2145 &   4.5400 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_956 (net)
                               5   5.0642 
  I_SDRAM_TOP/I_SDRAM_IF/U11290/A2 (AO22X1_RVT)
                                            0.0346   0.3257   1.0000   0.0233   0.0234 &   4.5634 f
  I_SDRAM_TOP/I_SDRAM_IF/U11290/Y (AO22X1_RVT)       0.0866   1.0000            0.4942 &   5.0576 f
  I_SDRAM_TOP/I_SDRAM_IF/n7940 (net)
                               1   0.8399 
  I_SDRAM_TOP/I_SDRAM_IF/U11292/A1 (OR2X1_HVT)
                                            0.0000   0.0866   1.0000   0.0000   0.0000 &   5.0576 f
  I_SDRAM_TOP/I_SDRAM_IF/U11292/Y (OR2X1_HVT)        0.1710   1.0000            0.4375 &   5.4951 f
  I_SDRAM_TOP/I_SDRAM_IF/n9404 (net)
                               2   1.6523 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41323/A2 (AO22X1_RVT)
                                            0.0237   0.1710   1.0000   0.0167   0.0167 &   5.5118 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41323/Y (AO22X1_RVT)
                                                     0.0889   1.0000            0.3778 &   5.8896 f
  I_SDRAM_TOP/I_SDRAM_IF/N2585 (net)
                               1   1.1777 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   5.8896 f
  data arrival time                                                                        5.8896

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0870     7.3833
  clock uncertainty                                                            -0.1000     7.2833
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__23_/CLK (SDFFNARX1_HVT)                       7.2833 f
  library setup time                                          1.0000           -1.4416     5.8417
  data required time                                                                       5.8417
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8417
  data arrival time                                                                       -5.8896
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0480


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/Q (SDFFNARX1_HVT)
                                                     0.3353   1.0000            1.2127 &   4.5403 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_108 (net)
                               5   5.3331 
  I_SDRAM_TOP/I_SDRAM_IF/U9042/A1 (OA22X1_HVT)
                                            0.0372   0.3353   1.0000   0.0252   0.0252 &   4.5655 f
  I_SDRAM_TOP/I_SDRAM_IF/U9042/Y (OA22X1_HVT)        0.2245   1.0000            0.8527 &   5.4182 f
  I_SDRAM_TOP/I_SDRAM_IF/n5865 (net)
                               1   0.7697 
  I_SDRAM_TOP/I_SDRAM_IF/U9044/A1 (AND2X1_RVT)
                                            0.0117   0.2245   1.0000   0.0081   0.0081 &   5.4263 f
  I_SDRAM_TOP/I_SDRAM_IF/U9044/Y (AND2X1_RVT)        0.0935   1.0000            0.3055 &   5.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/n5908 (net)
                               2   2.5547 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40905/A2 (AO22X1_LVT)
                                            0.0000   0.0935   1.0000   0.0000   0.0000 &   5.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40905/Y (AO22X1_LVT)
                                                     0.0538   1.0000            0.1689 &   5.9007 f
  I_SDRAM_TOP/I_SDRAM_IF/N3987 (net)
                               1   0.9811 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0538   1.0000   0.0000   0.0000 &   5.9007 f
  data arrival time                                                                        5.9007

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1489     7.2989
  clock reconvergence pessimism                                                 0.0891     7.3879
  clock uncertainty                                                            -0.1000     7.2879
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/CLK (SDFFNARX1_HVT)                       7.2879 f
  library setup time                                          1.0000           -1.4351     5.8528
  data required time                                                                       5.8528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8528
  data arrival time                                                                       -5.9007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2698     3.3198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__7_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3198 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__7_/Q (SDFFNARX1_HVT)
                                                     0.2295   1.0000            1.1414 &   4.4612 f
  I_SDRAM_TOP/I_SDRAM_IF/n1742 (net)
                               2   2.1627 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1483/A (NBUFFX2_LVT)
                                            0.0243   0.2295   1.0000   0.0168   0.0168 &   4.4781 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1483/Y (NBUFFX2_LVT)
                                                     0.0665   1.0000            0.1865 &   4.6645 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_914 (net)
                               4   3.6789 
  I_SDRAM_TOP/I_SDRAM_IF/U9434/A2 (AO22X1_HVT)
                                            0.0000   0.0665   1.0000   0.0000   0.0000 &   4.6646 f
  I_SDRAM_TOP/I_SDRAM_IF/U9434/Y (AO22X1_HVT)        0.1706   1.0000            0.5338 &   5.1984 f
  I_SDRAM_TOP/I_SDRAM_IF/n6267 (net)
                               1   0.7942 
  I_SDRAM_TOP/I_SDRAM_IF/U9435/A2 (OR2X1_HVT)
                                            0.0000   0.1706   1.0000   0.0000   0.0000 &   5.1984 f
  I_SDRAM_TOP/I_SDRAM_IF/U9435/Y (OR2X1_HVT)         0.1858   1.0000            0.4599 &   5.6583 f
  I_SDRAM_TOP/I_SDRAM_IF/n6467 (net)
                               2   2.1157 
  I_SDRAM_TOP/I_SDRAM_IF/U9723/A2 (AO22X1_LVT)
                                            0.0234   0.1858   1.0000   0.0163   0.0163 &   5.6746 f
  I_SDRAM_TOP/I_SDRAM_IF/U9723/Y (AO22X1_LVT)        0.0467   1.0000            0.2283 &   5.9029 f
  I_SDRAM_TOP/I_SDRAM_IF/N3673 (net)
                               1   0.6292 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0467   1.0000   0.0000   0.0000 &   5.9029 f
  data arrival time                                                                        5.9029

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1404     7.2904
  clock reconvergence pessimism                                                 0.0878     7.3782
  clock uncertainty                                                            -0.1000     7.2782
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__3_/CLK (SDFFNARX1_HVT)                       7.2782 f
  library setup time                                          1.0000           -1.4232     5.8550
  data required time                                                                       5.8550
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8550
  data arrival time                                                                       -5.9029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__25_/CLK (SDFFARX1_HVT)
                                                     0.1118                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__25_/Q (SDFFARX1_HVT)
                                                     0.3461   1.0000            1.3390 &   2.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__25_ (net)
                               5   6.0750 
  I_SDRAM_TOP/I_SDRAM_IF/U796/A2 (AO22X1_HVT)
                                            0.0000   0.3461   1.0000   0.0000   0.0001 &   2.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/U796/Y (AO22X1_HVT)         0.1779   1.0000            0.7748 &   3.3372 f
  I_SDRAM_TOP/I_SDRAM_IF/n200 (net)
                               1   1.0164 
  I_SDRAM_TOP/I_SDRAM_IF/U798/A1 (OR2X1_HVT)
                                            0.0079   0.1779   1.0000   0.0054   0.0055 &   3.3427 f
  I_SDRAM_TOP/I_SDRAM_IF/U798/Y (OR2X1_HVT)          0.1934   1.0000            0.5325 &   3.8751 f
  I_SDRAM_TOP/I_SDRAM_IF/n7882 (net)
                               2   2.3393 
  I_SDRAM_TOP/I_SDRAM_IF/U805/A2 (AO22X1_HVT)
                                            0.0163   0.1934   1.0000   0.0113   0.0113 &   3.8864 f
  I_SDRAM_TOP/I_SDRAM_IF/U805/Y (AO22X1_HVT)         0.1674   1.0000            0.6333 &   4.5197 f
  I_SDRAM_TOP/I_SDRAM_IF/N1621 (net)
                               1   0.6909 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__9_/D (SDFFARX1_RVT)
                                            0.0000   0.1674   1.0000   0.0000   0.0000 &   4.5197 f
  data arrival time                                                                        4.5197

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0497     5.1497
  clock reconvergence pessimism                                                 0.0976     5.2472
  clock uncertainty                                                            -0.1000     5.1472
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__9_/CLK (SDFFARX1_RVT)                        5.1472 r
  library setup time                                          1.0000           -0.6752     4.4720
  data required time                                                                       4.4720
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4720
  data arrival time                                                                       -4.5197
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0477


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641857070/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2682     3.3182
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/Q (SDFFNARX1_HVT)
                                                     0.2530   1.0000            1.1586 &   4.4768 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_38 (net)
                               2   2.9031 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_102_1654/A (NBUFFX4_LVT)
                                            0.0000   0.2530   1.0000   0.0000   0.0000 &   4.4768 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_102_1654/Y (NBUFFX4_LVT)
                                                     0.0722   1.0000            0.2338 &   4.7106 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1085 (net)
                               4   3.8246 
  I_SDRAM_TOP/I_SDRAM_IF/U9835/A2 (AO22X1_HVT)
                                            0.0029   0.0722   1.0000   0.0020   0.0020 &   4.7126 f
  I_SDRAM_TOP/I_SDRAM_IF/U9835/Y (AO22X1_HVT)        0.1747   1.0000            0.5438 &   5.2564 f
  I_SDRAM_TOP/I_SDRAM_IF/n6571 (net)
                               1   0.9215 
  I_SDRAM_TOP/I_SDRAM_IF/U9836/A2 (OR2X1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   5.2564 f
  I_SDRAM_TOP/I_SDRAM_IF/U9836/Y (OR2X1_HVT)         0.1798   1.0000            0.4576 &   5.7140 f
  I_SDRAM_TOP/I_SDRAM_IF/n7989 (net)
                               2   1.9339 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41369/A4 (AO22X1_LVT)
                                            0.0356   0.1798   1.0000   0.0250   0.0250 &   5.7390 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41369/Y (AO22X1_LVT)
                                                     0.0682   1.0000            0.1682 &   5.9072 f
  I_SDRAM_TOP/I_SDRAM_IF/N4151 (net)
                               1   1.2495 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0682   1.0000   0.0000   0.0000 &   5.9072 f
  data arrival time                                                                        5.9072

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1442     7.2942
  clock reconvergence pessimism                                                 0.0987     7.3929
  clock uncertainty                                                            -0.1000     7.2929
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/CLK (SDFFNARX1_HVT)                       7.2929 f
  library setup time                                          1.0000           -1.4331     5.8598
  data required time                                                                       5.8598
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8598
  data arrival time                                                                       -5.9072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0474


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2726     3.3226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/Q (SDFFNARX1_HVT)
                                                     0.3656   1.0000            1.2247 &   4.5472 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_813 (net)
                               5   6.1885 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41432/A2 (AO22X1_HVT)
                                            0.0000   0.3656   1.0000   0.0000   0.0001 &   4.5473 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41432/Y (AO22X1_HVT)
                                                     0.1769   1.0000            0.7899 &   5.3372 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22298 (net)
                               1   0.9806 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41431/A1 (OR2X1_LVT)
                                            0.0000   0.1769   1.0000   0.0000   0.0000 &   5.3372 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41431/Y (OR2X1_LVT)
                                                     0.0578   1.0000            0.1995 &   5.5367 f
  I_SDRAM_TOP/I_SDRAM_IF/n4977 (net)
                               2   2.0652 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41335/A2 (AO22X1_RVT)
                                            0.0000   0.0578   1.0000   0.0000   0.0000 &   5.5367 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41335/Y (AO22X1_RVT)
                                                     0.0902   1.0000            0.2913 &   5.8280 f
  I_SDRAM_TOP/I_SDRAM_IF/N2824 (net)
                               1   1.2894 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__9_/D (SDFFNARX2_HVT)
                                            0.0117   0.0902   1.0000   0.0082   0.0082 &   5.8363 f
  data arrival time                                                                        5.8363

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0950     7.2450
  clock reconvergence pessimism                                                 0.0696     7.3146
  clock uncertainty                                                            -0.1000     7.2146
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__9_/CLK (SDFFNARX2_HVT)                       7.2146 f
  library setup time                                          1.0000           -1.4257     5.7889
  data required time                                                                       5.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7889
  data arrival time                                                                       -5.8363
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0474


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2772     3.3272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_/Q (SDFFNARX1_HVT)
                                                     0.3151   1.0000            1.1950 &   4.5221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_698 (net)
                               5   4.7634 
  I_SDRAM_TOP/I_SDRAM_IF/U5927/A2 (AO22X1_HVT)
                                            0.0000   0.3151   1.0000   0.0000   0.0000 &   4.5222 f
  I_SDRAM_TOP/I_SDRAM_IF/U5927/Y (AO22X1_HVT)        0.1900   1.0000            0.7619 &   5.2840 f
  I_SDRAM_TOP/I_SDRAM_IF/n3557 (net)
                               1   1.4104 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41179/A2 (OR2X1_RVT)
                                            0.0376   0.1900   1.0000   0.0263   0.0264 &   5.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41179/Y (OR2X1_RVT)
                                                     0.0847   1.0000            0.2758 &   5.5861 f
  I_SDRAM_TOP/I_SDRAM_IF/n4246 (net)
                               2   1.9403 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41101/A2 (AO22X1_RVT)
                                            0.0030   0.0847   1.0000   0.0021   0.0021 &   5.5882 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41101/Y (AO22X1_RVT)
                                                     0.0864   1.0000            0.3063 &   5.8945 f
  I_SDRAM_TOP/I_SDRAM_IF/N3023 (net)
                               1   0.9734 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_/D (SDFFNARX1_HVT)
                                            0.0068   0.0864   1.0000   0.0047   0.0047 &   5.8992 f
  data arrival time                                                                        5.8992

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1514     7.3014
  clock reconvergence pessimism                                                 0.1000     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4494     5.8520
  data required time                                                                       5.8520
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8520
  data arrival time                                                                       -5.8992
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0473


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58527/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2759     3.3259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/CLK (SDFFNARX1_HVT)
                                                     0.0777                     0.0000     3.3259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/Q (SDFFNARX1_HVT)
                                                     0.1953   1.0000            1.0955 &   4.4214 f
  I_SDRAM_TOP/I_SDRAM_IF/n17420 (net)
                               1   1.0628 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_32_inst_37248/A (NBUFFX4_LVT)
                                            0.0000   0.1953   1.0000   0.0000   0.0000 &   4.4214 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_32_inst_37248/Y (NBUFFX4_LVT)
                                                     0.0611   1.0000            0.1970 &   4.6184 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_32_4571 (net)
                               4   3.4522 
  I_SDRAM_TOP/I_SDRAM_IF/U9566/A2 (AO22X1_HVT)
                                            0.0000   0.0611   1.0000   0.0000   0.0000 &   4.6184 f
  I_SDRAM_TOP/I_SDRAM_IF/U9566/Y (AO22X1_HVT)        0.1655   1.0000            0.5228 &   5.1413 f
  I_SDRAM_TOP/I_SDRAM_IF/n6346 (net)
                               1   0.6365 
  I_SDRAM_TOP/I_SDRAM_IF/U9568/A1 (OR2X1_HVT)
                                            0.0000   0.1655   1.0000   0.0000   0.0000 &   5.1413 f
  I_SDRAM_TOP/I_SDRAM_IF/U9568/Y (OR2X1_HVT)         0.1826   1.0000            0.5147 &   5.6559 f
  I_SDRAM_TOP/I_SDRAM_IF/n6862 (net)
                               2   2.0281 
  I_SDRAM_TOP/I_SDRAM_IF/U10230/A2 (AO22X1_LVT)
                                            0.0366   0.1826   1.0000   0.0263   0.0263 &   5.6822 f
  I_SDRAM_TOP/I_SDRAM_IF/U10230/Y (AO22X1_LVT)       0.0525   1.0000            0.2352 &   5.9175 f
  I_SDRAM_TOP/I_SDRAM_IF/N3486 (net)
                               1   1.4607 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__6_/D (SDFFNARX1_HVT)
                                            0.0043   0.0525   1.0000   0.0030   0.0030 &   5.9204 f
  data arrival time                                                                        5.9204

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1477     7.2977
  clock reconvergence pessimism                                                 0.1027     7.4004
  clock uncertainty                                                            -0.1000     7.3004
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__6_/CLK (SDFFNARX1_HVT)                       7.3004 f
  library setup time                                          1.0000           -1.4272     5.8732
  data required time                                                                       5.8732
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8732
  data arrival time                                                                       -5.9204
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0472


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2099     1.2099
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__30_/CLK (SDFFARX1_HVT)
                                                     0.0919                     0.0000     1.2099 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__30_/Q (SDFFARX1_HVT)
                                                     0.3533   1.0000            1.3289 &   2.5388 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__30_ (net)
                               5   6.2721 
  I_SDRAM_TOP/I_SDRAM_IF/U2442/A2 (AO22X1_HVT)
                                            0.0000   0.3533   1.0000   0.0000   0.0001 &   2.5389 f
  I_SDRAM_TOP/I_SDRAM_IF/U2442/Y (AO22X1_HVT)        0.1723   1.0000            0.7737 &   3.3126 f
  I_SDRAM_TOP/I_SDRAM_IF/n945 (net)
                               1   0.8415 
  I_SDRAM_TOP/I_SDRAM_IF/U2444/A1 (OR2X1_HVT)
                                            0.0000   0.1723   1.0000   0.0000   0.0000 &   3.3126 f
  I_SDRAM_TOP/I_SDRAM_IF/U2444/Y (OR2X1_HVT)         0.2092   1.0000            0.5386 &   3.8512 f
  I_SDRAM_TOP/I_SDRAM_IF/n2167 (net)
                               2   2.8007 
  I_SDRAM_TOP/I_SDRAM_IF/U2450/A2 (AO22X1_HVT)
                                            0.0147   0.2092   1.0000   0.0102   0.0102 &   3.8614 f
  I_SDRAM_TOP/I_SDRAM_IF/U2450/Y (AO22X1_HVT)        0.1690   1.0000            0.6485 &   4.5099 f
  I_SDRAM_TOP/I_SDRAM_IF/N1499 (net)
                               1   0.7432 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/D (SDFFARX1_RVT)
                                            0.0000   0.1690   1.0000   0.0000   0.0000 &   4.5099 f
  data arrival time                                                                        4.5099

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0454     5.1454
  clock reconvergence pessimism                                                 0.0929     5.2384
  clock uncertainty                                                            -0.1000     5.1384
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK (SDFFARX1_RVT)                       5.1384 r
  library setup time                                          1.0000           -0.6757     4.4627
  data required time                                                                       4.4627
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4627
  data arrival time                                                                       -4.5099
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0472


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2753     3.3253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/Q (SDFFNARX1_HVT)
                                                     0.3216   1.0000            1.2119 &   4.5371 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_731 (net)
                               5   4.9503 
  I_SDRAM_TOP/I_SDRAM_IF/U8462/A1 (OA22X1_HVT)
                                            0.0297   0.3216   1.0000   0.0206   0.0206 &   4.5577 f
  I_SDRAM_TOP/I_SDRAM_IF/U8462/Y (OA22X1_HVT)        0.2216   1.0000            0.8371 &   5.3949 f
  I_SDRAM_TOP/I_SDRAM_IF/n5303 (net)
                               1   0.6906 
  I_SDRAM_TOP/I_SDRAM_IF/U8464/A1 (AND2X1_RVT)
                                            0.0000   0.2216   1.0000   0.0000   0.0000 &   5.3949 f
  I_SDRAM_TOP/I_SDRAM_IF/U8464/Y (AND2X1_RVT)        0.0770   1.0000            0.2884 &   5.6833 f
  I_SDRAM_TOP/I_SDRAM_IF/n6168 (net)
                               2   1.4533 
  I_SDRAM_TOP/I_SDRAM_IF/U8465/A4 (AO22X1_RVT)
                                            0.0045   0.0770   1.0000   0.0031   0.0031 &   5.6865 f
  I_SDRAM_TOP/I_SDRAM_IF/U8465/Y (AO22X1_RVT)        0.0835   1.0000            0.2015 &   5.8879 f
  I_SDRAM_TOP/I_SDRAM_IF/N2969 (net)
                               1   0.7504 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0835   1.0000   0.0000   0.0000 &   5.8879 f
  data arrival time                                                                        5.8879

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.0870     7.3811
  clock uncertainty                                                            -0.1000     7.2811
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/CLK (SDFFNARX1_HVT)                      7.2811 f
  library setup time                                          1.0000           -1.4403     5.8408
  data required time                                                                       5.8408
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8408
  data arrival time                                                                       -5.8879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0471


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2248     1.2248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/CLK (SDFFARX1_HVT)
                                                     0.1308                     0.0000     1.2248 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/Q (SDFFARX1_HVT)
                                                     0.2992   1.0000            1.3243 &   2.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__20_ (net)
                               5   4.7869 
  I_SDRAM_TOP/I_SDRAM_IF/U5073/A1 (OA22X1_HVT)
                                            0.0000   0.2992   1.0000   0.0000   0.0000 &   2.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/U5073/Y (OA22X1_HVT)        0.2331   1.0000            0.8350 &   3.3841 f
  I_SDRAM_TOP/I_SDRAM_IF/n3046 (net)
                               1   1.0212 
  I_SDRAM_TOP/I_SDRAM_IF/U5075/A1 (AND2X1_HVT)
                                            0.0352   0.2331   1.0000   0.0250   0.0250 &   3.4092 f
  I_SDRAM_TOP/I_SDRAM_IF/U5075/Y (AND2X1_HVT)        0.1760   1.0000            0.4356 &   3.8448 f
  I_SDRAM_TOP/I_SDRAM_IF/n3108 (net)
                               2   1.6196 
  I_SDRAM_TOP/I_SDRAM_IF/U5079/A2 (AO22X1_HVT)
                                            0.0307   0.1760   1.0000   0.0220   0.0220 &   3.8668 f
  I_SDRAM_TOP/I_SDRAM_IF/U5079/Y (AO22X1_HVT)        0.1877   1.0000            0.6434 &   4.5102 f
  I_SDRAM_TOP/I_SDRAM_IF/N1311 (net)
                               1   1.3440 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__16_/D (SDFFARX1_RVT)
                                            0.0269   0.1877   1.0000   0.0190   0.0190 &   4.5293 f
  data arrival time                                                                        4.5293

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0566     5.1566
  clock reconvergence pessimism                                                 0.0929     5.2495
  clock uncertainty                                                            -0.1000     5.1495
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__16_/CLK (SDFFARX1_RVT)                       5.1495 r
  library setup time                                          1.0000           -0.6673     4.4822
  data required time                                                                       4.4822
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4822
  data arrival time                                                                       -4.5293
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0471


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2733     3.3233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/Q (SDFFNARX1_HVT)
                                                     0.2955   1.0000            1.1863 &   4.5096 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_664 (net)
                               4   4.2104 
  I_SDRAM_TOP/I_SDRAM_IF/U9370/A1 (OA22X1_HVT)
                                            0.0527   0.2955   1.0000   0.0367   0.0367 &   4.5463 f
  I_SDRAM_TOP/I_SDRAM_IF/U9370/Y (OA22X1_HVT)        0.2495   1.0000            0.8534 &   5.3997 f
  I_SDRAM_TOP/I_SDRAM_IF/n6187 (net)
                               1   1.5600 
  I_SDRAM_TOP/I_SDRAM_IF/U9371/A2 (AND2X1_RVT)
                                            0.0254   0.2495   1.0000   0.0176   0.0176 &   5.4173 f
  I_SDRAM_TOP/I_SDRAM_IF/U9371/Y (AND2X1_RVT)        0.0936   1.0000            0.3350 &   5.7523 f
  I_SDRAM_TOP/I_SDRAM_IF/n6210 (net)
                               2   2.5545 
  I_SDRAM_TOP/I_SDRAM_IF/U9372/A4 (AO22X1_LVT)
                                            0.0088   0.0936   1.0000   0.0061   0.0061 &   5.7585 f
  I_SDRAM_TOP/I_SDRAM_IF/U9372/Y (AO22X1_LVT)        0.0852   1.0000            0.1331 &   5.8916 f
  I_SDRAM_TOP/I_SDRAM_IF/N3053 (net)
                               1   2.2202 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000 &   5.8916 f
  data arrival time                                                                        5.8916

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1481     7.2981
  clock reconvergence pessimism                                                 0.0894     7.3875
  clock uncertainty                                                            -0.1000     7.2875
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/CLK (SDFFNARX1_HVT)                      7.2875 f
  library setup time                                          1.0000           -1.4429     5.8446
  data required time                                                                       5.8446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8446
  data arrival time                                                                       -5.8916
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0470


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2722     3.3222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3222 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/Q (SDFFNARX1_HVT)
                                                     0.2520   1.0000            1.1414 &   4.4636 f
  I_SDRAM_TOP/I_SDRAM_IF/n12259 (net)
                               2   2.8706 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_6285/A (NBUFFX4_RVT)
                                            0.0289   0.2520   1.0000   0.0200   0.0201 &   4.4836 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_6285/Y (NBUFFX4_RVT)
                                                     0.0833   1.0000            0.2940 &   4.7777 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_12 (net)
                               4   4.5239 
  I_SDRAM_TOP/I_SDRAM_IF/U9123/A1 (OA22X1_HVT)
                                            0.0056   0.0833   1.0000   0.0039   0.0039 &   4.7816 f
  I_SDRAM_TOP/I_SDRAM_IF/U9123/Y (OA22X1_HVT)        0.2208   1.0000            0.6356 &   5.4171 f
  I_SDRAM_TOP/I_SDRAM_IF/n5924 (net)
                               1   0.6659 
  I_SDRAM_TOP/I_SDRAM_IF/U9124/A2 (AND2X1_RVT)
                                            0.0000   0.2208   1.0000   0.0000   0.0000 &   5.4171 f
  I_SDRAM_TOP/I_SDRAM_IF/U9124/Y (AND2X1_RVT)        0.0894   1.0000            0.3095 &   5.7266 f
  I_SDRAM_TOP/I_SDRAM_IF/n6162 (net)
                               2   2.2510 
  I_SDRAM_TOP/I_SDRAM_IF/U9355/A2 (AO22X1_LVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0000 &   5.7266 f
  I_SDRAM_TOP/I_SDRAM_IF/U9355/Y (AO22X1_LVT)        0.0632   1.0000            0.1694 &   5.8960 f
  I_SDRAM_TOP/I_SDRAM_IF/N3876 (net)
                               1   1.3286 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0632   1.0000   0.0000   0.0000 &   5.8960 f
  data arrival time                                                                        5.8960

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1496     7.2996
  clock reconvergence pessimism                                                 0.0891     7.3886
  clock uncertainty                                                            -0.1000     7.2886
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/CLK (SDFFNARX1_HVT)                      7.2886 f
  library setup time                                          1.0000           -1.4396     5.8491
  data required time                                                                       5.8491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8491
  data arrival time                                                                       -5.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0469


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58528/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2772     3.3272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/CLK (SDFFNARX1_HVT)
                                                     0.0701                     0.0000     3.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/Q (SDFFNARX1_HVT)
                                                     0.3330   1.0000            1.2112 &   4.5384 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_78 (net)
                               5   5.2690 
  I_SDRAM_TOP/I_SDRAM_IF/U9403/A2 (AO22X1_HVT)
                                            0.0202   0.3330   1.0000   0.0140   0.0141 &   4.5525 f
  I_SDRAM_TOP/I_SDRAM_IF/U9403/Y (AO22X1_HVT)        0.1782   1.0000            0.7641 &   5.3165 f
  I_SDRAM_TOP/I_SDRAM_IF/n6244 (net)
                               1   1.0257 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40989/A2 (OR2X1_RVT)
                                            0.0123   0.1782   1.0000   0.0085   0.0085 &   5.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40989/Y (OR2X1_RVT)
                                                     0.0875   1.0000            0.2721 &   5.5972 f
  I_SDRAM_TOP/I_SDRAM_IF/n6435 (net)
                               2   2.2086 
  I_SDRAM_TOP/I_SDRAM_IF/U4863/A1 (AO22X1_RVT)
                                            0.0055   0.0875   1.0000   0.0038   0.0038 &   5.6010 f
  I_SDRAM_TOP/I_SDRAM_IF/U4863/Y (AO22X1_RVT)        0.0870   1.0000            0.3008 &   5.9018 f
  I_SDRAM_TOP/I_SDRAM_IF/N4054 (net)
                               1   1.0225 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0870   1.0000   0.0000   0.0000 &   5.9018 f
  data arrival time                                                                        5.9018

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1513     7.3013
  clock reconvergence pessimism                                                 0.1004     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/CLK (SDFFNARX1_HVT)                       7.3017 f
  library setup time                                          1.0000           -1.4467     5.8550
  data required time                                                                       5.8550
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8550
  data arrival time                                                                       -5.9018
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0468


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2764     1.2764
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_LVT)
                                                     0.0367                     0.0000     1.2764 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_LVT)
                                                     0.0507   1.0000            0.1536 &   1.4300 f
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   6.1805 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0098   0.0507   1.0000   0.0064   0.0065 &   1.4365 f
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.0769   1.0000            0.1153 &   1.5517 f
  I_RISC_CORE/n1525 (net)     14  17.2467 
  I_RISC_CORE/U251/A2 (AND2X1_LVT)          0.0000   0.0769   1.0000   0.0000  -0.0000 &   1.5517 f
  I_RISC_CORE/U251/Y (AND2X1_LVT)                    0.0320   1.0000            0.0757 &   1.6274 f
  I_RISC_CORE/n26 (net)        3   2.8490 
  I_RISC_CORE/U252/A (INVX0_HVT)            0.0012   0.0320   1.0000   0.0008   0.0008 &   1.6283 f
  I_RISC_CORE/U252/Y (INVX0_HVT)                     0.0355   1.0000            0.0416 &   1.6699 r
  I_RISC_CORE/n21 (net)        1   1.3591 
  I_RISC_CORE/U253/A3 (OA21X1_HVT)          0.0026   0.0355   1.0000   0.0018   0.0018 &   1.6717 r
  I_RISC_CORE/U253/Y (OA21X1_HVT)                    0.0763   1.0000            0.1351 &   1.8068 r
  I_RISC_CORE/n702 (net)       3   3.7143 
  I_RISC_CORE/U255/A3 (AO22X1_LVT)          0.0066   0.0763   1.0000   0.0046   0.0046 &   1.8114 r
  I_RISC_CORE/U255/Y (AO22X1_LVT)                    0.0403   1.0000            0.0685 &   1.8799 r
  I_RISC_CORE/n85 (net)        1   3.4133 
  I_RISC_CORE/U344/A (FADDX1_LVT)           0.0025   0.0403   1.0000   0.0018   0.0018 &   1.8817 r
  I_RISC_CORE/U344/CO (FADDX1_LVT)                   0.0416   1.0000            0.0836 &   1.9653 r
  I_RISC_CORE/n309 (net)       1   2.6783 
  I_RISC_CORE/U622/CI (FADDX1_LVT)          0.0000   0.0416   1.0000   0.0000   0.0000 &   1.9653 r
  I_RISC_CORE/U622/CO (FADDX1_LVT)                   0.0437   1.0000            0.0790 &   2.0444 r
  I_RISC_CORE/n875 (net)       1   2.8388 
  I_RISC_CORE/U1221/CI (FADDX1_LVT)         0.0000   0.0437   1.0000   0.0000   0.0000 &   2.0444 r
  I_RISC_CORE/U1221/CO (FADDX1_LVT)                  0.0527   1.0000            0.0873 &   2.1317 r
  I_RISC_CORE/n311 (net)       3   4.0776 
  I_RISC_CORE/U624/A1 (NAND2X0_LVT)         0.0033   0.0527   1.0000   0.0023   0.0023 &   2.1340 r
  I_RISC_CORE/U624/Y (NAND2X0_LVT)                   0.0349   1.0000            0.0243 &   2.1583 f
  I_RISC_CORE/n315 (net)       1   0.6234 
  I_RISC_CORE/U629/A1 (AO22X1_LVT)          0.0000   0.0349   1.0000   0.0000   0.0000 &   2.1583 f
  I_RISC_CORE/U629/Y (AO22X1_LVT)                    0.0340   1.0000            0.0734 &   2.2317 f
  I_RISC_CORE/n316 (net)       2   3.5734 
  I_RISC_CORE/U631/A1 (NAND2X0_LVT)         0.0016   0.0340   1.0000   0.0011   0.0012 &   2.2329 f
  I_RISC_CORE/U631/Y (NAND2X0_LVT)                   0.0472   1.0000            0.0403 &   2.2732 r
  I_RISC_CORE/n318 (net)       1   0.9590 
  I_RISC_CORE/U634/A3 (AOI22X1_LVT)         0.0049   0.0472   1.0000   0.0034   0.0034 &   2.2766 r
  I_RISC_CORE/U634/Y (AOI22X1_LVT)                   0.0296   1.0000            0.0731 &   2.3497 f
  I_RISC_CORE/n321 (net)       2   3.5192 
  I_RISC_CORE/U635/A (INVX1_LVT)            0.0000   0.0296   1.0000   0.0000   0.0000 &   2.3497 f
  I_RISC_CORE/U635/Y (INVX1_LVT)                     0.0280   1.0000            0.0311 &   2.3808 r
  I_RISC_CORE/n390 (net)       2   2.5505 
  I_RISC_CORE/U640/A2 (AO22X1_LVT)          0.0000   0.0280   1.0000   0.0000   0.0000 &   2.3809 r
  I_RISC_CORE/U640/Y (AO22X1_LVT)                    0.0431   1.0000            0.0732 &   2.4540 r
  I_RISC_CORE/n424 (net)       2   3.5428 
  I_RISC_CORE/U774/A3 (AOI22X1_LVT)         0.0019   0.0431   1.0000   0.0013   0.0014 &   2.4554 r
  I_RISC_CORE/U774/Y (AOI22X1_LVT)                   0.0263   1.0000            0.0694 &   2.5248 f
  I_RISC_CORE/n426 (net)       2   2.7812 
  I_RISC_CORE/U775/A (INVX1_LVT)            0.0000   0.0263   1.0000   0.0000   0.0000 &   2.5249 f
  I_RISC_CORE/U775/Y (INVX1_LVT)                     0.0271   1.0000            0.0294 &   2.5543 r
  I_RISC_CORE/n972 (net)       2   2.5521 
  I_RISC_CORE/U778/A2 (AO22X1_LVT)          0.0008   0.0271   1.0000   0.0005   0.0005 &   2.5548 r
  I_RISC_CORE/U778/Y (AO22X1_LVT)                    0.0401   1.0000            0.0699 &   2.6247 r
  I_RISC_CORE/n561 (net)       2   2.9685 
  I_RISC_CORE/U780/A3 (AOI22X1_LVT)         0.0014   0.0401   1.0000   0.0010   0.0010 &   2.6257 r
  I_RISC_CORE/U780/Y (AOI22X1_LVT)                   0.0253   1.0000            0.0684 &   2.6940 f
  I_RISC_CORE/n431 (net)       2   2.6520 
  I_RISC_CORE/U1361/A (INVX1_HVT)           0.0000   0.0253   1.0000   0.0000   0.0000 &   2.6941 f
  I_RISC_CORE/U1361/Y (INVX1_HVT)                    0.0344   1.0000            0.0366 &   2.7307 r
  I_RISC_CORE/n1424 (net)      2   2.0541 
  I_RISC_CORE/U785/A2 (AOI22X1_LVT)         0.0000   0.0344   1.0000   0.0000   0.0000 &   2.7307 r
  I_RISC_CORE/U785/Y (AOI22X1_LVT)                   0.0217   1.0000            0.0772 &   2.8079 f
  I_RISC_CORE/n610 (net)       2   1.8324 
  I_RISC_CORE/U991/A1 (NAND2X0_LVT)         0.0000   0.0217   1.0000   0.0000   0.0000 &   2.8079 f
  I_RISC_CORE/U991/Y (NAND2X0_LVT)                   0.0670   1.0000            0.0492 &   2.8571 r
  I_RISC_CORE/n622 (net)       2   2.2435 
  I_RISC_CORE/U992/A1 (NAND2X0_LVT)         0.0100   0.0670   1.0000   0.0071   0.0071 &   2.8642 r
  I_RISC_CORE/U992/Y (NAND2X0_LVT)                   0.0440   1.0000            0.0299 &   2.8941 f
  I_RISC_CORE/n618 (net)       1   0.9241 
  I_RISC_CORE/U999/A1 (NAND3X0_LVT)         0.0000   0.0440   1.0000   0.0000   0.0000 &   2.8941 f
  I_RISC_CORE/U999/Y (NAND3X0_LVT)                   0.0603   1.0000            0.0568 &   2.9509 r
  I_RISC_CORE/n1080 (net)      3   2.8959 
  I_RISC_CORE/U1339/A1 (AO21X1_HVT)         0.0086   0.0603   1.0000   0.0061   0.0061 &   2.9570 r
  I_RISC_CORE/U1339/Y (AO21X1_HVT)                   0.0621   1.0000            0.1568 &   3.1138 r
  I_RISC_CORE/n1084 (net)      1   1.9646 
  I_RISC_CORE/U1341/A1 (NAND2X0_HVT)        0.0000   0.0621   1.0000   0.0000   0.0000 &   3.1138 r
  I_RISC_CORE/U1341/Y (NAND2X0_HVT)                  0.0971   1.0000            0.0980 &   3.2117 f
  I_RISC_CORE/n1085 (net)      1   1.5055 
  I_RISC_CORE/U1342/A2 (MUX21X1_LVT)        0.0187   0.0971   1.0000   0.0135   0.0135 &   3.2252 f
  I_RISC_CORE/U1342/Y (MUX21X1_LVT)                  0.0365   1.0000            0.0913 &   3.3166 f
  I_RISC_CORE/n1087 (net)      1   1.1758 
  I_RISC_CORE/U1343/A4 (NOR4X1_LVT)         0.0000   0.0365   1.0000   0.0000   0.0000 &   3.3166 f
  I_RISC_CORE/U1343/Y (NOR4X1_LVT)                   0.0234   1.0000            0.0780 &   3.3946 r
  I_RISC_CORE/n777 (net)       1   1.7766 
  I_RISC_CORE/ZINV_38_inst_28748/A (INVX2_LVT)
                                            0.0000   0.0234   1.0000   0.0000   0.0000 &   3.3946 r
  I_RISC_CORE/ZINV_38_inst_28748/Y (INVX2_LVT)       0.0309   1.0000            0.0267 &   3.4213 f
  I_RISC_CORE/ZINV_38_868 (net)
                               2   7.9161 
  I_RISC_CORE/ZINV_11_inst_28746/A (INVX1_LVT)
                                            0.0000   0.0309   1.0000   0.0000   0.0003 &   3.4215 f
  I_RISC_CORE/ZINV_11_inst_28746/Y (INVX1_LVT)       0.0262   1.0000            0.0302 &   3.4517 r
  I_RISC_CORE/ZINV_11_868 (net)
                               1   2.2047 
  I_RISC_CORE/R_30/D (SDFFASX1_LVT)         0.0000   0.0262   1.0000   0.0000   0.0000 &   3.4517 r
  data arrival time                                                                        3.4517

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1110     3.5110
  clock reconvergence pessimism                                                 0.0900     3.6011
  clock uncertainty                                                            -0.1000     3.5011
  I_RISC_CORE/R_30/CLK (SDFFASX1_LVT)                                                      3.5011 r
  library setup time                                          1.0000           -0.0962     3.4049
  data required time                                                                       3.4049
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4049
  data arrival time                                                                       -3.4517
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0468


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2175     3.2675
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2675 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/Q (SDFFNARX1_HVT)
                                                     0.2733   1.0000            1.1670 &   4.4345 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_313 (net)
                               2   3.5399 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_105_2051/A (NBUFFX2_RVT)
                                            0.0388   0.2733   1.0000   0.0274   0.0275 &   4.4619 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_105_2051/Y (NBUFFX2_RVT)
                                                     0.0999   1.0000            0.3276 &   4.7896 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1482 (net)
                               4   5.5423 
  I_SDRAM_TOP/I_SDRAM_IF/U9897/A2 (AO22X1_HVT)
                                            0.0000   0.0999   1.0000   0.0000   0.0001 &   4.7896 f
  I_SDRAM_TOP/I_SDRAM_IF/U9897/Y (AO22X1_HVT)        0.1820   1.0000            0.5749 &   5.3645 f
  I_SDRAM_TOP/I_SDRAM_IF/n6614 (net)
                               1   1.1601 
  I_SDRAM_TOP/I_SDRAM_IF/U9899/A1 (OR2X1_RVT)
                                            0.0406   0.1820   1.0000   0.0285   0.0285 &   5.3930 f
  I_SDRAM_TOP/I_SDRAM_IF/U9899/Y (OR2X1_RVT)         0.0826   1.0000            0.3228 &   5.7158 f
  I_SDRAM_TOP/I_SDRAM_IF/n8020 (net)
                               2   1.7830 
  I_SDRAM_TOP/I_SDRAM_IF/U11352/A4 (AO22X1_LVT)
                                            0.0112   0.0826   1.0000   0.0078   0.0078 &   5.7237 f
  I_SDRAM_TOP/I_SDRAM_IF/U11352/Y (AO22X1_LVT)       0.0461   1.0000            0.1182 &   5.8419 f
  I_SDRAM_TOP/I_SDRAM_IF/N3671 (net)
                               1   1.2066 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__1_/D (SDFFNARX1_HVT)
                                            0.0059   0.0461   1.0000   0.0041   0.0041 &   5.8460 f
  data arrival time                                                                        5.8460

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0943     7.2443
  clock reconvergence pessimism                                                 0.0834     7.3277
  clock uncertainty                                                            -0.1000     7.2277
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__1_/CLK (SDFFNARX1_HVT)                       7.2277 f
  library setup time                                          1.0000           -1.4284     5.7993
  data required time                                                                       5.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7993
  data arrival time                                                                       -5.8460
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0467


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58263/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__24_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__24_/Q (SDFFNARX1_HVT)
                                                     0.3386   1.0000            1.2200 &   4.5464 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_699 (net)
                               5   5.4275 
  I_SDRAM_TOP/I_SDRAM_IF/U9188/A1 (OA22X1_RVT)
                                            0.0367   0.3386   1.0000   0.0248   0.0249 &   4.5713 f
  I_SDRAM_TOP/I_SDRAM_IF/U9188/Y (OA22X1_RVT)        0.1072   1.0000            0.5444 &   5.1157 f
  I_SDRAM_TOP/I_SDRAM_IF/n5982 (net)
                               1   0.5205 
  I_SDRAM_TOP/I_SDRAM_IF/U9189/A2 (AND2X1_HVT)
                                            0.0000   0.1072   1.0000   0.0000   0.0000 &   5.1157 f
  I_SDRAM_TOP/I_SDRAM_IF/U9189/Y (AND2X1_HVT)        0.1971   1.0000            0.3704 &   5.4861 f
  I_SDRAM_TOP/I_SDRAM_IF/n5992 (net)
                               2   2.2414 
  I_SDRAM_TOP/I_SDRAM_IF/U9200/A2 (AO22X1_RVT)
                                            0.0180   0.1971   1.0000   0.0125   0.0125 &   5.4986 f
  I_SDRAM_TOP/I_SDRAM_IF/U9200/Y (AO22X1_RVT)        0.0925   1.0000            0.3964 &   5.8950 f
  I_SDRAM_TOP/I_SDRAM_IF/N3021 (net)
                               1   1.0557 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__16_/D (SDFFNARX1_HVT)
                                            0.0096   0.0925   1.0000   0.0066   0.0066 &   5.9016 f
  data arrival time                                                                        5.9016

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1483     7.2983
  clock reconvergence pessimism                                                 0.1028     7.4011
  clock uncertainty                                                            -0.1000     7.3011
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__16_/CLK (SDFFNARX1_HVT)                      7.3011 f
  library setup time                                          1.0000           -1.4461     5.8550
  data required time                                                                       5.8550
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8550
  data arrival time                                                                       -5.9016
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0467


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__19_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__19_/Q (SDFFNARX1_HVT)
                                                     0.2497   1.0000            1.1525 &   4.4797 f
  I_SDRAM_TOP/I_SDRAM_IF/n17474 (net)
                               2   2.7999 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499/A (NBUFFX4_LVT)
                                            0.0503   0.2497   1.0000   0.0337   0.0338 &   4.5134 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499/Y (NBUFFX4_LVT)
                                                     0.0703   1.0000            0.2282 &   4.7417 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_930 (net)
                               4   3.0287 
  I_SDRAM_TOP/I_SDRAM_IF/U7160/A3 (OA22X1_HVT)
                                            0.0000   0.0703   1.0000   0.0000   0.0000 &   4.7417 f
  I_SDRAM_TOP/I_SDRAM_IF/U7160/Y (OA22X1_HVT)        0.2279   1.0000            0.5541 &   5.2958 f
  I_SDRAM_TOP/I_SDRAM_IF/n4301 (net)
                               1   0.8563 
  I_SDRAM_TOP/I_SDRAM_IF/U7162/A1 (AND2X1_RVT)
                                            0.0000   0.2279   1.0000   0.0000   0.0000 &   5.2958 f
  I_SDRAM_TOP/I_SDRAM_IF/U7162/Y (AND2X1_RVT)        0.0887   1.0000            0.3038 &   5.5995 f
  I_SDRAM_TOP/I_SDRAM_IF/n5881 (net)
                               2   2.1922 
  I_SDRAM_TOP/I_SDRAM_IF/U9065/A2 (AO22X1_RVT)
                                            0.0055   0.0887   1.0000   0.0038   0.0038 &   5.6033 f
  I_SDRAM_TOP/I_SDRAM_IF/U9065/Y (AO22X1_RVT)        0.0827   1.0000            0.3031 &   5.9064 f
  I_SDRAM_TOP/I_SDRAM_IF/N3586 (net)
                               1   0.6947 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0827   1.0000   0.0000   0.0000 &   5.9064 f
  data arrival time                                                                        5.9064

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.1055     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4416     5.8598
  data required time                                                                       5.8598
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8598
  data arrival time                                                                       -5.9064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0466


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2588     3.3088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3088 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__7_/Q (SDFFNARX1_HVT)
                                                     0.3031   1.0000            1.1990 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_111 (net)
                               2   4.4284 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532/A (NBUFFX2_RVT)
                                            0.0255   0.3031   1.0000   0.0177   0.0178 &   4.5255 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532/Y (NBUFFX2_RVT)
                                                     0.0950   1.0000            0.3377 &   4.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_4661 (net)
                               4   3.7788 
  I_SDRAM_TOP/I_SDRAM_IF/U7485/A2 (AO22X1_HVT)
                                            0.0000   0.0950   1.0000   0.0000   0.0000 &   4.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/U7485/Y (AO22X1_HVT)        0.1963   1.0000            0.5864 &   5.4496 f
  I_SDRAM_TOP/I_SDRAM_IF/n4511 (net)
                               1   1.6275 
  I_SDRAM_TOP/I_SDRAM_IF/U7486/A2 (OR2X1_RVT)
                                            0.0243   0.1963   1.0000   0.0164   0.0164 &   5.4660 f
  I_SDRAM_TOP/I_SDRAM_IF/U7486/Y (OR2X1_RVT)         0.0775   1.0000            0.2694 &   5.7355 f
  I_SDRAM_TOP/I_SDRAM_IF/n4619 (net)
                               2   1.2820 
  I_SDRAM_TOP/I_SDRAM_IF/U7633/A2 (AO22X1_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000 &   5.7355 f
  I_SDRAM_TOP/I_SDRAM_IF/U7633/Y (AO22X1_LVT)        0.0513   1.0000            0.1588 &   5.8943 f
  I_SDRAM_TOP/I_SDRAM_IF/N4010 (net)
                               1   1.0878 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/D (SDFFNARX1_HVT)
                                            0.0046   0.0513   1.0000   0.0032   0.0032 &   5.8975 f
  data arrival time                                                                        5.8975

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1269     7.2769
  clock reconvergence pessimism                                                 0.0994     7.3763
  clock uncertainty                                                            -0.1000     7.2763
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/CLK (SDFFNARX1_HVT)                      7.2763 f
  library setup time                                          1.0000           -1.4253     5.8510
  data required time                                                                       5.8510
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8510
  data arrival time                                                                       -5.8975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0466


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/Q (SDFFNARX1_HVT)
                                                     0.3392   1.0000            1.2239 &   4.5436 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_43 (net)
                               5   5.4457 
  I_SDRAM_TOP/I_SDRAM_IF/U7621/A2 (AO22X1_HVT)
                                            0.0000   0.3392   1.0000   0.0000   0.0000 &   4.5436 f
  I_SDRAM_TOP/I_SDRAM_IF/U7621/Y (AO22X1_HVT)        0.1809   1.0000            0.7723 &   5.3159 f
  I_SDRAM_TOP/I_SDRAM_IF/n4611 (net)
                               1   1.1135 
  I_SDRAM_TOP/I_SDRAM_IF/U7623/A1 (OR2X1_RVT)
                                            0.0232   0.1809   1.0000   0.0162   0.0162 &   5.3321 f
  I_SDRAM_TOP/I_SDRAM_IF/U7623/Y (OR2X1_RVT)         0.0810   1.0000            0.3202 &   5.6523 f
  I_SDRAM_TOP/I_SDRAM_IF/n4932 (net)
                               2   1.6681 
  I_SDRAM_TOP/I_SDRAM_IF/U7624/A4 (AO22X1_RVT)
                                            0.0054   0.0810   1.0000   0.0037   0.0038 &   5.6560 f
  I_SDRAM_TOP/I_SDRAM_IF/U7624/Y (AO22X1_RVT)        0.0917   1.0000            0.2125 &   5.8686 f
  I_SDRAM_TOP/I_SDRAM_IF/N4090 (net)
                               1   1.2132 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__8_/D (SDFFNARX1_HVT)
                                            0.0088   0.0917   1.0000   0.0061   0.0061 &   5.8746 f
  data arrival time                                                                        5.8746

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1486     7.2986
  clock reconvergence pessimism                                                 0.0801     7.3787
  clock uncertainty                                                            -0.1000     7.2787
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__8_/CLK (SDFFNARX1_HVT)                       7.2787 f
  library setup time                                          1.0000           -1.4505     5.8281
  data required time                                                                       5.8281
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8281
  data arrival time                                                                       -5.8746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0465


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2747     3.3247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/Q (SDFFNARX1_HVT)
                                                     0.2253   1.0000            1.1258 &   4.4506 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_348 (net)
                               2   2.0333 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_102_inst_43541/A (NBUFFX4_LVT)
                                            0.0178   0.2253   1.0000   0.0123   0.0123 &   4.4629 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_102_inst_43541/Y (NBUFFX4_LVT)
                                                     0.0671   1.0000            0.2165 &   4.6794 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_102_4663 (net)
                               4   3.7522 
  I_SDRAM_TOP/I_SDRAM_IF/U6374/A2 (AO22X1_HVT)
                                            0.0027   0.0671   1.0000   0.0019   0.0019 &   4.6813 f
  I_SDRAM_TOP/I_SDRAM_IF/U6374/Y (AO22X1_HVT)        0.1710   1.0000            0.5348 &   5.2161 f
  I_SDRAM_TOP/I_SDRAM_IF/n3811 (net)
                               1   0.8072 
  I_SDRAM_TOP/I_SDRAM_IF/U6375/A2 (OR2X1_HVT)
                                            0.0301   0.1710   1.0000   0.0210   0.0210 &   5.2372 f
  I_SDRAM_TOP/I_SDRAM_IF/U6375/Y (OR2X1_HVT)         0.1716   1.0000            0.4479 &   5.6851 f
  I_SDRAM_TOP/I_SDRAM_IF/n4809 (net)
                               2   1.6716 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41426/A2 (AO21X1_LVT)
                                            0.0175   0.1716   1.0000   0.0121   0.0121 &   5.6972 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41426/Y (AO21X1_LVT)
                                                     0.0549   1.0000            0.2171 &   5.9142 f
  I_SDRAM_TOP/I_SDRAM_IF/N3631 (net)
                               1   0.7412 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0549   1.0000   0.0000   0.0000 &   5.9142 f
  data arrival time                                                                        5.9142

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1465     7.2965
  clock reconvergence pessimism                                                 0.1025     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/CLK (SDFFNARX1_HVT)                      7.2990 f
  library setup time                                          1.0000           -1.4309     5.8680
  data required time                                                                       5.8680
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8680
  data arrival time                                                                       -5.9142
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0462


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[18] (SRAM2RW64x32)
                                                     0.0382   1.0000            0.1158 &   1.3253 f
  I_SDRAM_TOP/net_sdram_if_wDQ[50] (net)
                               1   1.3509 
  I_SDRAM_TOP/sram_fixcell_45/A (NBUFFX8_HVT)
                                            0.0000   0.0382   1.0000   0.0000   0.0000 &   1.3253 f
  I_SDRAM_TOP/sram_fixcell_45/Y (NBUFFX8_HVT)        0.2282   1.0000            0.2836 &   1.6089 f
  I_SDRAM_TOP/sram_fixnet_45 (net)
                               1  25.3237 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D (SDFFNARX1_HVT)
                                            0.0094   0.2285   1.0000   0.0065   0.0131 &   1.6220 f
  data arrival time                                                                        1.6220

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1054     3.1554
  clock reconvergence pessimism                                                 0.0347     3.1901
  clock uncertainty                                                            -0.1000     3.0901
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK (SDFFNARX1_HVT)                      3.0901 f
  library setup time                                          1.0000           -1.5142     1.5759
  data required time                                                                       1.5759
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5759
  data arrival time                                                                       -1.6220
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0461


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2295     3.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/Q (SDFFNARX1_HVT)
                                                     0.2627   1.0000            1.1661 &   4.4455 f
  I_SDRAM_TOP/I_SDRAM_IF/n1811 (net)
                               2   3.2066 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_32601/A (NBUFFX8_RVT)
                                            0.0140   0.2627   1.0000   0.0097   0.0098 &   4.4553 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_32601/Y (NBUFFX8_RVT)
                                                     0.0958   1.0000            0.3131 &   4.7684 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_2476 (net)
                               4  20.4093 
  I_SDRAM_TOP/I_SDRAM_IF/U9627/A2 (AO22X1_HVT)
                                            0.0000   0.0959   1.0000   0.0000   0.0012 &   4.7696 f
  I_SDRAM_TOP/I_SDRAM_IF/U9627/Y (AO22X1_HVT)        0.1774   1.0000            0.5665 &   5.3361 f
  I_SDRAM_TOP/I_SDRAM_IF/n6382 (net)
                               1   1.0068 
  I_SDRAM_TOP/I_SDRAM_IF/U9628/A2 (OR2X1_LVT)
                                            0.0082   0.1774   1.0000   0.0057   0.0057 &   5.3418 f
  I_SDRAM_TOP/I_SDRAM_IF/U9628/Y (OR2X1_LVT)         0.0607   1.0000            0.1633 &   5.5051 f
  I_SDRAM_TOP/I_SDRAM_IF/n9448 (net)
                               2   2.8635 
  I_SDRAM_TOP/I_SDRAM_IF/U9632/A2 (AO22X1_RVT)
                                            0.0028   0.0607   1.0000   0.0020   0.0020 &   5.5071 f
  I_SDRAM_TOP/I_SDRAM_IF/U9632/Y (AO22X1_RVT)        0.1093   1.0000            0.3182 &   5.8253 f
  I_SDRAM_TOP/I_SDRAM_IF/N4183 (net)
                               1   2.9007 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/D (SDFFNARX1_HVT)
                                            0.0136   0.1093   1.0000   0.0095   0.0096 &   5.8349 f
  data arrival time                                                                        5.8349

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1238     7.2738
  clock reconvergence pessimism                                                 0.0696     7.3434
  clock uncertainty                                                            -0.1000     7.2434
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/CLK (SDFFNARX1_HVT)                       7.2434 f
  library setup time                                          1.0000           -1.4546     5.7889
  data required time                                                                       5.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7889
  data arrival time                                                                       -5.8349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0460


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2733     3.3233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_/Q (SDFFNARX1_HVT)
                                                     0.3348   1.0000            1.2162 &   4.5395 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_287 (net)
                               5   5.3192 
  I_SDRAM_TOP/I_SDRAM_IF/U9105/A1 (OA22X1_HVT)
                                            0.0329   0.3348   1.0000   0.0228   0.0228 &   4.5623 f
  I_SDRAM_TOP/I_SDRAM_IF/U9105/Y (OA22X1_HVT)        0.2454   1.0000            0.8806 &   5.4429 f
  I_SDRAM_TOP/I_SDRAM_IF/n5911 (net)
                               1   1.4130 
  I_SDRAM_TOP/I_SDRAM_IF/U9106/A2 (AND2X1_HVT)
                                            0.0474   0.2454   1.0000   0.0334   0.0334 &   5.4763 f
  I_SDRAM_TOP/I_SDRAM_IF/U9106/Y (AND2X1_HVT)        0.1888   1.0000            0.4727 &   5.9491 f
  I_SDRAM_TOP/I_SDRAM_IF/n6005 (net)
                               2   1.9725 
  I_SDRAM_TOP/I_SDRAM_IF/U9217/A2 (AO22X1_HVT)
                                            0.0165   0.1888   1.0000   0.0114   0.0114 &   5.9605 f
  I_SDRAM_TOP/I_SDRAM_IF/U9217/Y (AO22X1_HVT)        0.1802   1.0000            0.6459 &   6.6064 f
  I_SDRAM_TOP/I_SDRAM_IF/N3718 (net)
                               1   1.1004 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/D (SDFFNARX1_RVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000 &   6.6064 f
  data arrival time                                                                        6.6064

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1494     7.2994
  clock reconvergence pessimism                                                 0.0801     7.3795
  clock uncertainty                                                            -0.1000     7.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/CLK (SDFFNARX1_RVT)                      7.2795 f
  library setup time                                          1.0000           -0.7191     6.5605
  data required time                                                                       6.5605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5605
  data arrival time                                                                       -6.6064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0460


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58249/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2210     1.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__8_/CLK (SDFFARX1_HVT)
                                                     0.1295                     0.0000     1.2210 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__8_/Q (SDFFARX1_HVT)
                                                     0.2127   1.0000            1.2563 &   2.4774 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_17__8_ (net)
                               2   2.1874 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054/A (INVX0_LVT)
                                            0.0000   0.2127   1.0000   0.0000   0.0000 &   2.4774 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054/Y (INVX0_LVT)
                                                     0.1311   1.0000            0.1763 &   2.6536 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_486 (net)
                               2   2.6881 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1052/A (INVX0_HVT)
                                            0.0046   0.1311   1.0000   0.0032   0.0032 &   2.6568 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1052/Y (INVX0_HVT)
                                                     0.1351   1.0000            0.1674 &   2.8243 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_484 (net)
                               2   1.5714 
  I_SDRAM_TOP/I_SDRAM_IF/U5158/A3 (OA22X1_HVT)
                                            0.0045   0.1351   1.0000   0.0031   0.0031 &   2.8274 f
  I_SDRAM_TOP/I_SDRAM_IF/U5158/Y (OA22X1_HVT)        0.2228   1.0000            0.6021 &   3.4294 f
  I_SDRAM_TOP/I_SDRAM_IF/n3127 (net)
                               1   0.7241 
  I_SDRAM_TOP/I_SDRAM_IF/U5160/A1 (AND2X1_HVT)
                                            0.0285   0.2228   1.0000   0.0199   0.0199 &   3.4493 f
  I_SDRAM_TOP/I_SDRAM_IF/U5160/Y (AND2X1_HVT)        0.1882   1.0000            0.4374 &   3.8867 f
  I_SDRAM_TOP/I_SDRAM_IF/n3231 (net)
                               2   1.9582 
  I_SDRAM_TOP/I_SDRAM_IF/U5238/A2 (AO22X1_HVT)
                                            0.0000   0.1882   1.0000   0.0000   0.0000 &   3.8867 f
  I_SDRAM_TOP/I_SDRAM_IF/U5238/Y (AO22X1_HVT)        0.1858   1.0000            0.6515 &   4.5382 f
  I_SDRAM_TOP/I_SDRAM_IF/N1200 (net)
                               1   1.2841 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__0_/D (SDFFARX1_RVT)
                                            0.0191   0.1858   1.0000   0.0132   0.0133 &   4.5515 f
  data arrival time                                                                        4.5515

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.1160     5.2719
  clock uncertainty                                                            -0.1000     5.1719
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__0_/CLK (SDFFARX1_RVT)                        5.1719 r
  library setup time                                          1.0000           -0.6663     4.5056
  data required time                                                                       4.5056
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5056
  data arrival time                                                                       -4.5515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0459


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__15_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__15_/Q (SDFFNARX1_HVT)
                                                     0.3388   1.0000            1.2235 &   4.5492 f
  I_SDRAM_TOP/I_SDRAM_IF/n1731 (net)
                               5   5.4331 
  I_SDRAM_TOP/I_SDRAM_IF/U8882/A2 (AO22X1_HVT)
                                            0.0363   0.3388   1.0000   0.0243   0.0244 &   4.5736 f
  I_SDRAM_TOP/I_SDRAM_IF/U8882/Y (AO22X1_HVT)        0.2018   1.0000            0.7947 &   5.3684 f
  I_SDRAM_TOP/I_SDRAM_IF/n5689 (net)
                               1   1.7916 
  I_SDRAM_TOP/I_SDRAM_IF/U8884/A1 (OR2X1_RVT)
                                            0.0313   0.2018   1.0000   0.0223   0.0223 &   5.3907 f
  I_SDRAM_TOP/I_SDRAM_IF/U8884/Y (OR2X1_RVT)         0.0844   1.0000            0.3408 &   5.7314 f
  I_SDRAM_TOP/I_SDRAM_IF/n5737 (net)
                               2   1.9330 
  I_SDRAM_TOP/I_SDRAM_IF/U8914/A2 (AO22X1_LVT)
                                            0.0000   0.0844   1.0000   0.0000   0.0000 &   5.7315 f
  I_SDRAM_TOP/I_SDRAM_IF/U8914/Y (AO22X1_LVT)        0.0634   1.0000            0.1639 &   5.8954 f
  I_SDRAM_TOP/I_SDRAM_IF/N2759 (net)
                               1   1.1192 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0634   1.0000   0.0000   0.0000 &   5.8954 f
  data arrival time                                                                        5.8954

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1439     7.2939
  clock reconvergence pessimism                                                 0.0870     7.3810
  clock uncertainty                                                            -0.1000     7.2810
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__7_/CLK (SDFFNARX1_HVT)                        7.2810 f
  library setup time                                          1.0000           -1.4314     5.8496
  data required time                                                                       5.8496
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8496
  data arrival time                                                                       -5.8954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0458


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/Q (SDFFNARX1_HVT)
                                                     0.3657   1.0000            1.2406 &   4.5555 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1008 (net)
                               5   6.1910 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40961/A2 (AO22X1_HVT)
                                            0.0347   0.3657   1.0000   0.0234   0.0235 &   4.5789 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40961/Y (AO22X1_HVT)
                                                     0.1886   1.0000            0.8030 &   5.3820 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22110 (net)
                               1   1.3626 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40960/A1 (OR2X1_LVT)
                                            0.0000   0.1886   1.0000   0.0000   0.0000 &   5.3820 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40960/Y (OR2X1_LVT)
                                                     0.0595   1.0000            0.2076 &   5.5896 f
  I_SDRAM_TOP/I_SDRAM_IF/n5380 (net)
                               2   2.1895 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40806/A2 (AO22X1_RVT)
                                            0.0000   0.0595   1.0000   0.0000   0.0000 &   5.5896 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40806/Y (AO22X1_RVT)
                                                     0.0906   1.0000            0.2932 &   5.8828 f
  I_SDRAM_TOP/I_SDRAM_IF/N2473 (net)
                               1   1.3221 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/D (SDFFNARX1_HVT)
                                            0.0053   0.0906   1.0000   0.0037   0.0037 &   5.8865 f
  data arrival time                                                                        5.8865

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1440     7.2940
  clock reconvergence pessimism                                                 0.0878     7.3818
  clock uncertainty                                                            -0.1000     7.2818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/CLK (SDFFNARX1_HVT)                        7.2818 f
  library setup time                                          1.0000           -1.4411     5.8407
  data required time                                                                       5.8407
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8407
  data arrival time                                                                       -5.8865
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0457


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2762     3.3262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__2_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__2_/Q (SDFFNARX1_HVT)
                                                     0.3420   1.0000            1.2227 &   4.5490 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_506 (net)
                               5   5.5240 
  I_SDRAM_TOP/I_SDRAM_IF/U9438/A2 (AO22X1_HVT)
                                            0.0340   0.3420   1.0000   0.0229   0.0229 &   4.5719 f
  I_SDRAM_TOP/I_SDRAM_IF/U9438/Y (AO22X1_HVT)        0.2000   1.0000            0.7956 &   5.3675 f
  I_SDRAM_TOP/I_SDRAM_IF/n6269 (net)
                               1   1.7344 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41215/A2 (OR2X1_LVT)
                                            0.0493   0.2000   1.0000   0.0355   0.0355 &   5.4030 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41215/Y (OR2X1_LVT)
                                                     0.0602   1.0000            0.1663 &   5.5692 f
  I_SDRAM_TOP/I_SDRAM_IF/n6456 (net)
                               2   2.0945 
  I_SDRAM_TOP/I_SDRAM_IF/U9443/A2 (AO22X1_RVT)
                                            0.0059   0.0602   1.0000   0.0041   0.0041 &   5.5733 f
  I_SDRAM_TOP/I_SDRAM_IF/U9443/Y (AO22X1_RVT)        0.0951   1.0000            0.3005 &   5.8738 f
  I_SDRAM_TOP/I_SDRAM_IF/N3320 (net)
                               1   1.7038 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__30_/D (SDFFNARX1_HVT)
                                            0.0141   0.0951   1.0000   0.0097   0.0097 &   5.8836 f
  data arrival time                                                                        5.8836

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1464     7.2964
  clock reconvergence pessimism                                                 0.0894     7.3857
  clock uncertainty                                                            -0.1000     7.2857
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__30_/CLK (SDFFNARX1_HVT)                      7.2857 f
  library setup time                                          1.0000           -1.4479     5.8378
  data required time                                                                       5.8378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8378
  data arrival time                                                                       -5.8836
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0457


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2584     3.3084
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_/CLK (SDFFNARX1_HVT)
                                                     0.0798                     0.0000     3.3084 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_/Q (SDFFNARX1_HVT)
                                                     0.3331   1.0000            1.2186 &   4.5270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_138 (net)
                               5   5.2719 
  I_SDRAM_TOP/I_SDRAM_IF/U9933/A2 (AO22X1_HVT)
                                            0.0310   0.3331   1.0000   0.0214   0.0215 &   4.5485 f
  I_SDRAM_TOP/I_SDRAM_IF/U9933/Y (AO22X1_HVT)        0.1675   1.0000            0.7504 &   5.2989 f
  I_SDRAM_TOP/I_SDRAM_IF/n6638 (net)
                               1   0.6956 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41364/A2 (OR2X1_HVT)
                                            0.0000   0.1675   1.0000   0.0000   0.0000 &   5.2989 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41364/Y (OR2X1_HVT)
                                                     0.1673   1.0000            0.4419 &   5.7407 f
  I_SDRAM_TOP/I_SDRAM_IF/n8082 (net)
                               2   1.5324 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40974/A4 (AO22X1_LVT)
                                            0.0000   0.1673   1.0000   0.0000   0.0000 &   5.7407 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40974/Y (AO22X1_LVT)
                                                     0.0495   1.0000            0.1564 &   5.8971 f
  I_SDRAM_TOP/I_SDRAM_IF/N3966 (net)
                               1   0.7471 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0000 &   5.8971 f
  data arrival time                                                                        5.8971

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1265     7.2765
  clock reconvergence pessimism                                                 0.0994     7.3759
  clock uncertainty                                                            -0.1000     7.2759
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__11_/CLK (SDFFNARX1_HVT)                      7.2759 f
  library setup time                                          1.0000           -1.4244     5.8515
  data required time                                                                       5.8515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8515
  data arrival time                                                                       -5.8971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0457


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614856800/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/CLK (SDFFARX1_HVT)
                                                     0.1207                     0.0000     1.2200 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/Q (SDFFARX1_HVT)
                                                     0.2844   1.0000            1.3077 &   2.5277 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__20_ (net)
                               5   4.3761 
  I_SDRAM_TOP/I_SDRAM_IF/U2116/A2 (AO22X1_HVT)
                                            0.0427   0.2844   1.0000   0.0296   0.0296 &   2.5573 f
  I_SDRAM_TOP/I_SDRAM_IF/U2116/Y (AO22X1_HVT)        0.2079   1.0000            0.7553 &   3.3126 f
  I_SDRAM_TOP/I_SDRAM_IF/n769 (net)
                               1   1.9895 
  I_SDRAM_TOP/I_SDRAM_IF/U2117/A2 (OR2X1_HVT)
                                            0.0314   0.2079   1.0000   0.0223   0.0223 &   3.3350 f
  I_SDRAM_TOP/I_SDRAM_IF/U2117/Y (OR2X1_HVT)         0.1741   1.0000            0.4709 &   3.8058 f
  I_SDRAM_TOP/I_SDRAM_IF/n1670 (net)
                               2   1.7455 
  I_SDRAM_TOP/I_SDRAM_IF/U3637/A2 (AO22X1_HVT)
                                            0.0213   0.1741   1.0000   0.0145   0.0145 &   3.8204 f
  I_SDRAM_TOP/I_SDRAM_IF/U3637/Y (AO22X1_HVT)        0.2093   1.0000            0.6650 &   4.4853 f
  I_SDRAM_TOP/I_SDRAM_IF/N2186 (net)
                               1   2.0459 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/D (SDFFARX1_RVT)
                                            0.0698   0.2093   1.0000   0.0491   0.0491 &   4.5344 f
  data arrival time                                                                        4.5344

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.1158     5.2716
  clock uncertainty                                                            -0.1000     5.1716
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/CLK (SDFFARX1_RVT)                        5.1716 r
  library setup time                                          1.0000           -0.6828     4.4888
  data required time                                                                       4.4888
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4888
  data arrival time                                                                       -4.5344
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0456


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2738     3.3238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/Q (SDFFNARX1_HVT)
                                                     0.3282   1.0000            1.2118 &   4.5356 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_869 (net)
                               5   5.1357 
  I_SDRAM_TOP/I_SDRAM_IF/U7361/A2 (AO22X1_HVT)
                                            0.0306   0.3282   1.0000   0.0205   0.0205 &   4.5561 f
  I_SDRAM_TOP/I_SDRAM_IF/U7361/Y (AO22X1_HVT)        0.1993   1.0000            0.7832 &   5.3393 f
  I_SDRAM_TOP/I_SDRAM_IF/n4427 (net)
                               1   1.7128 
  I_SDRAM_TOP/I_SDRAM_IF/U7363/A1 (OR2X1_HVT)
                                            0.0000   0.1993   1.0000   0.0000   0.0000 &   5.3393 f
  I_SDRAM_TOP/I_SDRAM_IF/U7363/Y (OR2X1_HVT)         0.2048   1.0000            0.5584 &   5.8977 f
  I_SDRAM_TOP/I_SDRAM_IF/n5751 (net)
                               2   2.6730 
  I_SDRAM_TOP/I_SDRAM_IF/U8921/A2 (AO22X1_HVT)
                                            0.0400   0.2048   1.0000   0.0287   0.0287 &   5.9264 f
  I_SDRAM_TOP/I_SDRAM_IF/U8921/Y (AO22X1_HVT)        0.1858   1.0000            0.6653 &   6.5917 f
  I_SDRAM_TOP/I_SDRAM_IF/N2677 (net)
                               1   1.2835 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/D (SDFFNARX1_RVT)
                                            0.0272   0.1858   1.0000   0.0193   0.0193 &   6.6110 f
  data arrival time                                                                        6.6110

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0894     7.3844
  clock uncertainty                                                            -0.1000     7.2844
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK (SDFFNARX1_RVT)                       7.2844 f
  library setup time                                          1.0000           -0.7191     6.5654
  data required time                                                                       6.5654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5654
  data arrival time                                                                       -6.6110
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0456


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_/Q (SDFFNARX1_HVT)
                                                     0.3380   1.0000            1.2200 &   4.5469 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_811 (net)
                               5   5.4109 
  I_SDRAM_TOP/I_SDRAM_IF/U6486/A2 (AO22X1_HVT)
                                            0.0540   0.3380   1.0000   0.0378   0.0379 &   4.5848 f
  I_SDRAM_TOP/I_SDRAM_IF/U6486/Y (AO22X1_HVT)        0.1688   1.0000            0.7562 &   5.3410 f
  I_SDRAM_TOP/I_SDRAM_IF/n3881 (net)
                               1   0.7345 
  I_SDRAM_TOP/I_SDRAM_IF/U6488/A1 (OR2X1_RVT)
                                            0.0069   0.1688   1.0000   0.0048   0.0048 &   5.3458 f
  I_SDRAM_TOP/I_SDRAM_IF/U6488/Y (OR2X1_RVT)         0.0881   1.0000            0.3187 &   5.6645 f
  I_SDRAM_TOP/I_SDRAM_IF/n5409 (net)
                               2   2.2684 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40988/A4 (AO22X1_RVT)
                                            0.0080   0.0881   1.0000   0.0055   0.0055 &   5.6700 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40988/Y (AO22X1_RVT)
                                                     0.0862   1.0000            0.2122 &   5.8822 f
  I_SDRAM_TOP/I_SDRAM_IF/N2838 (net)
                               1   0.9487 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/D (SDFFNARX1_HVT)
                                            0.0049   0.0862   1.0000   0.0034   0.0034 &   5.8856 f
  data arrival time                                                                        5.8856

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.0870     7.3814
  clock uncertainty                                                            -0.1000     7.2814
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/CLK (SDFFNARX1_HVT)                      7.2814 f
  library setup time                                          1.0000           -1.4414     5.8400
  data required time                                                                       5.8400
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8400
  data arrival time                                                                       -5.8856
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0456


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2120     1.2120
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2120 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/Q (SDFFARX1_HVT)
                                                     0.2920   1.0000            1.3011 &   2.5131 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__24_ (net)
                               5   4.5787 
  I_SDRAM_TOP/I_SDRAM_IF/U3511/A2 (AO22X1_HVT)
                                            0.0221   0.2920   1.0000   0.0153   0.0153 &   2.5284 f
  I_SDRAM_TOP/I_SDRAM_IF/U3511/Y (AO22X1_HVT)        0.2389   1.0000            0.7872 &   3.3156 f
  I_SDRAM_TOP/I_SDRAM_IF/n1573 (net)
                               1   2.9424 
  I_SDRAM_TOP/I_SDRAM_IF/U3513/A1 (OR2X1_HVT)
                                            0.0314   0.2389   1.0000   0.0220   0.0221 &   3.3377 f
  I_SDRAM_TOP/I_SDRAM_IF/U3513/Y (OR2X1_HVT)         0.2154   1.0000            0.5989 &   3.9367 f
  I_SDRAM_TOP/I_SDRAM_IF/n1624 (net)
                               2   2.9795 
  I_SDRAM_TOP/I_SDRAM_IF/U3514/A4 (AO22X1_HVT)
                                            0.0160   0.2154   1.0000   0.0111   0.0111 &   3.9478 f
  I_SDRAM_TOP/I_SDRAM_IF/U3514/Y (AO22X1_HVT)        0.2331   1.0000            0.5186 &   4.4664 f
  I_SDRAM_TOP/I_SDRAM_IF/N1394 (net)
                               1   2.7758 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__4_/D (SDFFARX1_RVT)
                                            0.0441   0.2331   1.0000   0.0308   0.0309 &   4.4973 f
  data arrival time                                                                        4.4973

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0528     5.1528
  clock reconvergence pessimism                                                 0.0975     5.2503
  clock uncertainty                                                            -0.1000     5.1503
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__4_/CLK (SDFFARX1_RVT)                        5.1503 r
  library setup time                                          1.0000           -0.6985     4.4518
  data required time                                                                       4.4518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4518
  data arrival time                                                                       -4.4973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0455


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640157053/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2736     3.3236
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3236 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/Q (SDFFNARX1_HVT)
                                                     0.2261   1.0000            1.1254 &   4.4491 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_910 (net)
                               2   2.0598 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_87_1621/A (NBUFFX4_LVT)
                                            0.0000   0.2261   1.0000   0.0000   0.0000 &   4.4491 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_87_1621/Y (NBUFFX4_LVT)
                                                     0.0676   1.0000            0.2178 &   4.6669 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1052 (net)
                               4   3.9255 
  I_SDRAM_TOP/I_SDRAM_IF/U5530/A2 (AO22X1_HVT)
                                            0.0000   0.0676   1.0000   0.0000   0.0000 &   4.6669 f
  I_SDRAM_TOP/I_SDRAM_IF/U5530/Y (AO22X1_HVT)        0.1772   1.0000            0.5433 &   5.2102 f
  I_SDRAM_TOP/I_SDRAM_IF/n3366 (net)
                               1   1.0003 
  I_SDRAM_TOP/I_SDRAM_IF/U5531/A2 (OR2X1_HVT)
                                            0.0114   0.1772   1.0000   0.0079   0.0079 &   5.2181 f
  I_SDRAM_TOP/I_SDRAM_IF/U5531/Y (OR2X1_HVT)         0.1794   1.0000            0.4587 &   5.6767 f
  I_SDRAM_TOP/I_SDRAM_IF/n4847 (net)
                               2   1.9221 
  I_SDRAM_TOP/I_SDRAM_IF/U7909/A2 (AO22X1_LVT)
                                            0.0162   0.1794   1.0000   0.0112   0.0113 &   5.6880 f
  I_SDRAM_TOP/I_SDRAM_IF/U7909/Y (AO22X1_LVT)        0.0544   1.0000            0.2235 &   5.9115 f
  I_SDRAM_TOP/I_SDRAM_IF/N2637 (net)
                               1   0.5917 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0544   1.0000   0.0000   0.0000 &   5.9115 f
  data arrival time                                                                        5.9115

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.1026     7.3975
  clock uncertainty                                                            -0.1000     7.2975
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__12_/CLK (SDFFNARX1_HVT)                       7.2975 f
  library setup time                                          1.0000           -1.4315     5.8660
  data required time                                                                       5.8660
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8660
  data arrival time                                                                       -5.9115
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0454


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2196     1.2196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__30_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2196 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__30_/Q (SDFFARX1_HVT)
                                                     0.3329   1.0000            1.3265 &   2.5461 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_5__30_ (net)
                               5   5.7083 
  I_SDRAM_TOP/I_SDRAM_IF/U4610/A2 (AO22X1_HVT)
                                            0.0298   0.3329   1.0000   0.0206   0.0207 &   2.5668 f
  I_SDRAM_TOP/I_SDRAM_IF/U4610/Y (AO22X1_HVT)        0.1762   1.0000            0.7615 &   3.3282 f
  I_SDRAM_TOP/I_SDRAM_IF/n2574 (net)
                               1   0.9625 
  I_SDRAM_TOP/I_SDRAM_IF/U4613/A1 (OR2X1_HVT)
                                            0.0063   0.1762   1.0000   0.0044   0.0044 &   3.3326 f
  I_SDRAM_TOP/I_SDRAM_IF/U4613/Y (OR2X1_HVT)         0.1932   1.0000            0.5308 &   3.8634 f
  I_SDRAM_TOP/I_SDRAM_IF/n3002 (net)
                               2   2.3315 
  I_SDRAM_TOP/I_SDRAM_IF/U4618/A2 (AO22X1_HVT)
                                            0.0210   0.1932   1.0000   0.0142   0.0142 &   3.8776 f
  I_SDRAM_TOP/I_SDRAM_IF/U4618/Y (AO22X1_HVT)        0.1683   1.0000            0.6344 &   4.5119 f
  I_SDRAM_TOP/I_SDRAM_IF/N656 (net)
                               1   0.7213 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__26_/D (SDFFARX1_RVT)
                                            0.0277   0.1683   1.0000   0.0198   0.0198 &   4.5318 f
  data arrival time                                                                        4.5318

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0581     5.1581
  clock reconvergence pessimism                                                 0.0929     5.2510
  clock uncertainty                                                            -0.1000     5.1510
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__26_/CLK (SDFFARX1_RVT)                        5.1510 r
  library setup time                                          1.0000           -0.6646     4.4864
  data required time                                                                       4.4864
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4864
  data arrival time                                                                       -4.5318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0454


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[12] (SRAM2RW64x32)
                                                     0.0440   1.0000            0.1217 &   1.3312 f
  I_SDRAM_TOP/net_sdram_if_wDQ[44] (net)
                               1   2.0406 
  I_SDRAM_TOP/sram_fixcell_51/A (NBUFFX16_HVT)
                                            0.0000   0.0440   1.0000   0.0000   0.0000 &   1.3312 f
  I_SDRAM_TOP/sram_fixcell_51/Y (NBUFFX16_HVT)       0.2115   1.0000            0.2841 &   1.6153 f
  I_SDRAM_TOP/sram_fixnet_51 (net)
                               1  34.8111 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.2124   1.0000   0.0000   0.0125 &   1.6278 f
  data arrival time                                                                        1.6278

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1035     3.1535
  clock reconvergence pessimism                                                 0.0347     3.1882
  clock uncertainty                                                            -0.1000     3.0882
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK (SDFFNARX1_HVT)                      3.0882 f
  library setup time                                          1.0000           -1.5057     1.5825
  data required time                                                                       1.5825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5825
  data arrival time                                                                       -1.6278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0453


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/Q (SDFFNARX1_HVT)
                                                     0.2190   1.0000            1.1304 &   4.4500 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1015] (net)
                               2   1.8269 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88_1507/A (NBUFFX4_LVT)
                                            0.0000   0.2190   1.0000   0.0000   0.0000 &   4.4501 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88_1507/Y (NBUFFX4_LVT)
                                                     0.0655   1.0000            0.2115 &   4.6615 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_938 (net)
                               4   3.4702 
  I_SDRAM_TOP/I_SDRAM_IF/U8152/A2 (AO22X1_HVT)
                                            0.0000   0.0655   1.0000   0.0000   0.0000 &   4.6616 f
  I_SDRAM_TOP/I_SDRAM_IF/U8152/Y (AO22X1_HVT)        0.1780   1.0000            0.5424 &   5.2040 f
  I_SDRAM_TOP/I_SDRAM_IF/n5067 (net)
                               1   1.0258 
  I_SDRAM_TOP/I_SDRAM_IF/U8154/A1 (OR2X1_HVT)
                                            0.0093   0.1780   1.0000   0.0064   0.0064 &   5.2104 f
  I_SDRAM_TOP/I_SDRAM_IF/U8154/Y (OR2X1_HVT)         0.1805   1.0000            0.5231 &   5.7335 f
  I_SDRAM_TOP/I_SDRAM_IF/n6101 (net)
                               2   1.9539 
  I_SDRAM_TOP/I_SDRAM_IF/U9305/A4 (AO22X1_LVT)
                                            0.0165   0.1805   1.0000   0.0114   0.0114 &   5.7449 f
  I_SDRAM_TOP/I_SDRAM_IF/U9305/Y (AO22X1_LVT)        0.0532   1.0000            0.1699 &   5.9148 f
  I_SDRAM_TOP/I_SDRAM_IF/N2477 (net)
                               1   1.3773 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   5.9148 f
  data arrival time                                                                        5.9148

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1440     7.2940
  clock reconvergence pessimism                                                 0.0992     7.3933
  clock uncertainty                                                            -0.1000     7.2933
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/CLK (SDFFNARX1_HVT)                       7.2933 f
  library setup time                                          1.0000           -1.4237     5.8696
  data required time                                                                       5.8696
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8696
  data arrival time                                                                       -5.9148
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0452


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2280     3.2780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/Q (SDFFNARX1_HVT)
                                                     0.3592   1.0000            1.2393 &   4.5173 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_44 (net)
                               5   6.0098 
  I_SDRAM_TOP/I_SDRAM_IF/U8224/A2 (AO22X1_HVT)
                                            0.0460   0.3592   1.0000   0.0311   0.0312 &   4.5485 f
  I_SDRAM_TOP/I_SDRAM_IF/U8224/Y (AO22X1_HVT)        0.1784   1.0000            0.7863 &   5.3348 f
  I_SDRAM_TOP/I_SDRAM_IF/n5121 (net)
                               1   1.0284 
  I_SDRAM_TOP/I_SDRAM_IF/U8226/A1 (OR2X1_RVT)
                                            0.0345   0.1784   1.0000   0.0248   0.0248 &   5.3596 f
  I_SDRAM_TOP/I_SDRAM_IF/U8226/Y (OR2X1_RVT)         0.0864   1.0000            0.3247 &   5.6843 f
  I_SDRAM_TOP/I_SDRAM_IF/n6075 (net)
                               2   2.1306 
  I_SDRAM_TOP/I_SDRAM_IF/U8230/A2 (AO22X1_LVT)
                                            0.0069   0.0864   1.0000   0.0048   0.0048 &   5.6890 f
  I_SDRAM_TOP/I_SDRAM_IF/U8230/Y (AO22X1_LVT)        0.0564   1.0000            0.1674 &   5.8564 f
  I_SDRAM_TOP/I_SDRAM_IF/N4111 (net)
                               1   1.3338 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/D (SDFFNARX1_HVT)
                                            0.0067   0.0564   1.0000   0.0047   0.0047 &   5.8611 f
  data arrival time                                                                        5.8611

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1065     7.2565
  clock reconvergence pessimism                                                 0.0834     7.3399
  clock uncertainty                                                            -0.1000     7.2399
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/CLK (SDFFNARX1_HVT)                      7.2399 f
  library setup time                                          1.0000           -1.4237     5.8161
  data required time                                                                       5.8161
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8161
  data arrival time                                                                       -5.8611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0450


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_/CLK (SDFFNARX1_HVT)
                                                     0.0756                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_/Q (SDFFNARX1_HVT)
                                                     0.3088   1.0000            1.1996 &   4.5253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_452 (net)
                               5   4.5890 
  I_SDRAM_TOP/I_SDRAM_IF/U7417/A2 (AO22X1_HVT)
                                            0.0266   0.3088   1.0000   0.0184   0.0184 &   4.5438 f
  I_SDRAM_TOP/I_SDRAM_IF/U7417/Y (AO22X1_HVT)        0.1747   1.0000            0.7393 &   5.2831 f
  I_SDRAM_TOP/I_SDRAM_IF/n4460 (net)
                               1   0.9191 
  I_SDRAM_TOP/I_SDRAM_IF/U7419/A1 (OR2X1_RVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   5.2831 f
  I_SDRAM_TOP/I_SDRAM_IF/U7419/Y (OR2X1_RVT)         0.0808   1.0000            0.3138 &   5.5969 f
  I_SDRAM_TOP/I_SDRAM_IF/n9115 (net)
                               2   1.5739 
  I_SDRAM_TOP/I_SDRAM_IF/U11990/A2 (AO22X1_RVT)
                                            0.0117   0.0808   1.0000   0.0083   0.0083 &   5.6052 f
  I_SDRAM_TOP/I_SDRAM_IF/U11990/Y (AO22X1_RVT)       0.0829   1.0000            0.2972 &   5.9024 f
  I_SDRAM_TOP/I_SDRAM_IF/N3415 (net)
                               1   0.7056 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0829   1.0000   0.0000   0.0000 &   5.9024 f
  data arrival time                                                                        5.9024

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.1028     7.4001
  clock uncertainty                                                            -0.1000     7.3001
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__30_/CLK (SDFFNARX1_HVT)                      7.3001 f
  library setup time                                          1.0000           -1.4425     5.8575
  data required time                                                                       5.8575
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8575
  data arrival time                                                                       -5.9024
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0449


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615456806/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2252     1.2252
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/CLK (SDFFARX1_RVT)
                                                     0.1307                     0.0000     1.2252 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/Q (SDFFARX1_RVT)
                                                     0.1279   1.0000            0.5861 &   1.8112 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_20__8_ (net)
                               5   5.0505 
  I_SDRAM_TOP/I_SDRAM_IF/U4963/A1 (OA22X1_HVT)
                                            0.0092   0.1279   1.0000   0.0064   0.0064 &   1.8177 f
  I_SDRAM_TOP/I_SDRAM_IF/U4963/Y (OA22X1_HVT)        0.2549   1.0000            0.7194 &   2.5371 f
  I_SDRAM_TOP/I_SDRAM_IF/n2935 (net)
                               1   1.7290 
  I_SDRAM_TOP/I_SDRAM_IF/U4964/A2 (AND2X1_HVT)
                                            0.0468   0.2549   1.0000   0.0336   0.0336 &   2.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/U4964/Y (AND2X1_HVT)        0.2348   1.0000            0.5138 &   3.0844 f
  I_SDRAM_TOP/I_SDRAM_IF/n3140 (net)
                               2   3.3120 
  I_SDRAM_TOP/I_SDRAM_IF/U4969/A2 (AO22X1_HVT)
                                            0.0466   0.2348   1.0000   0.0322   0.0322 &   3.1167 f
  I_SDRAM_TOP/I_SDRAM_IF/U4969/Y (AO22X1_HVT)        0.1853   1.0000            0.6895 &   3.8062 f
  I_SDRAM_TOP/I_SDRAM_IF/N1327 (net)
                               1   1.2660 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/D (SDFFARX1_HVT)
                                            0.0465   0.1853   1.0000   0.0330   0.0330 &   3.8392 f
  data arrival time                                                                        3.8392

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.1168     5.2766
  clock uncertainty                                                            -0.1000     5.1766
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/CLK (SDFFARX1_HVT)                        5.1766 r
  library setup time                                          1.0000           -1.3823     3.7943
  data required time                                                                       3.7943
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7943
  data arrival time                                                                       -3.8392
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0449


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/Q (SDFFNARX1_HVT)
                                                     0.3129   1.0000            1.2036 &   4.5306 f
  I_SDRAM_TOP/I_SDRAM_IF/n17446 (net)
                               5   4.7045 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41190/A2 (AO22X1_RVT)
                                            0.0880   0.3129   1.0000   0.0604   0.0605 &   4.5910 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41190/Y (AO22X1_RVT)
                                                     0.0850   1.0000            0.4846 &   5.0757 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22200 (net)
                               1   0.8652 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41189/A1 (OR2X1_HVT)
                                            0.0049   0.0850   1.0000   0.0034   0.0034 &   5.0791 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41189/Y (OR2X1_HVT)
                                                     0.1718   1.0000            0.4368 &   5.5159 f
  I_SDRAM_TOP/I_SDRAM_IF/n5769 (net)
                               2   1.6787 
  I_SDRAM_TOP/I_SDRAM_IF/U8930/A2 (AO22X1_RVT)
                                            0.0278   0.1718   1.0000   0.0198   0.0199 &   5.5358 f
  I_SDRAM_TOP/I_SDRAM_IF/U8930/Y (AO22X1_RVT)        0.0829   1.0000            0.3687 &   5.9045 f
  I_SDRAM_TOP/I_SDRAM_IF/N3582 (net)
                               1   0.7127 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0829   1.0000   0.0000   0.0000 &   5.9045 f
  data arrival time                                                                        5.9045

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1457     7.2957
  clock reconvergence pessimism                                                 0.1055     7.4012
  clock uncertainty                                                            -0.1000     7.3012
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__7_/CLK (SDFFNARX1_HVT)                       7.3012 f
  library setup time                                          1.0000           -1.4415     5.8597
  data required time                                                                       5.8597
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8597
  data arrival time                                                                       -5.9045
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0448


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/Q (SDFFNARX1_HVT)
                                                     0.3471   1.0000            1.2204 &   4.5480 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_185 (net)
                               5   5.6662 
  I_SDRAM_TOP/I_SDRAM_IF/U7532/A4 (AO22X1_HVT)
                                            0.0000   0.3471   1.0000   0.0000   0.0001 &   4.5480 f
  I_SDRAM_TOP/I_SDRAM_IF/U7532/Y (AO22X1_HVT)        0.1704   1.0000            0.5480 &   5.0960 f
  I_SDRAM_TOP/I_SDRAM_IF/n4548 (net)
                               1   0.7846 
  I_SDRAM_TOP/I_SDRAM_IF/U7534/A1 (OR2X1_HVT)
                                            0.0000   0.1704   1.0000   0.0000   0.0000 &   5.0960 f
  I_SDRAM_TOP/I_SDRAM_IF/U7534/Y (OR2X1_HVT)         0.1876   1.0000            0.5220 &   5.6180 f
  I_SDRAM_TOP/I_SDRAM_IF/n5255 (net)
                               2   2.1660 
  I_SDRAM_TOP/I_SDRAM_IF/U8398/A2 (AO22X1_LVT)
                                            0.0240   0.1876   1.0000   0.0167   0.0168 &   5.6348 f
  I_SDRAM_TOP/I_SDRAM_IF/U8398/Y (AO22X1_LVT)        0.0786   1.0000            0.2405 &   5.8753 f
  I_SDRAM_TOP/I_SDRAM_IF/N3909 (net)
                               1   1.6511 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__17_/D (SDFFNARX1_HVT)
                                            0.0111   0.0786   1.0000   0.0078   0.0078 &   5.8831 f
  data arrival time                                                                        5.8831

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.0801     7.3761
  clock uncertainty                                                            -0.1000     7.2761
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__17_/CLK (SDFFNARX1_HVT)                      7.2761 f
  library setup time                                          1.0000           -1.4377     5.8384
  data required time                                                                       5.8384
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8384
  data arrival time                                                                       -5.8831
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0447


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2179     3.2679
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__17_/CLK (SDFFNARX1_HVT)
                                                     0.0681                     0.0000     3.2679 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__17_/Q (SDFFNARX1_HVT)
                                                     0.3480   1.0000            1.2194 &   4.4874 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_610 (net)
                               5   5.6906 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40936/A2 (AO22X1_RVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0001 &   4.4874 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40936/Y (AO22X1_RVT)
                                                     0.0864   1.0000            0.5149 &   5.0023 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22100 (net)
                               1   0.9648 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40935/A2 (OR2X1_HVT)
                                            0.0033   0.0864   1.0000   0.0023   0.0023 &   5.0046 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40935/Y (OR2X1_HVT)
                                                     0.1916   1.0000            0.4178 &   5.4224 f
  I_SDRAM_TOP/I_SDRAM_IF/n5379 (net)
                               2   2.2876 
  I_SDRAM_TOP/I_SDRAM_IF/U8557/A2 (AO22X1_RVT)
                                            0.0253   0.1916   1.0000   0.0172   0.0172 &   5.4396 f
  I_SDRAM_TOP/I_SDRAM_IF/U8557/Y (AO22X1_RVT)        0.0914   1.0000            0.3980 &   5.8376 f
  I_SDRAM_TOP/I_SDRAM_IF/N3141 (net)
                               1   1.3906 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__9_/D (SDFFNARX1_HVT)
                                            0.0077   0.0914   1.0000   0.0053   0.0053 &   5.8429 f
  data arrival time                                                                        5.8429

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1047     7.2547
  clock reconvergence pessimism                                                 0.0834     7.3381
  clock uncertainty                                                            -0.1000     7.2381
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__9_/CLK (SDFFNARX1_HVT)                       7.2381 f
  library setup time                                          1.0000           -1.4399     5.7982
  data required time                                                                       5.7982
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7982
  data arrival time                                                                       -5.8429
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0447


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613756789/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2285     1.2285
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__21_/CLK (SDFFARX1_HVT)
                                                     0.1109                     0.0000     1.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__21_/Q (SDFFARX1_HVT)
                                                     0.3023   1.0000            1.3114 &   2.5399 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__21_ (net)
                               5   4.8670 
  I_SDRAM_TOP/I_SDRAM_IF/U10173/A1 (OA22X1_HVT)
                                            0.0308   0.3023   1.0000   0.0213   0.0214 &   2.5613 f
  I_SDRAM_TOP/I_SDRAM_IF/U10173/Y (OA22X1_HVT)       0.2214   1.0000            0.8205 &   3.3818 f
  I_SDRAM_TOP/I_SDRAM_IF/n6816 (net)
                               1   0.6832 
  I_SDRAM_TOP/I_SDRAM_IF/U10175/A1 (AND2X1_HVT)
                                            0.0162   0.2214   1.0000   0.0112   0.0112 &   3.3930 f
  I_SDRAM_TOP/I_SDRAM_IF/U10175/Y (AND2X1_HVT)       0.1813   1.0000            0.4302 &   3.8232 f
  I_SDRAM_TOP/I_SDRAM_IF/n7534 (net)
                               2   1.7553 
  I_SDRAM_TOP/I_SDRAM_IF/U10179/A2 (AO22X1_HVT)
                                            0.0000   0.1813   1.0000   0.0000   0.0000 &   3.8232 f
  I_SDRAM_TOP/I_SDRAM_IF/U10179/Y (AO22X1_HVT)       0.2120   1.0000            0.6731 &   4.4963 f
  I_SDRAM_TOP/I_SDRAM_IF/N833 (net)
                               1   2.1273 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__13_/D (SDFFARX1_RVT)
                                            0.0601   0.2120   1.0000   0.0393   0.0393 &   4.5356 f
  data arrival time                                                                        4.5356

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0624     5.1624
  clock reconvergence pessimism                                                 0.1172     5.2795
  clock uncertainty                                                            -0.1000     5.1795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__13_/CLK (SDFFARX1_RVT)                        5.1795 r
  library setup time                                          1.0000           -0.6885     4.4911
  data required time                                                                       4.4911
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4911
  data arrival time                                                                       -4.5356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0446


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/CLK (SDFFNARX1_HVT)
                                                     0.0672                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/Q (SDFFNARX1_HVT)
                                                     0.2780   1.0000            1.1704 &   4.4954 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_122 (net)
                               4   3.6853 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528/A (INVX1_LVT)
                                            0.0217   0.2780   1.0000   0.0151   0.0151 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528/Y (INVX1_LVT)
                                                     0.1420   1.0000            0.1745 &   4.6849 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_4659 (net)
                               2   2.3465 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_43526/A (INVX0_HVT)
                                            0.0324   0.1420   1.0000   0.0226   0.0226 &   4.7076 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_43526/Y (INVX0_HVT)
                                                     0.0906   1.0000            0.1453 &   4.8528 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4659 (net)
                               1   0.6597 
  I_SDRAM_TOP/I_SDRAM_IF/U5548/A2 (AO22X1_HVT)
                                            0.0064   0.0906   1.0000   0.0045   0.0045 &   4.8573 f
  I_SDRAM_TOP/I_SDRAM_IF/U5548/Y (AO22X1_HVT)        0.1874   1.0000            0.5731 &   5.4303 f
  I_SDRAM_TOP/I_SDRAM_IF/n3374 (net)
                               1   1.3345 
  I_SDRAM_TOP/I_SDRAM_IF/U5550/A1 (OR2X1_RVT)
                                            0.0174   0.1874   1.0000   0.0120   0.0121 &   5.4424 f
  I_SDRAM_TOP/I_SDRAM_IF/U5550/Y (OR2X1_RVT)         0.0823   1.0000            0.3265 &   5.7689 f
  I_SDRAM_TOP/I_SDRAM_IF/n5489 (net)
                               2   1.7502 
  I_SDRAM_TOP/I_SDRAM_IF/U8686/A4 (AO22X1_LVT)
                                            0.0069   0.0823   1.0000   0.0048   0.0048 &   5.7738 f
  I_SDRAM_TOP/I_SDRAM_IF/U8686/Y (AO22X1_LVT)        0.0584   1.0000            0.1175 &   5.8913 f
  I_SDRAM_TOP/I_SDRAM_IF/N4017 (net)
                               1   1.1489 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0584   1.0000   0.0000   0.0000 &   5.8913 f
  data arrival time                                                                        5.8913

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0801     7.3750
  clock uncertainty                                                            -0.1000     7.2750
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/CLK (SDFFNARX1_HVT)                      7.2750 f
  library setup time                                          1.0000           -1.4282     5.8467
  data required time                                                                       5.8467
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8467
  data arrival time                                                                       -5.8913
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0445


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/Q (SDFFNARX1_HVT)
                                                     0.4122   1.0000            1.2615 &   4.5291 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_299 (net)
                               5   7.5018 
  I_SDRAM_TOP/I_SDRAM_IF/U9616/A2 (AO22X1_HVT)
                                            0.0773   0.4122   1.0000   0.0518   0.0519 &   4.5810 f
  I_SDRAM_TOP/I_SDRAM_IF/U9616/Y (AO22X1_HVT)        0.1800   1.0000            0.8327 &   5.4137 f
  I_SDRAM_TOP/I_SDRAM_IF/n6374 (net)
                               1   1.0751 
  I_SDRAM_TOP/I_SDRAM_IF/U9617/A2 (OR2X1_RVT)
                                            0.0155   0.1800   1.0000   0.0107   0.0107 &   5.4245 f
  I_SDRAM_TOP/I_SDRAM_IF/U9617/Y (OR2X1_RVT)         0.0798   1.0000            0.2637 &   5.6882 f
  I_SDRAM_TOP/I_SDRAM_IF/n6925 (net)
                               2   1.5408 
  I_SDRAM_TOP/I_SDRAM_IF/U10297/A2 (AO22X1_LVT)
                                            0.0062   0.0798   1.0000   0.0043   0.0043 &   5.6925 f
  I_SDRAM_TOP/I_SDRAM_IF/U10297/Y (AO22X1_LVT)       0.0840   1.0000            0.1734 &   5.8659 f
  I_SDRAM_TOP/I_SDRAM_IF/N3699 (net)
                               1   2.5922 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0840   1.0000   0.0000   0.0000 &   5.8659 f
  data arrival time                                                                        5.8659

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1453     7.2953
  clock reconvergence pessimism                                                 0.0696     7.3649
  clock uncertainty                                                            -0.1000     7.2649
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK (SDFFNARX1_HVT)                      7.2649 f
  library setup time                                          1.0000           -1.4434     5.8214
  data required time                                                                       5.8214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8214
  data arrival time                                                                       -5.8659
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0445


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2650     3.3150
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__19_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3150 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__19_/Q (SDFFNARX1_HVT)
                                                     0.3084   1.0000            1.2032 &   4.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/n17720 (net)
                               5   4.5763 
  I_SDRAM_TOP/I_SDRAM_IF/U8727/A3 (OA22X1_RVT)
                                            0.0209   0.3084   1.0000   0.0144   0.0145 &   4.5326 f
  I_SDRAM_TOP/I_SDRAM_IF/U8727/Y (OA22X1_RVT)        0.1159   1.0000            0.4824 &   5.0150 f
  I_SDRAM_TOP/I_SDRAM_IF/n5527 (net)
                               1   0.9703 
  I_SDRAM_TOP/I_SDRAM_IF/U8728/A2 (AND2X1_HVT)
                                            0.0187   0.1159   1.0000   0.0134   0.0134 &   5.0284 f
  I_SDRAM_TOP/I_SDRAM_IF/U8728/Y (AND2X1_HVT)        0.2362   1.0000            0.4055 &   5.4338 f
  I_SDRAM_TOP/I_SDRAM_IF/n6125 (net)
                               2   3.3735 
  I_SDRAM_TOP/I_SDRAM_IF/U9331/A2 (AO22X1_RVT)
                                            0.0285   0.2362   1.0000   0.0198   0.0198 &   5.4537 f
  I_SDRAM_TOP/I_SDRAM_IF/U9331/Y (AO22X1_RVT)        0.0851   1.0000            0.4240 &   5.8777 f
  I_SDRAM_TOP/I_SDRAM_IF/N3618 (net)
                               1   0.8891 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0851   1.0000   0.0000   0.0000 &   5.8777 f
  data arrival time                                                                        5.8777

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1457     7.2957
  clock reconvergence pessimism                                                 0.0801     7.3758
  clock uncertainty                                                            -0.1000     7.2758
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/CLK (SDFFNARX1_HVT)                      7.2758 f
  library setup time                                          1.0000           -1.4426     5.8332
  data required time                                                                       5.8332
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8332
  data arrival time                                                                       -5.8777
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0445


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615356805/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2137     1.2137
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/CLK (SDFFARX1_HVT)
                                                     0.1089                     0.0000     1.2137 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/Q (SDFFARX1_HVT)
                                                     0.3339   1.0000            1.3294 &   2.5431 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__20_ (net)
                               5   5.7378 
  I_SDRAM_TOP/I_SDRAM_IF/U1782/A2 (AO22X1_HVT)
                                            0.0000   0.3339   1.0000   0.0000   0.0001 &   2.5432 f
  I_SDRAM_TOP/I_SDRAM_IF/U1782/Y (AO22X1_HVT)        0.1716   1.0000            0.7564 &   3.2996 f
  I_SDRAM_TOP/I_SDRAM_IF/n604 (net)
                               1   0.8219 
  I_SDRAM_TOP/I_SDRAM_IF/U1784/A1 (OR2X1_HVT)
                                            0.0154   0.1716   1.0000   0.0106   0.0106 &   3.3102 f
  I_SDRAM_TOP/I_SDRAM_IF/U1784/Y (OR2X1_HVT)         0.1859   1.0000            0.5219 &   3.8321 f
  I_SDRAM_TOP/I_SDRAM_IF/n1463 (net)
                               2   2.1181 
  I_SDRAM_TOP/I_SDRAM_IF/U3376/A2 (AO22X1_HVT)
                                            0.0196   0.1859   1.0000   0.0136   0.0136 &   3.8457 f
  I_SDRAM_TOP/I_SDRAM_IF/U3376/Y (AO22X1_HVT)        0.2050   1.0000            0.6704 &   4.5161 f
  I_SDRAM_TOP/I_SDRAM_IF/N2091 (net)
                               1   1.9074 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/D (SDFFARX1_RVT)
                                            0.0100   0.2050   1.0000   0.0069   0.0069 &   4.5230 f
  data arrival time                                                                        4.5230

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0499     5.1499
  clock reconvergence pessimism                                                 0.1148     5.2648
  clock uncertainty                                                            -0.1000     5.1648
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/CLK (SDFFARX1_RVT)                        5.1648 r
  library setup time                                          1.0000           -0.6861     4.4787
  data required time                                                                       4.4787
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4787
  data arrival time                                                                       -4.5230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0444


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__8_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__8_/Q (SDFFNARX1_HVT)
                                                     0.2098   1.0000            1.1114 &   4.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/n1816 (net)
                               2   1.5315 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_inst_37143/A (NBUFFX2_LVT)
                                            0.0000   0.2098   1.0000   0.0000   0.0000 &   4.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_inst_37143/Y (NBUFFX2_LVT)
                                                     0.0633   1.0000            0.1780 &   4.6144 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_4544 (net)
                               4   3.9097 
  I_SDRAM_TOP/I_SDRAM_IF/U6004/A2 (AO22X1_HVT)
                                            0.0000   0.0633   1.0000   0.0000   0.0000 &   4.6144 f
  I_SDRAM_TOP/I_SDRAM_IF/U6004/Y (AO22X1_HVT)        0.1796   1.0000            0.5425 &   5.1569 f
  I_SDRAM_TOP/I_SDRAM_IF/n3592 (net)
                               1   1.0781 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41286/A2 (OR2X1_HVT)
                                            0.0158   0.1796   1.0000   0.0109   0.0109 &   5.1678 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41286/Y (OR2X1_HVT)
                                                     0.1900   1.0000            0.4679 &   5.6357 f
  I_SDRAM_TOP/I_SDRAM_IF/n5721 (net)
                               2   2.2381 
  I_SDRAM_TOP/I_SDRAM_IF/U8906/A2 (AO22X1_LVT)
                                            0.0283   0.1900   1.0000   0.0201   0.0201 &   5.6558 f
  I_SDRAM_TOP/I_SDRAM_IF/U8906/Y (AO22X1_LVT)        0.0589   1.0000            0.2402 &   5.8960 f
  I_SDRAM_TOP/I_SDRAM_IF/N2776 (net)
                               1   1.4493 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0589   1.0000   0.0000   0.0000 &   5.8960 f
  data arrival time                                                                        5.8960

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1458     7.2958
  clock reconvergence pessimism                                                 0.0894     7.3852
  clock uncertainty                                                            -0.1000     7.2852
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__24_/CLK (SDFFNARX1_HVT)                       7.2852 f
  library setup time                                          1.0000           -1.4335     5.8517
  data required time                                                                       5.8517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8517
  data arrival time                                                                       -5.8960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0443


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2707     3.3207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__24_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3207 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__24_/Q (SDFFNARX1_HVT)
                                                     0.3674   1.0000            1.2424 &   4.5630 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1072] (net)
                               5   6.2405 
  I_SDRAM_TOP/I_SDRAM_IF/U7294/A2 (AO22X1_HVT)
                                            0.0592   0.3674   1.0000   0.0399   0.0400 &   4.6030 f
  I_SDRAM_TOP/I_SDRAM_IF/U7294/Y (AO22X1_HVT)        0.1708   1.0000            0.7836 &   5.3866 f
  I_SDRAM_TOP/I_SDRAM_IF/n4380 (net)
                               1   0.7947 
  I_SDRAM_TOP/I_SDRAM_IF/U7295/A2 (OR2X1_HVT)
                                            0.0103   0.1708   1.0000   0.0071   0.0071 &   5.3938 f
  I_SDRAM_TOP/I_SDRAM_IF/U7295/Y (OR2X1_HVT)         0.1980   1.0000            0.4685 &   5.8623 f
  I_SDRAM_TOP/I_SDRAM_IF/n4848 (net)
                               2   2.4725 
  I_SDRAM_TOP/I_SDRAM_IF/U7299/A2 (AO22X1_HVT)
                                            0.0100   0.1980   1.0000   0.0069   0.0069 &   5.8692 f
  I_SDRAM_TOP/I_SDRAM_IF/U7299/Y (AO22X1_HVT)        0.1941   1.0000            0.6685 &   6.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/N2392 (net)
                               1   1.5518 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__20_/D (SDFFNARX1_RVT)
                                            0.0408   0.1941   1.0000   0.0285   0.0286 &   6.5663 f
  data arrival time                                                                        6.5663

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1235     7.2735
  clock reconvergence pessimism                                                 0.0696     7.3431
  clock uncertainty                                                            -0.1000     7.2431
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__20_/CLK (SDFFNARX1_RVT)                       7.2431 f
  library setup time                                          1.0000           -0.7210     6.5221
  data required time                                                                       6.5221
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5221
  data arrival time                                                                       -6.5663
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0443


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK (SDFFNARX2_HVT)
                                                     0.0769                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/Q (SDFFNARX2_HVT)
                                                     0.2515   1.0000            1.3295 &   4.6566 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_748 (net)
                               2   2.8207 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_inst_6350/A (NBUFFX2_LVT)
                                            0.0353   0.2515   1.0000   0.0249   0.0249 &   4.6815 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_inst_6350/Y (NBUFFX2_LVT)
                                                     0.0715   1.0000            0.1986 &   4.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_21 (net)
                               4   3.9250 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40771/A2 (AO22X1_HVT)
                                            0.0000   0.0715   1.0000   0.0000   0.0000 &   4.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40771/Y (AO22X1_HVT)
                                                     0.1704   1.0000            0.5375 &   5.4177 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22037 (net)
                               1   0.7868 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40770/A1 (OR2X1_RVT)
                                            0.0000   0.1704   1.0000   0.0000   0.0000 &   5.4177 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40770/Y (OR2X1_RVT)
                                                     0.0829   1.0000            0.3141 &   5.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/n5704 (net)
                               2   1.8224 
  I_SDRAM_TOP/I_SDRAM_IF/U7686/A2 (AO22X1_LVT)
                                            0.0039   0.0829   1.0000   0.0027   0.0027 &   5.7345 f
  I_SDRAM_TOP/I_SDRAM_IF/U7686/Y (AO22X1_LVT)        0.0581   1.0000            0.1641 &   5.8986 f
  I_SDRAM_TOP/I_SDRAM_IF/N2918 (net)
                               1   1.2391 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/D (SDFFNARX1_HVT)
                                            0.0018   0.0581   1.0000   0.0013   0.0013 &   5.8999 f
  data arrival time                                                                        5.8999

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0894     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)                       7.2866 f
  library setup time                                          1.0000           -1.4309     5.8556
  data required time                                                                       5.8556
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8556
  data arrival time                                                                       -5.8999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0442


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/Q (SDFFNARX1_HVT)
                                                     0.3523   1.0000            1.2295 &   4.5556 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_460 (net)
                               6   5.8127 
  I_SDRAM_TOP/I_SDRAM_IF/U6520/A2 (AO22X1_HVT)
                                            0.0901   0.3523   1.0000   0.0594   0.0596 &   4.6152 f
  I_SDRAM_TOP/I_SDRAM_IF/U6520/Y (AO22X1_HVT)        0.1804   1.0000            0.7828 &   5.3980 f
  I_SDRAM_TOP/I_SDRAM_IF/n3902 (net)
                               1   1.0970 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41379/A1 (OR2X1_LVT)
                                            0.0207   0.1804   1.0000   0.0144   0.0144 &   5.4123 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41379/Y (OR2X1_LVT)
                                                     0.0564   1.0000            0.1888 &   5.6012 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22275 (net)
                               1   0.6848 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41378/A2 (AO22X1_RVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000 &   5.6012 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41378/Y (AO22X1_RVT)
                                                     0.0852   1.0000            0.2823 &   5.8835 f
  I_SDRAM_TOP/I_SDRAM_IF/N3387 (net)
                               1   0.8765 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__2_/D (SDFFNARX1_HVT)
                                            0.0057   0.0852   1.0000   0.0039   0.0039 &   5.8874 f
  data arrival time                                                                        5.8874

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2974
  clock reconvergence pessimism                                                 0.0894     7.3868
  clock uncertainty                                                            -0.1000     7.2868
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__2_/CLK (SDFFNARX1_HVT)                       7.2868 f
  library setup time                                          1.0000           -1.4436     5.8432
  data required time                                                                       5.8432
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8432
  data arrival time                                                                       -5.8874
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0442


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2738     3.3238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/Q (SDFFNARX1_HVT)
                                                     0.3159   1.0000            1.2037 &   4.5275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_883 (net)
                               5   4.7875 
  I_SDRAM_TOP/I_SDRAM_IF/U7358/A2 (AO22X1_HVT)
                                            0.0208   0.3159   1.0000   0.0144   0.0145 &   4.5419 f
  I_SDRAM_TOP/I_SDRAM_IF/U7358/Y (AO22X1_HVT)        0.2171   1.0000            0.7896 &   5.3316 f
  I_SDRAM_TOP/I_SDRAM_IF/n4425 (net)
                               1   2.2734 
  I_SDRAM_TOP/I_SDRAM_IF/U7360/A1 (OR2X1_HVT)
                                            0.0388   0.2171   1.0000   0.0273   0.0273 &   5.3589 f
  I_SDRAM_TOP/I_SDRAM_IF/U7360/Y (OR2X1_HVT)         0.1672   1.0000            0.5435 &   5.9024 f
  I_SDRAM_TOP/I_SDRAM_IF/n5750 (net)
                               2   1.5229 
  I_SDRAM_TOP/I_SDRAM_IF/U7364/A2 (AO22X1_HVT)
                                            0.0216   0.1672   1.0000   0.0151   0.0151 &   5.9175 f
  I_SDRAM_TOP/I_SDRAM_IF/U7364/Y (AO22X1_HVT)        0.2031   1.0000            0.6529 &   6.5704 f
  I_SDRAM_TOP/I_SDRAM_IF/N2661 (net)
                               1   1.8459 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/D (SDFFNARX1_RVT)
                                            0.0417   0.2031   1.0000   0.0300   0.0300 &   6.6004 f
  data arrival time                                                                        6.6004

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1450     7.2950
  clock reconvergence pessimism                                                 0.0894     7.3844
  clock uncertainty                                                            -0.1000     7.2844
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/CLK (SDFFNARX1_RVT)                        7.2844 f
  library setup time                                          1.0000           -0.7282     6.5562
  data required time                                                                       6.5562
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5562
  data arrival time                                                                       -6.6004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0442


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2744     3.3244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/Q (SDFFNARX1_HVT)
                                                     0.3452   1.0000            1.2189 &   4.5432 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_369 (net)
                               5   5.6124 
  I_SDRAM_TOP/I_SDRAM_IF/U6960/A2 (AO22X1_HVT)
                                            0.0636   0.3452   1.0000   0.0445   0.0445 &   4.5877 f
  I_SDRAM_TOP/I_SDRAM_IF/U6960/Y (AO22X1_HVT)        0.1899   1.0000            0.7872 &   5.3750 f
  I_SDRAM_TOP/I_SDRAM_IF/n4168 (net)
                               1   1.4071 
  I_SDRAM_TOP/I_SDRAM_IF/U6962/A1 (OR2X1_RVT)
                                            0.0266   0.1899   1.0000   0.0187   0.0188 &   5.3937 f
  I_SDRAM_TOP/I_SDRAM_IF/U6962/Y (OR2X1_RVT)         0.0867   1.0000            0.3335 &   5.7272 f
  I_SDRAM_TOP/I_SDRAM_IF/n5669 (net)
                               2   2.0959 
  I_SDRAM_TOP/I_SDRAM_IF/U8870/A2 (AO22X1_LVT)
                                            0.0028   0.0867   1.0000   0.0019   0.0019 &   5.7291 f
  I_SDRAM_TOP/I_SDRAM_IF/U8870/Y (AO22X1_LVT)        0.0545   1.0000            0.1693 &   5.8984 f
  I_SDRAM_TOP/I_SDRAM_IF/N3597 (net)
                               1   1.5194 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__22_/D (SDFFNARX1_HVT)
                                            0.0048   0.0545   1.0000   0.0033   0.0033 &   5.9018 f
  data arrival time                                                                        5.9018

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0894     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__22_/CLK (SDFFNARX1_HVT)                      7.2866 f
  library setup time                                          1.0000           -1.4289     5.8576
  data required time                                                                       5.8576
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8576
  data arrival time                                                                       -5.9018
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0442


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2585     3.3085
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3085 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/Q (SDFFNARX1_HVT)
                                                     0.2999   1.0000            1.1969 &   4.5054 f
  I_SDRAM_TOP/I_SDRAM_IF/n17646 (net)
                               5   4.3392 
  I_SDRAM_TOP/I_SDRAM_IF/U8263/A2 (AO22X1_RVT)
                                            0.0403   0.2999   1.0000   0.0275   0.0275 &   4.5329 f
  I_SDRAM_TOP/I_SDRAM_IF/U8263/Y (AO22X1_RVT)        0.0893   1.0000            0.4812 &   5.0141 f
  I_SDRAM_TOP/I_SDRAM_IF/n5142 (net)
                               1   1.2152 
  I_SDRAM_TOP/I_SDRAM_IF/U8264/A2 (OR2X1_HVT)
                                            0.0047   0.0893   1.0000   0.0033   0.0033 &   5.0174 f
  I_SDRAM_TOP/I_SDRAM_IF/U8264/Y (OR2X1_HVT)         0.2634   1.0000            0.4671 &   5.4845 f
  I_SDRAM_TOP/I_SDRAM_IF/n6006 (net)
                               2   4.3450 
  I_SDRAM_TOP/I_SDRAM_IF/U9218/A4 (AO22X1_RVT)
                                            0.0748   0.2634   1.0000   0.0533   0.0534 &   5.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/U9218/Y (AO22X1_RVT)        0.0956   1.0000            0.3372 &   5.8750 f
  I_SDRAM_TOP/I_SDRAM_IF/N3871 (net)
                               1   1.7299 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0956   1.0000   0.0000   0.0000 &   5.8750 f
  data arrival time                                                                        5.8750

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1276     7.2776
  clock reconvergence pessimism                                                 0.0994     7.3769
  clock uncertainty                                                            -0.1000     7.2769
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/CLK (SDFFNARX1_HVT)                      7.2769 f
  library setup time                                          1.0000           -1.4460     5.8309
  data required time                                                                       5.8309
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8309
  data arrival time                                                                       -5.8750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0441


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2550     3.3050
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3050 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/Q (SDFFNARX1_HVT)
                                                     0.3208   1.0000            1.2072 &   4.5122 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_226 (net)
                               5   4.9252 
  I_SDRAM_TOP/I_SDRAM_IF/U9503/A4 (AO22X1_HVT)
                                            0.0000   0.3208   1.0000   0.0000   0.0000 &   4.5122 f
  I_SDRAM_TOP/I_SDRAM_IF/U9503/Y (AO22X1_HVT)        0.1897   1.0000            0.5510 &   5.0633 f
  I_SDRAM_TOP/I_SDRAM_IF/n6310 (net)
                               1   1.4117 
  I_SDRAM_TOP/I_SDRAM_IF/U9505/A1 (OR2X1_HVT)
                                            0.0125   0.1897   1.0000   0.0087   0.0087 &   5.0719 f
  I_SDRAM_TOP/I_SDRAM_IF/U9505/Y (OR2X1_HVT)         0.1689   1.0000            0.5221 &   5.5940 f
  I_SDRAM_TOP/I_SDRAM_IF/n6481 (net)
                               2   1.5819 
  I_SDRAM_TOP/I_SDRAM_IF/U9730/A2 (AO22X1_LVT)
                                            0.0146   0.1689   1.0000   0.0101   0.0101 &   5.6042 f
  I_SDRAM_TOP/I_SDRAM_IF/U9730/Y (AO22X1_LVT)        0.0684   1.0000            0.2240 &   5.8282 f
  I_SDRAM_TOP/I_SDRAM_IF/N3799 (net)
                               1   1.2820 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_/D (SDFFNARX1_HVT)
                                            0.0031   0.0684   1.0000   0.0022   0.0022 &   5.8304 f
  data arrival time                                                                        5.8304

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1134     7.2634
  clock reconvergence pessimism                                                 0.0696     7.3330
  clock uncertainty                                                            -0.1000     7.2330
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_/CLK (SDFFNARX1_HVT)                       7.2330 f
  library setup time                                          1.0000           -1.4466     5.7864
  data required time                                                                       5.7864
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7864
  data arrival time                                                                       -5.8304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__19_/CLK (SDFFARX1_HVT)
                                                     0.1264                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__19_/Q (SDFFARX1_HVT)
                                                     0.2714   1.0000            1.3040 &   2.5259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__19_ (net)
                               5   4.0221 
  I_SDRAM_TOP/I_SDRAM_IF/U3260/A2 (AO22X1_HVT)
                                            0.0209   0.2714   1.0000   0.0145   0.0145 &   2.5404 f
  I_SDRAM_TOP/I_SDRAM_IF/U3260/Y (AO22X1_HVT)        0.1857   1.0000            0.7204 &   3.2607 f
  I_SDRAM_TOP/I_SDRAM_IF/n1389 (net)
                               1   1.2761 
  I_SDRAM_TOP/I_SDRAM_IF/U3264/A1 (OR2X1_HVT)
                                            0.0440   0.1857   1.0000   0.0317   0.0317 &   3.2924 f
  I_SDRAM_TOP/I_SDRAM_IF/U3264/Y (OR2X1_HVT)         0.1758   1.0000            0.5252 &   3.8176 f
  I_SDRAM_TOP/I_SDRAM_IF/n2165 (net)
                               2   1.8040 
  I_SDRAM_TOP/I_SDRAM_IF/U3269/A2 (AO22X1_HVT)
                                            0.0175   0.1758   1.0000   0.0121   0.0121 &   3.8298 f
  I_SDRAM_TOP/I_SDRAM_IF/U3269/Y (AO22X1_HVT)        0.1964   1.0000            0.6527 &   4.4825 f
  I_SDRAM_TOP/I_SDRAM_IF/N1057 (net)
                               1   1.6269 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/D (SDFFARX1_RVT)
                                            0.0386   0.1964   1.0000   0.0277   0.0277 &   4.5102 f
  data arrival time                                                                        4.5102

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0502     5.1502
  clock reconvergence pessimism                                                 0.0975     5.2477
  clock uncertainty                                                            -0.1000     5.1477
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/CLK (SDFFARX1_RVT)                       5.1477 r
  library setup time                                          1.0000           -0.6814     4.4663
  data required time                                                                       4.4663
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4663
  data arrival time                                                                       -4.5102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0439


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641057062/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2604     3.3104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__18_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__18_/Q (SDFFNARX1_HVT)
                                                     0.3155   1.0000            1.2000 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_579 (net)
                               5   4.7760 
  I_SDRAM_TOP/I_SDRAM_IF/U7166/A2 (AO22X1_HVT)
                                            0.0000   0.3155   1.0000   0.0000   0.0000 &   4.5104 f
  I_SDRAM_TOP/I_SDRAM_IF/U7166/Y (AO22X1_HVT)        0.1854   1.0000            0.7572 &   5.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/n4304 (net)
                               1   1.2620 
  I_SDRAM_TOP/I_SDRAM_IF/U7167/A2 (OR2X1_HVT)
                                            0.0190   0.1854   1.0000   0.0131   0.0132 &   5.2808 f
  I_SDRAM_TOP/I_SDRAM_IF/U7167/Y (OR2X1_HVT)         0.1645   1.0000            0.4493 &   5.7300 f
  I_SDRAM_TOP/I_SDRAM_IF/n5776 (net)
                               2   1.4389 
  I_SDRAM_TOP/I_SDRAM_IF/U8939/A4 (AO22X1_LVT)
                                            0.0153   0.1645   1.0000   0.0106   0.0106 &   5.7407 f
  I_SDRAM_TOP/I_SDRAM_IF/U8939/Y (AO22X1_LVT)        0.0488   1.0000            0.1588 &   5.8994 f
  I_SDRAM_TOP/I_SDRAM_IF/N3225 (net)
                               1   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0488   1.0000   0.0000   0.0000 &   5.8994 f
  data arrival time                                                                        5.8994

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1364     7.2864
  clock reconvergence pessimism                                                 0.0978     7.3841
  clock uncertainty                                                            -0.1000     7.2841
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/CLK (SDFFNARX1_HVT)                      7.2841 f
  library setup time                                          1.0000           -1.4285     5.8556
  data required time                                                                       5.8556
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8556
  data arrival time                                                                       -5.8994
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0438


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/Q (SDFFNARX1_HVT)
                                                     0.3632   1.0000            1.2364 &   4.5635 f
  I_SDRAM_TOP/I_SDRAM_IF/n1817 (net)
                               5   6.1196 
  I_SDRAM_TOP/I_SDRAM_IF/U7569/A2 (AO22X1_HVT)
                                            0.0750   0.3632   1.0000   0.0510   0.0511 &   4.6146 f
  I_SDRAM_TOP/I_SDRAM_IF/U7569/Y (AO22X1_HVT)        0.1875   1.0000            0.7996 &   5.4142 f
  I_SDRAM_TOP/I_SDRAM_IF/n4571 (net)
                               1   1.3249 
  I_SDRAM_TOP/I_SDRAM_IF/U7570/A2 (OR2X1_RVT)
                                            0.0320   0.1875   1.0000   0.0222   0.0222 &   5.4365 f
  I_SDRAM_TOP/I_SDRAM_IF/U7570/Y (OR2X1_RVT)         0.0946   1.0000            0.2846 &   5.7211 f
  I_SDRAM_TOP/I_SDRAM_IF/n5221 (net)
                               2   2.7957 
  I_SDRAM_TOP/I_SDRAM_IF/U8356/A2 (AO22X1_LVT)
                                            0.0102   0.0946   1.0000   0.0071   0.0071 &   5.7282 f
  I_SDRAM_TOP/I_SDRAM_IF/U8356/Y (AO22X1_LVT)        0.0441   1.0000            0.1664 &   5.8946 f
  I_SDRAM_TOP/I_SDRAM_IF/N3519 (net)
                               1   0.7068 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0441   1.0000   0.0000   0.0000 &   5.8946 f
  data arrival time                                                                        5.8946

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1507     7.3007
  clock reconvergence pessimism                                                 0.0801     7.3808
  clock uncertainty                                                            -0.1000     7.2808
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__7_/CLK (SDFFNARX1_HVT)                       7.2808 f
  library setup time                                          1.0000           -1.4300     5.8508
  data required time                                                                       5.8508
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8508
  data arrival time                                                                       -5.8946
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0438


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640757059/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2733     3.3233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__4_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__4_/Q (SDFFNARX1_HVT)
                                                     0.3483   1.0000            1.2141 &   4.5374 f
  I_SDRAM_TOP/I_SDRAM_IF/n17445 (net)
                               5   5.7016 
  I_SDRAM_TOP/I_SDRAM_IF/U9166/A1 (OA22X1_HVT)
                                            0.0177   0.3483   1.0000   0.0123   0.0123 &   4.5498 f
  I_SDRAM_TOP/I_SDRAM_IF/U9166/Y (OA22X1_HVT)        0.2252   1.0000            0.8649 &   5.4146 f
  I_SDRAM_TOP/I_SDRAM_IF/n5965 (net)
                               1   0.7919 
  I_SDRAM_TOP/I_SDRAM_IF/U9168/A1 (AND2X1_HVT)
                                            0.0306   0.2252   1.0000   0.0216   0.0216 &   5.4362 f
  I_SDRAM_TOP/I_SDRAM_IF/U9168/Y (AND2X1_HVT)        0.2291   1.0000            0.4682 &   5.9044 f
  I_SDRAM_TOP/I_SDRAM_IF/n6178 (net)
                               2   3.1509 
  I_SDRAM_TOP/I_SDRAM_IF/U9172/A2 (AO22X1_HVT)
                                            0.0566   0.2291   1.0000   0.0402   0.0403 &   5.9447 f
  I_SDRAM_TOP/I_SDRAM_IF/U9172/Y (AO22X1_HVT)        0.1696   1.0000            0.6658 &   6.6105 f
  I_SDRAM_TOP/I_SDRAM_IF/N3290 (net)
                               1   0.7637 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/D (SDFFNARX1_RVT)
                                            0.0234   0.1696   1.0000   0.0160   0.0160 &   6.6265 f
  data arrival time                                                                        6.6265

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0994     7.3972
  clock uncertainty                                                            -0.1000     7.2972
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK (SDFFNARX1_RVT)                       7.2972 f
  library setup time                                          1.0000           -0.7143     6.5829
  data required time                                                                       6.5829
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5829
  data arrival time                                                                       -6.6265
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0436


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2175     3.2675
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/CLK (SDFFNARX1_HVT)
                                                     0.0679                     0.0000     3.2675 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/Q (SDFFNARX1_HVT)
                                                     0.3624   1.0000            1.2287 &   4.4962 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_551 (net)
                               5   6.0982 
  I_SDRAM_TOP/I_SDRAM_IF/U7202/A2 (AO22X1_HVT)
                                            0.0000   0.3624   1.0000   0.0000   0.0001 &   4.4963 f
  I_SDRAM_TOP/I_SDRAM_IF/U7202/Y (AO22X1_HVT)        0.1895   1.0000            0.8013 &   5.2976 f
  I_SDRAM_TOP/I_SDRAM_IF/n4325 (net)
                               1   1.3922 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40793/A2 (OR2X1_RVT)
                                            0.0495   0.1895   1.0000   0.0350   0.0350 &   5.3326 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40793/Y (OR2X1_RVT)
                                                     0.0792   1.0000            0.2682 &   5.6008 f
  I_SDRAM_TOP/I_SDRAM_IF/n5342 (net)
                               2   1.4601 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40968/A4 (AO22X1_RVT)
                                            0.0000   0.0792   1.0000   0.0000   0.0000 &   5.6008 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40968/Y (AO22X1_RVT)
                                                     0.0910   1.0000            0.2138 &   5.8145 f
  I_SDRAM_TOP/I_SDRAM_IF/N3228 (net)
                               1   1.3555 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/D (SDFFNARX1_HVT)
                                            0.0097   0.0910   1.0000   0.0067   0.0067 &   5.8212 f
  data arrival time                                                                        5.8212

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/CLK (SDFFNARX1_HVT)                       7.2273 f
  library setup time                                          1.0000           -1.4496     5.7777
  data required time                                                                       5.7777
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7777
  data arrival time                                                                       -5.8212
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0436


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__9_/CLK (SDFFARX1_HVT)
                                                     0.1238                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__9_/Q (SDFFARX1_HVT)
                                                     0.3122   1.0000            1.3271 &   2.5490 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__9_ (net)
                               5   5.1458 
  I_SDRAM_TOP/I_SDRAM_IF/U11480/A2 (AO22X1_HVT)
                                            0.0000   0.3122   1.0000   0.0000   0.0000 &   2.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/U11480/Y (AO22X1_HVT)       0.1889   1.0000            0.7583 &   3.3073 f
  I_SDRAM_TOP/I_SDRAM_IF/n8211 (net)
                               1   1.3753 
  I_SDRAM_TOP/I_SDRAM_IF/U11482/A1 (OR2X1_HVT)
                                            0.0265   0.1889   1.0000   0.0181   0.0182 &   3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/U11482/Y (OR2X1_HVT)        0.1784   1.0000            0.5304 &   3.8559 f
  I_SDRAM_TOP/I_SDRAM_IF/n8581 (net)
                               2   1.8883 
  I_SDRAM_TOP/I_SDRAM_IF/U11486/A2 (AO22X1_HVT)
                                            0.0282   0.1784   1.0000   0.0201   0.0201 &   3.8760 f
  I_SDRAM_TOP/I_SDRAM_IF/U11486/Y (AO22X1_HVT)       0.1737   1.0000            0.6294 &   4.5054 f
  I_SDRAM_TOP/I_SDRAM_IF/N2187 (net)
                               1   0.8927 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__5_/D (SDFFARX2_RVT)
                                            0.0000   0.1737   1.0000   0.0000   0.0000 &   4.5054 f
  data arrival time                                                                        4.5054

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0611     5.1611
  clock reconvergence pessimism                                                 0.0826     5.2437
  clock uncertainty                                                            -0.1000     5.1437
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__5_/CLK (SDFFARX2_RVT)                        5.1437 r
  library setup time                                          1.0000           -0.6818     4.4620
  data required time                                                                       4.4620
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4620
  data arrival time                                                                       -4.5054
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0435


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2088     1.2088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__18_/CLK (SDFFARX1_HVT)
                                                     0.0885                     0.0000     1.2088 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__18_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2043 &   2.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__18_ (net)
                               1   1.4902 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1139/A (INVX0_HVT)
                                            0.0000   0.1909   1.0000   0.0000   0.0000 &   2.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1139/Y (INVX0_HVT)
                                                     0.1908   1.0000            0.2338 &   2.6469 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_571 (net)
                               2   1.8449 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1138/A (INVX1_RVT)
                                            0.0000   0.1908   1.0000   0.0000   0.0000 &   2.6469 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1138/Y (INVX1_RVT)
                                                     0.1369   1.0000            0.1651 &   2.8120 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_570 (net)
                               4   5.0013 
  I_SDRAM_TOP/I_SDRAM_IF/U2936/A2 (AO22X1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0001 &   2.8120 f
  I_SDRAM_TOP/I_SDRAM_IF/U2936/Y (AO22X1_HVT)        0.1901   1.0000            0.6139 &   3.4259 f
  I_SDRAM_TOP/I_SDRAM_IF/n1198 (net)
                               1   1.4255 
  I_SDRAM_TOP/I_SDRAM_IF/U2937/A2 (OR2X1_HVT)
                                            0.0146   0.1901   1.0000   0.0101   0.0101 &   3.4360 f
  I_SDRAM_TOP/I_SDRAM_IF/U2937/Y (OR2X1_HVT)         0.1670   1.0000            0.4543 &   3.8903 f
  I_SDRAM_TOP/I_SDRAM_IF/n2344 (net)
                               2   1.5208 
  I_SDRAM_TOP/I_SDRAM_IF/U4332/A2 (AO22X1_HVT)
                                            0.0083   0.1670   1.0000   0.0057   0.0057 &   3.8960 f
  I_SDRAM_TOP/I_SDRAM_IF/U4332/Y (AO22X1_HVT)        0.1769   1.0000            0.6243 &   4.5204 f
  I_SDRAM_TOP/I_SDRAM_IF/N929 (net)
                               1   0.9937 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__14_/D (SDFFARX1_RVT)
                                            0.0103   0.1769   1.0000   0.0071   0.0071 &   4.5275 f
  data arrival time                                                                        4.5275

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0603     5.1603
  clock reconvergence pessimism                                                 0.0929     5.2532
  clock uncertainty                                                            -0.1000     5.1532
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__14_/CLK (SDFFARX1_RVT)                       5.1532 r
  library setup time                                          1.0000           -0.6692     4.4841
  data required time                                                                       4.4841
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4841
  data arrival time                                                                       -4.5275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0434


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__15_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__15_/Q (SDFFNARX1_HVT)
                                                     0.3388   1.0000            1.2235 &   4.5492 f
  I_SDRAM_TOP/I_SDRAM_IF/n1731 (net)
                               5   5.4331 
  I_SDRAM_TOP/I_SDRAM_IF/U7054/A4 (AO22X1_HVT)
                                            0.0363   0.3388   1.0000   0.0243   0.0244 &   4.5736 f
  I_SDRAM_TOP/I_SDRAM_IF/U7054/Y (AO22X1_HVT)        0.1739   1.0000            0.5466 &   5.1202 f
  I_SDRAM_TOP/I_SDRAM_IF/n4231 (net)
                               1   0.8965 
  I_SDRAM_TOP/I_SDRAM_IF/U7056/A1 (OR2X1_HVT)
                                            0.0196   0.1739   1.0000   0.0136   0.0136 &   5.1338 f
  I_SDRAM_TOP/I_SDRAM_IF/U7056/Y (OR2X1_HVT)         0.1769   1.0000            0.5164 &   5.6502 f
  I_SDRAM_TOP/I_SDRAM_IF/n4302 (net)
                               2   1.8405 
  I_SDRAM_TOP/I_SDRAM_IF/U7060/A2 (AO22X1_LVT)
                                            0.0189   0.1769   1.0000   0.0131   0.0131 &   5.6633 f
  I_SDRAM_TOP/I_SDRAM_IF/U7060/Y (AO22X1_LVT)        0.0643   1.0000            0.2294 &   5.8927 f
  I_SDRAM_TOP/I_SDRAM_IF/N2783 (net)
                               1   1.2688 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0643   1.0000   0.0000   0.0000 &   5.8927 f
  data arrival time                                                                        5.8927

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.0870     7.3812
  clock uncertainty                                                            -0.1000     7.2812
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/CLK (SDFFNARX1_HVT)                       7.2812 f
  library setup time                                          1.0000           -1.4319     5.8493
  data required time                                                                       5.8493
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8493
  data arrival time                                                                       -5.8927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0434


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2169     3.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/CLK (SDFFNARX1_HVT)
                                                     0.0675                     0.0000     3.2669 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/Q (SDFFNARX1_HVT)
                                                     0.2445   1.0000            1.1404 &   4.4072 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_745 (net)
                               2   2.6355 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1846/A (NBUFFX2_LVT)
                                            0.0185   0.2445   1.0000   0.0128   0.0128 &   4.4201 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1846/Y (NBUFFX2_LVT)
                                                     0.0664   1.0000            0.1874 &   4.6075 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1277 (net)
                               4   2.5747 
  I_SDRAM_TOP/I_SDRAM_IF/U5507/A2 (AO22X1_HVT)
                                            0.0000   0.0664   1.0000   0.0000   0.0000 &   4.6075 f
  I_SDRAM_TOP/I_SDRAM_IF/U5507/Y (AO22X1_HVT)        0.1889   1.0000            0.5551 &   5.1626 f
  I_SDRAM_TOP/I_SDRAM_IF/n3356 (net)
                               1   1.3841 
  I_SDRAM_TOP/I_SDRAM_IF/U5509/A1 (OR2X1_RVT)
                                            0.0285   0.1889   1.0000   0.0197   0.0197 &   5.1823 f
  I_SDRAM_TOP/I_SDRAM_IF/U5509/Y (OR2X1_RVT)         0.0933   1.0000            0.3397 &   5.5220 f
  I_SDRAM_TOP/I_SDRAM_IF/n4060 (net)
                               2   2.6898 
  I_SDRAM_TOP/I_SDRAM_IF/U6780/A2 (AO22X1_RVT)
                                            0.0034   0.0933   1.0000   0.0023   0.0024 &   5.5244 f
  I_SDRAM_TOP/I_SDRAM_IF/U6780/Y (AO22X1_RVT)        0.0944   1.0000            0.3250 &   5.8493 f
  I_SDRAM_TOP/I_SDRAM_IF/N2915 (net)
                               1   1.6413 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__5_/D (SDFFNARX1_HVT)
                                            0.0073   0.0944   1.0000   0.0050   0.0051 &   5.8544 f
  data arrival time                                                                        5.8544

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.0696     7.3669
  clock uncertainty                                                            -0.1000     7.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__5_/CLK (SDFFNARX1_HVT)                       7.2669 f
  library setup time                                          1.0000           -1.4559     5.8110
  data required time                                                                       5.8110
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8110
  data arrival time                                                                       -5.8544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0434


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613956791/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2080     1.2080
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__23_/CLK (SDFFARX1_LVT)
                                                     0.0885                     0.0000     1.2080 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__23_/Q (SDFFARX1_LVT)
                                                     0.0527   1.0000            0.3418 &   1.5497 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__23_ (net)
                               1   1.1823 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_114_1384/A (INVX0_HVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0000 &   1.5497 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_114_1384/Y (INVX0_HVT)
                                                     0.2996   1.0000            0.1814 &   1.7312 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_815 (net)
                               2   3.4735 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1382/A (INVX0_RVT)
                                            0.0468   0.2996   1.0000   0.0334   0.0334 &   1.7646 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1382/Y (INVX0_RVT)
                                                     0.1820   1.0000            0.2262 &   1.9908 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_813 (net)
                               4   3.7728 
  I_SDRAM_TOP/I_SDRAM_IF/U3381/A2 (AO22X1_HVT)
                                            0.0172   0.1820   1.0000   0.0119   0.0120 &   2.0028 f
  I_SDRAM_TOP/I_SDRAM_IF/U3381/Y (AO22X1_HVT)        0.1714   1.0000            0.6293 &   2.6321 f
  I_SDRAM_TOP/I_SDRAM_IF/n1466 (net)
                               1   0.8192 
  I_SDRAM_TOP/I_SDRAM_IF/U3382/A2 (OR2X1_HVT)
                                            0.0247   0.1714   1.0000   0.0175   0.0175 &   2.6495 f
  I_SDRAM_TOP/I_SDRAM_IF/U3382/Y (OR2X1_HVT)         0.1658   1.0000            0.4427 &   3.0922 f
  I_SDRAM_TOP/I_SDRAM_IF/n2780 (net)
                               2   1.4831 
  I_SDRAM_TOP/I_SDRAM_IF/U4776/A2 (AO22X1_HVT)
                                            0.0000   0.1658   1.0000   0.0000   0.0000 &   3.0922 f
  I_SDRAM_TOP/I_SDRAM_IF/U4776/Y (AO22X1_HVT)        0.2180   1.0000            0.6652 &   3.7574 f
  I_SDRAM_TOP/I_SDRAM_IF/N669 (net)
                               1   2.3116 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__7_/D (SDFFARX1_HVT)
                                            0.0294   0.2180   1.0000   0.0206   0.0207 &   3.7781 f
  data arrival time                                                                        3.7781

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0467     5.1467
  clock reconvergence pessimism                                                 0.1131     5.2598
  clock uncertainty                                                            -0.1000     5.1598
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__7_/CLK (SDFFARX1_HVT)                         5.1598 r
  library setup time                                          1.0000           -1.4250     3.7348
  data required time                                                                       3.7348
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7348
  data arrival time                                                                       -3.7781
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0433


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/Q (SDFFNARX1_HVT)
                                                     0.2104   1.0000            1.1114 &   4.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_427 (net)
                               2   1.5499 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553/A (NBUFFX2_LVT)
                                            0.0000   0.2104   1.0000   0.0000   0.0000 &   4.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553/Y (NBUFFX2_LVT)
                                                     0.0649   1.0000            0.1806 &   4.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_984 (net)
                               4   4.4520 
  I_SDRAM_TOP/I_SDRAM_IF/U9918/A2 (AO22X1_HVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   4.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/U9918/Y (AO22X1_HVT)        0.2057   1.0000            0.5722 &   5.1669 f
  I_SDRAM_TOP/I_SDRAM_IF/n6628 (net)
                               2   1.9372 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41353/A1 (OR2X1_RVT)
                                            0.0068   0.2057   1.0000   0.0047   0.0047 &   5.1717 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41353/Y (OR2X1_RVT)
                                                     0.0757   1.0000            0.3312 &   5.5029 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22264 (net)
                               1   1.0852 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41352/A2 (AO22X1_RVT)
                                            0.0094   0.0757   1.0000   0.0064   0.0064 &   5.5092 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41352/Y (AO22X1_RVT)
                                                     0.0923   1.0000            0.3082 &   5.8175 f
  I_SDRAM_TOP/I_SDRAM_IF/N3442 (net)
                               1   1.4699 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__25_/D (SDFFNARX1_HVT)
                                            0.0161   0.0923   1.0000   0.0115   0.0115 &   5.8290 f
  data arrival time                                                                        5.8290

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1064     7.2564
  clock reconvergence pessimism                                                 0.0696     7.3260
  clock uncertainty                                                            -0.1000     7.2260
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__25_/CLK (SDFFNARX1_HVT)                      7.2260 f
  library setup time                                          1.0000           -1.4402     5.7858
  data required time                                                                       5.7858
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7858
  data arrival time                                                                       -5.8290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0432


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2546     3.3046
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/Q (SDFFNARX1_HVT)
                                                     0.3219   1.0000            1.2079 &   4.5126 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_46 (net)
                               5   4.9580 
  I_SDRAM_TOP/I_SDRAM_IF/U8768/A4 (AO22X1_HVT)
                                            0.0625   0.3219   1.0000   0.0425   0.0425 &   4.5551 f
  I_SDRAM_TOP/I_SDRAM_IF/U8768/Y (AO22X1_HVT)        0.1803   1.0000            0.5422 &   5.0973 f
  I_SDRAM_TOP/I_SDRAM_IF/n5565 (net)
                               1   1.1040 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41367/A2 (OR2X1_HVT)
                                            0.0163   0.1803   1.0000   0.0113   0.0113 &   5.1086 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41367/Y (OR2X1_HVT)
                                                     0.1711   1.0000            0.4526 &   5.5612 f
  I_SDRAM_TOP/I_SDRAM_IF/n5671 (net)
                               2   1.6535 
  I_SDRAM_TOP/I_SDRAM_IF/U8771/A4 (AO22X1_RVT)
                                            0.0251   0.1711   1.0000   0.0177   0.0178 &   5.5790 f
  I_SDRAM_TOP/I_SDRAM_IF/U8771/Y (AO22X1_RVT)        0.0948   1.0000            0.2764 &   5.8554 f
  I_SDRAM_TOP/I_SDRAM_IF/N4089 (net)
                               1   1.6842 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__7_/D (SDFFNARX1_HVT)
                                            0.0099   0.0948   1.0000   0.0069   0.0069 &   5.8622 f
  data arrival time                                                                        5.8622

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1277     7.2777
  clock reconvergence pessimism                                                 0.0871     7.3648
  clock uncertainty                                                            -0.1000     7.2648
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__7_/CLK (SDFFNARX1_HVT)                       7.2648 f
  library setup time                                          1.0000           -1.4457     5.8191
  data required time                                                                       5.8191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8191
  data arrival time                                                                       -5.8622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0431


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2727     3.3227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK (SDFFNARX1_HVT)
                                                     0.0631                     0.0000     3.3227 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/Q (SDFFNARX1_HVT)
                                                     0.3265   1.0000            1.2016 &   4.5243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_317 (net)
                               5   5.0861 
  I_SDRAM_TOP/I_SDRAM_IF/U10285/A4 (AO22X1_HVT)
                                            0.0328   0.3265   1.0000   0.0220   0.0220 &   4.5463 f
  I_SDRAM_TOP/I_SDRAM_IF/U10285/Y (AO22X1_HVT)       0.1761   1.0000            0.5409 &   5.0872 f
  I_SDRAM_TOP/I_SDRAM_IF/n6913 (net)
                               1   0.9674 
  I_SDRAM_TOP/I_SDRAM_IF/U10286/A2 (OR2X1_HVT)
                                            0.0089   0.1761   1.0000   0.0062   0.0062 &   5.0933 f
  I_SDRAM_TOP/I_SDRAM_IF/U10286/Y (OR2X1_HVT)        0.1821   1.0000            0.4605 &   5.5538 f
  I_SDRAM_TOP/I_SDRAM_IF/n6918 (net)
                               2   2.0069 
  I_SDRAM_TOP/I_SDRAM_IF/U10287/A4 (AO22X1_RVT)
                                            0.0389   0.1821   1.0000   0.0274   0.0274 &   5.5812 f
  I_SDRAM_TOP/I_SDRAM_IF/U10287/Y (AO22X1_RVT)       0.0920   1.0000            0.2796 &   5.8608 f
  I_SDRAM_TOP/I_SDRAM_IF/N3672 (net)
                               1   1.4408 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0920   1.0000   0.0000   0.0000 &   5.8608 f
  data arrival time                                                                        5.8608

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0801     7.3668
  clock uncertainty                                                            -0.1000     7.2668
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__2_/CLK (SDFFNARX1_HVT)                       7.2668 f
  library setup time                                          1.0000           -1.4489     5.8180
  data required time                                                                       5.8180
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8180
  data arrival time                                                                       -5.8608
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0429


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__15_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__15_/Q (SDFFNARX1_HVT)
                                                     0.2895   1.0000            1.1882 &   4.5157 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_663 (net)
                               5   4.0443 
  I_SDRAM_TOP/I_SDRAM_IF/U7757/A2 (AO22X1_HVT)
                                            0.0151   0.2895   1.0000   0.0105   0.0105 &   4.5262 f
  I_SDRAM_TOP/I_SDRAM_IF/U7757/Y (AO22X1_HVT)        0.1708   1.0000            0.7180 &   5.2442 f
  I_SDRAM_TOP/I_SDRAM_IF/n4720 (net)
                               1   0.8011 
  I_SDRAM_TOP/I_SDRAM_IF/U7759/A1 (OR2X1_RVT)
                                            0.0000   0.1708   1.0000   0.0000   0.0000 &   5.2442 f
  I_SDRAM_TOP/I_SDRAM_IF/U7759/Y (OR2X1_RVT)         0.0805   1.0000            0.3105 &   5.5547 f
  I_SDRAM_TOP/I_SDRAM_IF/n5324 (net)
                               2   1.5599 
  I_SDRAM_TOP/I_SDRAM_IF/U7763/A2 (AO22X1_RVT)
                                            0.0042   0.0805   1.0000   0.0029   0.0029 &   5.5576 f
  I_SDRAM_TOP/I_SDRAM_IF/U7763/Y (AO22X1_RVT)        0.0942   1.0000            0.3148 &   5.8724 f
  I_SDRAM_TOP/I_SDRAM_IF/N3044 (net)
                               1   1.6251 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_/D (SDFFNARX1_HVT)
                                            0.0108   0.0942   1.0000   0.0073   0.0073 &   5.8797 f
  data arrival time                                                                        5.8797

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1450     7.2950
  clock reconvergence pessimism                                                 0.0870     7.3820
  clock uncertainty                                                            -0.1000     7.2820
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_/CLK (SDFFNARX1_HVT)                       7.2820 f
  library setup time                                          1.0000           -1.4451     5.8370
  data required time                                                                       5.8370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8370
  data arrival time                                                                       -5.8797
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0427


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2544     3.3044
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/CLK (SDFFNARX1_HVT)
                                                     0.0756                     0.0000     3.3044 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/Q (SDFFNARX1_HVT)
                                                     0.3385   1.0000            1.2189 &   4.5234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_54 (net)
                               5   5.4248 
  I_SDRAM_TOP/I_SDRAM_IF/U11991/A2 (AO22X1_HVT)
                                            0.0000   0.3385   1.0000   0.0000   0.0001 &   4.5234 f
  I_SDRAM_TOP/I_SDRAM_IF/U11991/Y (AO22X1_HVT)       0.1947   1.0000            0.7868 &   5.3102 f
  I_SDRAM_TOP/I_SDRAM_IF/n9122 (net)
                               1   1.5633 
  I_SDRAM_TOP/I_SDRAM_IF/U11993/A1 (OR2X1_LVT)
                                            0.0392   0.1947   1.0000   0.0282   0.0282 &   5.3384 f
  I_SDRAM_TOP/I_SDRAM_IF/U11993/Y (OR2X1_LVT)        0.0590   1.0000            0.2134 &   5.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/n9338 (net)
                               2   2.4835 
  I_SDRAM_TOP/I_SDRAM_IF/U11997/A2 (AO22X1_RVT)
                                            0.0000   0.0590   1.0000   0.0000   0.0000 &   5.5519 f
  I_SDRAM_TOP/I_SDRAM_IF/U11997/Y (AO22X1_RVT)       0.0956   1.0000            0.3004 &   5.8522 f
  I_SDRAM_TOP/I_SDRAM_IF/N4109 (net)
                               1   1.7520 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D (SDFFNARX1_HVT)
                                            0.0127   0.0956   1.0000   0.0089   0.0089 &   5.8612 f
  data arrival time                                                                        5.8612

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1276     7.2776
  clock reconvergence pessimism                                                 0.0871     7.3647
  clock uncertainty                                                            -0.1000     7.2647
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK (SDFFNARX1_HVT)                      7.2647 f
  library setup time                                          1.0000           -1.4461     5.8186
  data required time                                                                       5.8186
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8186
  data arrival time                                                                       -5.8612
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0425


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641257064/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/CLK (SDFFNARX1_HVT)
                                                     0.0657                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/Q (SDFFNARX1_HVT)
                                                     0.3514   1.0000            1.2198 &   4.5446 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_828 (net)
                               5   5.7866 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41181/A1 (OA22X1_HVT)
                                            0.0531   0.3514   1.0000   0.0370   0.0370 &   4.5816 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41181/Y (OA22X1_HVT)
                                                     0.2241   1.0000            0.8661 &   5.4477 f
  I_SDRAM_TOP/I_SDRAM_IF/n5572 (net)
                               1   0.7668 
  I_SDRAM_TOP/I_SDRAM_IF/U8779/A2 (AND2X1_RVT)
                                            0.0190   0.2241   1.0000   0.0131   0.0131 &   5.4609 f
  I_SDRAM_TOP/I_SDRAM_IF/U8779/Y (AND2X1_RVT)        0.0854   1.0000            0.3079 &   5.7688 f
  I_SDRAM_TOP/I_SDRAM_IF/n6233 (net)
                               2   1.9345 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40853/A4 (AO22X1_LVT)
                                            0.0000   0.0854   1.0000   0.0000   0.0000 &   5.7688 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40853/Y (AO22X1_LVT)
                                                     0.0710   1.0000            0.1284 &   5.8971 f
  I_SDRAM_TOP/I_SDRAM_IF/N2778 (net)
                               1   2.2057 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/D (SDFFNARX1_HVT)
                                            0.0040   0.0710   1.0000   0.0028   0.0028 &   5.9000 f
  data arrival time                                                                        5.9000

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1487     7.2987
  clock reconvergence pessimism                                                 0.1003     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK (SDFFNARX1_HVT)                       7.2990 f
  library setup time                                          1.0000           -1.4416     5.8574
  data required time                                                                       5.8574
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8574
  data arrival time                                                                       -5.9000
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0425


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2008     1.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__12_/CLK (SDFFARX1_HVT)
                                                     0.0957                     0.0000     1.2008 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__12_/Q (SDFFARX1_HVT)
                                                     0.2982   1.0000            1.2976 &   2.4984 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__12_ (net)
                               5   4.7446 
  I_SDRAM_TOP/I_SDRAM_IF/U1413/A2 (AO22X1_HVT)
                                            0.0000   0.2982   1.0000   0.0000   0.0000 &   2.4984 f
  I_SDRAM_TOP/I_SDRAM_IF/U1413/Y (AO22X1_HVT)        0.2094   1.0000            0.7684 &   3.2668 f
  I_SDRAM_TOP/I_SDRAM_IF/n433 (net)
                               1   2.0385 
  I_SDRAM_TOP/I_SDRAM_IF/U1415/A1 (OR2X1_HVT)
                                            0.0394   0.2094   1.0000   0.0276   0.0276 &   3.2944 f
  I_SDRAM_TOP/I_SDRAM_IF/U1415/Y (OR2X1_HVT)         0.1924   1.0000            0.5583 &   3.8527 f
  I_SDRAM_TOP/I_SDRAM_IF/n791 (net)
                               2   2.3090 
  I_SDRAM_TOP/I_SDRAM_IF/U2151/A2 (AO22X1_HVT)
                                            0.0290   0.1924   1.0000   0.0206   0.0206 &   3.8733 f
  I_SDRAM_TOP/I_SDRAM_IF/U2151/Y (AO22X1_HVT)        0.1792   1.0000            0.6479 &   4.5211 f
  I_SDRAM_TOP/I_SDRAM_IF/N1046 (net)
                               1   1.0699 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__4_/D (SDFFARX1_RVT)
                                            0.0105   0.1792   1.0000   0.0072   0.0073 &   4.5284 f
  data arrival time                                                                        4.5284

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0929     5.2489
  clock uncertainty                                                            -0.1000     5.1489
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__4_/CLK (SDFFARX1_RVT)                        5.1489 r
  library setup time                                          1.0000           -0.6630     4.4859
  data required time                                                                       4.4859
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4859
  data arrival time                                                                       -4.5284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0425


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2274     3.2774
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__5_/CLK (SDFFNARX1_HVT)
                                                     0.0794                     0.0000     3.2774 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__5_/Q (SDFFNARX1_HVT)
                                                     0.3395   1.0000            1.2225 &   4.5000 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1022] (net)
                               5   5.4528 
  I_SDRAM_TOP/I_SDRAM_IF/U9524/A4 (AO22X1_HVT)
                                            0.0595   0.3395   1.0000   0.0397   0.0398 &   4.5397 f
  I_SDRAM_TOP/I_SDRAM_IF/U9524/Y (AO22X1_HVT)        0.1708   1.0000            0.5432 &   5.0830 f
  I_SDRAM_TOP/I_SDRAM_IF/n6322 (net)
                               1   0.7984 
  I_SDRAM_TOP/I_SDRAM_IF/U9526/A1 (OR2X1_HVT)
                                            0.0000   0.1708   1.0000   0.0000   0.0000 &   5.0830 f
  I_SDRAM_TOP/I_SDRAM_IF/U9526/Y (OR2X1_HVT)         0.1873   1.0000            0.5222 &   5.6052 f
  I_SDRAM_TOP/I_SDRAM_IF/n9396 (net)
                               2   2.1594 
  I_SDRAM_TOP/I_SDRAM_IF/U12105/A2 (AO22X1_LVT)
                                            0.0223   0.1873   1.0000   0.0155   0.0155 &   5.6206 f
  I_SDRAM_TOP/I_SDRAM_IF/U12105/Y (AO22X1_LVT)       0.0552   1.0000            0.2336 &   5.8543 f
  I_SDRAM_TOP/I_SDRAM_IF/N2464 (net)
                               1   0.9780 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0552   1.0000   0.0000   0.0000 &   5.8543 f
  data arrival time                                                                        5.8543

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1040     7.2540
  clock reconvergence pessimism                                                 0.0834     7.3374
  clock uncertainty                                                            -0.1000     7.2374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK (SDFFNARX1_HVT)                       7.2374 f
  library setup time                                          1.0000           -1.4255     5.8119
  data required time                                                                       5.8119
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8119
  data arrival time                                                                       -5.8543
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0424


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/Q (SDFFNARX1_HVT)
                                                     0.3296   1.0000            1.2039 &   4.5300 f
  I_SDRAM_TOP/I_SDRAM_IF/n17386 (net)
                               5   5.1713 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41082/A2 (AO22X1_HVT)
                                            0.0000   0.3296   1.0000   0.0000   0.0000 &   4.5300 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41082/Y (AO22X1_HVT)
                                                     0.1804   1.0000            0.7636 &   5.2936 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22160 (net)
                               1   1.0980 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41081/A1 (OR2X1_RVT)
                                            0.0291   0.1804   1.0000   0.0208   0.0208 &   5.3144 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41081/Y (OR2X1_RVT)
                                                     0.0792   1.0000            0.3166 &   5.6311 f
  I_SDRAM_TOP/I_SDRAM_IF/n5747 (net)
                               2   1.4576 
  I_SDRAM_TOP/I_SDRAM_IF/U5773/A4 (AO22X1_RVT)
                                            0.0028   0.0792   1.0000   0.0019   0.0019 &   5.6330 f
  I_SDRAM_TOP/I_SDRAM_IF/U5773/Y (AO22X1_RVT)        0.0974   1.0000            0.2226 &   5.8555 f
  I_SDRAM_TOP/I_SDRAM_IF/N3107 (net)
                               1   1.9004 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_/D (SDFFNARX1_HVT)
                                            0.0218   0.0974   1.0000   0.0148   0.0148 &   5.8704 f
  data arrival time                                                                        5.8704

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0801     7.3763
  clock uncertainty                                                            -0.1000     7.2763
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_/CLK (SDFFNARX1_HVT)                       7.2763 f
  library setup time                                          1.0000           -1.4483     5.8280
  data required time                                                                       5.8280
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8280
  data arrival time                                                                       -5.8704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0424


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2733     3.3233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/Q (SDFFNARX1_HVT)
                                                     0.2955   1.0000            1.1863 &   4.5096 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_664 (net)
                               4   4.2104 
  I_SDRAM_TOP/I_SDRAM_IF/U6043/A2 (AO22X1_HVT)
                                            0.0527   0.2955   1.0000   0.0367   0.0367 &   4.5463 f
  I_SDRAM_TOP/I_SDRAM_IF/U6043/Y (AO22X1_HVT)        0.1724   1.0000            0.7251 &   5.2715 f
  I_SDRAM_TOP/I_SDRAM_IF/n3612 (net)
                               1   0.8511 
  I_SDRAM_TOP/I_SDRAM_IF/U6044/A2 (OR2X1_RVT)
                                            0.0080   0.1724   1.0000   0.0056   0.0056 &   5.2771 f
  I_SDRAM_TOP/I_SDRAM_IF/U6044/Y (OR2X1_RVT)         0.0986   1.0000            0.2800 &   5.5570 f
  I_SDRAM_TOP/I_SDRAM_IF/n5702 (net)
                               2   3.1612 
  I_SDRAM_TOP/I_SDRAM_IF/U6048/A2 (AO22X1_RVT)
                                            0.0040   0.0986   1.0000   0.0028   0.0028 &   5.5599 f
  I_SDRAM_TOP/I_SDRAM_IF/U6048/Y (AO22X1_RVT)        0.0948   1.0000            0.3223 &   5.8822 f
  I_SDRAM_TOP/I_SDRAM_IF/N3049 (net)
                               1   1.2606 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0948   1.0000   0.0000   0.0000 &   5.8822 f
  data arrival time                                                                        5.8822

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0894     7.3872
  clock uncertainty                                                            -0.1000     7.2872
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_/CLK (SDFFNARX1_HVT)                      7.2872 f
  library setup time                                          1.0000           -1.4473     5.8399
  data required time                                                                       5.8399
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8399
  data arrival time                                                                       -5.8822
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0423


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613356785/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2299     1.2299
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK (SDFFARX1_HVT)
                                                     0.1225                     0.0000     1.2299 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/Q (SDFFARX1_HVT)
                                                     0.3015   1.0000            1.3195 &   2.5494 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__23_ (net)
                               5   4.8486 
  I_SDRAM_TOP/I_SDRAM_IF/U11463/A2 (AO22X1_HVT)
                                            0.0251   0.3015   1.0000   0.0174   0.0174 &   2.5669 f
  I_SDRAM_TOP/I_SDRAM_IF/U11463/Y (AO22X1_HVT)       0.1844   1.0000            0.7443 &   3.3112 f
  I_SDRAM_TOP/I_SDRAM_IF/n8186 (net)
                               1   1.2314 
  I_SDRAM_TOP/I_SDRAM_IF/U11465/A1 (OR2X1_HVT)
                                            0.0155   0.1844   1.0000   0.0107   0.0107 &   3.3219 f
  I_SDRAM_TOP/I_SDRAM_IF/U11465/Y (OR2X1_HVT)        0.2180   1.0000            0.5549 &   3.8768 f
  I_SDRAM_TOP/I_SDRAM_IF/n9501 (net)
                               2   3.0572 
  I_SDRAM_TOP/I_SDRAM_IF/U12137/A2 (AO22X1_HVT)
                                            0.0368   0.2180   1.0000   0.0264   0.0264 &   3.9032 f
  I_SDRAM_TOP/I_SDRAM_IF/U12137/Y (AO22X1_HVT)       0.1712   1.0000            0.6588 &   4.5620 f
  I_SDRAM_TOP/I_SDRAM_IF/N1999 (net)
                               1   0.8153 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/D (SDFFARX1_RVT)
                                            0.0000   0.1712   1.0000   0.0000   0.0000 &   4.5620 f
  data arrival time                                                                        4.5620

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0633     5.1633
  clock reconvergence pessimism                                                 0.1185     5.2818
  clock uncertainty                                                            -0.1000     5.1818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/CLK (SDFFARX1_RVT)                        5.1818 r
  library setup time                                          1.0000           -0.6619     4.5199
  data required time                                                                       4.5199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5199
  data arrival time                                                                       -4.5620
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0421


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640657058/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2735     3.3235
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/CLK (SDFFNARX1_HVT)
                                                     0.0750                     0.0000     3.3235 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/Q (SDFFNARX1_HVT)
                                                     0.3045   1.0000            1.1963 &   4.5199 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_581 (net)
                               5   4.4670 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41096/A2 (AO22X1_HVT)
                                            0.0420   0.3045   1.0000   0.0292   0.0292 &   4.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41096/Y (AO22X1_HVT)
                                                     0.1649   1.0000            0.7228 &   5.2718 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22165 (net)
                               1   0.6137 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41095/A1 (OR2X1_RVT)
                                            0.0000   0.1649   1.0000   0.0000   0.0000 &   5.2718 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41095/Y (OR2X1_RVT)
                                                     0.0923   1.0000            0.3196 &   5.5914 f
  I_SDRAM_TOP/I_SDRAM_IF/n4735 (net)
                               2   2.6062 
  I_SDRAM_TOP/I_SDRAM_IF/U7779/A2 (AO22X1_RVT)
                                            0.0031   0.0923   1.0000   0.0021   0.0022 &   5.5936 f
  I_SDRAM_TOP/I_SDRAM_IF/U7779/Y (AO22X1_RVT)        0.0815   1.0000            0.3038 &   5.8974 f
  I_SDRAM_TOP/I_SDRAM_IF/N3207 (net)
                               1   0.6048 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0815   1.0000   0.0000   0.0000 &   5.8974 f
  data arrival time                                                                        5.8974

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.1028     7.3977
  clock uncertainty                                                            -0.1000     7.2977
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/CLK (SDFFNARX1_HVT)                      7.2977 f
  library setup time                                          1.0000           -1.4423     5.8554
  data required time                                                                       5.8554
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8554
  data arrival time                                                                       -5.8974
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0420


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2605     3.3105
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__2_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3105 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__2_/Q (SDFFNARX1_HVT)
                                                     0.2369   1.0000            1.1358 &   4.4462 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_354 (net)
                               2   2.3973 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_6335/A (NBUFFX4_LVT)
                                            0.0306   0.2369   1.0000   0.0214   0.0214 &   4.4676 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_6335/Y (NBUFFX4_LVT)
                                                     0.0719   1.0000            0.2293 &   4.6969 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_19 (net)
                               4   5.4047 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41157/A2 (AO22X1_HVT)
                                            0.0000   0.0719   1.0000   0.0000   0.0001 &   4.6970 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41157/Y (AO22X1_HVT)
                                                     0.1718   1.0000            0.5397 &   5.2367 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22188 (net)
                               1   0.8309 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41156/A1 (OR2X1_RVT)
                                            0.0000   0.1718   1.0000   0.0000   0.0000 &   5.2367 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41156/Y (OR2X1_RVT)
                                                     0.0898   1.0000            0.3224 &   5.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/n5580 (net)
                               2   2.3764 
  I_SDRAM_TOP/I_SDRAM_IF/U8788/A2 (AO22X1_RVT)
                                            0.0038   0.0898   1.0000   0.0026   0.0027 &   5.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U8788/Y (AO22X1_RVT)        0.0863   1.0000            0.3101 &   5.8718 f
  I_SDRAM_TOP/I_SDRAM_IF/N3593 (net)
                               1   0.9640 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__18_/D (SDFFNARX1_HVT)
                                            0.0047   0.0863   1.0000   0.0033   0.0033 &   5.8750 f
  data arrival time                                                                        5.8750

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.0801     7.3771
  clock uncertainty                                                            -0.1000     7.2771
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__18_/CLK (SDFFNARX1_HVT)                      7.2771 f
  library setup time                                          1.0000           -1.4439     5.8332
  data required time                                                                       5.8332
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8332
  data arrival time                                                                       -5.8750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0418


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2546     3.3046
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__30_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__30_/Q (SDFFNARX1_HVT)
                                                     0.2329   1.0000            1.1358 &   4.4404 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_235 (net)
                               2   2.2704 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_64_inst_37194/A (NBUFFX4_LVT)
                                            0.0000   0.2329   1.0000   0.0000   0.0000 &   4.4404 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_64_inst_37194/Y (NBUFFX4_LVT)
                                                     0.0714   1.0000            0.2273 &   4.6677 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_64_4556 (net)
                               4   5.5586 
  I_SDRAM_TOP/I_SDRAM_IF/U10596/A2 (AO22X1_HVT)
                                            0.0000   0.0714   1.0000   0.0000   0.0001 &   4.6678 f
  I_SDRAM_TOP/I_SDRAM_IF/U10596/Y (AO22X1_HVT)       0.1667   1.0000            0.5327 &   5.2005 f
  I_SDRAM_TOP/I_SDRAM_IF/n7213 (net)
                               1   0.6736 
  I_SDRAM_TOP/I_SDRAM_IF/U10597/A2 (OR2X1_HVT)
                                            0.0000   0.1667   1.0000   0.0000   0.0000 &   5.2005 f
  I_SDRAM_TOP/I_SDRAM_IF/U10597/Y (OR2X1_HVT)        0.1808   1.0000            0.4540 &   5.6545 f
  I_SDRAM_TOP/I_SDRAM_IF/n8544 (net)
                               2   1.9666 
  I_SDRAM_TOP/I_SDRAM_IF/U11699/A4 (AO22X1_LVT)
                                            0.0144   0.1808   1.0000   0.0099   0.0100 &   5.6645 f
  I_SDRAM_TOP/I_SDRAM_IF/U11699/Y (AO22X1_LVT)       0.0663   1.0000            0.1647 &   5.8292 f
  I_SDRAM_TOP/I_SDRAM_IF/N3807 (net)
                               1   0.9149 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0663   1.0000   0.0000   0.0000 &   5.8292 f
  data arrival time                                                                        5.8292

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1134     7.2634
  clock reconvergence pessimism                                                 0.0696     7.3330
  clock uncertainty                                                            -0.1000     7.2330
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/CLK (SDFFNARX1_HVT)                      7.2330 f
  library setup time                                          1.0000           -1.4456     5.7874
  data required time                                                                       5.7874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7874
  data arrival time                                                                       -5.8292
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0418


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2767     3.3267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__28_/CLK (SDFFNARX1_HVT)
                                                     0.0770                     0.0000     3.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__28_/Q (SDFFNARX1_HVT)
                                                     0.3439   1.0000            1.2236 &   4.5503 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_422 (net)
                               5   5.5779 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40837/A2 (AO22X1_HVT)
                                            0.0469   0.3439   1.0000   0.0322   0.0322 &   4.5825 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40837/Y (AO22X1_HVT)
                                                     0.1878   1.0000            0.7838 &   5.3663 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22061 (net)
                               1   1.3383 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40836/A1 (OR2X1_LVT)
                                            0.0108   0.1878   1.0000   0.0075   0.0075 &   5.3738 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40836/Y (OR2X1_LVT)
                                                     0.0532   1.0000            0.1999 &   5.5737 f
  I_SDRAM_TOP/I_SDRAM_IF/n4924 (net)
                               2   1.3393 
  I_SDRAM_TOP/I_SDRAM_IF/U7995/A2 (AO22X1_RVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   5.5737 f
  I_SDRAM_TOP/I_SDRAM_IF/U7995/Y (AO22X1_RVT)        0.0926   1.0000            0.2896 &   5.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/N3492 (net)
                               1   1.3890 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__12_/D (SDFFNARX1_HVT)
                                            0.0225   0.0926   1.0000   0.0162   0.0162 &   5.8795 f
  data arrival time                                                                        5.8795

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1470     7.2970
  clock reconvergence pessimism                                                 0.0894     7.3864
  clock uncertainty                                                            -0.1000     7.2864
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__12_/CLK (SDFFNARX1_HVT)                      7.2864 f
  library setup time                                          1.0000           -1.4486     5.8377
  data required time                                                                       5.8377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8377
  data arrival time                                                                       -5.8795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0418


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640757059/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_/Q (SDFFNARX1_HVT)
                                                     0.3668   1.0000            1.2262 &   4.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_526 (net)
                               5   6.2220 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41295/A2 (AO22X1_HVT)
                                            0.0703   0.3668   1.0000   0.0505   0.0506 &   4.6002 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41295/Y (AO22X1_HVT)
                                                     0.2017   1.0000            0.8184 &   5.4186 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22242 (net)
                               1   1.7903 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41294/A1 (OR2X1_RVT)
                                            0.0324   0.2017   1.0000   0.0231   0.0231 &   5.4417 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41294/Y (OR2X1_RVT)
                                                     0.0841   1.0000            0.3407 &   5.7824 f
  I_SDRAM_TOP/I_SDRAM_IF/n4925 (net)
                               2   1.9276 
  I_SDRAM_TOP/I_SDRAM_IF/U7996/A4 (AO22X1_LVT)
                                            0.0028   0.0841   1.0000   0.0019   0.0019 &   5.7843 f
  I_SDRAM_TOP/I_SDRAM_IF/U7996/Y (AO22X1_LVT)        0.0508   1.0000            0.1186 &   5.9029 f
  I_SDRAM_TOP/I_SDRAM_IF/N3294 (net)
                               1   1.1547 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_/D (SDFFNARX1_HVT)
                                            0.0014   0.0508   1.0000   0.0010   0.0010 &   5.9039 f
  data arrival time                                                                        5.9039

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0994     7.3972
  clock uncertainty                                                            -0.1000     7.2972
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_/CLK (SDFFNARX1_HVT)                       7.2972 f
  library setup time                                          1.0000           -1.4349     5.8623
  data required time                                                                       5.8623
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8623
  data arrival time                                                                       -5.9039
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0416


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2747     3.3247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__22_/CLK (SDFFNARX1_HVT)
                                                     0.0658                     0.0000     3.3247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__22_/Q (SDFFNARX1_HVT)
                                                     0.3270   1.0000            1.2039 &   4.5286 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_833 (net)
                               5   5.0977 
  I_SDRAM_TOP/I_SDRAM_IF/U7887/A2 (AO22X1_HVT)
                                            0.0264   0.3270   1.0000   0.0183   0.0184 &   4.5469 f
  I_SDRAM_TOP/I_SDRAM_IF/U7887/Y (AO22X1_HVT)        0.1775   1.0000            0.7582 &   5.3051 f
  I_SDRAM_TOP/I_SDRAM_IF/n4832 (net)
                               1   1.0047 
  I_SDRAM_TOP/I_SDRAM_IF/U7889/A1 (OR2X1_RVT)
                                            0.0151   0.1775   1.0000   0.0104   0.0105 &   5.3156 f
  I_SDRAM_TOP/I_SDRAM_IF/U7889/Y (OR2X1_RVT)         0.0852   1.0000            0.3221 &   5.6377 f
  I_SDRAM_TOP/I_SDRAM_IF/n5734 (net)
                               2   1.9786 
  I_SDRAM_TOP/I_SDRAM_IF/U8913/A4 (AO22X1_RVT)
                                            0.0029   0.0852   1.0000   0.0020   0.0020 &   5.6397 f
  I_SDRAM_TOP/I_SDRAM_IF/U8913/Y (AO22X1_RVT)        0.0932   1.0000            0.2202 &   5.8599 f
  I_SDRAM_TOP/I_SDRAM_IF/N2774 (net)
                               1   1.5337 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__22_/D (SDFFNARX1_HVT)
                                            0.0170   0.0932   1.0000   0.0122   0.0122 &   5.8721 f
  data arrival time                                                                        5.8721

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1456     7.2956
  clock reconvergence pessimism                                                 0.0891     7.3847
  clock uncertainty                                                            -0.1000     7.2847
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__22_/CLK (SDFFNARX1_HVT)                       7.2847 f
  library setup time                                          1.0000           -1.4541     5.8306
  data required time                                                                       5.8306
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8306
  data arrival time                                                                       -5.8721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0415


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/Q (SDFFNARX1_HVT)
                                                     0.3584   1.0000            1.2335 &   4.5596 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_509 (net)
                               5   5.9857 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41420/A2 (AO22X1_HVT)
                                            0.0397   0.3584   1.0000   0.0267   0.0267 &   4.5863 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41420/Y (AO22X1_HVT)
                                                     0.1753   1.0000            0.7818 &   5.3682 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22293 (net)
                               1   0.9337 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41419/A1 (OR2X1_LVT)
                                            0.0000   0.1753   1.0000   0.0000   0.0000 &   5.3682 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41419/Y (OR2X1_LVT)
                                                     0.0544   1.0000            0.1932 &   5.5614 f
  I_SDRAM_TOP/I_SDRAM_IF/n7999 (net)
                               2   1.4421 
  I_SDRAM_TOP/I_SDRAM_IF/U9847/A2 (AO22X1_RVT)
                                            0.0028   0.0544   1.0000   0.0020   0.0020 &   5.5633 f
  I_SDRAM_TOP/I_SDRAM_IF/U9847/Y (AO22X1_RVT)        0.1003   1.0000            0.3033 &   5.8666 f
  I_SDRAM_TOP/I_SDRAM_IF/N3312 (net)
                               1   2.1451 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__22_/D (SDFFNARX1_HVT)
                                            0.0149   0.1003   1.0000   0.0103   0.0104 &   5.8770 f
  data arrival time                                                                        5.8770

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1465     7.2965
  clock reconvergence pessimism                                                 0.0894     7.3859
  clock uncertainty                                                            -0.1000     7.2859
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__22_/CLK (SDFFNARX1_HVT)                      7.2859 f
  library setup time                                          1.0000           -1.4502     5.8357
  data required time                                                                       5.8357
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8357
  data arrival time                                                                       -5.8770
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0413


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__19_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__19_/Q (SDFFNARX1_HVT)
                                                     0.4176   1.0000            1.2745 &   4.5894 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1067] (net)
                               5   7.6554 
  I_SDRAM_TOP/I_SDRAM_IF/U10421/A2 (AO22X1_HVT)
                                            0.0598   0.4176   1.0000   0.0422   0.0423 &   4.6318 f
  I_SDRAM_TOP/I_SDRAM_IF/U10421/Y (AO22X1_HVT)       0.1714   1.0000            0.8267 &   5.4584 f
  I_SDRAM_TOP/I_SDRAM_IF/n7051 (net)
                               1   0.8087 
  I_SDRAM_TOP/I_SDRAM_IF/U10422/A2 (OR2X1_RVT)
                                            0.0130   0.1714   1.0000   0.0090   0.0090 &   5.4674 f
  I_SDRAM_TOP/I_SDRAM_IF/U10422/Y (OR2X1_RVT)        0.0799   1.0000            0.2592 &   5.7266 f
  I_SDRAM_TOP/I_SDRAM_IF/n8428 (net)
                               2   1.5784 
  I_SDRAM_TOP/I_SDRAM_IF/U10426/A2 (AO22X1_LVT)
                                            0.0031   0.0799   1.0000   0.0021   0.0021 &   5.7287 f
  I_SDRAM_TOP/I_SDRAM_IF/U10426/Y (AO22X1_LVT)       0.0656   1.0000            0.1572 &   5.8859 f
  I_SDRAM_TOP/I_SDRAM_IF/N2387 (net)
                               1   0.7935 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000 &   5.8859 f
  data arrival time                                                                        5.8859

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1458     7.2958
  clock reconvergence pessimism                                                 0.0801     7.3759
  clock uncertainty                                                            -0.1000     7.2759
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__15_/CLK (SDFFNARX1_HVT)                       7.2759 f
  library setup time                                          1.0000           -1.4312     5.8447
  data required time                                                                       5.8447
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8447
  data arrival time                                                                       -5.8859
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0412


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2282     1.2282
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2282 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/Q (SDFFARX1_HVT)
                                                     0.2023   1.0000            1.2316 &   2.4598 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__15_ (net)
                               1   1.8578 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_94_1286/A (INVX1_HVT)
                                            0.0000   0.2023   1.0000   0.0000   0.0000 &   2.4598 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_94_1286/Y (INVX1_HVT)
                                                     0.1624   1.0000            0.2235 &   2.6833 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_718 (net)
                               2   2.1672 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_1285/A (INVX1_LVT)
                                            0.0098   0.1624   1.0000   0.0068   0.0068 &   2.6901 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_1285/Y (INVX1_LVT)
                                                     0.0964   1.0000            0.0776 &   2.7677 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_717 (net)
                               4   4.0417 
  I_SDRAM_TOP/I_SDRAM_IF/U3275/A2 (AO22X1_HVT)
                                            0.0000   0.0964   1.0000   0.0000   0.0000 &   2.7678 f
  I_SDRAM_TOP/I_SDRAM_IF/U3275/Y (AO22X1_HVT)        0.1780   1.0000            0.5676 &   3.3354 f
  I_SDRAM_TOP/I_SDRAM_IF/n1398 (net)
                               1   1.0265 
  I_SDRAM_TOP/I_SDRAM_IF/U3277/A1 (OR2X1_HVT)
                                            0.0320   0.1780   1.0000   0.0230   0.0230 &   3.3583 f
  I_SDRAM_TOP/I_SDRAM_IF/U3277/Y (OR2X1_HVT)         0.1847   1.0000            0.5264 &   3.8847 f
  I_SDRAM_TOP/I_SDRAM_IF/n2652 (net)
                               2   2.0819 
  I_SDRAM_TOP/I_SDRAM_IF/U4660/A2 (AO22X1_HVT)
                                            0.0159   0.1847   1.0000   0.0112   0.0112 &   3.8959 f
  I_SDRAM_TOP/I_SDRAM_IF/U4660/Y (AO22X1_HVT)        0.1777   1.0000            0.6398 &   4.5357 f
  I_SDRAM_TOP/I_SDRAM_IF/N1777 (net)
                               1   1.0191 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/D (SDFFARX1_RVT)
                                            0.0197   0.1777   1.0000   0.0137   0.0137 &   4.5494 f
  data arrival time                                                                        4.5494

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0622     5.1622
  clock reconvergence pessimism                                                 0.1167     5.2789
  clock uncertainty                                                            -0.1000     5.1789
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/CLK (SDFFARX1_RVT)                        5.1789 r
  library setup time                                          1.0000           -0.6707     4.5083
  data required time                                                                       4.5083
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5083
  data arrival time                                                                       -4.5494
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0411


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2772     3.3272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_/Q (SDFFNARX1_HVT)
                                                     0.3151   1.0000            1.1950 &   4.5221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_698 (net)
                               5   4.7634 
  I_SDRAM_TOP/I_SDRAM_IF/U5643/A2 (AO22X1_HVT)
                                            0.0000   0.3151   1.0000   0.0000   0.0000 &   4.5222 f
  I_SDRAM_TOP/I_SDRAM_IF/U5643/Y (AO22X1_HVT)        0.1764   1.0000            0.7469 &   5.2691 f
  I_SDRAM_TOP/I_SDRAM_IF/n3417 (net)
                               1   0.9735 
  I_SDRAM_TOP/I_SDRAM_IF/U5647/A1 (OR2X1_RVT)
                                            0.0164   0.1764   1.0000   0.0114   0.0114 &   5.2805 f
  I_SDRAM_TOP/I_SDRAM_IF/U5647/Y (OR2X1_RVT)         0.0791   1.0000            0.3140 &   5.5944 f
  I_SDRAM_TOP/I_SDRAM_IF/n3925 (net)
                               2   1.4917 
  I_SDRAM_TOP/I_SDRAM_IF/U6560/A2 (AO22X1_RVT)
                                            0.0000   0.0791   1.0000   0.0000   0.0000 &   5.5945 f
  I_SDRAM_TOP/I_SDRAM_IF/U6560/Y (AO22X1_RVT)        0.0833   1.0000            0.2965 &   5.8909 f
  I_SDRAM_TOP/I_SDRAM_IF/N3011 (net)
                               1   0.7331 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__6_/D (SDFFNARX1_HVT)
                                            0.0055   0.0833   1.0000   0.0038   0.0038 &   5.8947 f
  data arrival time                                                                        5.8947

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1517     7.3017
  clock reconvergence pessimism                                                 0.1000     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__6_/CLK (SDFFNARX1_HVT)                       7.3017 f
  library setup time                                          1.0000           -1.4479     5.8538
  data required time                                                                       5.8538
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8538
  data arrival time                                                                       -5.8947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0410


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__6_/CLK (SDFFNARX1_HVT)
                                                     0.0642                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__6_/Q (SDFFNARX1_HVT)
                                                     0.2854   1.0000            1.1748 &   4.5021 f
  I_SDRAM_TOP/I_SDRAM_IF/n17717 (net)
                               5   3.9157 
  I_SDRAM_TOP/I_SDRAM_IF/U5931/A2 (AO22X1_HVT)
                                            0.0236   0.2854   1.0000   0.0163   0.0164 &   4.5184 f
  I_SDRAM_TOP/I_SDRAM_IF/U5931/Y (AO22X1_HVT)        0.2109   1.0000            0.7587 &   5.2771 f
  I_SDRAM_TOP/I_SDRAM_IF/n3559 (net)
                               1   2.0831 
  I_SDRAM_TOP/I_SDRAM_IF/U5932/A2 (OR2X1_RVT)
                                            0.0497   0.2109   1.0000   0.0324   0.0324 &   5.3095 f
  I_SDRAM_TOP/I_SDRAM_IF/U5932/Y (OR2X1_RVT)         0.0775   1.0000            0.2774 &   5.5870 f
  I_SDRAM_TOP/I_SDRAM_IF/n4247 (net)
                               2   1.2349 
  I_SDRAM_TOP/I_SDRAM_IF/U7082/A2 (AO22X1_RVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000 &   5.5870 f
  I_SDRAM_TOP/I_SDRAM_IF/U7082/Y (AO22X1_RVT)        0.0867   1.0000            0.3013 &   5.8882 f
  I_SDRAM_TOP/I_SDRAM_IF/N3007 (net)
                               1   0.9957 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__2_/D (SDFFNARX1_HVT)
                                            0.0067   0.0867   1.0000   0.0046   0.0046 &   5.8929 f
  data arrival time                                                                        5.8929

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1516     7.3016
  clock reconvergence pessimism                                                 0.1000     7.4015
  clock uncertainty                                                            -0.1000     7.3015
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__2_/CLK (SDFFNARX1_HVT)                       7.3015 f
  library setup time                                          1.0000           -1.4496     5.8519
  data required time                                                                       5.8519
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8519
  data arrival time                                                                       -5.8929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0409


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2765     3.3265
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__7_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.3265 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__7_/Q (SDFFNARX1_HVT)
                                                     0.2886   1.0000            1.1925 &   4.5191 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1087] (net)
                               2   4.0214 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_78_2197/A (NBUFFX2_LVT)
                                            0.0000   0.2886   1.0000   0.0000   0.0001 &   4.5191 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_78_2197/Y (NBUFFX2_LVT)
                                                     0.0765   1.0000            0.2103 &   4.7294 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1628 (net)
                               4   3.5026 
  I_SDRAM_TOP/I_SDRAM_IF/U11910/A2 (AO22X1_HVT)
                                            0.0000   0.0765   1.0000   0.0000   0.0000 &   4.7294 f
  I_SDRAM_TOP/I_SDRAM_IF/U11910/Y (AO22X1_HVT)       0.1735   1.0000            0.5457 &   5.2751 f
  I_SDRAM_TOP/I_SDRAM_IF/n8970 (net)
                               1   0.8852 
  I_SDRAM_TOP/I_SDRAM_IF/U11912/A1 (OR2X1_RVT)
                                            0.0266   0.1735   1.0000   0.0190   0.0190 &   5.2941 f
  I_SDRAM_TOP/I_SDRAM_IF/U11912/Y (OR2X1_RVT)        0.0790   1.0000            0.3138 &   5.6079 f
  I_SDRAM_TOP/I_SDRAM_IF/n9221 (net)
                               2   1.6354 
  I_SDRAM_TOP/I_SDRAM_IF/U11916/A2 (AO22X2_LVT)
                                            0.0043   0.0790   1.0000   0.0030   0.0030 &   5.6109 f
  I_SDRAM_TOP/I_SDRAM_IF/U11916/Y (AO22X2_LVT)       0.0826   1.0000            0.2136 &   5.8245 f
  I_SDRAM_TOP/I_SDRAM_IF/N2363 (net)
                               1   9.8572 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/D (SDFFNARX1_HVT)
                                            0.0037   0.0826   1.0000   0.0026   0.0032 &   5.8277 f
  data arrival time                                                                        5.8277

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1065     7.2565
  clock reconvergence pessimism                                                 0.0696     7.3261
  clock uncertainty                                                            -0.1000     7.2261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/CLK (SDFFNARX1_HVT)                       7.2261 f
  library setup time                                          1.0000           -1.4391     5.7871
  data required time                                                                       5.7871
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7871
  data arrival time                                                                       -5.8277
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0407


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2709     3.3209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/Q (SDFFNARX1_HVT)
                                                     0.3295   1.0000            1.2176 &   4.5385 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_143 (net)
                               5   5.1726 
  I_SDRAM_TOP/I_SDRAM_IF/U8078/A2 (AO22X1_HVT)
                                            0.0000   0.3295   1.0000   0.0000   0.0000 &   4.5385 f
  I_SDRAM_TOP/I_SDRAM_IF/U8078/Y (AO22X1_HVT)        0.1781   1.0000            0.7611 &   5.2996 f
  I_SDRAM_TOP/I_SDRAM_IF/n4992 (net)
                               1   1.0254 
  I_SDRAM_TOP/I_SDRAM_IF/U8079/A2 (OR2X1_RVT)
                                            0.0159   0.1781   1.0000   0.0110   0.0110 &   5.3106 f
  I_SDRAM_TOP/I_SDRAM_IF/U8079/Y (OR2X1_RVT)         0.0825   1.0000            0.2662 &   5.5769 f
  I_SDRAM_TOP/I_SDRAM_IF/n5706 (net)
                               2   1.7762 
  I_SDRAM_TOP/I_SDRAM_IF/U8083/A2 (AO22X1_RVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   5.5769 f
  I_SDRAM_TOP/I_SDRAM_IF/U8083/Y (AO22X1_RVT)        0.0838   1.0000            0.3000 &   5.8769 f
  I_SDRAM_TOP/I_SDRAM_IF/N3964 (net)
                               1   0.7731 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0838   1.0000   0.0000   0.0000 &   5.8769 f
  data arrival time                                                                        5.8769

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1514     7.3014
  clock reconvergence pessimism                                                 0.0801     7.3815
  clock uncertainty                                                            -0.1000     7.2815
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__9_/CLK (SDFFNARX1_HVT)                       7.2815 f
  library setup time                                          1.0000           -1.4452     5.8362
  data required time                                                                       5.8362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8362
  data arrival time                                                                       -5.8769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0406


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2157     1.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__9_/CLK (SDFFARX1_HVT)
                                                     0.0883                     0.0000     1.2157 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__9_/Q (SDFFARX1_HVT)
                                                     0.3026   1.0000            1.2949 &   2.5105 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__9_ (net)
                               5   4.8652 
  I_SDRAM_TOP/I_SDRAM_IF/U3613/A2 (AO22X1_HVT)
                                            0.0477   0.3026   1.0000   0.0330   0.0331 &   2.5436 f
  I_SDRAM_TOP/I_SDRAM_IF/U3613/Y (AO22X1_HVT)        0.1859   1.0000            0.7469 &   3.2906 f
  I_SDRAM_TOP/I_SDRAM_IF/n1648 (net)
                               1   1.2808 
  I_SDRAM_TOP/I_SDRAM_IF/U3615/A1 (OR2X1_HVT)
                                            0.0281   0.1859   1.0000   0.0200   0.0200 &   3.3105 f
  I_SDRAM_TOP/I_SDRAM_IF/U3615/Y (OR2X1_HVT)         0.1870   1.0000            0.5347 &   3.8452 f
  I_SDRAM_TOP/I_SDRAM_IF/n2466 (net)
                               2   2.1501 
  I_SDRAM_TOP/I_SDRAM_IF/U4476/A2 (AO22X1_HVT)
                                            0.0472   0.1870   1.0000   0.0340   0.0340 &   3.8793 f
  I_SDRAM_TOP/I_SDRAM_IF/U4476/Y (AO22X1_HVT)        0.1875   1.0000            0.6523 &   4.5316 f
  I_SDRAM_TOP/I_SDRAM_IF/N1391 (net)
                               1   1.3374 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__1_/D (SDFFARX1_RVT)
                                            0.0000   0.1875   1.0000   0.0000   0.0000 &   4.5316 f
  data arrival time                                                                        4.5316

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0633     5.1633
  clock reconvergence pessimism                                                 0.0976     5.2609
  clock uncertainty                                                            -0.1000     5.1609
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__1_/CLK (SDFFARX1_RVT)                        5.1609 r
  library setup time                                          1.0000           -0.6699     4.4910
  data required time                                                                       4.4910
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4910
  data arrival time                                                                       -4.5316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0406


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__19_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__19_/Q (SDFFNARX1_HVT)
                                                     0.3185   1.0000            1.1972 &   4.5243 f
  I_SDRAM_TOP/I_SDRAM_IF/n17385 (net)
                               5   4.8579 
  I_SDRAM_TOP/I_SDRAM_IF/U8802/A1 (OA22X1_HVT)
                                            0.0443   0.3185   1.0000   0.0312   0.0313 &   4.5556 f
  I_SDRAM_TOP/I_SDRAM_IF/U8802/Y (OA22X1_HVT)        0.2274   1.0000            0.8427 &   5.3983 f
  I_SDRAM_TOP/I_SDRAM_IF/n5591 (net)
                               1   0.8512 
  I_SDRAM_TOP/I_SDRAM_IF/U8803/A2 (AND2X1_RVT)
                                            0.0119   0.2274   1.0000   0.0083   0.0083 &   5.4066 f
  I_SDRAM_TOP/I_SDRAM_IF/U8803/Y (AND2X1_RVT)        0.0930   1.0000            0.3180 &   5.7246 f
  I_SDRAM_TOP/I_SDRAM_IF/n6036 (net)
                               2   2.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U9242/A2 (AO22X1_LVT)
                                            0.0036   0.0930   1.0000   0.0025   0.0025 &   5.7271 f
  I_SDRAM_TOP/I_SDRAM_IF/U9242/Y (AO22X1_LVT)        0.0474   1.0000            0.1716 &   5.8987 f
  I_SDRAM_TOP/I_SDRAM_IF/N3143 (net)
                               1   1.2905 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0474   1.0000   0.0000   0.0000 &   5.8987 f
  data arrival time                                                                        5.8987

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1505     7.3005
  clock reconvergence pessimism                                                 0.0891     7.3896
  clock uncertainty                                                            -0.1000     7.2896
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__11_/CLK (SDFFNARX1_HVT)                      7.2896 f
  library setup time                                          1.0000           -1.4315     5.8581
  data required time                                                                       5.8581
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8581
  data arrival time                                                                       -5.8987
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0406


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58262/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2742     3.3242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__12_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3242 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__12_/Q (SDFFNARX1_HVT)
                                                     0.3911   1.0000            1.2435 &   4.5676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_277 (net)
                               6   6.9068 
  I_SDRAM_TOP/I_SDRAM_IF/U9101/A1 (OA22X1_HVT)
                                            0.0555   0.3911   1.0000   0.0383   0.0388 &   4.6064 f
  I_SDRAM_TOP/I_SDRAM_IF/U9101/Y (OA22X1_HVT)        0.2326   1.0000            0.9128 &   5.5192 f
  I_SDRAM_TOP/I_SDRAM_IF/n5910 (net)
                               1   1.0279 
  I_SDRAM_TOP/I_SDRAM_IF/U9103/A1 (AND2X1_HVT)
                                            0.0000   0.2326   1.0000   0.0000   0.0000 &   5.5192 f
  I_SDRAM_TOP/I_SDRAM_IF/U9103/Y (AND2X1_HVT)        0.1885   1.0000            0.4456 &   5.9648 f
  I_SDRAM_TOP/I_SDRAM_IF/n6004 (net)
                               2   1.9694 
  I_SDRAM_TOP/I_SDRAM_IF/U9107/A2 (AO22X1_HVT)
                                            0.0166   0.1885   1.0000   0.0115   0.0115 &   5.9763 f
  I_SDRAM_TOP/I_SDRAM_IF/U9107/Y (AO22X1_HVT)        0.1723   1.0000            0.6360 &   6.6122 f
  I_SDRAM_TOP/I_SDRAM_IF/N3702 (net)
                               1   0.8491 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/D (SDFFNARX1_RVT)
                                            0.0175   0.1723   1.0000   0.0121   0.0121 &   6.6244 f
  data arrival time                                                                        6.6244

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1493     7.2993
  clock reconvergence pessimism                                                 0.0995     7.3988
  clock uncertainty                                                            -0.1000     7.2988
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK (SDFFNARX1_RVT)                       7.2988 f
  library setup time                                          1.0000           -0.7150     6.5838
  data required time                                                                       6.5838
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5838
  data arrival time                                                                       -6.6244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0405


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2753     3.3253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/Q (SDFFNARX1_HVT)
                                                     0.2799   1.0000            1.1825 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_897 (net)
                               5   3.7484 
  I_SDRAM_TOP/I_SDRAM_IF/U5294/A2 (AO22X1_HVT)
                                            0.0000   0.2799   1.0000   0.0000   0.0000 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/U5294/Y (AO22X1_HVT)        0.1893   1.0000            0.7315 &   5.2393 f
  I_SDRAM_TOP/I_SDRAM_IF/n3257 (net)
                               1   1.3927 
  I_SDRAM_TOP/I_SDRAM_IF/U5296/A1 (OR2X1_RVT)
                                            0.0229   0.1893   1.0000   0.0159   0.0159 &   5.2552 f
  I_SDRAM_TOP/I_SDRAM_IF/U5296/Y (OR2X1_RVT)         0.0788   1.0000            0.3260 &   5.5812 f
  I_SDRAM_TOP/I_SDRAM_IF/n4249 (net)
                               2   1.6095 
  I_SDRAM_TOP/I_SDRAM_IF/U7083/A2 (AO22X1_RVT)
                                            0.0057   0.0788   1.0000   0.0039   0.0039 &   5.5852 f
  I_SDRAM_TOP/I_SDRAM_IF/U7083/Y (AO22X1_RVT)        0.0921   1.0000            0.3103 &   5.8954 f
  I_SDRAM_TOP/I_SDRAM_IF/N2656 (net)
                               1   1.4471 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0921   1.0000   0.0000   0.0000 &   5.8955 f
  data arrival time                                                                        5.8955

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1442     7.2942
  clock reconvergence pessimism                                                 0.1055     7.3997
  clock uncertainty                                                            -0.1000     7.2997
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/CLK (SDFFNARX1_HVT)                       7.2997 f
  library setup time                                          1.0000           -1.4444     5.8553
  data required time                                                                       5.8553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8553
  data arrival time                                                                       -5.8955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0401


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2008     1.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__24_/CLK (SDFFARX2_HVT)
                                                     0.0957                     0.0000     1.2008 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__24_/Q (SDFFARX2_HVT)
                                                     0.2839   1.0000            1.4481 &   2.6489 f
  I_SDRAM_TOP/I_SDRAM_IF/n17437 (net)
                               5   6.7109 
  I_SDRAM_TOP/I_SDRAM_IF/U1271/A2 (AO22X1_HVT)
                                            0.0201   0.2839   1.0000   0.0139   0.0140 &   2.6629 f
  I_SDRAM_TOP/I_SDRAM_IF/U1271/Y (AO22X1_HVT)        0.1668   1.0000            0.7079 &   3.3708 f
  I_SDRAM_TOP/I_SDRAM_IF/n364 (net)
                               1   0.6743 
  I_SDRAM_TOP/I_SDRAM_IF/U1274/A1 (OR2X1_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000 &   3.3708 f
  I_SDRAM_TOP/I_SDRAM_IF/U1274/Y (OR2X1_HVT)         0.1890   1.0000            0.5200 &   3.8908 f
  I_SDRAM_TOP/I_SDRAM_IF/n373 (net)
                               2   2.2093 
  I_SDRAM_TOP/I_SDRAM_IF/U1280/A2 (AO22X1_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000 &   3.8908 f
  I_SDRAM_TOP/I_SDRAM_IF/U1280/Y (AO22X1_HVT)        0.1684   1.0000            0.6311 &   4.5218 f
  I_SDRAM_TOP/I_SDRAM_IF/N1050 (net)
                               1   0.7238 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__8_/D (SDFFARX1_RVT)
                                            0.0138   0.1684   1.0000   0.0096   0.0096 &   4.5314 f
  data arrival time                                                                        4.5314

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0929     5.2490
  clock uncertainty                                                            -0.1000     5.1490
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__8_/CLK (SDFFARX1_RVT)                        5.1490 r
  library setup time                                          1.0000           -0.6571     4.4919
  data required time                                                                       4.4919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4919
  data arrival time                                                                       -4.5314
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0395


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/CLK (SDFFNARX1_HVT)
                                                     0.0762                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/Q (SDFFNARX1_HVT)
                                                     0.2206   1.0000            1.1243 &   4.4497 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_642 (net)
                               2   1.8801 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1504/A (NBUFFX2_LVT)
                                            0.0000   0.2206   1.0000   0.0000   0.0000 &   4.4497 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1504/Y (NBUFFX2_LVT)
                                                     0.0627   1.0000            0.1778 &   4.6275 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_935 (net)
                               4   2.8884 
  I_SDRAM_TOP/I_SDRAM_IF/U8782/A2 (AO22X1_HVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000 &   4.6275 f
  I_SDRAM_TOP/I_SDRAM_IF/U8782/Y (AO22X1_HVT)        0.1700   1.0000            0.5299 &   5.1574 f
  I_SDRAM_TOP/I_SDRAM_IF/n5575 (net)
                               1   0.7747 
  I_SDRAM_TOP/I_SDRAM_IF/U8783/A2 (OR2X1_HVT)
                                            0.0000   0.1700   1.0000   0.0000   0.0000 &   5.1574 f
  I_SDRAM_TOP/I_SDRAM_IF/U8783/Y (OR2X1_HVT)         0.1846   1.0000            0.4588 &   5.6162 f
  I_SDRAM_TOP/I_SDRAM_IF/n5682 (net)
                               2   2.0824 
  I_SDRAM_TOP/I_SDRAM_IF/U8787/A2 (AO22X1_LVT)
                                            0.0362   0.1846   1.0000   0.0253   0.0254 &   5.6415 f
  I_SDRAM_TOP/I_SDRAM_IF/U8787/Y (AO22X1_LVT)        0.0545   1.0000            0.2452 &   5.8867 f
  I_SDRAM_TOP/I_SDRAM_IF/N3106 (net)
                               1   2.4489 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0545   1.0000   0.0000   0.0000 &   5.8867 f
  data arrival time                                                                        5.8867

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1516     7.3016
  clock reconvergence pessimism                                                 0.0801     7.3817
  clock uncertainty                                                            -0.1000     7.2817
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__6_/CLK (SDFFNARX1_HVT)                       7.2817 f
  library setup time                                          1.0000           -1.4344     5.8473
  data required time                                                                       5.8473
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8473
  data arrival time                                                                       -5.8867
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0395


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2167     3.2667
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2667 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/Q (SDFFNARX1_HVT)
                                                     0.3866   1.0000            1.2439 &   4.5106 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_86 (net)
                               5   6.7803 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41139/A2 (AO22X1_HVT)
                                            0.0203   0.3866   1.0000   0.0141   0.0142 &   4.5248 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41139/Y (AO22X1_HVT)
                                                     0.1756   1.0000            0.8059 &   5.3307 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22182 (net)
                               1   0.9379 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41138/A1 (OR2X1_RVT)
                                            0.0174   0.1756   1.0000   0.0121   0.0121 &   5.3428 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41138/Y (OR2X1_RVT)
                                                     0.0832   1.0000            0.3187 &   5.6615 f
  I_SDRAM_TOP/I_SDRAM_IF/n8514 (net)
                               2   1.8534 
  I_SDRAM_TOP/I_SDRAM_IF/U10573/A2 (AO22X1_LVT)
                                            0.0000   0.0832   1.0000   0.0000   0.0000 &   5.6615 f
  I_SDRAM_TOP/I_SDRAM_IF/U10573/Y (AO22X1_LVT)       0.0529   1.0000            0.1740 &   5.8355 f
  I_SDRAM_TOP/I_SDRAM_IF/N4079 (net)
                               1   2.3524 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0000 &   5.8356 f
  data arrival time                                                                        5.8356

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0946     7.2446
  clock reconvergence pessimism                                                 0.0834     7.3280
  clock uncertainty                                                            -0.1000     7.2280
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK (SDFFNARX1_HVT)                      7.2280 f
  library setup time                                          1.0000           -1.4315     5.7965
  data required time                                                                       5.7965
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7965
  data arrival time                                                                       -5.8356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0390


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2177     3.2677
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2677 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/Q (SDFFNARX1_HVT)
                                                     0.3525   1.0000            1.2225 &   4.4902 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_870 (net)
                               5   5.8191 
  I_SDRAM_TOP/I_SDRAM_IF/U9771/A2 (AO22X1_HVT)
                                            0.0626   0.3525   1.0000   0.0449   0.0449 &   4.5351 f
  I_SDRAM_TOP/I_SDRAM_IF/U9771/Y (AO22X1_HVT)        0.1730   1.0000            0.7739 &   5.3091 f
  I_SDRAM_TOP/I_SDRAM_IF/n6527 (net)
                               1   0.8632 
  I_SDRAM_TOP/I_SDRAM_IF/U9773/A1 (OR2X1_RVT)
                                            0.0275   0.1730   1.0000   0.0196   0.0196 &   5.3287 f
  I_SDRAM_TOP/I_SDRAM_IF/U9773/Y (OR2X1_RVT)         0.0894   1.0000            0.3231 &   5.6517 f
  I_SDRAM_TOP/I_SDRAM_IF/n7959 (net)
                               2   2.3521 
  I_SDRAM_TOP/I_SDRAM_IF/U9777/A2 (AO22X1_LVT)
                                            0.0203   0.0894   1.0000   0.0146   0.0146 &   5.6664 f
  I_SDRAM_TOP/I_SDRAM_IF/U9777/Y (AO22X1_LVT)        0.0482   1.0000            0.1690 &   5.8354 f
  I_SDRAM_TOP/I_SDRAM_IF/N2678 (net)
                               1   1.2865 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/D (SDFFNARX1_HVT)
                                            0.0020   0.0482   1.0000   0.0014   0.0014 &   5.8368 f
  data arrival time                                                                        5.8368

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0940     7.2440
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/CLK (SDFFNARX1_HVT)                       7.2273 f
  library setup time                                          1.0000           -1.4296     5.7978
  data required time                                                                       5.7978
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7978
  data arrival time                                                                       -5.8368
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0390


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2727     3.3227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK (SDFFNARX1_HVT)
                                                     0.0631                     0.0000     3.3227 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/Q (SDFFNARX1_HVT)
                                                     0.2172   1.0000            1.1105 &   4.4332 f
  I_SDRAM_TOP/I_SDRAM_IF/n1776 (net)
                               2   1.7743 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1675/A (NBUFFX4_LVT)
                                            0.0000   0.2172   1.0000   0.0000   0.0000 &   4.4332 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1675/Y (NBUFFX4_LVT)
                                                     0.0653   1.0000            0.2108 &   4.6441 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1106 (net)
                               4   3.5642 
  I_SDRAM_TOP/I_SDRAM_IF/U5415/A2 (AO22X1_HVT)
                                            0.0000   0.0653   1.0000   0.0000   0.0000 &   4.6441 f
  I_SDRAM_TOP/I_SDRAM_IF/U5415/Y (AO22X1_HVT)        0.1895   1.0000            0.5549 &   5.1989 f
  I_SDRAM_TOP/I_SDRAM_IF/n3305 (net)
                               1   1.4042 
  I_SDRAM_TOP/I_SDRAM_IF/U5416/A2 (OR2X1_HVT)
                                            0.0178   0.1895   1.0000   0.0123   0.0123 &   5.2113 f
  I_SDRAM_TOP/I_SDRAM_IF/U5416/Y (OR2X1_HVT)         0.1616   1.0000            0.4489 &   5.6602 f
  I_SDRAM_TOP/I_SDRAM_IF/n4793 (net)
                               2   1.3467 
  I_SDRAM_TOP/I_SDRAM_IF/U7838/A2 (AO22X1_LVT)
                                            0.0068   0.1616   1.0000   0.0047   0.0047 &   5.6649 f
  I_SDRAM_TOP/I_SDRAM_IF/U7838/Y (AO22X1_LVT)        0.0764   1.0000            0.2185 &   5.8835 f
  I_SDRAM_TOP/I_SDRAM_IF/N2479 (net)
                               1   1.2321 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0764   1.0000   0.0000   0.0000 &   5.8835 f
  data arrival time                                                                        5.8835

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.0891     7.3878
  clock uncertainty                                                            -0.1000     7.2878
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/CLK (SDFFNARX1_HVT)                       7.2878 f
  library setup time                                          1.0000           -1.4433     5.8445
  data required time                                                                       5.8445
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8445
  data arrival time                                                                       -5.8835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0390


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2191     1.2191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__2_/CLK (SDFFARX1_HVT)
                                                     0.1181                     0.0000     1.2191 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__2_/Q (SDFFARX1_HVT)
                                                     0.3059   1.0000            1.3190 &   2.5380 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__2_ (net)
                               5   4.9683 
  I_SDRAM_TOP/I_SDRAM_IF/U4531/A2 (AO22X1_HVT)
                                            0.0000   0.3059   1.0000   0.0000   0.0000 &   2.5381 f
  I_SDRAM_TOP/I_SDRAM_IF/U4531/Y (AO22X1_HVT)        0.2124   1.0000            0.7773 &   3.3154 f
  I_SDRAM_TOP/I_SDRAM_IF/n2517 (net)
                               1   2.1287 
  I_SDRAM_TOP/I_SDRAM_IF/U4533/A1 (OR2X1_HVT)
                                            0.0132   0.2124   1.0000   0.0091   0.0091 &   3.3245 f
  I_SDRAM_TOP/I_SDRAM_IF/U4533/Y (OR2X1_HVT)         0.1677   1.0000            0.5400 &   3.8645 f
  I_SDRAM_TOP/I_SDRAM_IF/n2911 (net)
                               2   1.5387 
  I_SDRAM_TOP/I_SDRAM_IF/U4537/A2 (AO22X1_HVT)
                                            0.0144   0.1677   1.0000   0.0100   0.0100 &   3.8745 f
  I_SDRAM_TOP/I_SDRAM_IF/U4537/Y (AO22X1_HVT)        0.1907   1.0000            0.6399 &   4.5144 f
  I_SDRAM_TOP/I_SDRAM_IF/N2081 (net)
                               1   1.4422 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__26_/D (SDFFARX1_RVT)
                                            0.0000   0.1907   1.0000   0.0000   0.0000 &   4.5144 f
  data arrival time                                                                        4.5144

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0556     5.1556
  clock reconvergence pessimism                                                 0.0975     5.2531
  clock uncertainty                                                            -0.1000     5.1531
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__26_/CLK (SDFFARX1_RVT)                       5.1531 r
  library setup time                                          1.0000           -0.6775     4.4756
  data required time                                                                       4.4756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4756
  data arrival time                                                                       -4.5144
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0388


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2751     3.3251
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3251 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/Q (SDFFNARX1_HVT)
                                                     0.2209   1.0000            1.1209 &   4.4461 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_364 (net)
                               2   1.8917 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_84_1898/A (NBUFFX2_RVT)
                                            0.0000   0.2209   1.0000   0.0000   0.0000 &   4.4461 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_84_1898/Y (NBUFFX2_RVT)
                                                     0.0884   1.0000            0.2817 &   4.7278 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1329 (net)
                               4   4.2767 
  I_SDRAM_TOP/I_SDRAM_IF/U9062/A1 (OA22X1_HVT)
                                            0.0000   0.0884   1.0000   0.0000   0.0000 &   4.7278 f
  I_SDRAM_TOP/I_SDRAM_IF/U9062/Y (OA22X1_HVT)        0.2313   1.0000            0.6558 &   5.3836 f
  I_SDRAM_TOP/I_SDRAM_IF/n5878 (net)
                               1   0.9754 
  I_SDRAM_TOP/I_SDRAM_IF/U9063/A2 (AND2X1_RVT)
                                            0.0103   0.2313   1.0000   0.0071   0.0071 &   5.3907 f
  I_SDRAM_TOP/I_SDRAM_IF/U9063/Y (AND2X1_RVT)        0.0936   1.0000            0.3215 &   5.7122 f
  I_SDRAM_TOP/I_SDRAM_IF/n6206 (net)
                               2   2.5798 
  I_SDRAM_TOP/I_SDRAM_IF/U9380/A2 (AO22X1_LVT)
                                            0.0062   0.0936   1.0000   0.0043   0.0043 &   5.7166 f
  I_SDRAM_TOP/I_SDRAM_IF/U9380/Y (AO22X1_LVT)        0.0771   1.0000            0.1679 &   5.8844 f
  I_SDRAM_TOP/I_SDRAM_IF/N3591 (net)
                               1   0.8871 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/D (SDFFNARX1_HVT)
                                            0.0037   0.0771   1.0000   0.0025   0.0025 &   5.8870 f
  data arrival time                                                                        5.8870

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1479     7.2979
  clock reconvergence pessimism                                                 0.0894     7.3873
  clock uncertainty                                                            -0.1000     7.2873
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/CLK (SDFFNARX1_HVT)                      7.2873 f
  library setup time                                          1.0000           -1.4391     5.8482
  data required time                                                                       5.8482
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8482
  data arrival time                                                                       -5.8870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0388


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__2_/CLK (SDFFNARX1_HVT)
                                                     0.0762                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__2_/Q (SDFFNARX1_HVT)
                                                     0.3043   1.0000            1.1971 &   4.5225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_595 (net)
                               5   4.4606 
  I_SDRAM_TOP/I_SDRAM_IF/U10431/A2 (AO22X1_HVT)
                                            0.0441   0.3043   1.0000   0.0294   0.0294 &   4.5519 f
  I_SDRAM_TOP/I_SDRAM_IF/U10431/Y (AO22X1_HVT)       0.1733   1.0000            0.7337 &   5.2857 f
  I_SDRAM_TOP/I_SDRAM_IF/n7062 (net)
                               1   0.8781 
  I_SDRAM_TOP/I_SDRAM_IF/U10432/A2 (OR2X1_RVT)
                                            0.0148   0.1733   1.0000   0.0103   0.0103 &   5.2959 f
  I_SDRAM_TOP/I_SDRAM_IF/U10432/Y (OR2X1_RVT)        0.0891   1.0000            0.2709 &   5.5669 f
  I_SDRAM_TOP/I_SDRAM_IF/n8438 (net)
                               2   2.3538 
  I_SDRAM_TOP/I_SDRAM_IF/U11645/A2 (AO22X1_RVT)
                                            0.0051   0.0891   1.0000   0.0035   0.0035 &   5.5704 f
  I_SDRAM_TOP/I_SDRAM_IF/U11645/Y (AO22X1_RVT)       0.0877   1.0000            0.3117 &   5.8821 f
  I_SDRAM_TOP/I_SDRAM_IF/N3150 (net)
                               1   1.0771 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0877   1.0000   0.0000   0.0000 &   5.8821 f
  data arrival time                                                                        5.8821

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1477     7.2977
  clock reconvergence pessimism                                                 0.0894     7.3871
  clock uncertainty                                                            -0.1000     7.2871
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__18_/CLK (SDFFNARX1_HVT)                      7.2871 f
  library setup time                                          1.0000           -1.4437     5.8433
  data required time                                                                       5.8433
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8433
  data arrival time                                                                       -5.8821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0387


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613656788/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2149     1.2149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK (SDFFARX1_HVT)
                                                     0.0883                     0.0000     1.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/Q (SDFFARX1_HVT)
                                                     0.1617   1.0000            1.1693 &   2.3842 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__29_ (net)
                               1   0.5712 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_96_inst_79560/A (NBUFFX2_RVT)
                                            0.0000   0.1617   1.0000   0.0000   0.0000 &   2.3842 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_96_inst_79560/Y (NBUFFX2_RVT)
                                                     0.1117   1.0000            0.2594 &   2.6436 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_96_61 (net)
                               5   8.3867 
  I_SDRAM_TOP/I_SDRAM_IF/U11583/A3 (OA22X1_HVT)
                                            0.0036   0.1117   1.0000   0.0025   0.0026 &   2.6463 f
  I_SDRAM_TOP/I_SDRAM_IF/U11583/Y (OA22X1_HVT)       0.2254   1.0000            0.5863 &   3.2326 f
  I_SDRAM_TOP/I_SDRAM_IF/n8339 (net)
                               1   0.8063 
  I_SDRAM_TOP/I_SDRAM_IF/U11585/A1 (AND2X1_HVT)
                                            0.0278   0.2254   1.0000   0.0193   0.0193 &   3.2519 f
  I_SDRAM_TOP/I_SDRAM_IF/U11585/Y (AND2X1_HVT)       0.2296   1.0000            0.4686 &   3.7205 f
  I_SDRAM_TOP/I_SDRAM_IF/n9368 (net)
                               2   3.1591 
  I_SDRAM_TOP/I_SDRAM_IF/U11589/A2 (AO22X1_HVT)
                                            0.0621   0.2296   1.0000   0.0440   0.0441 &   3.7645 f
  I_SDRAM_TOP/I_SDRAM_IF/U11589/Y (AO22X1_HVT)       0.2030   1.0000            0.7042 &   4.4688 f
  I_SDRAM_TOP/I_SDRAM_IF/N1783 (net)
                               1   1.8367 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__13_/D (SDFFARX1_RVT)
                                            0.0597   0.2030   1.0000   0.0423   0.0424 &   4.5111 f
  data arrival time                                                                        4.5111

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0507     5.1507
  clock reconvergence pessimism                                                 0.1158     5.2665
  clock uncertainty                                                            -0.1000     5.1665
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__13_/CLK (SDFFARX1_RVT)                       5.1665 r
  library setup time                                          1.0000           -0.6940     4.4725
  data required time                                                                       4.4725
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4725
  data arrival time                                                                       -4.5111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0387


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615156803/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2212     1.2212
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__4_/CLK (SDFFARX1_HVT)
                                                     0.1303                     0.0000     1.2212 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__4_/Q (SDFFARX1_HVT)
                                                     0.3328   1.0000            1.3444 &   2.5656 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__4_ (net)
                               5   5.7117 
  I_SDRAM_TOP/I_SDRAM_IF/U5091/A1 (OA22X1_HVT)
                                            0.0442   0.3328   1.0000   0.0284   0.0285 &   2.5941 f
  I_SDRAM_TOP/I_SDRAM_IF/U5091/Y (OA22X1_HVT)        0.2786   1.0000            0.9175 &   3.5116 f
  I_SDRAM_TOP/I_SDRAM_IF/n3058 (net)
                               1   2.4990 
  I_SDRAM_TOP/I_SDRAM_IF/U5093/A1 (AND2X1_HVT)
                                            0.0810   0.2786   1.0000   0.0584   0.0585 &   3.5700 f
  I_SDRAM_TOP/I_SDRAM_IF/U5093/Y (AND2X1_HVT)        0.2085   1.0000            0.4972 &   4.0672 f
  I_SDRAM_TOP/I_SDRAM_IF/n3153 (net)
                               2   2.5471 
  I_SDRAM_TOP/I_SDRAM_IF/U5094/A4 (AO22X1_HVT)
                                            0.0210   0.2085   1.0000   0.0145   0.0146 &   4.0818 f
  I_SDRAM_TOP/I_SDRAM_IF/U5094/Y (AO22X1_HVT)        0.1762   1.0000            0.4621 &   4.5439 f
  I_SDRAM_TOP/I_SDRAM_IF/N836 (net)
                               1   0.9689 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__16_/D (SDFFARX1_RVT)
                                            0.0093   0.1762   1.0000   0.0065   0.0065 &   4.5503 f
  data arrival time                                                                        4.5503

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0570     5.1570
  clock reconvergence pessimism                                                 0.1156     5.2726
  clock uncertainty                                                            -0.1000     5.1726
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__16_/CLK (SDFFARX1_RVT)                        5.1726 r
  library setup time                                          1.0000           -0.6607     4.5119
  data required time                                                                       4.5119
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5119
  data arrival time                                                                       -4.5503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0384


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2190     1.2190
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__14_/CLK (SDFFARX1_HVT)
                                                     0.1181                     0.0000     1.2190 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__14_/Q (SDFFARX1_HVT)
                                                     0.2963   1.0000            1.3131 &   2.5321 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_33__14_ (net)
                               5   4.7040 
  I_SDRAM_TOP/I_SDRAM_IF/U2428/A2 (AO22X1_HVT)
                                            0.0282   0.2963   1.0000   0.0196   0.0196 &   2.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/U2428/Y (AO22X1_HVT)        0.1814   1.0000            0.7367 &   3.2884 f
  I_SDRAM_TOP/I_SDRAM_IF/n937 (net)
                               1   1.1351 
  I_SDRAM_TOP/I_SDRAM_IF/U2430/A1 (OR2X1_HVT)
                                            0.0000   0.1814   1.0000   0.0000   0.0000 &   3.2884 f
  I_SDRAM_TOP/I_SDRAM_IF/U2430/Y (OR2X1_HVT)         0.1999   1.0000            0.5399 &   3.8283 f
  I_SDRAM_TOP/I_SDRAM_IF/n2620 (net)
                               2   2.5294 
  I_SDRAM_TOP/I_SDRAM_IF/U4644/A2 (AO22X1_HVT)
                                            0.0218   0.1999   1.0000   0.0147   0.0147 &   3.8430 f
  I_SDRAM_TOP/I_SDRAM_IF/U4644/Y (AO22X1_HVT)        0.1794   1.0000            0.6543 &   4.4973 f
  I_SDRAM_TOP/I_SDRAM_IF/N1966 (net)
                               1   1.0747 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__6_/D (SDFFARX1_RVT)
                                            0.0183   0.1794   1.0000   0.0127   0.0127 &   4.5100 f
  data arrival time                                                                        4.5100

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0606     5.1606
  clock reconvergence pessimism                                                 0.0826     5.2432
  clock uncertainty                                                            -0.1000     5.1432
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__6_/CLK (SDFFARX1_RVT)                        5.1432 r
  library setup time                                          1.0000           -0.6716     4.4716
  data required time                                                                       4.4716
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4716
  data arrival time                                                                       -4.5100
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0384


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2171     3.2671
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2671 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/Q (SDFFNARX1_HVT)
                                                     0.3686   1.0000            1.2321 &   4.4992 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_463 (net)
                               5   6.2715 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41046/A2 (AO22X1_HVT)
                                            0.0452   0.3686   1.0000   0.0306   0.0306 &   4.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41046/Y (AO22X1_HVT)
                                                     0.1757   1.0000            0.7909 &   5.3207 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22146 (net)
                               1   0.9430 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41045/A1 (OR2X1_RVT)
                                            0.0207   0.1757   1.0000   0.0143   0.0143 &   5.3351 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41045/Y (OR2X1_RVT)
                                                     0.0825   1.0000            0.3173 &   5.6524 f
  I_SDRAM_TOP/I_SDRAM_IF/n5087 (net)
                               2   1.7554 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40870/A2 (AO22X1_LVT)
                                            0.0080   0.0825   1.0000   0.0055   0.0055 &   5.6579 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40870/Y (AO22X1_LVT)
                                                     0.0548   1.0000            0.1758 &   5.8338 f
  I_SDRAM_TOP/I_SDRAM_IF/N3394 (net)
                               1   2.6639 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0548   1.0000   0.0000   0.0001 &   5.8338 f
  data arrival time                                                                        5.8338

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0834     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__9_/CLK (SDFFNARX1_HVT)                       7.2279 f
  library setup time                                          1.0000           -1.4324     5.7955
  data required time                                                                       5.7955
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7955
  data arrival time                                                                       -5.8338
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0383


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2305     1.2305
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__5_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2305 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__5_/Q (SDFFARX1_HVT)
                                                     0.3216   1.0000            1.3317 &   2.5623 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__5_ (net)
                               5   5.4027 
  I_SDRAM_TOP/I_SDRAM_IF/U2970/A2 (AO22X1_HVT)
                                            0.0000   0.3216   1.0000   0.0000   0.0000 &   2.5623 f
  I_SDRAM_TOP/I_SDRAM_IF/U2970/Y (AO22X1_HVT)        0.1956   1.0000            0.7735 &   3.3358 f
  I_SDRAM_TOP/I_SDRAM_IF/n1219 (net)
                               1   1.5935 
  I_SDRAM_TOP/I_SDRAM_IF/U2972/A1 (OR2X1_HVT)
                                            0.0209   0.1956   1.0000   0.0145   0.0145 &   3.3503 f
  I_SDRAM_TOP/I_SDRAM_IF/U2972/Y (OR2X1_HVT)         0.1812   1.0000            0.5387 &   3.8890 f
  I_SDRAM_TOP/I_SDRAM_IF/n1566 (net)
                               2   1.9790 
  I_SDRAM_TOP/I_SDRAM_IF/U2977/A2 (AO22X1_HVT)
                                            0.0166   0.1812   1.0000   0.0115   0.0115 &   3.9006 f
  I_SDRAM_TOP/I_SDRAM_IF/U2977/Y (AO22X1_HVT)        0.1754   1.0000            0.6339 &   4.5345 f
  I_SDRAM_TOP/I_SDRAM_IF/N1316 (net)
                               1   0.9445 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__21_/D (SDFFARX1_RVT)
                                            0.0000   0.1754   1.0000   0.0000   0.0000 &   4.5345 f
  data arrival time                                                                        4.5345

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0626     5.1626
  clock reconvergence pessimism                                                 0.0976     5.2602
  clock uncertainty                                                            -0.1000     5.1602
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__21_/CLK (SDFFARX1_RVT)                       5.1602 r
  library setup time                                          1.0000           -0.6640     4.4962
  data required time                                                                       4.4962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4962
  data arrival time                                                                       -4.5345
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0383


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2173     3.2673
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__17_/CLK (SDFFNARX2_HVT)
                                                     0.0678                     0.0000     3.2673 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__17_/Q (SDFFNARX2_HVT)
                                                     0.3196   1.0000            1.4070 &   4.6743 f
  I_SDRAM_TOP/I_SDRAM_IF/n1821 (net)
                               5   7.3226 
  I_SDRAM_TOP/I_SDRAM_IF/U6841/A4 (AO22X1_HVT)
                                            0.0425   0.3196   1.0000   0.0277   0.0278 &   4.7021 f
  I_SDRAM_TOP/I_SDRAM_IF/U6841/Y (AO22X1_HVT)        0.1823   1.0000            0.5425 &   5.2446 f
  I_SDRAM_TOP/I_SDRAM_IF/n4096 (net)
                               1   1.1676 
  I_SDRAM_TOP/I_SDRAM_IF/U6843/A1 (OR2X1_HVT)
                                            0.0166   0.1823   1.0000   0.0115   0.0115 &   5.2561 f
  I_SDRAM_TOP/I_SDRAM_IF/U6843/Y (OR2X1_HVT)         0.2207   1.0000            0.5550 &   5.8111 f
  I_SDRAM_TOP/I_SDRAM_IF/n9227 (net)
                               2   3.1375 
  I_SDRAM_TOP/I_SDRAM_IF/U12035/A2 (AO22X1_HVT)
                                            0.0365   0.2207   1.0000   0.0255   0.0255 &   5.8367 f
  I_SDRAM_TOP/I_SDRAM_IF/U12035/Y (AO22X1_HVT)       0.1939   1.0000            0.6871 &   6.5237 f
  I_SDRAM_TOP/I_SDRAM_IF/N2729 (net)
                               1   1.5424 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/D (SDFFNARX1_RVT)
                                            0.0255   0.1939   1.0000   0.0178   0.0179 &   6.5416 f
  data arrival time                                                                        6.5416

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0946     7.2446
  clock reconvergence pessimism                                                 0.0834     7.3280
  clock uncertainty                                                            -0.1000     7.2280
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/CLK (SDFFNARX1_RVT)                        7.2280 f
  library setup time                                          1.0000           -0.7240     6.5040
  data required time                                                                       6.5040
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5040
  data arrival time                                                                       -6.5416
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2270     1.2270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__17_/CLK (SDFFARX1_HVT)
                                                     0.1112                     0.0000     1.2270 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__17_/Q (SDFFARX1_HVT)
                                                     0.3085   1.0000            1.3155 &   2.5425 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__17_ (net)
                               5   5.0380 
  I_SDRAM_TOP/I_SDRAM_IF/U10972/A1 (OA22X1_HVT)
                                            0.0293   0.3085   1.0000   0.0203   0.0203 &   2.5629 f
  I_SDRAM_TOP/I_SDRAM_IF/U10972/Y (OA22X1_HVT)       0.2663   1.0000            0.8848 &   3.4477 f
  I_SDRAM_TOP/I_SDRAM_IF/n7548 (net)
                               1   2.0952 
  I_SDRAM_TOP/I_SDRAM_IF/U10974/A1 (AND2X1_HVT)
                                            0.0714   0.2663   1.0000   0.0514   0.0514 &   3.4991 f
  I_SDRAM_TOP/I_SDRAM_IF/U10974/Y (AND2X1_HVT)       0.2115   1.0000            0.4892 &   3.9883 f
  I_SDRAM_TOP/I_SDRAM_IF/n8864 (net)
                               2   2.6390 
  I_SDRAM_TOP/I_SDRAM_IF/U11857/A4 (AO22X1_HVT)
                                            0.0138   0.2115   1.0000   0.0095   0.0096 &   3.9979 f
  I_SDRAM_TOP/I_SDRAM_IF/U11857/Y (AO22X1_HVT)       0.1987   1.0000            0.4874 &   4.4853 f
  I_SDRAM_TOP/I_SDRAM_IF/N2116 (net)
                               1   1.7084 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__29_/D (SDFFARX1_RVT)
                                            0.0344   0.1987   1.0000   0.0242   0.0243 &   4.5096 f
  data arrival time                                                                        4.5096

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0564     5.1564
  clock reconvergence pessimism                                                 0.0976     5.2540
  clock uncertainty                                                            -0.1000     5.1540
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__29_/CLK (SDFFARX1_RVT)                       5.1540 r
  library setup time                                          1.0000           -0.6820     4.4720
  data required time                                                                       4.4720
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4720
  data arrival time                                                                       -4.5096
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2092     1.2092
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__12_/CLK (SDFFARX1_RVT)
                                                     0.0932                     0.0000     1.2092 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__12_/Q (SDFFARX1_RVT)
                                                     0.1313   1.0000            0.5650 &   1.7741 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__12_ (net)
                               5   5.3173 
  I_SDRAM_TOP/I_SDRAM_IF/U986/A4 (AO22X1_HVT)
                                            0.0000   0.1313   1.0000   0.0000   0.0000 &   1.7742 f
  I_SDRAM_TOP/I_SDRAM_IF/U986/Y (AO22X1_HVT)         0.1759   1.0000            0.4133 &   2.1874 f
  I_SDRAM_TOP/I_SDRAM_IF/n263 (net)
                               1   0.9587 
  I_SDRAM_TOP/I_SDRAM_IF/U989/A1 (OR2X1_HVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000 &   2.1875 f
  I_SDRAM_TOP/I_SDRAM_IF/U989/Y (OR2X1_HVT)          0.3596   1.0000            0.6310 &   2.8185 f
  I_SDRAM_TOP/I_SDRAM_IF/n7741 (net)
                               2   6.8697 
  I_SDRAM_TOP/I_SDRAM_IF/U996/A2 (AO22X1_HVT)
                                            0.0948   0.3596   1.0000   0.0652   0.0654 &   2.8839 f
  I_SDRAM_TOP/I_SDRAM_IF/U996/Y (AO22X1_HVT)         0.2274   1.0000            0.8350 &   3.7189 f
  I_SDRAM_TOP/I_SDRAM_IF/N444 (net)
                               1   2.5912 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__4_/D (SDFFARX1_HVT)
                                            0.0381   0.2274   1.0000   0.0267   0.0268 &   3.7457 f
  data arrival time                                                                        3.7457

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0530     5.1530
  clock reconvergence pessimism                                                 0.0703     5.2233
  clock uncertainty                                                            -0.1000     5.1233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__4_/CLK (SDFFARX1_HVT)                         5.1233 r
  library setup time                                          1.0000           -1.4150     3.7083
  data required time                                                                       3.7083
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7083
  data arrival time                                                                       -3.7457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0375


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2760     3.3260
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__6_/CLK (SDFFNARX1_HVT)
                                                     0.0776                     0.0000     3.3260 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__6_/Q (SDFFNARX1_HVT)
                                                     0.3090   1.0000            1.2012 &   4.5272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_409 (net)
                               5   4.5938 
  I_SDRAM_TOP/I_SDRAM_IF/U9420/A2 (AO22X1_HVT)
                                            0.0230   0.3090   1.0000   0.0159   0.0160 &   4.5432 f
  I_SDRAM_TOP/I_SDRAM_IF/U9420/Y (AO22X1_HVT)        0.1673   1.0000            0.7298 &   5.2730 f
  I_SDRAM_TOP/I_SDRAM_IF/n6257 (net)
                               1   0.6898 
  I_SDRAM_TOP/I_SDRAM_IF/U9421/A2 (OR2X1_HVT)
                                            0.0000   0.1673   1.0000   0.0000   0.0000 &   5.2730 f
  I_SDRAM_TOP/I_SDRAM_IF/U9421/Y (OR2X1_HVT)         0.1628   1.0000            0.4376 &   5.7105 f
  I_SDRAM_TOP/I_SDRAM_IF/n6450 (net)
                               2   1.3876 
  I_SDRAM_TOP/I_SDRAM_IF/U9422/A4 (AO22X1_LVT)
                                            0.0183   0.1628   1.0000   0.0127   0.0127 &   5.7232 f
  I_SDRAM_TOP/I_SDRAM_IF/U9422/Y (AO22X1_LVT)        0.0480   1.0000            0.1529 &   5.8761 f
  I_SDRAM_TOP/I_SDRAM_IF/N3498 (net)
                               1   0.6326 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000 &   5.8761 f
  data arrival time                                                                        5.8761

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0801     7.3668
  clock uncertainty                                                            -0.1000     7.2668
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__18_/CLK (SDFFNARX1_HVT)                      7.2668 f
  library setup time                                          1.0000           -1.4281     5.8386
  data required time                                                                       5.8386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8386
  data arrival time                                                                       -5.8761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0374


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/Q (SDFFNARX1_HVT)
                                                     0.2253   1.0000            1.1376 &   4.4573 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_993 (net)
                               2   2.0304 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_136_inst_43516/A (NBUFFX4_LVT)
                                            0.0000   0.2253   1.0000   0.0000   0.0000 &   4.4573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_136_inst_43516/Y (NBUFFX4_LVT)
                                                     0.0676   1.0000            0.2176 &   4.6749 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_136_4655 (net)
                               4   4.0087 
  I_SDRAM_TOP/I_SDRAM_IF/U7181/A2 (AO22X1_HVT)
                                            0.0000   0.0676   1.0000   0.0000   0.0000 &   4.6749 f
  I_SDRAM_TOP/I_SDRAM_IF/U7181/Y (AO22X1_HVT)        0.1877   1.0000            0.5548 &   5.2297 f
  I_SDRAM_TOP/I_SDRAM_IF/n4313 (net)
                               1   1.3471 
  I_SDRAM_TOP/I_SDRAM_IF/U7182/A2 (OR2X1_HVT)
                                            0.0134   0.1877   1.0000   0.0093   0.0093 &   5.2390 f
  I_SDRAM_TOP/I_SDRAM_IF/U7182/Y (OR2X1_HVT)         0.1635   1.0000            0.4497 &   5.6887 f
  I_SDRAM_TOP/I_SDRAM_IF/n4648 (net)
                               2   1.4073 
  I_SDRAM_TOP/I_SDRAM_IF/U7186/A2 (AO22X1_LVT)
                                            0.0058   0.1635   1.0000   0.0040   0.0040 &   5.6927 f
  I_SDRAM_TOP/I_SDRAM_IF/U7186/Y (AO22X1_LVT)        0.0485   1.0000            0.2170 &   5.9098 f
  I_SDRAM_TOP/I_SDRAM_IF/N2469 (net)
                               1   0.9541 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000 &   5.9098 f
  data arrival time                                                                        5.9098

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.0992     7.3936
  clock uncertainty                                                            -0.1000     7.2936
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/CLK (SDFFNARX1_HVT)                        7.2936 f
  library setup time                                          1.0000           -1.4212     5.8724
  data required time                                                                       5.8724
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8724
  data arrival time                                                                       -5.9098
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0374


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2251     1.2251
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/CLK (SDFFARX1_RVT)
                                                     0.1069                     0.0000     1.2251 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/Q (SDFFARX1_RVT)
                                                     0.1244   1.0000            0.5683 &   1.7933 f
  I_SDRAM_TOP/I_SDRAM_IF/n17645 (net)
                               5   4.7870 
  I_SDRAM_TOP/I_SDRAM_IF/U5186/A2 (AO22X1_HVT)
                                            0.0000   0.1244   1.0000   0.0000   0.0000 &   1.7934 f
  I_SDRAM_TOP/I_SDRAM_IF/U5186/Y (AO22X1_HVT)        0.2032   1.0000            0.6178 &   2.4112 f
  I_SDRAM_TOP/I_SDRAM_IF/n3160 (net)
                               1   1.8550 
  I_SDRAM_TOP/I_SDRAM_IF/U5187/A2 (OR2X1_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.4112 f
  I_SDRAM_TOP/I_SDRAM_IF/U5187/Y (OR2X1_HVT)         0.2764   1.0000            0.5377 &   2.9489 f
  I_SDRAM_TOP/I_SDRAM_IF/n7876 (net)
                               2   4.6858 
  I_SDRAM_TOP/I_SDRAM_IF/U11257/A2 (AO22X1_HVT)
                                            0.0790   0.2764   1.0000   0.0562   0.0563 &   3.0052 f
  I_SDRAM_TOP/I_SDRAM_IF/U11257/Y (AO22X1_HVT)       0.2062   1.0000            0.7467 &   3.7518 f
  I_SDRAM_TOP/I_SDRAM_IF/N1831 (net)
                               1   1.9342 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/D (SDFFARX1_HVT)
                                            0.0202   0.2062   1.0000   0.0140   0.0140 &   3.7659 f
  data arrival time                                                                        3.7659

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0502     5.1502
  clock reconvergence pessimism                                                 0.0976     5.2478
  clock uncertainty                                                            -0.1000     5.1478
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK (SDFFARX1_HVT)                       5.1478 r
  library setup time                                          1.0000           -1.4193     3.7285
  data required time                                                                       3.7285
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7285
  data arrival time                                                                       -3.7659
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0374


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2215     1.2215
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__28_/CLK (SDFFARX2_RVT)
                                                     0.1305                     0.0000     1.2215 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__28_/Q (SDFFARX2_RVT)
                                                     0.1321   1.0000            0.6443 &   1.8658 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__28_ (net)
                               5   8.3600 
  I_SDRAM_TOP/I_SDRAM_IF/U3301/A2 (AO22X1_HVT)
                                            0.0126   0.1321   1.0000   0.0085   0.0086 &   1.8744 f
  I_SDRAM_TOP/I_SDRAM_IF/U3301/Y (AO22X1_HVT)        0.1892   1.0000            0.6089 &   2.4833 f
  I_SDRAM_TOP/I_SDRAM_IF/n1416 (net)
                               1   1.3969 
  I_SDRAM_TOP/I_SDRAM_IF/U3303/A1 (OR2X1_HVT)
                                            0.0397   0.1892   1.0000   0.0271   0.0272 &   2.5105 f
  I_SDRAM_TOP/I_SDRAM_IF/U3303/Y (OR2X1_HVT)         0.2157   1.0000            0.5574 &   3.0679 f
  I_SDRAM_TOP/I_SDRAM_IF/n1681 (net)
                               2   2.9923 
  I_SDRAM_TOP/I_SDRAM_IF/U3649/A2 (AO22X1_HVT)
                                            0.0130   0.2157   1.0000   0.0090   0.0091 &   3.0770 f
  I_SDRAM_TOP/I_SDRAM_IF/U3649/Y (AO22X1_HVT)        0.1877   1.0000            0.6763 &   3.7533 f
  I_SDRAM_TOP/I_SDRAM_IF/N547 (net)
                               1   1.3442 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/D (SDFFARX1_HVT)
                                            0.0259   0.1877   1.0000   0.0183   0.0183 &   3.7716 f
  data arrival time                                                                        3.7716

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0476     5.1476
  clock reconvergence pessimism                                                 0.0929     5.2406
  clock uncertainty                                                            -0.1000     5.1406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/CLK (SDFFARX1_HVT)                        5.1406 r
  library setup time                                          1.0000           -1.4064     3.7342
  data required time                                                                       3.7342
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7342
  data arrival time                                                                       -3.7716
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0374


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615056802/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__6_/CLK (SDFFARX1_HVT)
                                                     0.1112                     0.0000     1.2209 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__6_/Q (SDFFARX1_HVT)
                                                     0.3109   1.0000            1.3170 &   2.5379 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_15__6_ (net)
                               5   5.1042 
  I_SDRAM_TOP/I_SDRAM_IF/U2305/A2 (AO22X1_HVT)
                                            0.0285   0.3109   1.0000   0.0197   0.0197 &   2.5576 f
  I_SDRAM_TOP/I_SDRAM_IF/U2305/Y (AO22X1_HVT)        0.1781   1.0000            0.7454 &   3.3031 f
  I_SDRAM_TOP/I_SDRAM_IF/n874 (net)
                               1   1.0275 
  I_SDRAM_TOP/I_SDRAM_IF/U2307/A1 (OR2X1_HVT)
                                            0.0072   0.1781   1.0000   0.0050   0.0050 &   3.3080 f
  I_SDRAM_TOP/I_SDRAM_IF/U2307/Y (OR2X1_HVT)         0.1831   1.0000            0.5254 &   3.8335 f
  I_SDRAM_TOP/I_SDRAM_IF/n2804 (net)
                               2   2.0348 
  I_SDRAM_TOP/I_SDRAM_IF/U4800/A2 (AO22X1_HVT)
                                            0.0356   0.1831   1.0000   0.0241   0.0241 &   3.8576 f
  I_SDRAM_TOP/I_SDRAM_IF/U4800/Y (AO22X1_HVT)        0.1898   1.0000            0.6516 &   4.5092 f
  I_SDRAM_TOP/I_SDRAM_IF/N1107 (net)
                               1   1.4139 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/D (SDFFARX1_RVT)
                                            0.0311   0.1898   1.0000   0.0223   0.0223 &   4.5315 f
  data arrival time                                                                        4.5315

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.1147     5.2708
  clock uncertainty                                                            -0.1000     5.1708
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/CLK (SDFFARX1_RVT)                        5.1708 r
  library setup time                                          1.0000           -0.6766     4.4941
  data required time                                                                       4.4941
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4941
  data arrival time                                                                       -4.5315
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0374


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58526/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2723     3.3223
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__1_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.3223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__1_/Q (SDFFNARX1_HVT)
                                                     0.2979   1.0000            1.1804 &   4.5028 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_765 (net)
                               5   4.2799 
  I_SDRAM_TOP/I_SDRAM_IF/U6611/A2 (AO22X1_HVT)
                                            0.0234   0.2979   1.0000   0.0162   0.0162 &   4.5190 f
  I_SDRAM_TOP/I_SDRAM_IF/U6611/Y (AO22X1_HVT)        0.1685   1.0000            0.7221 &   5.2411 f
  I_SDRAM_TOP/I_SDRAM_IF/n3960 (net)
                               1   0.7287 
  I_SDRAM_TOP/I_SDRAM_IF/U6613/A1 (OR2X1_RVT)
                                            0.0000   0.1685   1.0000   0.0000   0.0000 &   5.2411 f
  I_SDRAM_TOP/I_SDRAM_IF/U6613/Y (OR2X1_RVT)         0.0878   1.0000            0.3180 &   5.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/n5273 (net)
                               2   2.2247 
  I_SDRAM_TOP/I_SDRAM_IF/U8416/A2 (AO22X1_RVT)
                                            0.0103   0.0878   1.0000   0.0071   0.0072 &   5.5662 f
  I_SDRAM_TOP/I_SDRAM_IF/U8416/Y (AO22X1_RVT)        0.0899   1.0000            0.3140 &   5.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/N2872 (net)
                               1   1.2629 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0899   1.0000   0.0000   0.0000 &   5.8802 f
  data arrival time                                                                        5.8802

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1475     7.2975
  clock reconvergence pessimism                                                 0.0993     7.3968
  clock uncertainty                                                            -0.1000     7.2968
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK (SDFFNARX1_HVT)                      7.2968 f
  library setup time                                          1.0000           -1.4539     5.8429
  data required time                                                                       5.8429
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8429
  data arrival time                                                                       -5.8802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0373


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/Q (SDFFNARX1_HVT)
                                                     0.3045   1.0000            1.2006 &   4.5153 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_961 (net)
                               5   4.4676 
  I_SDRAM_TOP/I_SDRAM_IF/U5879/A2 (AO22X1_HVT)
                                            0.0000   0.3045   1.0000   0.0000   0.0000 &   4.5154 f
  I_SDRAM_TOP/I_SDRAM_IF/U5879/Y (AO22X1_HVT)        0.2042   1.0000            0.7684 &   5.2838 f
  I_SDRAM_TOP/I_SDRAM_IF/n3530 (net)
                               1   1.8718 
  I_SDRAM_TOP/I_SDRAM_IF/U5880/A2 (OR2X1_RVT)
                                            0.0313   0.2042   1.0000   0.0222   0.0223 &   5.3060 f
  I_SDRAM_TOP/I_SDRAM_IF/U5880/Y (OR2X1_RVT)         0.0795   1.0000            0.2765 &   5.5826 f
  I_SDRAM_TOP/I_SDRAM_IF/n4850 (net)
                               2   1.4358 
  I_SDRAM_TOP/I_SDRAM_IF/U5884/A2 (AO22X1_RVT)
                                            0.0044   0.0795   1.0000   0.0030   0.0030 &   5.5856 f
  I_SDRAM_TOP/I_SDRAM_IF/U5884/Y (AO22X1_RVT)        0.0848   1.0000            0.2995 &   5.8850 f
  I_SDRAM_TOP/I_SDRAM_IF/N2532 (net)
                               1   0.8493 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0848   1.0000   0.0000   0.0000 &   5.8850 f
  data arrival time                                                                        5.8850

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1404     7.2904
  clock reconvergence pessimism                                                 0.0988     7.3892
  clock uncertainty                                                            -0.1000     7.2892
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/CLK (SDFFNARX1_HVT)                        7.2892 f
  library setup time                                          1.0000           -1.4414     5.8478
  data required time                                                                       5.8478
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8478
  data arrival time                                                                       -5.8850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0373


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2688     3.3188
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__6_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3188 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__6_/Q (SDFFNARX1_HVT)
                                                     0.3317   1.0000            1.2190 &   4.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/n4792 (net)
                               5   5.2338 
  I_SDRAM_TOP/I_SDRAM_IF/U6989/A2 (AO22X1_HVT)
                                            0.0153   0.3317   1.0000   0.0106   0.0106 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/U6989/Y (AO22X1_HVT)        0.1843   1.0000            0.7696 &   5.3181 f
  I_SDRAM_TOP/I_SDRAM_IF/n4186 (net)
                               1   1.2243 
  I_SDRAM_TOP/I_SDRAM_IF/U6991/A1 (OR2X1_HVT)
                                            0.0332   0.1843   1.0000   0.0238   0.0238 &   5.3419 f
  I_SDRAM_TOP/I_SDRAM_IF/U6991/Y (OR2X1_HVT)         0.1775   1.0000            0.5256 &   5.8675 f
  I_SDRAM_TOP/I_SDRAM_IF/n5253 (net)
                               2   1.8579 
  I_SDRAM_TOP/I_SDRAM_IF/U8397/A2 (AO22X1_HVT)
                                            0.0126   0.1775   1.0000   0.0087   0.0087 &   5.8762 f
  I_SDRAM_TOP/I_SDRAM_IF/U8397/Y (AO22X1_HVT)        0.2046   1.0000            0.6630 &   6.5393 f
  I_SDRAM_TOP/I_SDRAM_IF/N3977 (net)
                               1   1.8938 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__22_/D (SDFFNARX1_RVT)
                                            0.0185   0.2046   1.0000   0.0128   0.0128 &   6.5521 f
  data arrival time                                                                        6.5521

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1220     7.2720
  clock reconvergence pessimism                                                 0.0696     7.3416
  clock uncertainty                                                            -0.1000     7.2416
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__22_/CLK (SDFFNARX1_RVT)                      7.2416 f
  library setup time                                          1.0000           -0.7266     6.5150
  data required time                                                                       6.5150
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5150
  data arrival time                                                                       -6.5521
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0371


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2776     3.3276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/Q (SDFFNARX1_HVT)
                                                     0.2459   1.0000            1.1490 &   4.4766 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_485 (net)
                               2   2.6787 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_83_1706/A (NBUFFX4_LVT)
                                            0.0000   0.2459   1.0000   0.0000   0.0000 &   4.4766 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_83_1706/Y (NBUFFX4_LVT)
                                                     0.0703   1.0000            0.2277 &   4.7043 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1137 (net)
                               4   3.4221 
  I_SDRAM_TOP/I_SDRAM_IF/U8988/A2 (AO22X1_HVT)
                                            0.0000   0.0703   1.0000   0.0000   0.0000 &   4.7043 f
  I_SDRAM_TOP/I_SDRAM_IF/U8988/Y (AO22X1_HVT)        0.1739   1.0000            0.5412 &   5.2455 f
  I_SDRAM_TOP/I_SDRAM_IF/n5824 (net)
                               1   0.8987 
  I_SDRAM_TOP/I_SDRAM_IF/U8989/A2 (OR2X1_HVT)
                                            0.0000   0.1739   1.0000   0.0000   0.0000 &   5.2455 f
  I_SDRAM_TOP/I_SDRAM_IF/U8989/Y (OR2X1_HVT)         0.1822   1.0000            0.4593 &   5.7048 f
  I_SDRAM_TOP/I_SDRAM_IF/n6089 (net)
                               2   2.0097 
  I_SDRAM_TOP/I_SDRAM_IF/U9294/A4 (AO22X1_LVT)
                                            0.0076   0.1822   1.0000   0.0053   0.0053 &   5.7101 f
  I_SDRAM_TOP/I_SDRAM_IF/U9294/Y (AO22X1_LVT)        0.0548   1.0000            0.1732 &   5.8834 f
  I_SDRAM_TOP/I_SDRAM_IF/N3333 (net)
                               1   1.6144 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0548   1.0000   0.0000   0.0000 &   5.8834 f
  data arrival time                                                                        5.8834

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1512     7.3012
  clock reconvergence pessimism                                                 0.0801     7.3813
  clock uncertainty                                                            -0.1000     7.2813
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/CLK (SDFFNARX1_HVT)                      7.2813 f
  library setup time                                          1.0000           -1.4350     5.8464
  data required time                                                                       5.8464
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8464
  data arrival time                                                                       -5.8834
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0370


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2088     1.2088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__22_/CLK (SDFFARX1_HVT)
                                                     0.0885                     0.0000     1.2088 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__22_/Q (SDFFARX1_HVT)
                                                     0.2204   1.0000            1.2332 &   2.4420 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__22_ (net)
                               1   2.4265 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_1145/A (INVX1_HVT)
                                            0.0000   0.2204   1.0000   0.0000   0.0000 &   2.4420 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_1145/Y (INVX1_HVT)
                                                     0.1569   1.0000            0.2320 &   2.6740 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_577 (net)
                               2   1.9097 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1144/A (INVX1_LVT)
                                            0.0000   0.1569   1.0000   0.0000   0.0000 &   2.6740 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1144/Y (INVX1_LVT)
                                                     0.1019   1.0000            0.0876 &   2.7616 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_576 (net)
                               4   5.3031 
  I_SDRAM_TOP/I_SDRAM_IF/U3720/A2 (AO22X1_HVT)
                                            0.0026   0.1019   1.0000   0.0018   0.0019 &   2.7635 f
  I_SDRAM_TOP/I_SDRAM_IF/U3720/Y (AO22X1_HVT)        0.1748   1.0000            0.5680 &   3.3314 f
  I_SDRAM_TOP/I_SDRAM_IF/n1862 (net)
                               1   0.9247 
  I_SDRAM_TOP/I_SDRAM_IF/U3722/A1 (OR2X1_HVT)
                                            0.0153   0.1748   1.0000   0.0106   0.0106 &   3.3420 f
  I_SDRAM_TOP/I_SDRAM_IF/U3722/Y (OR2X1_HVT)         0.1851   1.0000            0.5241 &   3.8661 f
  I_SDRAM_TOP/I_SDRAM_IF/n2512 (net)
                               2   2.0964 
  I_SDRAM_TOP/I_SDRAM_IF/U3726/A2 (AO22X1_HVT)
                                            0.0067   0.1851   1.0000   0.0046   0.0046 &   3.8707 f
  I_SDRAM_TOP/I_SDRAM_IF/U3726/Y (AO22X1_HVT)        0.1815   1.0000            0.6443 &   4.5150 f
  I_SDRAM_TOP/I_SDRAM_IF/N933 (net)
                               1   1.1432 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__18_/D (SDFFARX1_RVT)
                                            0.0052   0.1815   1.0000   0.0036   0.0036 &   4.5186 f
  data arrival time                                                                        4.5186

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0603     5.1603
  clock reconvergence pessimism                                                 0.0929     5.2532
  clock uncertainty                                                            -0.1000     5.1532
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__18_/CLK (SDFFARX1_RVT)                       5.1532 r
  library setup time                                          1.0000           -0.6716     4.4817
  data required time                                                                       4.4817
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4817
  data arrival time                                                                       -4.5186
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0370


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__4_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__4_/Q (SDFFNARX1_HVT)
                                                     0.2276   1.0000            1.1311 &   4.4558 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_796 (net)
                               2   2.1056 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_47_inst_34186/A (NBUFFX4_RVT)
                                            0.0184   0.2276   1.0000   0.0128   0.0128 &   4.4686 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_47_inst_34186/Y (NBUFFX4_RVT)
                                                     0.0822   1.0000            0.2765 &   4.7451 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_47_3382 (net)
                               4   4.6553 
  I_SDRAM_TOP/I_SDRAM_IF/U5402/A2 (AO22X1_HVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000 &   4.7451 f
  I_SDRAM_TOP/I_SDRAM_IF/U5402/Y (AO22X1_HVT)        0.1713   1.0000            0.5475 &   5.2926 f
  I_SDRAM_TOP/I_SDRAM_IF/n3300 (net)
                               1   0.8167 
  I_SDRAM_TOP/I_SDRAM_IF/U5403/A2 (OR2X1_HVT)
                                            0.0000   0.1713   1.0000   0.0000   0.0000 &   5.2926 f
  I_SDRAM_TOP/I_SDRAM_IF/U5403/Y (OR2X1_HVT)         0.1603   1.0000            0.4375 &   5.7301 f
  I_SDRAM_TOP/I_SDRAM_IF/n4574 (net)
                               2   1.3061 
  I_SDRAM_TOP/I_SDRAM_IF/U5404/A4 (AO22X1_LVT)
                                            0.0000   0.1603   1.0000   0.0000   0.0000 &   5.7301 f
  I_SDRAM_TOP/I_SDRAM_IF/U5404/Y (AO22X1_LVT)        0.0575   1.0000            0.1584 &   5.8885 f
  I_SDRAM_TOP/I_SDRAM_IF/N2819 (net)
                               1   1.1734 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0575   1.0000   0.0000   0.0000 &   5.8885 f
  data arrival time                                                                        5.8885

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1452     7.2952
  clock reconvergence pessimism                                                 0.0894     7.3845
  clock uncertainty                                                            -0.1000     7.2845
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__4_/CLK (SDFFNARX1_HVT)                       7.2845 f
  library setup time                                          1.0000           -1.4329     5.8516
  data required time                                                                       5.8516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8516
  data arrival time                                                                       -5.8885
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0369


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__19_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__19_/Q (SDFFNARX1_HVT)
                                                     0.3272   1.0000            1.2160 &   4.5417 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_809 (net)
                               5   5.1073 
  I_SDRAM_TOP/I_SDRAM_IF/U6574/A4 (AO22X1_HVT)
                                            0.0000   0.3272   1.0000   0.0000   0.0000 &   4.5417 f
  I_SDRAM_TOP/I_SDRAM_IF/U6574/Y (AO22X1_HVT)        0.1726   1.0000            0.5370 &   5.0787 f
  I_SDRAM_TOP/I_SDRAM_IF/n3937 (net)
                               1   0.8558 
  I_SDRAM_TOP/I_SDRAM_IF/U6577/A1 (OR2X1_HVT)
                                            0.0174   0.1726   1.0000   0.0120   0.0120 &   5.0907 f
  I_SDRAM_TOP/I_SDRAM_IF/U6577/Y (OR2X1_HVT)         0.1681   1.0000            0.5070 &   5.5977 f
  I_SDRAM_TOP/I_SDRAM_IF/n5428 (net)
                               2   1.5557 
  I_SDRAM_TOP/I_SDRAM_IF/U6578/A4 (AO22X1_RVT)
                                            0.0190   0.1681   1.0000   0.0128   0.0128 &   5.6104 f
  I_SDRAM_TOP/I_SDRAM_IF/U6578/Y (AO22X1_RVT)        0.0881   1.0000            0.2650 &   5.8754 f
  I_SDRAM_TOP/I_SDRAM_IF/N2834 (net)
                               1   1.1064 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__19_/D (SDFFNARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000 &   5.8754 f
  data arrival time                                                                        5.8754

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.0870     7.3812
  clock uncertainty                                                            -0.1000     7.2812
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__19_/CLK (SDFFNARX1_HVT)                      7.2812 f
  library setup time                                          1.0000           -1.4426     5.8386
  data required time                                                                       5.8386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8386
  data arrival time                                                                       -5.8754
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0368


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__9_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__9_/Q (SDFFNARX1_HVT)
                                                     0.3701   1.0000            1.2336 &   4.5013 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_540 (net)
                               6   6.3145 
  I_SDRAM_TOP/I_SDRAM_IF/U7936/A4 (AO22X1_HVT)
                                            0.0550   0.3701   1.0000   0.0380   0.0383 &   4.5396 f
  I_SDRAM_TOP/I_SDRAM_IF/U7936/Y (AO22X1_HVT)        0.1851   1.0000            0.5806 &   5.1201 f
  I_SDRAM_TOP/I_SDRAM_IF/n4872 (net)
                               1   1.2603 
  I_SDRAM_TOP/I_SDRAM_IF/U7938/A1 (OR2X1_HVT)
                                            0.0216   0.1851   1.0000   0.0150   0.0150 &   5.1351 f
  I_SDRAM_TOP/I_SDRAM_IF/U7938/Y (OR2X1_HVT)         0.1781   1.0000            0.5270 &   5.6621 f
  I_SDRAM_TOP/I_SDRAM_IF/n5042 (net)
                               2   1.8832 
  I_SDRAM_TOP/I_SDRAM_IF/U8127/A4 (AO22X1_LVT)
                                            0.0137   0.1781   1.0000   0.0095   0.0095 &   5.6716 f
  I_SDRAM_TOP/I_SDRAM_IF/U8127/Y (AO22X1_LVT)        0.0499   1.0000            0.1627 &   5.8343 f
  I_SDRAM_TOP/I_SDRAM_IF/N3236 (net)
                               1   0.8595 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0499   1.0000   0.0000   0.0000 &   5.8343 f
  data arrival time                                                                        5.8343

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0943     7.2443
  clock reconvergence pessimism                                                 0.0834     7.3277
  clock uncertainty                                                            -0.1000     7.2277
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/CLK (SDFFNARX1_HVT)                       7.2277 f
  library setup time                                          1.0000           -1.4301     5.7975
  data required time                                                                       5.7975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7975
  data arrival time                                                                       -5.8343
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0368


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/Q (SDFFNARX1_HVT)
                                                     0.3558   1.0000            1.2298 &   4.5532 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_621 (net)
                               5   5.9131 
  I_SDRAM_TOP/I_SDRAM_IF/U6298/A2 (AO22X1_HVT)
                                            0.0280   0.3558   1.0000   0.0194   0.0195 &   4.5727 f
  I_SDRAM_TOP/I_SDRAM_IF/U6298/Y (AO22X1_HVT)        0.1855   1.0000            0.7913 &   5.3640 f
  I_SDRAM_TOP/I_SDRAM_IF/n3763 (net)
                               1   1.2617 
  I_SDRAM_TOP/I_SDRAM_IF/U6300/A1 (OR2X1_RVT)
                                            0.0000   0.1855   1.0000   0.0000   0.0000 &   5.3640 f
  I_SDRAM_TOP/I_SDRAM_IF/U6300/Y (OR2X1_RVT)         0.0947   1.0000            0.3383 &   5.7023 f
  I_SDRAM_TOP/I_SDRAM_IF/n4624 (net)
                               2   2.7945 
  I_SDRAM_TOP/I_SDRAM_IF/U6304/A2 (AO22X1_LVT)
                                            0.0000   0.0947   1.0000   0.0000   0.0000 &   5.7023 f
  I_SDRAM_TOP/I_SDRAM_IF/U6304/Y (AO22X1_LVT)        0.0623   1.0000            0.1800 &   5.8823 f
  I_SDRAM_TOP/I_SDRAM_IF/N3124 (net)
                               1   2.0805 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__24_/D (SDFFNARX1_HVT)
                                            0.0051   0.0623   1.0000   0.0036   0.0036 &   5.8859 f
  data arrival time                                                                        5.8859

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1450     7.2950
  clock reconvergence pessimism                                                 0.0894     7.3844
  clock uncertainty                                                            -0.1000     7.2844
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__24_/CLK (SDFFNARX1_HVT)                      7.2844 f
  library setup time                                          1.0000           -1.4352     5.8491
  data required time                                                                       5.8491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8491
  data arrival time                                                                       -5.8859
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0368


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640457056/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2749     3.3249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__14_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3249 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__14_/Q (SDFFNARX1_HVT)
                                                     0.2185   1.0000            1.1217 &   4.4466 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_360 (net)
                               2   1.8133 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_51_inst_37203/A (NBUFFX4_LVT)
                                            0.0000   0.2185   1.0000   0.0000   0.0000 &   4.4466 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_51_inst_37203/Y (NBUFFX4_LVT)
                                                     0.0662   1.0000            0.2131 &   4.6597 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_51_4560 (net)
                               4   3.9381 
  I_SDRAM_TOP/I_SDRAM_IF/U6958/A2 (AO22X1_HVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 &   4.6598 f
  I_SDRAM_TOP/I_SDRAM_IF/U6958/Y (AO22X1_HVT)        0.1705   1.0000            0.5334 &   5.1931 f
  I_SDRAM_TOP/I_SDRAM_IF/n4165 (net)
                               1   0.7903 
  I_SDRAM_TOP/I_SDRAM_IF/U6959/A2 (OR2X1_HVT)
                                            0.0000   0.1705   1.0000   0.0000   0.0000 &   5.1931 f
  I_SDRAM_TOP/I_SDRAM_IF/U6959/Y (OR2X1_HVT)         0.1836   1.0000            0.4584 &   5.6515 f
  I_SDRAM_TOP/I_SDRAM_IF/n5668 (net)
                               2   2.0528 
  I_SDRAM_TOP/I_SDRAM_IF/U6963/A2 (AO22X1_LVT)
                                            0.0259   0.1836   1.0000   0.0181   0.0181 &   5.6696 f
  I_SDRAM_TOP/I_SDRAM_IF/U6963/Y (AO22X1_LVT)        0.0538   1.0000            0.2384 &   5.9080 f
  I_SDRAM_TOP/I_SDRAM_IF/N3581 (net)
                               1   1.7158 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0538   1.0000   0.0000   0.0000 &   5.9080 f
  data arrival time                                                                        5.9080

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.1028     7.3999
  clock uncertainty                                                            -0.1000     7.2999
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK (SDFFNARX1_HVT)                       7.2999 f
  library setup time                                          1.0000           -1.4286     5.8713
  data required time                                                                       5.8713
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8713
  data arrival time                                                                       -5.9080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0367


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614856800/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2198     1.2198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__12_/CLK (SDFFARX1_HVT)
                                                     0.1208                     0.0000     1.2198 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__12_/Q (SDFFARX1_HVT)
                                                     0.3041   1.0000            1.3199 &   2.5397 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__12_ (net)
                               5   4.9208 
  I_SDRAM_TOP/I_SDRAM_IF/U11595/A3 (OA22X1_HVT)
                                            0.0472   0.3041   1.0000   0.0328   0.0328 &   2.5725 f
  I_SDRAM_TOP/I_SDRAM_IF/U11595/Y (OA22X1_HVT)       0.2347   1.0000            0.7595 &   3.3319 f
  I_SDRAM_TOP/I_SDRAM_IF/n8352 (net)
                               1   1.0625 
  I_SDRAM_TOP/I_SDRAM_IF/U11596/A2 (AND2X1_HVT)
                                            0.0280   0.2347   1.0000   0.0194   0.0194 &   3.3513 f
  I_SDRAM_TOP/I_SDRAM_IF/U11596/Y (AND2X1_HVT)       0.1915   1.0000            0.4664 &   3.8178 f
  I_SDRAM_TOP/I_SDRAM_IF/n9278 (net)
                               2   2.0524 
  I_SDRAM_TOP/I_SDRAM_IF/U12056/A2 (AO22X1_HVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000 &   3.8178 f
  I_SDRAM_TOP/I_SDRAM_IF/U12056/Y (AO22X1_HVT)       0.2253   1.0000            0.6924 &   4.5102 f
  I_SDRAM_TOP/I_SDRAM_IF/N1992 (net)
                               1   2.5304 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__0_/D (SDFFARX1_RVT)
                                            0.0092   0.2253   1.0000   0.0064   0.0064 &   4.5166 f
  data arrival time                                                                        4.5166

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0556     5.1556
  clock reconvergence pessimism                                                 0.1158     5.2714
  clock uncertainty                                                            -0.1000     5.1714
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__0_/CLK (SDFFARX1_RVT)                        5.1714 r
  library setup time                                          1.0000           -0.6913     4.4801
  data required time                                                                       4.4801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4801
  data arrival time                                                                       -4.5166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0364


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2308     1.2308
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/CLK (SDFFARX1_RVT)
                                                     0.1223                     0.0000     1.2308 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/Q (SDFFARX1_RVT)
                                                     0.1283   1.0000            0.5811 &   1.8119 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_33__7_ (net)
                               5   5.0796 
  I_SDRAM_TOP/I_SDRAM_IF/U10968/A2 (AO22X1_HVT)
                                            0.0079   0.1283   1.0000   0.0055   0.0055 &   1.8174 f
  I_SDRAM_TOP/I_SDRAM_IF/U10968/Y (AO22X1_HVT)       0.2690   1.0000            0.6760 &   2.4934 f
  I_SDRAM_TOP/I_SDRAM_IF/n7545 (net)
                               1   3.8684 
  I_SDRAM_TOP/I_SDRAM_IF/U10970/A1 (OR2X1_HVT)
                                            0.0360   0.2690   1.0000   0.0253   0.0254 &   2.5188 f
  I_SDRAM_TOP/I_SDRAM_IF/U10970/Y (OR2X1_HVT)        0.1678   1.0000            0.5876 &   3.1065 f
  I_SDRAM_TOP/I_SDRAM_IF/n8870 (net)
                               2   1.5376 
  I_SDRAM_TOP/I_SDRAM_IF/U11858/A2 (AO22X1_HVT)
                                            0.0112   0.1678   1.0000   0.0077   0.0077 &   3.1142 f
  I_SDRAM_TOP/I_SDRAM_IF/U11858/Y (AO22X1_HVT)       0.2014   1.0000            0.6515 &   3.7657 f
  I_SDRAM_TOP/I_SDRAM_IF/N1963 (net)
                               1   1.7906 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/D (SDFFARX1_HVT)
                                            0.0519   0.2014   1.0000   0.0365   0.0365 &   3.8023 f
  data arrival time                                                                        3.8023

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0637     5.1637
  clock reconvergence pessimism                                                 0.0976     5.2613
  clock uncertainty                                                            -0.1000     5.1613
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/CLK (SDFFARX1_HVT)                        5.1613 r
  library setup time                                          1.0000           -1.3953     3.7660
  data required time                                                                       3.7660
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7660
  data arrival time                                                                       -3.8023
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0363


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640257054/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2290     3.2790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK (SDFFNARX1_HVT)
                                                     0.0796                     0.0000     3.2790 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/Q (SDFFNARX1_HVT)
                                                     0.3182   1.0000            1.2088 &   4.4878 f
  I_SDRAM_TOP/I_SDRAM_IF/n1783 (net)
                               2   4.8546 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275/A (NBUFFX2_LVT)
                                            0.1569   0.3182   1.0000   0.1213   0.1213 &   4.6091 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275/Y (NBUFFX2_LVT)
                                                     0.1056   1.0000            0.2609 &   4.8700 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_12 (net)
                               4  12.9506 
  I_SDRAM_TOP/I_SDRAM_IF/U8521/A1 (OA22X1_RVT)
                                            0.0167   0.1056   1.0000   0.0119   0.0123 &   4.8824 f
  I_SDRAM_TOP/I_SDRAM_IF/U8521/Y (OA22X1_RVT)        0.1206   1.0000            0.3785 &   5.2608 f
  I_SDRAM_TOP/I_SDRAM_IF/n5351 (net)
                               1   1.2943 
  I_SDRAM_TOP/I_SDRAM_IF/U8522/A2 (AND2X1_HVT)
                                            0.0000   0.1206   1.0000   0.0000   0.0000 &   5.2609 f
  I_SDRAM_TOP/I_SDRAM_IF/U8522/Y (AND2X1_HVT)        0.1718   1.0000            0.3591 &   5.6199 f
  I_SDRAM_TOP/I_SDRAM_IF/n6084 (net)
                               2   1.4952 
  I_SDRAM_TOP/I_SDRAM_IF/U9291/A2 (AO22X1_LVT)
                                            0.0095   0.1718   1.0000   0.0066   0.0066 &   5.6265 f
  I_SDRAM_TOP/I_SDRAM_IF/U9291/Y (AO22X1_LVT)        0.0741   1.0000            0.2219 &   5.8484 f
  I_SDRAM_TOP/I_SDRAM_IF/N4190 (net)
                               1   0.8814 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/D (SDFFNARX1_HVT)
                                            0.0044   0.0741   1.0000   0.0030   0.0030 &   5.8514 f
  data arrival time                                                                        5.8514

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1036     7.2536
  clock reconvergence pessimism                                                 0.0979     7.3514
  clock uncertainty                                                            -0.1000     7.2514
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/CLK (SDFFNARX1_HVT)                      7.2514 f
  library setup time                                          1.0000           -1.4362     5.8152
  data required time                                                                       5.8152
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8152
  data arrival time                                                                       -5.8514
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0362


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2325     3.2825
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2825 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/Q (SDFFNARX1_HVT)
                                                     0.3501   1.0000            1.2379 &   4.5204 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_964 (net)
                               5   5.7546 
  I_SDRAM_TOP/I_SDRAM_IF/U9671/A2 (AO22X1_HVT)
                                            0.0000   0.3501   1.0000   0.0000   0.0001 &   4.5204 f
  I_SDRAM_TOP/I_SDRAM_IF/U9671/Y (AO22X1_HVT)        0.1734   1.0000            0.7725 &   5.2929 f
  I_SDRAM_TOP/I_SDRAM_IF/n6420 (net)
                               1   0.8767 
  I_SDRAM_TOP/I_SDRAM_IF/U9673/A1 (OR2X1_RVT)
                                            0.0000   0.1734   1.0000   0.0000   0.0000 &   5.2929 f
  I_SDRAM_TOP/I_SDRAM_IF/U9673/Y (OR2X1_RVT)         0.0813   1.0000            0.3140 &   5.6069 f
  I_SDRAM_TOP/I_SDRAM_IF/n6975 (net)
                               2   1.6550 
  I_SDRAM_TOP/I_SDRAM_IF/U9674/A4 (AO22X1_RVT)
                                            0.0042   0.0813   1.0000   0.0029   0.0029 &   5.6098 f
  I_SDRAM_TOP/I_SDRAM_IF/U9674/Y (AO22X1_RVT)        0.0908   1.0000            0.2147 &   5.8245 f
  I_SDRAM_TOP/I_SDRAM_IF/N2539 (net)
                               1   1.3356 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/D (SDFFNARX1_HVT)
                                            0.0099   0.0908   1.0000   0.0069   0.0069 &   5.8314 f
  data arrival time                                                                        5.8314

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1038     7.2538
  clock reconvergence pessimism                                                 0.0834     7.3372
  clock uncertainty                                                            -0.1000     7.2372
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/CLK (SDFFNARX1_HVT)                        7.2372 f
  library setup time                                          1.0000           -1.4420     5.7952
  data required time                                                                       5.7952
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7952
  data arrival time                                                                       -5.8314
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0361


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2600     3.3100
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3100 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/Q (SDFFNARX1_HVT)
                                                     0.2312   1.0000            1.1306 &   4.4405 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_619 (net)
                               2   2.2175 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1484/A (NBUFFX4_LVT)
                                            0.0000   0.2312   1.0000   0.0000   0.0000 &   4.4406 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1484/Y (NBUFFX4_LVT)
                                                     0.0679   1.0000            0.2194 &   4.6599 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_915 (net)
                               4   3.5763 
  I_SDRAM_TOP/I_SDRAM_IF/U9983/A2 (AO22X1_HVT)
                                            0.0000   0.0679   1.0000   0.0000   0.0000 &   4.6599 f
  I_SDRAM_TOP/I_SDRAM_IF/U9983/Y (AO22X1_HVT)        0.1782   1.0000            0.5446 &   5.2046 f
  I_SDRAM_TOP/I_SDRAM_IF/n6683 (net)
                               1   1.0332 
  I_SDRAM_TOP/I_SDRAM_IF/U9984/A2 (OR2X1_HVT)
                                            0.0193   0.1782   1.0000   0.0134   0.0134 &   5.2179 f
  I_SDRAM_TOP/I_SDRAM_IF/U9984/Y (OR2X1_HVT)         0.1683   1.0000            0.4489 &   5.6668 f
  I_SDRAM_TOP/I_SDRAM_IF/n8135 (net)
                               2   1.5646 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41210/A2 (AO22X1_LVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000 &   5.6668 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41210/Y (AO22X1_LVT)
                                                     0.0495   1.0000            0.2198 &   5.8866 f
  I_SDRAM_TOP/I_SDRAM_IF/N3158 (net)
                               1   0.9116 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0000 &   5.8866 f
  data arrival time                                                                        5.8866

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1469     7.2969
  clock reconvergence pessimism                                                 0.0801     7.3770
  clock uncertainty                                                            -0.1000     7.2770
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/CLK (SDFFNARX1_HVT)                      7.2770 f
  library setup time                                          1.0000           -1.4264     5.8506
  data required time                                                                       5.8506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8506
  data arrival time                                                                       -5.8866
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0361


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2170     3.2670
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/CLK (SDFFNARX2_HVT)
                                                     0.0677                     0.0000     3.2670 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/Q (SDFFNARX2_HVT)
                                                     0.2608   1.0000            1.3361 &   4.6031 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_408 (net)
                               2   3.4018 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385/A (NBUFFX4_LVT)
                                            0.0371   0.2608   1.0000   0.0256   0.0257 &   4.6288 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385/Y (NBUFFX4_LVT)
                                                     0.0794   1.0000            0.2510 &   4.8798 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_27 (net)
                               4   7.5814 
  I_SDRAM_TOP/I_SDRAM_IF/U8431/A4 (AO22X1_HVT)
                                            0.0000   0.0794   1.0000   0.0000   0.0001 &   4.8799 f
  I_SDRAM_TOP/I_SDRAM_IF/U8431/Y (AO22X1_HVT)        0.1794   1.0000            0.3861 &   5.2660 f
  I_SDRAM_TOP/I_SDRAM_IF/n5283 (net)
                               1   1.0741 
  I_SDRAM_TOP/I_SDRAM_IF/U8433/A1 (OR2X1_RVT)
                                            0.0234   0.1794   1.0000   0.0164   0.0164 &   5.2824 f
  I_SDRAM_TOP/I_SDRAM_IF/U8433/Y (OR2X1_RVT)         0.0796   1.0000            0.3166 &   5.5990 f
  I_SDRAM_TOP/I_SDRAM_IF/n9291 (net)
                               2   1.5083 
  I_SDRAM_TOP/I_SDRAM_IF/U12060/A4 (AO22X1_RVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0000 &   5.5990 f
  I_SDRAM_TOP/I_SDRAM_IF/U12060/Y (AO22X1_RVT)       0.0998   1.0000            0.2258 &   5.8248 f
  I_SDRAM_TOP/I_SDRAM_IF/N3493 (net)
                               1   2.1076 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__13_/D (SDFFNARX1_HVT)
                                            0.0034   0.0998   1.0000   0.0024   0.0024 &   5.8272 f
  data arrival time                                                                        5.8272

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1219     7.2719
  clock reconvergence pessimism                                                 0.0696     7.3415
  clock uncertainty                                                            -0.1000     7.2415
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__13_/CLK (SDFFNARX1_HVT)                      7.2415 f
  library setup time                                          1.0000           -1.4503     5.7912
  data required time                                                                       5.7912
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7912
  data arrival time                                                                       -5.8272
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0359


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2304     3.2804
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2804 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/Q (SDFFNARX1_HVT)
                                                     0.3741   1.0000            1.2536 &   4.5340 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_234 (net)
                               5   6.4307 
  I_SDRAM_TOP/I_SDRAM_IF/U7050/A1 (OA22X1_HVT)
                                            0.0199   0.3741   1.0000   0.0138   0.0138 &   4.5478 f
  I_SDRAM_TOP/I_SDRAM_IF/U7050/Y (OA22X1_HVT)        0.2285   1.0000            0.8923 &   5.4401 f
  I_SDRAM_TOP/I_SDRAM_IF/n4226 (net)
                               1   0.9016 
  I_SDRAM_TOP/I_SDRAM_IF/U7051/A2 (AND2X1_LVT)
                                            0.0123   0.2285   1.0000   0.0086   0.0086 &   5.4486 f
  I_SDRAM_TOP/I_SDRAM_IF/U7051/Y (AND2X1_LVT)        0.0659   1.0000            0.2166 &   5.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/n6225 (net)
                               2   2.7591 
  I_SDRAM_TOP/I_SDRAM_IF/U9388/A2 (AO22X1_LVT)
                                            0.0000   0.0659   1.0000   0.0000   0.0000 &   5.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/U9388/Y (AO22X1_LVT)        0.0552   1.0000            0.1633 &   5.8285 f
  I_SDRAM_TOP/I_SDRAM_IF/N3810 (net)
                               1   2.5325 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__13_/D (SDFFNARX1_HVT)
                                            0.0026   0.0552   1.0000   0.0018   0.0019 &   5.8303 f
  data arrival time                                                                        5.8303

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__13_/CLK (SDFFNARX1_HVT)                      7.2273 f
  library setup time                                          1.0000           -1.4328     5.7945
  data required time                                                                       5.7945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7945
  data arrival time                                                                       -5.8303
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0358


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2726     3.3226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/Q (SDFFNARX1_HVT)
                                                     0.3656   1.0000            1.2247 &   4.5472 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_813 (net)
                               5   6.1885 
  I_SDRAM_TOP/I_SDRAM_IF/U8007/A2 (AO22X1_HVT)
                                            0.0000   0.3656   1.0000   0.0000   0.0001 &   4.5473 f
  I_SDRAM_TOP/I_SDRAM_IF/U8007/Y (AO22X1_HVT)        0.1787   1.0000            0.7920 &   5.3393 f
  I_SDRAM_TOP/I_SDRAM_IF/n4935 (net)
                               1   1.0372 
  I_SDRAM_TOP/I_SDRAM_IF/U8008/A2 (OR2X1_RVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000 &   5.3393 f
  I_SDRAM_TOP/I_SDRAM_IF/U8008/Y (OR2X1_RVT)         0.0787   1.0000            0.2615 &   5.6009 f
  I_SDRAM_TOP/I_SDRAM_IF/n5372 (net)
                               2   1.4500 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41147/A4 (AO22X1_RVT)
                                            0.0000   0.0787   1.0000   0.0000   0.0000 &   5.6009 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41147/Y (AO22X1_RVT)
                                                     0.0840   1.0000            0.2033 &   5.8042 f
  I_SDRAM_TOP/I_SDRAM_IF/N2820 (net)
                               1   0.7875 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0840   1.0000   0.0000   0.0000 &   5.8042 f
  data arrival time                                                                        5.8042

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0949     7.2449
  clock reconvergence pessimism                                                 0.0696     7.3145
  clock uncertainty                                                            -0.1000     7.2145
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__5_/CLK (SDFFNARX1_HVT)                       7.2145 f
  library setup time                                          1.0000           -1.4462     5.7684
  data required time                                                                       5.7684
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7684
  data arrival time                                                                       -5.8042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0358


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/Q (SDFFNARX1_HVT)
                                                     0.2104   1.0000            1.1114 &   4.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_427 (net)
                               2   1.5499 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553/A (NBUFFX2_LVT)
                                            0.0000   0.2104   1.0000   0.0000   0.0000 &   4.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553/Y (NBUFFX2_LVT)
                                                     0.0649   1.0000            0.1806 &   4.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_984 (net)
                               4   4.4520 
  I_SDRAM_TOP/I_SDRAM_IF/U9918/A2 (AO22X1_HVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   4.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/U9918/Y (AO22X1_HVT)        0.2057   1.0000            0.5722 &   5.1669 f
  I_SDRAM_TOP/I_SDRAM_IF/n6628 (net)
                               2   1.9372 
  I_SDRAM_TOP/I_SDRAM_IF/U9920/A1 (OR2X1_HVT)
                                            0.0068   0.2057   1.0000   0.0047   0.0047 &   5.1717 f
  I_SDRAM_TOP/I_SDRAM_IF/U9920/Y (OR2X1_HVT)         0.1418   1.0000            0.5077 &   5.6794 f
  I_SDRAM_TOP/I_SDRAM_IF/n8004 (net)
                               1   0.7016 
  I_SDRAM_TOP/I_SDRAM_IF/U11340/A4 (AO22X1_LVT)
                                            0.0000   0.1418   1.0000   0.0000   0.0000 &   5.6794 f
  I_SDRAM_TOP/I_SDRAM_IF/U11340/Y (AO22X1_LVT)       0.0575   1.0000            0.1535 &   5.8329 f
  I_SDRAM_TOP/I_SDRAM_IF/N3426 (net)
                               1   1.5485 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__9_/D (SDFFNARX1_HVT)
                                            0.0062   0.0575   1.0000   0.0043   0.0043 &   5.8373 f
  data arrival time                                                                        5.8373

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1063     7.2563
  clock reconvergence pessimism                                                 0.0696     7.3259
  clock uncertainty                                                            -0.1000     7.2259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__9_/CLK (SDFFNARX1_HVT)                       7.2259 f
  library setup time                                          1.0000           -1.4243     5.8016
  data required time                                                                       5.8016
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8016
  data arrival time                                                                       -5.8373
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0356


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2191     1.2191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_/CLK (SDFFARX1_RVT)
                                                     0.1111                     0.0000     1.2191 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__26_/Q (SDFFARX1_RVT)
                                                     0.0786   1.0000            0.5237 &   1.7428 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__26_ (net)
                               1   1.1772 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_101_820/A (INVX0_HVT)
                                            0.0089   0.0786   1.0000   0.0062   0.0062 &   1.7489 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_101_820/Y (INVX0_HVT)
                                                     0.1900   1.0000            0.1515 &   1.9004 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_252 (net)
                               2   2.0149 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818/A (INVX0_RVT)
                                            0.0110   0.1900   1.0000   0.0076   0.0076 &   1.9080 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818/Y (INVX0_RVT)
                                                     0.1312   1.0000            0.1633 &   2.0714 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_250 (net)
                               4   3.2169 
  I_SDRAM_TOP/I_SDRAM_IF/U3228/A4 (AO22X1_HVT)
                                            0.0047   0.1312   1.0000   0.0033   0.0033 &   2.0746 f
  I_SDRAM_TOP/I_SDRAM_IF/U3228/Y (AO22X1_HVT)        0.1936   1.0000            0.4318 &   2.5064 f
  I_SDRAM_TOP/I_SDRAM_IF/n1365 (net)
                               1   1.5407 
  I_SDRAM_TOP/I_SDRAM_IF/U3229/A2 (OR2X1_HVT)
                                            0.0365   0.1936   1.0000   0.0256   0.0256 &   2.5320 f
  I_SDRAM_TOP/I_SDRAM_IF/U3229/Y (OR2X1_HVT)         0.1981   1.0000            0.4815 &   3.0135 f
  I_SDRAM_TOP/I_SDRAM_IF/n2252 (net)
                               2   2.4752 
  I_SDRAM_TOP/I_SDRAM_IF/U3233/A2 (AO22X1_HVT)
                                            0.0184   0.1981   1.0000   0.0131   0.0132 &   3.0267 f
  I_SDRAM_TOP/I_SDRAM_IF/U3233/Y (AO22X1_HVT)        0.2262   1.0000            0.6987 &   3.7253 f
  I_SDRAM_TOP/I_SDRAM_IF/N1056 (net)
                               1   2.5591 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/D (SDFFARX1_HVT)
                                            0.0000   0.2262   1.0000   0.0000   0.0001 &   3.7254 f
  data arrival time                                                                        3.7254

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/CLK (SDFFARX1_HVT)                       5.1174 r
  library setup time                                          1.0000           -1.4275     3.6899
  data required time                                                                       3.6899
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6899
  data arrival time                                                                       -3.7254
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0354


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/Q (SDFFNARX1_HVT)
                                                     0.3569   1.0000            1.2347 &   4.5495 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1059] (net)
                               5   5.9431 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41165/A2 (AO22X1_HVT)
                                            0.0289   0.3569   1.0000   0.0200   0.0201 &   4.5696 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41165/Y (AO22X1_HVT)
                                                     0.2162   1.0000            0.8236 &   5.3932 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22192 (net)
                               1   2.2475 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41164/A1 (OR2X1_RVT)
                                            0.0397   0.2162   1.0000   0.0285   0.0286 &   5.4218 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41164/Y (OR2X1_RVT)
                                                     0.0817   1.0000            0.3491 &   5.7709 f
  I_SDRAM_TOP/I_SDRAM_IF/n8522 (net)
                               2   1.7220 
  I_SDRAM_TOP/I_SDRAM_IF/U11689/A4 (AO22X1_LVT)
                                            0.0099   0.0817   1.0000   0.0069   0.0069 &   5.7778 f
  I_SDRAM_TOP/I_SDRAM_IF/U11689/Y (AO22X1_LVT)       0.0431   1.0000            0.1141 &   5.8918 f
  I_SDRAM_TOP/I_SDRAM_IF/N2383 (net)
                               1   0.8399 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0431   1.0000   0.0000   0.0000 &   5.8918 f
  data arrival time                                                                        5.8918

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.0801     7.3761
  clock uncertainty                                                            -0.1000     7.2761
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/CLK (SDFFNARX1_HVT)                       7.2761 f
  library setup time                                          1.0000           -1.4196     5.8566
  data required time                                                                       5.8566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8566
  data arrival time                                                                       -5.8918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0353


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2743     3.3243
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/CLK (SDFFNARX1_HVT)
                                                     0.0712                     0.0000     3.3243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/Q (SDFFNARX1_HVT)
                                                     0.3514   1.0000            1.2241 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/n17796 (net)
                               5   5.7873 
  I_SDRAM_TOP/I_SDRAM_IF/U6068/A2 (AO22X1_HVT)
                                            0.0344   0.3514   1.0000   0.0238   0.0239 &   4.5722 f
  I_SDRAM_TOP/I_SDRAM_IF/U6068/Y (AO22X1_HVT)        0.2013   1.0000            0.8049 &   5.3771 f
  I_SDRAM_TOP/I_SDRAM_IF/n3628 (net)
                               1   1.7766 
  I_SDRAM_TOP/I_SDRAM_IF/U6069/A2 (OR2X1_RVT)
                                            0.0740   0.2013   1.0000   0.0523   0.0523 &   5.4294 f
  I_SDRAM_TOP/I_SDRAM_IF/U6069/Y (OR2X1_RVT)         0.0805   1.0000            0.2763 &   5.7057 f
  I_SDRAM_TOP/I_SDRAM_IF/n4886 (net)
                               2   1.5338 
  I_SDRAM_TOP/I_SDRAM_IF/U7957/A2 (AO22X1_LVT)
                                            0.0079   0.0805   1.0000   0.0054   0.0054 &   5.7112 f
  I_SDRAM_TOP/I_SDRAM_IF/U7957/Y (AO22X1_LVT)        0.0804   1.0000            0.1639 &   5.8751 f
  I_SDRAM_TOP/I_SDRAM_IF/N3045 (net)
                               1   1.4067 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__8_/D (SDFFNARX1_HVT)
                                            0.0095   0.0804   1.0000   0.0066   0.0066 &   5.8817 f
  data arrival time                                                                        5.8817

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0894     7.3872
  clock uncertainty                                                            -0.1000     7.2872
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__8_/CLK (SDFFNARX1_HVT)                       7.2872 f
  library setup time                                          1.0000           -1.4407     5.8465
  data required time                                                                       5.8465
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8465
  data arrival time                                                                       -5.8817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0352


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2661     1.2661
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0419                     0.0000     1.2661 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/Q (SDFFX2_HVT)
                                                     0.1000   1.0000            0.3685 &   1.6346 f
  I_RISC_CORE/Oprnd_B[5] (net)
                               7  11.3878 
  I_RISC_CORE/U750/A2 (NAND2X0_LVT)         0.0000   0.1000   1.0000   0.0000   0.0010 &   1.6355 f
  I_RISC_CORE/U750/Y (NAND2X0_LVT)                   0.0598   1.0000            0.0746 &   1.7102 r
  I_RISC_CORE/n396 (net)       1   1.0497 
  I_RISC_CORE/U751/A3 (NAND3X0_LVT)         0.0000   0.0598   1.0000   0.0000   0.0000 &   1.7102 r
  I_RISC_CORE/U751/Y (NAND3X0_LVT)                   0.0823   1.0000            0.0587 &   1.7689 f
  I_RISC_CORE/n585 (net)       2   2.0808 
  I_RISC_CORE/U752/A3 (AO21X1_LVT)          0.0160   0.0823   1.0000   0.0112   0.0112 &   1.7801 f
  I_RISC_CORE/U752/Y (AO21X1_LVT)                    0.0284   1.0000            0.0621 &   1.8422 f
  I_RISC_CORE/n580 (net)       2   1.9277 
  I_RISC_CORE/U964/A2 (OA21X1_LVT)          0.0000   0.0284   1.0000   0.0000   0.0000 &   1.8422 f
  I_RISC_CORE/U964/Y (OA21X1_LVT)                    0.0380   1.0000            0.0608 &   1.9030 f
  I_RISC_CORE/n816 (net)       2   2.7732 
  I_RISC_CORE/U967/A2 (OA21X1_LVT)          0.0000   0.0380   1.0000   0.0000   0.0000 &   1.9030 f
  I_RISC_CORE/U967/Y (OA21X1_LVT)                    0.0335   1.0000            0.0594 &   1.9624 f
  I_RISC_CORE/n584 (net)       2   1.7213 
  I_RISC_CORE/U972/A3 (AO22X1_RVT)          0.0000   0.0335   1.0000   0.0000   0.0000 &   1.9624 f
  I_RISC_CORE/U972/Y (AO22X1_RVT)                    0.0273   1.0000            0.0627 &   2.0251 f
  I_RISC_CORE/n587 (net)       1   0.9836 
  I_RISC_CORE/U973/A2 (NAND2X0_LVT)         0.0000   0.0273   1.0000   0.0000   0.0000 &   2.0251 f
  I_RISC_CORE/U973/Y (NAND2X0_LVT)                   0.0608   1.0000            0.0553 &   2.0804 r
  I_RISC_CORE/n812 (net)       2   2.3441 
  I_RISC_CORE/U1167/A (INVX1_LVT)           0.0028   0.0608   1.0000   0.0019   0.0019 &   2.0823 r
  I_RISC_CORE/U1167/Y (INVX1_LVT)                    0.0340   1.0000            0.0215 &   2.1038 f
  I_RISC_CORE/n819 (net)       2   1.7485 
  I_RISC_CORE/U1173/A1 (NAND2X0_LVT)        0.0000   0.0340   1.0000   0.0000   0.0000 &   2.1038 f
  I_RISC_CORE/U1173/Y (NAND2X0_LVT)                  0.0540   1.0000            0.0445 &   2.1484 r
  I_RISC_CORE/n820 (net)       1   1.3118 
  I_RISC_CORE/U1174/A1 (XOR2X1_LVT)         0.0027   0.0540   1.0000   0.0019   0.0019 &   2.1502 r
  I_RISC_CORE/U1174/Y (XOR2X1_LVT)                   0.0368   1.0000            0.0921 &   2.2423 f
  I_RISC_CORE/n840 (net)       2   1.7484 
  I_RISC_CORE/U1177/A1 (AO21X1_LVT)         0.0000   0.0368   1.0000   0.0000   0.0000 &   2.2423 f
  I_RISC_CORE/U1177/Y (AO21X1_LVT)                   0.0271   1.0000            0.0675 &   2.3099 f
  I_RISC_CORE/n847 (net)       2   2.2816 
  I_RISC_CORE/U1179/A3 (AO22X1_LVT)         0.0021   0.0271   1.0000   0.0015   0.0015 &   2.3114 f
  I_RISC_CORE/U1179/Y (AO22X1_LVT)                   0.0285   1.0000            0.0470 &   2.3584 f
  I_RISC_CORE/n825 (net)       2   2.0222 
  I_RISC_CORE/U1180/A1 (NAND2X0_LVT)        0.0009   0.0285   1.0000   0.0006   0.0006 &   2.3590 f
  I_RISC_CORE/U1180/Y (NAND2X0_LVT)                  0.0664   1.0000            0.0444 &   2.4034 r
  I_RISC_CORE/n826 (net)       2   1.5457 
  I_RISC_CORE/U1183/A3 (AO22X1_LVT)         0.0073   0.0664   1.0000   0.0050   0.0050 &   2.4084 r
  I_RISC_CORE/U1183/Y (AO22X1_LVT)                   0.0254   1.0000            0.0531 &   2.4616 r
  I_RISC_CORE/n828 (net)       1   0.8621 
  I_RISC_CORE/U1184/A1 (AND2X1_LVT)         0.0000   0.0254   1.0000   0.0000   0.0000 &   2.4616 r
  I_RISC_CORE/U1184/Y (AND2X1_LVT)                   0.0447   1.0000            0.0538 &   2.5153 r
  I_RISC_CORE/n985 (net)       4   4.3817 
  I_RISC_CORE/U1185/A1 (NAND2X0_LVT)        0.0030   0.0447   1.0000   0.0021   0.0021 &   2.5175 r
  I_RISC_CORE/U1185/Y (NAND2X0_LVT)                  0.0433   1.0000            0.0323 &   2.5498 f
  I_RISC_CORE/n829 (net)       1   1.2616 
  I_RISC_CORE/U1186/A1 (XOR2X1_LVT)         0.0000   0.0433   1.0000   0.0000   0.0000 &   2.5498 f
  I_RISC_CORE/U1186/Y (XOR2X1_LVT)                   0.0340   1.0000            0.0898 &   2.6396 r
  I_RISC_CORE/n830 (net)       2   1.4930 
  I_RISC_CORE/U1188/A1 (NAND2X0_LVT)        0.0000   0.0340   1.0000   0.0000   0.0000 &   2.6396 r
  I_RISC_CORE/U1188/Y (NAND2X0_LVT)                  0.0390   1.0000            0.0286 &   2.6682 f
  I_RISC_CORE/n833 (net)       1   1.0478 
  I_RISC_CORE/U1190/A3 (AOI22X1_LVT)        0.0055   0.0390   1.0000   0.0039   0.0039 &   2.6721 f
  I_RISC_CORE/U1190/Y (AOI22X1_LVT)                  0.0253   1.0000            0.0692 &   2.7413 r
  I_RISC_CORE/n835 (net)       2   2.2756 
  I_RISC_CORE/U1192/A1 (NAND2X0_RVT)        0.0000   0.0253   1.0000   0.0000   0.0000 &   2.7413 r
  I_RISC_CORE/U1192/Y (NAND2X0_RVT)                  0.0472   1.0000            0.0387 &   2.7799 f
  I_RISC_CORE/n844 (net)       1   0.9325 
  I_RISC_CORE/U68/A4 (AOI22X1_LVT)          0.0027   0.0472   1.0000   0.0019   0.0019 &   2.7818 f
  I_RISC_CORE/U68/Y (AOI22X1_LVT)                    0.0294   1.0000            0.0775 &   2.8593 r
  I_RISC_CORE/n846 (net)       2   2.8453 
  I_RISC_CORE/U1199/A (INVX1_RVT)           0.0000   0.0294   1.0000   0.0000   0.0000 &   2.8594 r
  I_RISC_CORE/U1199/Y (INVX1_RVT)                    0.0190   1.0000            0.0210 &   2.8804 f
  I_RISC_CORE/n854 (net)       1   0.6204 
  I_RISC_CORE/U1205/A2 (AOI22X1_RVT)        0.0000   0.0190   1.0000   0.0000   0.0000 &   2.8804 f
  I_RISC_CORE/U1205/Y (AOI22X1_RVT)                  0.0340   1.0000            0.1095 &   2.9899 r
  I_RISC_CORE/n857 (net)       2   2.2084 
  I_RISC_CORE/U1207/A (INVX1_HVT)           0.0000   0.0340   1.0000   0.0000   0.0000 &   2.9899 r
  I_RISC_CORE/U1207/Y (INVX1_HVT)                    0.0268   1.0000            0.0357 &   3.0256 f
  I_RISC_CORE/n858 (net)       1   0.9101 
  I_RISC_CORE/U1208/A1 (NAND2X0_LVT)        0.0000   0.0268   1.0000   0.0000   0.0000 &   3.0256 f
  I_RISC_CORE/U1208/Y (NAND2X0_LVT)                  0.0584   1.0000            0.0344 &   3.0600 r
  I_RISC_CORE/n859 (net)       1   0.7893 
  I_RISC_CORE/U1209/A3 (NAND3X0_LVT)        0.0038   0.0584   1.0000   0.0026   0.0026 &   3.0626 r
  I_RISC_CORE/U1209/Y (NAND3X0_LVT)                  0.0829   1.0000            0.0611 &   3.1237 f
  I_RISC_CORE/n887 (net)       1   2.2889 
  I_RISC_CORE/U1227/A1 (NAND4X1_LVT)        0.0046   0.0829   1.0000   0.0032   0.0032 &   3.1269 f
  I_RISC_CORE/U1227/Y (NAND4X1_LVT)                  0.0422   1.0000            0.1246 &   3.2515 r
  I_RISC_CORE/n1038 (net)      2   4.3315 
  I_RISC_CORE/U1228/A1 (AND2X1_RVT)         0.0000   0.0422   1.0000   0.0000   0.0001 &   3.2516 r
  I_RISC_CORE/U1228/Y (AND2X1_RVT)                   0.0393   1.0000            0.0724 &   3.3239 r
  I_RISC_CORE/I_ALU_Result_5_ (net)
                               1   2.4250 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/D (SDFFX1_HVT)
                                            0.0049   0.0393   1.0000   0.0034   0.0034 &   3.3274 r
  data arrival time                                                                        3.3274

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0847     3.6400
  clock uncertainty                                                            -0.1000     3.5400
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)                                   3.5400 r
  library setup time                                          1.0000           -0.2477     3.2923
  data required time                                                                       3.2923
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2923
  data arrival time                                                                       -3.3274
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0351


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2743     3.3243
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_/Q (SDFFNARX1_HVT)
                                                     0.3343   1.0000            1.2117 &   4.5361 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_845 (net)
                               5   5.3044 
  I_SDRAM_TOP/I_SDRAM_IF/U6556/A2 (AO22X1_HVT)
                                            0.0380   0.3343   1.0000   0.0256   0.0257 &   4.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U6556/Y (AO22X1_HVT)        0.1705   1.0000            0.7552 &   5.3169 f
  I_SDRAM_TOP/I_SDRAM_IF/n3923 (net)
                               1   0.7869 
  I_SDRAM_TOP/I_SDRAM_IF/U6558/A1 (OR2X1_HVT)
                                            0.0377   0.1705   1.0000   0.0271   0.0271 &   5.3441 f
  I_SDRAM_TOP/I_SDRAM_IF/U6558/Y (OR2X1_HVT)         0.1852   1.0000            0.5204 &   5.8645 f
  I_SDRAM_TOP/I_SDRAM_IF/n4605 (net)
                               2   2.0962 
  I_SDRAM_TOP/I_SDRAM_IF/U7616/A2 (AO22X1_HVT)
                                            0.0086   0.1852   1.0000   0.0059   0.0059 &   5.8704 f
  I_SDRAM_TOP/I_SDRAM_IF/U7616/Y (AO22X1_HVT)        0.1976   1.0000            0.6618 &   6.5322 f
  I_SDRAM_TOP/I_SDRAM_IF/N2748 (net)
                               1   1.6662 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/D (SDFFNARX1_RVT)
                                            0.0854   0.1976   1.0000   0.0642   0.0642 &   6.5965 f
  data arrival time                                                                        6.5965

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1453     7.2953
  clock reconvergence pessimism                                                 0.0894     7.3846
  clock uncertainty                                                            -0.1000     7.2846
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/CLK (SDFFNARX1_RVT)                       7.2846 f
  library setup time                                          1.0000           -0.7232     6.5614
  data required time                                                                       6.5614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5614
  data arrival time                                                                       -6.5965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0351


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/CLK (SDFFARX1_HVT)
                                                     0.0920                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/Q (SDFFARX1_HVT)
                                                     0.2380   1.0000            1.3664 &   2.5759 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_13__2_ (net)
                               1   2.3321 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_1252/A (INVX0_HVT)
                                            0.0000   0.2380   1.0000   0.0000   0.0000 &   2.5760 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_1252/Y (INVX0_HVT)
                                                     0.1730   1.0000            0.2537 &   2.8296 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_684 (net)
                               2   1.8207 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_1251/A (INVX0_RVT)
                                            0.0077   0.1730   1.0000   0.0053   0.0054 &   2.8350 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_1251/Y (INVX0_RVT)
                                                     0.1763   1.0000            0.2114 &   3.0464 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_683 (net)
                               4   2.9497 
  I_SDRAM_TOP/I_SDRAM_IF/U3128/A2 (AO22X1_HVT)
                                            0.0144   0.1763   1.0000   0.0100   0.0100 &   3.0564 r
  I_SDRAM_TOP/I_SDRAM_IF/U3128/Y (AO22X1_HVT)        0.2194   1.0000            0.6242 &   3.6806 r
  I_SDRAM_TOP/I_SDRAM_IF/n1306 (net)
                               1   1.1108 
  I_SDRAM_TOP/I_SDRAM_IF/U3130/A1 (OR2X1_HVT)
                                            0.0419   0.2194   1.0000   0.0301   0.0301 &   3.7107 r
  I_SDRAM_TOP/I_SDRAM_IF/U3130/Y (OR2X1_HVT)         0.2698   1.0000            0.4630 &   4.1737 r
  I_SDRAM_TOP/I_SDRAM_IF/n7789 (net)
                               2   4.1209 
  I_SDRAM_TOP/I_SDRAM_IF/U11194/A4 (AO22X1_HVT)
                                            0.0603   0.2698   1.0000   0.0427   0.0428 &   4.2165 r
  I_SDRAM_TOP/I_SDRAM_IF/U11194/Y (AO22X1_HVT)       0.2401   1.0000            0.6373 &   4.8538 r
  I_SDRAM_TOP/I_SDRAM_IF/N1012 (net)
                               1   1.6625 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/D (SDFFARX1_LVT)
                                            0.0575   0.2401   1.0000   0.0407   0.0407 &   4.8945 r
  data arrival time                                                                        4.8945

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.0929     5.2528
  clock uncertainty                                                            -0.1000     5.1528
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/CLK (SDFFARX1_LVT)                        5.1528 r
  library setup time                                          1.0000           -0.2934     4.8594
  data required time                                                                       4.8594
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8594
  data arrival time                                                                       -4.8945
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0350


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2764     1.2764
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_LVT)
                                                     0.0367                     0.0000     1.2764 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_LVT)
                                                     0.0507   1.0000            0.1536 &   1.4300 f
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   6.1805 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0098   0.0507   1.0000   0.0064   0.0065 &   1.4365 f
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.0769   1.0000            0.1153 &   1.5517 f
  I_RISC_CORE/n1525 (net)     14  17.2467 
  I_RISC_CORE/U251/A2 (AND2X1_LVT)          0.0000   0.0769   1.0000   0.0000  -0.0000 &   1.5517 f
  I_RISC_CORE/U251/Y (AND2X1_LVT)                    0.0320   1.0000            0.0757 &   1.6274 f
  I_RISC_CORE/n26 (net)        3   2.8490 
  I_RISC_CORE/U252/A (INVX0_HVT)            0.0012   0.0320   1.0000   0.0008   0.0008 &   1.6283 f
  I_RISC_CORE/U252/Y (INVX0_HVT)                     0.0355   1.0000            0.0416 &   1.6699 r
  I_RISC_CORE/n21 (net)        1   1.3591 
  I_RISC_CORE/U253/A3 (OA21X1_HVT)          0.0026   0.0355   1.0000   0.0018   0.0018 &   1.6717 r
  I_RISC_CORE/U253/Y (OA21X1_HVT)                    0.0763   1.0000            0.1351 &   1.8068 r
  I_RISC_CORE/n702 (net)       3   3.7143 
  I_RISC_CORE/U255/A3 (AO22X1_LVT)          0.0066   0.0763   1.0000   0.0046   0.0046 &   1.8114 r
  I_RISC_CORE/U255/Y (AO22X1_LVT)                    0.0403   1.0000            0.0685 &   1.8799 r
  I_RISC_CORE/n85 (net)        1   3.4133 
  I_RISC_CORE/U344/A (FADDX1_LVT)           0.0025   0.0403   1.0000   0.0018   0.0018 &   1.8817 r
  I_RISC_CORE/U344/CO (FADDX1_LVT)                   0.0416   1.0000            0.0836 &   1.9653 r
  I_RISC_CORE/n309 (net)       1   2.6783 
  I_RISC_CORE/U622/CI (FADDX1_LVT)          0.0000   0.0416   1.0000   0.0000   0.0000 &   1.9653 r
  I_RISC_CORE/U622/CO (FADDX1_LVT)                   0.0437   1.0000            0.0790 &   2.0444 r
  I_RISC_CORE/n875 (net)       1   2.8388 
  I_RISC_CORE/U1221/CI (FADDX1_LVT)         0.0000   0.0437   1.0000   0.0000   0.0000 &   2.0444 r
  I_RISC_CORE/U1221/CO (FADDX1_LVT)                  0.0527   1.0000            0.0873 &   2.1317 r
  I_RISC_CORE/n311 (net)       3   4.0776 
  I_RISC_CORE/U624/A1 (NAND2X0_LVT)         0.0033   0.0527   1.0000   0.0023   0.0023 &   2.1340 r
  I_RISC_CORE/U624/Y (NAND2X0_LVT)                   0.0349   1.0000            0.0243 &   2.1583 f
  I_RISC_CORE/n315 (net)       1   0.6234 
  I_RISC_CORE/U629/A1 (AO22X1_LVT)          0.0000   0.0349   1.0000   0.0000   0.0000 &   2.1583 f
  I_RISC_CORE/U629/Y (AO22X1_LVT)                    0.0340   1.0000            0.0734 &   2.2317 f
  I_RISC_CORE/n316 (net)       2   3.5734 
  I_RISC_CORE/U631/A1 (NAND2X0_LVT)         0.0016   0.0340   1.0000   0.0011   0.0012 &   2.2329 f
  I_RISC_CORE/U631/Y (NAND2X0_LVT)                   0.0472   1.0000            0.0403 &   2.2732 r
  I_RISC_CORE/n318 (net)       1   0.9590 
  I_RISC_CORE/U634/A3 (AOI22X1_LVT)         0.0049   0.0472   1.0000   0.0034   0.0034 &   2.2766 r
  I_RISC_CORE/U634/Y (AOI22X1_LVT)                   0.0296   1.0000            0.0731 &   2.3497 f
  I_RISC_CORE/n321 (net)       2   3.5192 
  I_RISC_CORE/U635/A (INVX1_LVT)            0.0000   0.0296   1.0000   0.0000   0.0000 &   2.3497 f
  I_RISC_CORE/U635/Y (INVX1_LVT)                     0.0280   1.0000            0.0311 &   2.3808 r
  I_RISC_CORE/n390 (net)       2   2.5505 
  I_RISC_CORE/U640/A2 (AO22X1_LVT)          0.0000   0.0280   1.0000   0.0000   0.0000 &   2.3809 r
  I_RISC_CORE/U640/Y (AO22X1_LVT)                    0.0431   1.0000            0.0732 &   2.4540 r
  I_RISC_CORE/n424 (net)       2   3.5428 
  I_RISC_CORE/U774/A3 (AOI22X1_LVT)         0.0019   0.0431   1.0000   0.0013   0.0014 &   2.4554 r
  I_RISC_CORE/U774/Y (AOI22X1_LVT)                   0.0263   1.0000            0.0694 &   2.5248 f
  I_RISC_CORE/n426 (net)       2   2.7812 
  I_RISC_CORE/U775/A (INVX1_LVT)            0.0000   0.0263   1.0000   0.0000   0.0000 &   2.5249 f
  I_RISC_CORE/U775/Y (INVX1_LVT)                     0.0271   1.0000            0.0294 &   2.5543 r
  I_RISC_CORE/n972 (net)       2   2.5521 
  I_RISC_CORE/U778/A2 (AO22X1_LVT)          0.0008   0.0271   1.0000   0.0005   0.0005 &   2.5548 r
  I_RISC_CORE/U778/Y (AO22X1_LVT)                    0.0401   1.0000            0.0699 &   2.6247 r
  I_RISC_CORE/n561 (net)       2   2.9685 
  I_RISC_CORE/U780/A3 (AOI22X1_LVT)         0.0014   0.0401   1.0000   0.0010   0.0010 &   2.6257 r
  I_RISC_CORE/U780/Y (AOI22X1_LVT)                   0.0253   1.0000            0.0684 &   2.6940 f
  I_RISC_CORE/n431 (net)       2   2.6520 
  I_RISC_CORE/U1361/A (INVX1_HVT)           0.0000   0.0253   1.0000   0.0000   0.0000 &   2.6941 f
  I_RISC_CORE/U1361/Y (INVX1_HVT)                    0.0344   1.0000            0.0366 &   2.7307 r
  I_RISC_CORE/n1424 (net)      2   2.0541 
  I_RISC_CORE/U785/A2 (AOI22X1_LVT)         0.0000   0.0344   1.0000   0.0000   0.0000 &   2.7307 r
  I_RISC_CORE/U785/Y (AOI22X1_LVT)                   0.0217   1.0000            0.0772 &   2.8079 f
  I_RISC_CORE/n610 (net)       2   1.8324 
  I_RISC_CORE/U991/A1 (NAND2X0_LVT)         0.0000   0.0217   1.0000   0.0000   0.0000 &   2.8079 f
  I_RISC_CORE/U991/Y (NAND2X0_LVT)                   0.0670   1.0000            0.0492 &   2.8571 r
  I_RISC_CORE/n622 (net)       2   2.2435 
  I_RISC_CORE/U992/A1 (NAND2X0_LVT)         0.0100   0.0670   1.0000   0.0071   0.0071 &   2.8642 r
  I_RISC_CORE/U992/Y (NAND2X0_LVT)                   0.0440   1.0000            0.0299 &   2.8941 f
  I_RISC_CORE/n618 (net)       1   0.9241 
  I_RISC_CORE/U999/A1 (NAND3X0_LVT)         0.0000   0.0440   1.0000   0.0000   0.0000 &   2.8941 f
  I_RISC_CORE/U999/Y (NAND3X0_LVT)                   0.0603   1.0000            0.0568 &   2.9509 r
  I_RISC_CORE/n1080 (net)      3   2.8959 
  I_RISC_CORE/U1339/A1 (AO21X1_HVT)         0.0086   0.0603   1.0000   0.0061   0.0061 &   2.9570 r
  I_RISC_CORE/U1339/Y (AO21X1_HVT)                   0.0621   1.0000            0.1568 &   3.1138 r
  I_RISC_CORE/n1084 (net)      1   1.9646 
  I_RISC_CORE/U1341/A1 (NAND2X0_HVT)        0.0000   0.0621   1.0000   0.0000   0.0000 &   3.1138 r
  I_RISC_CORE/U1341/Y (NAND2X0_HVT)                  0.0971   1.0000            0.0980 &   3.2117 f
  I_RISC_CORE/n1085 (net)      1   1.5055 
  I_RISC_CORE/U1342/A2 (MUX21X1_LVT)        0.0187   0.0971   1.0000   0.0135   0.0135 &   3.2252 f
  I_RISC_CORE/U1342/Y (MUX21X1_LVT)                  0.0365   1.0000            0.0913 &   3.3166 f
  I_RISC_CORE/n1087 (net)      1   1.1758 
  I_RISC_CORE/U1343/A4 (NOR4X1_LVT)         0.0000   0.0365   1.0000   0.0000   0.0000 &   3.3166 f
  I_RISC_CORE/U1343/Y (NOR4X1_LVT)                   0.0234   1.0000            0.0780 &   3.3946 r
  I_RISC_CORE/n777 (net)       1   1.7766 
  I_RISC_CORE/ZINV_38_inst_28748/A (INVX2_LVT)
                                            0.0000   0.0234   1.0000   0.0000   0.0000 &   3.3946 r
  I_RISC_CORE/ZINV_38_inst_28748/Y (INVX2_LVT)       0.0309   1.0000            0.0267 &   3.4213 f
  I_RISC_CORE/ZINV_38_868 (net)
                               2   7.9161 
  I_RISC_CORE/ZINV_4_inst_28747/A (INVX0_HVT)
                                            0.0000   0.0309   1.0000   0.0000   0.0003 &   3.4215 f
  I_RISC_CORE/ZINV_4_inst_28747/Y (INVX0_HVT)        0.0274   1.0000            0.0358 &   3.4573 r
  I_RISC_CORE/ZINV_4_868 (net)
                               1   0.8637 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0000   0.0274   1.0000   0.0000   0.0000 &   3.4573 r
  data arrival time                                                                        3.4573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0900     3.6454
  clock uncertainty                                                            -0.1000     3.5454
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)                                                        3.5454 r
  library setup time                                          1.0000           -0.1231     3.4223
  data required time                                                                       3.4223
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4223
  data arrival time                                                                       -3.4573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0350


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK (SDFFNARX1_HVT)
                                                     0.0673                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/Q (SDFFNARX1_HVT)
                                                     0.2343   1.0000            1.1310 &   4.4560 f
  I_SDRAM_TOP/I_SDRAM_IF/n17795 (net)
                               2   2.3174 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_100_inst_6317/A (NBUFFX2_RVT)
                                            0.0185   0.2343   1.0000   0.0128   0.0128 &   4.4688 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_100_inst_6317/Y (NBUFFX2_RVT)
                                                     0.0921   1.0000            0.2949 &   4.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_100_18 (net)
                               4   4.8055 
  I_SDRAM_TOP/I_SDRAM_IF/U9300/A1 (OA22X1_HVT)
                                            0.0000   0.0921   1.0000   0.0000   0.0001 &   4.7638 f
  I_SDRAM_TOP/I_SDRAM_IF/U9300/Y (OA22X1_HVT)        0.2480   1.0000            0.6800 &   5.4437 f
  I_SDRAM_TOP/I_SDRAM_IF/n6095 (net)
                               1   1.4953 
  I_SDRAM_TOP/I_SDRAM_IF/U9301/A2 (AND2X1_LVT)
                                            0.0518   0.2480   1.0000   0.0364   0.0364 &   5.4801 f
  I_SDRAM_TOP/I_SDRAM_IF/U9301/Y (AND2X1_LVT)        0.0707   1.0000            0.2314 &   5.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/n6150 (net)
                               2   3.1820 
  I_SDRAM_TOP/I_SDRAM_IF/U9344/A2 (AO22X1_LVT)
                                            0.0000   0.0707   1.0000   0.0000   0.0000 &   5.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/U9344/Y (AO22X1_LVT)        0.0615   1.0000            0.1621 &   5.8737 f
  I_SDRAM_TOP/I_SDRAM_IF/N3116 (net)
                               1   1.9393 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/D (SDFFNARX1_HVT)
                                            0.0022   0.0615   1.0000   0.0015   0.0016 &   5.8753 f
  data arrival time                                                                        5.8753

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0801     7.3752
  clock uncertainty                                                            -0.1000     7.2752
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK (SDFFNARX1_HVT)                      7.2752 f
  library setup time                                          1.0000           -1.4349     5.8403
  data required time                                                                       5.8403
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8403
  data arrival time                                                                       -5.8753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0350


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2322     3.2822
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2822 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/Q (SDFFNARX1_HVT)
                                                     0.3100   1.0000            1.2117 &   4.4939 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_176 (net)
                               5   4.6247 
  I_SDRAM_TOP/I_SDRAM_IF/U6456/A2 (AO22X1_HVT)
                                            0.0000   0.3100   1.0000   0.0000   0.0000 &   4.4939 f
  I_SDRAM_TOP/I_SDRAM_IF/U6456/Y (AO22X1_HVT)        0.1674   1.0000            0.7307 &   5.2246 f
  I_SDRAM_TOP/I_SDRAM_IF/n3863 (net)
                               1   0.6914 
  I_SDRAM_TOP/I_SDRAM_IF/U6457/A2 (OR2X1_HVT)
                                            0.0080   0.1674   1.0000   0.0055   0.0055 &   5.2302 f
  I_SDRAM_TOP/I_SDRAM_IF/U6457/Y (OR2X1_HVT)         0.1653   1.0000            0.4400 &   5.6701 f
  I_SDRAM_TOP/I_SDRAM_IF/n5162 (net)
                               2   1.4691 
  I_SDRAM_TOP/I_SDRAM_IF/U8287/A3 (AO22X1_LVT)
                                            0.0186   0.1653   1.0000   0.0129   0.0129 &   5.6830 f
  I_SDRAM_TOP/I_SDRAM_IF/U8287/Y (AO22X1_LVT)        0.0617   1.0000            0.1634 &   5.8463 f
  I_SDRAM_TOP/I_SDRAM_IF/N3923 (net)
                               1   2.0849 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__31_/D (SDFFNARX1_HVT)
                                            0.0067   0.0617   1.0000   0.0045   0.0045 &   5.8509 f
  data arrival time                                                                        5.8509

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1273     7.2773
  clock reconvergence pessimism                                                 0.0696     7.3469
  clock uncertainty                                                            -0.1000     7.2469
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__31_/CLK (SDFFNARX1_HVT)                      7.2469 f
  library setup time                                          1.0000           -1.4306     5.8163
  data required time                                                                       5.8163
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8163
  data arrival time                                                                       -5.8509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0346


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613756789/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2286     1.2286
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__1_/CLK (SDFFARX1_RVT)
                                                     0.1109                     0.0000     1.2286 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__1_/Q (SDFFARX1_RVT)
                                                     0.1004   1.0000            0.5485 &   1.7770 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_10__1_ (net)
                               2   2.8907 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_790/A (INVX1_LVT)
                                            0.0000   0.1004   1.0000   0.0000   0.0000 &   1.7771 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_790/Y (INVX1_LVT)
                                                     0.0702   1.0000            0.0924 &   1.8694 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_222 (net)
                               2   2.3528 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_788/A (INVX0_HVT)
                                            0.0000   0.0702   1.0000   0.0000   0.0000 &   1.8694 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_788/Y (INVX0_HVT)
                                                     0.1500   1.0000            0.1341 &   2.0036 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_220 (net)
                               2   1.9133 
  I_SDRAM_TOP/I_SDRAM_IF/U2899/A2 (AO22X1_HVT)
                                            0.0213   0.1500   1.0000   0.0150   0.0150 &   2.0186 f
  I_SDRAM_TOP/I_SDRAM_IF/U2899/Y (AO22X1_HVT)        0.1836   1.0000            0.6175 &   2.6361 f
  I_SDRAM_TOP/I_SDRAM_IF/n1181 (net)
                               1   1.2103 
  I_SDRAM_TOP/I_SDRAM_IF/U2901/A1 (OR2X1_HVT)
                                            0.0260   0.1836   1.0000   0.0184   0.0184 &   2.6545 f
  I_SDRAM_TOP/I_SDRAM_IF/U2901/Y (OR2X1_HVT)         0.1640   1.0000            0.5123 &   3.1668 f
  I_SDRAM_TOP/I_SDRAM_IF/n2268 (net)
                               2   1.4234 
  I_SDRAM_TOP/I_SDRAM_IF/U2906/A2 (AO22X1_HVT)
                                            0.0164   0.1640   1.0000   0.0114   0.0114 &   3.1782 f
  I_SDRAM_TOP/I_SDRAM_IF/U2906/Y (AO22X1_HVT)        0.1878   1.0000            0.6337 &   3.8119 f
  I_SDRAM_TOP/I_SDRAM_IF/N869 (net)
                               1   1.3491 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/D (SDFFARX1_HVT)
                                            0.0084   0.1878   1.0000   0.0058   0.0059 &   3.8177 f
  data arrival time                                                                        3.8177

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0619     5.1619
  clock reconvergence pessimism                                                 0.1172     5.2790
  clock uncertainty                                                            -0.1000     5.1790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/CLK (SDFFARX1_HVT)                        5.1790 r
  library setup time                                          1.0000           -1.3957     3.7833
  data required time                                                                       3.7833
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7833
  data arrival time                                                                       -3.8177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0344


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2647     3.3147
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__14_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3147 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__14_/Q (SDFFNARX1_HVT)
                                                     0.2610   1.0000            1.1652 &   4.4799 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_940 (net)
                               4   3.1526 
  I_SDRAM_TOP/I_SDRAM_IF/U9514/A2 (AO22X1_HVT)
                                            0.0000   0.2610   1.0000   0.0000   0.0000 &   4.4799 f
  I_SDRAM_TOP/I_SDRAM_IF/U9514/Y (AO22X1_HVT)        0.2016   1.0000            0.7287 &   5.2086 f
  I_SDRAM_TOP/I_SDRAM_IF/n6316 (net)
                               1   1.7890 
  I_SDRAM_TOP/I_SDRAM_IF/U9516/A1 (OR2X1_RVT)
                                            0.0315   0.2016   1.0000   0.0224   0.0225 &   5.2311 f
  I_SDRAM_TOP/I_SDRAM_IF/U9516/Y (OR2X1_RVT)         0.0818   1.0000            0.3372 &   5.5683 f
  I_SDRAM_TOP/I_SDRAM_IF/n6486 (net)
                               2   1.7039 
  I_SDRAM_TOP/I_SDRAM_IF/U9520/A2 (AO22X1_RVT)
                                            0.0027   0.0818   1.0000   0.0019   0.0019 &   5.5702 f
  I_SDRAM_TOP/I_SDRAM_IF/U9520/Y (AO22X1_RVT)        0.0898   1.0000            0.3093 &   5.8795 f
  I_SDRAM_TOP/I_SDRAM_IF/N2592 (net)
                               1   1.2578 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0898   1.0000   0.0000   0.0000 &   5.8795 f
  data arrival time                                                                        5.8795

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0988     7.3891
  clock uncertainty                                                            -0.1000     7.2891
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/CLK (SDFFNARX1_HVT)                       7.2891 f
  library setup time                                          1.0000           -1.4437     5.8454
  data required time                                                                       5.8454
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8454
  data arrival time                                                                       -5.8795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0342


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/Q (SDFFNARX1_HVT)
                                                     0.3815   1.0000            1.2509 &   4.5656 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_981 (net)
                               5   6.6370 
  I_SDRAM_TOP/I_SDRAM_IF/U8242/A3 (OA22X1_HVT)
                                            0.1131   0.3815   1.0000   0.0728   0.0729 &   4.6385 f
  I_SDRAM_TOP/I_SDRAM_IF/U8242/Y (OA22X1_HVT)        0.2411   1.0000            0.8321 &   5.4706 f
  I_SDRAM_TOP/I_SDRAM_IF/n5130 (net)
                               1   1.2797 
  I_SDRAM_TOP/I_SDRAM_IF/U8243/A2 (AND2X1_HVT)
                                            0.0231   0.2411   1.0000   0.0160   0.0160 &   5.4867 f
  I_SDRAM_TOP/I_SDRAM_IF/U8243/Y (AND2X1_HVT)        0.1904   1.0000            0.4707 &   5.9573 f
  I_SDRAM_TOP/I_SDRAM_IF/n6208 (net)
                               2   2.0181 
  I_SDRAM_TOP/I_SDRAM_IF/U9381/A2 (AO22X1_HVT)
                                            0.0111   0.1904   1.0000   0.0077   0.0077 &   5.9650 f
  I_SDRAM_TOP/I_SDRAM_IF/U9381/Y (AO22X1_HVT)        0.1754   1.0000            0.6415 &   6.6065 f
  I_SDRAM_TOP/I_SDRAM_IF/N2540 (net)
                               1   0.9449 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/D (SDFFNARX1_RVT)
                                            0.0109   0.1754   1.0000   0.0075   0.0075 &   6.6141 f
  data arrival time                                                                        6.6141

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1404     7.2904
  clock reconvergence pessimism                                                 0.0988     7.3892
  clock uncertainty                                                            -0.1000     7.2892
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/CLK (SDFFNARX1_RVT)                       7.2892 f
  library setup time                                          1.0000           -0.7092     6.5800
  data required time                                                                       6.5800
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5800
  data arrival time                                                                       -6.6141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0341


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2276     1.2276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/CLK (SDFFARX2_RVT)
                                                     0.1112                     0.0000     1.2276 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/Q (SDFFARX2_RVT)
                                                     0.1246   1.0000            0.6234 &   1.8509 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__5_ (net)
                               5   7.1106 
  I_SDRAM_TOP/I_SDRAM_IF/U10145/A2 (AO22X1_HVT)
                                            0.0065   0.1246   1.0000   0.0045   0.0046 &   1.8555 f
  I_SDRAM_TOP/I_SDRAM_IF/U10145/Y (AO22X1_HVT)       0.2093   1.0000            0.6242 &   2.4797 f
  I_SDRAM_TOP/I_SDRAM_IF/n6798 (net)
                               1   2.0531 
  I_SDRAM_TOP/I_SDRAM_IF/U10147/A1 (OR2X1_HVT)
                                            0.0157   0.2093   1.0000   0.0109   0.0109 &   2.4906 f
  I_SDRAM_TOP/I_SDRAM_IF/U10147/Y (OR2X1_HVT)        0.1887   1.0000            0.5556 &   3.0462 f
  I_SDRAM_TOP/I_SDRAM_IF/n7456 (net)
                               2   2.1998 
  I_SDRAM_TOP/I_SDRAM_IF/U10151/A2 (AO22X1_HVT)
                                            0.0204   0.1887   1.0000   0.0141   0.0141 &   3.0603 f
  I_SDRAM_TOP/I_SDRAM_IF/U10151/Y (AO22X1_HVT)       0.2245   1.0000            0.6894 &   3.7497 f
  I_SDRAM_TOP/I_SDRAM_IF/N536 (net)
                               1   2.5059 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__1_/D (SDFFARX1_HVT)
                                            0.0359   0.2245   1.0000   0.0240   0.0240 &   3.7737 f
  data arrival time                                                                        3.7737

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0593     5.1593
  clock reconvergence pessimism                                                 0.0976     5.2569
  clock uncertainty                                                            -0.1000     5.1569
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__1_/CLK (SDFFARX1_HVT)                         5.1569 r
  library setup time                                          1.0000           -1.4172     3.7397
  data required time                                                                       3.7397
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7397
  data arrival time                                                                       -3.7737
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0340


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2749     3.3249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/CLK (SDFFNARX1_HVT)
                                                     0.0672                     0.0000     3.3249 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/Q (SDFFNARX1_HVT)
                                                     0.2923   1.0000            1.1823 &   4.5072 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_72 (net)
                               5   4.1204 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41119/A2 (AO22X1_HVT)
                                            0.0000   0.2923   1.0000   0.0000   0.0000 &   4.5072 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41119/Y (AO22X1_HVT)
                                                     0.1715   1.0000            0.7213 &   5.2285 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22173 (net)
                               1   0.8231 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41118/A1 (OR2X1_RVT)
                                            0.0000   0.1715   1.0000   0.0000   0.0000 &   5.2285 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41118/Y (OR2X1_RVT)
                                                     0.0925   1.0000            0.3254 &   5.5539 f
  I_SDRAM_TOP/I_SDRAM_IF/n9318 (net)
                               2   2.6440 
  I_SDRAM_TOP/I_SDRAM_IF/U12025/A2 (AO22X1_RVT)
                                            0.0039   0.0925   1.0000   0.0027   0.0027 &   5.5566 f
  I_SDRAM_TOP/I_SDRAM_IF/U12025/Y (AO22X1_RVT)       0.0864   1.0000            0.3123 &   5.8689 f
  I_SDRAM_TOP/I_SDRAM_IF/N4108 (net)
                               1   0.9731 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0864   1.0000   0.0000   0.0000 &   5.8689 f
  data arrival time                                                                        5.8689

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.0891     7.3858
  clock uncertainty                                                            -0.1000     7.2858
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK (SDFFNARX1_HVT)                      7.2858 f
  library setup time                                          1.0000           -1.4509     5.8349
  data required time                                                                       5.8349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8349
  data arrival time                                                                       -5.8689
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0340


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2295     3.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__5_/CLK (SDFFNARX1_HVT)
                                                     0.0903                     0.0000     3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__5_/Q (SDFFNARX1_HVT)
                                                     0.2756   1.0000            1.1861 &   4.4656 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_109 (net)
                               2   3.6171 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_109_2476/A (NBUFFX2_RVT)
                                            0.0238   0.2756   1.0000   0.0165   0.0165 &   4.4821 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_109_2476/Y (NBUFFX2_RVT)
                                                     0.0960   1.0000            0.3249 &   4.8071 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1906 (net)
                               4   4.7852 
  I_SDRAM_TOP/I_SDRAM_IF/U6814/A2 (AO22X1_HVT)
                                            0.0064   0.0960   1.0000   0.0044   0.0045 &   4.8115 f
  I_SDRAM_TOP/I_SDRAM_IF/U6814/Y (AO22X1_HVT)        0.1916   1.0000            0.5821 &   5.3937 f
  I_SDRAM_TOP/I_SDRAM_IF/n4079 (net)
                               1   1.4737 
  I_SDRAM_TOP/I_SDRAM_IF/U6816/A1 (OR2X1_RVT)
                                            0.0255   0.1916   1.0000   0.0179   0.0179 &   5.4116 f
  I_SDRAM_TOP/I_SDRAM_IF/U6816/Y (OR2X1_RVT)         0.0858   1.0000            0.3341 &   5.7457 f
  I_SDRAM_TOP/I_SDRAM_IF/n5835 (net)
                               2   2.0374 
  I_SDRAM_TOP/I_SDRAM_IF/U6817/A4 (AO22X1_LVT)
                                            0.0000   0.0858   1.0000   0.0000   0.0000 &   5.7457 f
  I_SDRAM_TOP/I_SDRAM_IF/U6817/Y (AO22X1_LVT)        0.0747   1.0000            0.1180 &   5.8637 f
  I_SDRAM_TOP/I_SDRAM_IF/N4004 (net)
                               1   0.9884 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0747   1.0000   0.0000   0.0000 &   5.8637 f
  data arrival time                                                                        5.8637

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0696     7.3657
  clock uncertainty                                                            -0.1000     7.2657
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__17_/CLK (SDFFNARX1_HVT)                      7.2657 f
  library setup time                                          1.0000           -1.4359     5.8298
  data required time                                                                       5.8298
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8298
  data arrival time                                                                       -5.8637
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0339


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613756789/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2286     1.2286
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__13_/CLK (SDFFARX1_HVT)
                                                     0.1109                     0.0000     1.2286 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__13_/Q (SDFFARX1_HVT)
                                                     0.1867   1.0000            1.2159 &   2.4444 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__13_ (net)
                               1   1.3565 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_95_780/A (INVX1_HVT)
                                            0.0000   0.1867   1.0000   0.0000   0.0000 &   2.4444 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_95_780/Y (INVX1_HVT)
                                                     0.1797   1.0000            0.2215 &   2.6659 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_212 (net)
                               2   2.6637 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_779/A (INVX0_LVT)
                                            0.0000   0.1797   1.0000   0.0000   0.0000 &   2.6660 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_779/Y (INVX0_LVT)
                                                     0.1154   1.0000            0.1009 &   2.7668 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_211 (net)
                               4   4.0719 
  I_SDRAM_TOP/I_SDRAM_IF/U10181/A2 (AO22X1_HVT)
                                            0.0000   0.1154   1.0000   0.0000   0.0000 &   2.7669 f
  I_SDRAM_TOP/I_SDRAM_IF/U10181/Y (AO22X1_HVT)       0.1729   1.0000            0.5764 &   3.3432 f
  I_SDRAM_TOP/I_SDRAM_IF/n6819 (net)
                               1   0.8652 
  I_SDRAM_TOP/I_SDRAM_IF/U10182/A2 (OR2X1_HVT)
                                            0.0100   0.1729   1.0000   0.0070   0.0070 &   3.3502 f
  I_SDRAM_TOP/I_SDRAM_IF/U10182/Y (OR2X1_HVT)        0.2298   1.0000            0.4918 &   3.8420 f
  I_SDRAM_TOP/I_SDRAM_IF/n7532 (net)
                               2   3.4022 
  I_SDRAM_TOP/I_SDRAM_IF/U10186/A2 (AO22X1_HVT)
                                            0.0107   0.2298   1.0000   0.0074   0.0075 &   3.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/U10186/Y (AO22X1_HVT)       0.1791   1.0000            0.6787 &   4.5281 f
  I_SDRAM_TOP/I_SDRAM_IF/N829 (net)
                               1   1.0661 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/D (SDFFARX1_RVT)
                                            0.0205   0.1791   1.0000   0.0142   0.0142 &   4.5423 f
  data arrival time                                                                        4.5423

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0624     5.1624
  clock reconvergence pessimism                                                 0.1172     5.2796
  clock uncertainty                                                            -0.1000     5.1796
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/CLK (SDFFARX1_RVT)                         5.1796 r
  library setup time                                          1.0000           -0.6711     4.5085
  data required time                                                                       4.5085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5085
  data arrival time                                                                       -4.5423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0339


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640657058/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/Q (SDFFNARX1_HVT)
                                                     0.2281   1.0000            1.1311 &   4.4545 f
  I_SDRAM_TOP/I_SDRAM_IF/n1722 (net)
                               2   2.1204 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1928/A (NBUFFX4_LVT)
                                            0.0213   0.2281   1.0000   0.0148   0.0148 &   4.4693 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1928/Y (NBUFFX4_LVT)
                                                     0.0671   1.0000            0.2170 &   4.6863 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1359 (net)
                               4   3.4518 
  I_SDRAM_TOP/I_SDRAM_IF/U6381/A2 (AO22X1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000 &   4.6863 f
  I_SDRAM_TOP/I_SDRAM_IF/U6381/Y (AO22X1_HVT)        0.2148   1.0000            0.5818 &   5.2681 f
  I_SDRAM_TOP/I_SDRAM_IF/n3815 (net)
                               2   2.2186 
  I_SDRAM_TOP/I_SDRAM_IF/U6382/A2 (OR2X1_HVT)
                                            0.0230   0.2148   1.0000   0.0159   0.0159 &   5.2840 f
  I_SDRAM_TOP/I_SDRAM_IF/U6382/Y (OR2X1_HVT)         0.1539   1.0000            0.4559 &   5.7399 f
  I_SDRAM_TOP/I_SDRAM_IF/n5022 (net)
                               1   1.0948 
  I_SDRAM_TOP/I_SDRAM_IF/U8117/A4 (AO22X1_LVT)
                                            0.0122   0.1539   1.0000   0.0084   0.0084 &   5.7483 f
  I_SDRAM_TOP/I_SDRAM_IF/U8117/Y (AO22X1_LVT)        0.0528   1.0000            0.1545 &   5.9028 f
  I_SDRAM_TOP/I_SDRAM_IF/N3140 (net)
                               1   1.0799 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0528   1.0000   0.0000   0.0000 &   5.9028 f
  data arrival time                                                                        5.9028

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.1028     7.3977
  clock uncertainty                                                            -0.1000     7.2977
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__8_/CLK (SDFFNARX1_HVT)                       7.2977 f
  library setup time                                          1.0000           -1.4287     5.8690
  data required time                                                                       5.8690
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8690
  data arrival time                                                                       -5.9028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0339


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__24_/CLK (SDFFARX1_HVT)
                                                     0.1294                     0.0000     1.2209 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__24_/Q (SDFFARX1_HVT)
                                                     0.2709   1.0000            1.3059 &   2.5268 f
  I_SDRAM_TOP/I_SDRAM_IF/n4180 (net)
                               5   4.0092 
  I_SDRAM_TOP/I_SDRAM_IF/U3452/A2 (AO22X1_HVT)
                                            0.0000   0.2709   1.0000   0.0000   0.0000 &   2.5269 f
  I_SDRAM_TOP/I_SDRAM_IF/U3452/Y (AO22X1_HVT)        0.1757   1.0000            0.7088 &   3.2357 f
  I_SDRAM_TOP/I_SDRAM_IF/n1523 (net)
                               1   0.9552 
  I_SDRAM_TOP/I_SDRAM_IF/U3454/A1 (OR2X1_HVT)
                                            0.0315   0.1757   1.0000   0.0226   0.0226 &   3.2583 f
  I_SDRAM_TOP/I_SDRAM_IF/U3454/Y (OR2X1_HVT)         0.1966   1.0000            0.5328 &   3.7910 f
  I_SDRAM_TOP/I_SDRAM_IF/n1560 (net)
                               2   2.4324 
  I_SDRAM_TOP/I_SDRAM_IF/U3458/A2 (AO22X1_HVT)
                                            0.0451   0.1966   1.0000   0.0309   0.0309 &   3.8220 f
  I_SDRAM_TOP/I_SDRAM_IF/U3458/Y (AO22X1_HVT)        0.1814   1.0000            0.6536 &   4.4756 f
  I_SDRAM_TOP/I_SDRAM_IF/N1220 (net)
                               1   1.1388 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__20_/D (SDFFARX1_RVT)
                                            0.0164   0.1814   1.0000   0.0114   0.0114 &   4.4870 f
  data arrival time                                                                        4.4870

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0394     5.1394
  clock reconvergence pessimism                                                 0.0929     5.2323
  clock uncertainty                                                            -0.1000     5.1323
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__20_/CLK (SDFFARX1_RVT)                       5.1323 r
  library setup time                                          1.0000           -0.6792     4.4532
  data required time                                                                       4.4532
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4532
  data arrival time                                                                       -4.4870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0338


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/Q (SDFFNARX1_HVT)
                                                     0.2104   1.0000            1.1114 &   4.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_427 (net)
                               2   1.5499 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553/A (NBUFFX2_LVT)
                                            0.0000   0.2104   1.0000   0.0000   0.0000 &   4.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553/Y (NBUFFX2_LVT)
                                                     0.0649   1.0000            0.1806 &   4.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_984 (net)
                               4   4.4520 
  I_SDRAM_TOP/I_SDRAM_IF/U9620/A2 (AO22X1_HVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   4.5947 f
  I_SDRAM_TOP/I_SDRAM_IF/U9620/Y (AO22X1_HVT)        0.1723   1.0000            0.5346 &   5.1294 f
  I_SDRAM_TOP/I_SDRAM_IF/n6378 (net)
                               1   0.8464 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41002/A2 (OR2X1_HVT)
                                            0.0000   0.1723   1.0000   0.0000   0.0000 &   5.1294 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41002/Y (OR2X1_HVT)
                                                     0.1857   1.0000            0.4608 &   5.5902 f
  I_SDRAM_TOP/I_SDRAM_IF/n6886 (net)
                               2   2.1123 
  I_SDRAM_TOP/I_SDRAM_IF/U9625/A2 (AO22X1_LVT)
                                            0.0229   0.1857   1.0000   0.0155   0.0155 &   5.6056 f
  I_SDRAM_TOP/I_SDRAM_IF/U9625/Y (AO22X1_LVT)        0.0538   1.0000            0.2310 &   5.8367 f
  I_SDRAM_TOP/I_SDRAM_IF/N3434 (net)
                               1   0.8552 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0538   1.0000   0.0000   0.0000 &   5.8367 f
  data arrival time                                                                        5.8367

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1057     7.2557
  clock reconvergence pessimism                                                 0.0696     7.3253
  clock uncertainty                                                            -0.1000     7.2253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__17_/CLK (SDFFNARX1_HVT)                      7.2253 f
  library setup time                                          1.0000           -1.4224     5.8029
  data required time                                                                       5.8029
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8029
  data arrival time                                                                       -5.8367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0338


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2752     3.3252
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__14_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3252 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__14_/Q (SDFFNARX1_HVT)
                                                     0.3303   1.0000            1.2140 &   4.5392 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_544 (net)
                               5   5.1926 
  I_SDRAM_TOP/I_SDRAM_IF/U6287/A2 (AO22X1_HVT)
                                            0.0393   0.3303   1.0000   0.0272   0.0273 &   4.5664 f
  I_SDRAM_TOP/I_SDRAM_IF/U6287/Y (AO22X1_HVT)        0.1832   1.0000            0.7672 &   5.3337 f
  I_SDRAM_TOP/I_SDRAM_IF/n3756 (net)
                               1   1.1894 
  I_SDRAM_TOP/I_SDRAM_IF/U6288/A2 (OR2X1_RVT)
                                            0.0129   0.1832   1.0000   0.0089   0.0089 &   5.3426 f
  I_SDRAM_TOP/I_SDRAM_IF/U6288/Y (OR2X1_RVT)         0.0994   1.0000            0.2869 &   5.6296 f
  I_SDRAM_TOP/I_SDRAM_IF/n5532 (net)
                               2   3.2084 
  I_SDRAM_TOP/I_SDRAM_IF/U6289/A4 (AO22X1_RVT)
                                            0.0074   0.0994   1.0000   0.0051   0.0051 &   5.6347 f
  I_SDRAM_TOP/I_SDRAM_IF/U6289/Y (AO22X1_RVT)        0.0864   1.0000            0.2194 &   5.8541 f
  I_SDRAM_TOP/I_SDRAM_IF/N3241 (net)
                               1   0.9692 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0864   1.0000   0.0000   0.0000 &   5.8541 f
  data arrival time                                                                        5.8541

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1365     7.2865
  clock reconvergence pessimism                                                 0.0801     7.3666
  clock uncertainty                                                            -0.1000     7.2666
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__14_/CLK (SDFFNARX1_HVT)                      7.2666 f
  library setup time                                          1.0000           -1.4463     5.8204
  data required time                                                                       5.8204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8204
  data arrival time                                                                       -5.8541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0338


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/Q (SDFFNARX1_HVT)
                                                     0.2235   1.0000            1.1277 &   4.4533 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_397 (net)
                               2   1.9764 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53_2245/A (NBUFFX2_LVT)
                                            0.0531   0.2235   1.0000   0.0382   0.0382 &   4.4916 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53_2245/Y (NBUFFX2_LVT)
                                                     0.0641   1.0000            0.1809 &   4.6725 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1676 (net)
                               4   3.1944 
  I_SDRAM_TOP/I_SDRAM_IF/U7518/A2 (AO22X1_HVT)
                                            0.0000   0.0641   1.0000   0.0000   0.0000 &   4.6725 f
  I_SDRAM_TOP/I_SDRAM_IF/U7518/Y (AO22X1_HVT)        0.1771   1.0000            0.5403 &   5.2128 f
  I_SDRAM_TOP/I_SDRAM_IF/n4534 (net)
                               1   0.9963 
  I_SDRAM_TOP/I_SDRAM_IF/U7520/A1 (OR2X1_RVT)
                                            0.0000   0.1771   1.0000   0.0000   0.0000 &   5.2128 f
  I_SDRAM_TOP/I_SDRAM_IF/U7520/Y (OR2X1_RVT)         0.0917   1.0000            0.3291 &   5.5419 f
  I_SDRAM_TOP/I_SDRAM_IF/n5180 (net)
                               2   2.5898 
  I_SDRAM_TOP/I_SDRAM_IF/U7524/A2 (AO22X1_RVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   5.5419 f
  I_SDRAM_TOP/I_SDRAM_IF/U7524/Y (AO22X1_RVT)        0.0984   1.0000            0.3298 &   5.8717 f
  I_SDRAM_TOP/I_SDRAM_IF/N3534 (net)
                               1   1.9823 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0984   1.0000   0.0000   0.0000 &   5.8717 f
  data arrival time                                                                        5.8717

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2974
  clock reconvergence pessimism                                                 0.0894     7.3868
  clock uncertainty                                                            -0.1000     7.2868
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/CLK (SDFFNARX1_HVT)                      7.2868 f
  library setup time                                          1.0000           -1.4486     5.8381
  data required time                                                                       5.8381
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8381
  data arrival time                                                                       -5.8717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0336


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58263/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/Q (SDFFNARX1_HVT)
                                                     0.3734   1.0000            1.2428 &   4.5698 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_716 (net)
                               5   6.4096 
  I_SDRAM_TOP/I_SDRAM_IF/U5976/A2 (AO22X1_HVT)
                                            0.0294   0.3734   1.0000   0.0204   0.0205 &   4.5903 f
  I_SDRAM_TOP/I_SDRAM_IF/U5976/Y (AO22X1_HVT)        0.2056   1.0000            0.8284 &   5.4187 f
  I_SDRAM_TOP/I_SDRAM_IF/n3578 (net)
                               1   1.9175 
  I_SDRAM_TOP/I_SDRAM_IF/U5977/A2 (OR2X1_RVT)
                                            0.0378   0.2056   1.0000   0.0271   0.0271 &   5.4458 f
  I_SDRAM_TOP/I_SDRAM_IF/U5977/Y (OR2X1_RVT)         0.0912   1.0000            0.2915 &   5.7373 f
  I_SDRAM_TOP/I_SDRAM_IF/n3926 (net)
                               2   2.4651 
  I_SDRAM_TOP/I_SDRAM_IF/U5982/A2 (AO22X1_LVT)
                                            0.0064   0.0912   1.0000   0.0045   0.0045 &   5.7418 f
  I_SDRAM_TOP/I_SDRAM_IF/U5982/Y (AO22X1_LVT)        0.0553   1.0000            0.1642 &   5.9059 f
  I_SDRAM_TOP/I_SDRAM_IF/N2950 (net)
                               1   0.7183 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0553   1.0000   0.0000   0.0000 &   5.9060 f
  data arrival time                                                                        5.9060

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1484     7.2984
  clock reconvergence pessimism                                                 0.1028     7.4013
  clock uncertainty                                                            -0.1000     7.3013
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__8_/CLK (SDFFNARX1_HVT)                       7.3013 f
  library setup time                                          1.0000           -1.4289     5.8724
  data required time                                                                       5.8724
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8724
  data arrival time                                                                       -5.9060
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0336


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2220     1.2220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_/CLK (SDFFARX1_RVT)
                                                     0.1262                     0.0000     1.2220 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_/Q (SDFFARX1_RVT)
                                                     0.1236   1.0000            0.5800 &   1.8019 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_25__16_ (net)
                               5   4.7241 
  I_SDRAM_TOP/I_SDRAM_IF/U11618/A1 (OA22X1_HVT)
                                            0.0000   0.1236   1.0000   0.0000   0.0000 &   1.8020 f
  I_SDRAM_TOP/I_SDRAM_IF/U11618/Y (OA22X1_HVT)       0.2340   1.0000            0.6882 &   2.4902 f
  I_SDRAM_TOP/I_SDRAM_IF/n8386 (net)
                               1   1.0404 
  I_SDRAM_TOP/I_SDRAM_IF/U11620/A1 (AND2X1_HVT)
                                            0.0538   0.2340   1.0000   0.0387   0.0387 &   2.5289 f
  I_SDRAM_TOP/I_SDRAM_IF/U11620/Y (AND2X1_HVT)       0.2019   1.0000            0.4563 &   2.9851 f
  I_SDRAM_TOP/I_SDRAM_IF/n8926 (net)
                               2   2.3604 
  I_SDRAM_TOP/I_SDRAM_IF/U11624/A2 (AO22X1_HVT)
                                            0.0056   0.2019   1.0000   0.0039   0.0039 &   2.9890 f
  I_SDRAM_TOP/I_SDRAM_IF/U11624/Y (AO22X1_HVT)       0.2457   1.0000            0.7177 &   3.7067 f
  I_SDRAM_TOP/I_SDRAM_IF/N1580 (net)
                               1   3.1528 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__0_/D (SDFFARX1_HVT)
                                            0.0647   0.2457   1.0000   0.0427   0.0427 &   3.7494 f
  data arrival time                                                                        3.7494

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.0703     5.2301
  clock uncertainty                                                            -0.1000     5.1301
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__0_/CLK (SDFFARX1_HVT)                        5.1301 r
  library setup time                                          1.0000           -1.4142     3.7159
  data required time                                                                       3.7159
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7159
  data arrival time                                                                       -3.7494
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0335


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613756789/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2285     1.2285
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__9_/CLK (SDFFARX1_HVT)
                                                     0.1109                     0.0000     1.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__9_/Q (SDFFARX1_HVT)
                                                     0.3050   1.0000            1.3131 &   2.5416 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__9_ (net)
                               5   4.9411 
  I_SDRAM_TOP/I_SDRAM_IF/U11824/A2 (AO22X1_HVT)
                                            0.0347   0.3050   1.0000   0.0233   0.0233 &   2.5649 f
  I_SDRAM_TOP/I_SDRAM_IF/U11824/Y (AO22X1_HVT)       0.1673   1.0000            0.7265 &   3.2913 f
  I_SDRAM_TOP/I_SDRAM_IF/n8796 (net)
                               1   0.6913 
  I_SDRAM_TOP/I_SDRAM_IF/U11826/A1 (OR2X1_HVT)
                                            0.0096   0.1673   1.0000   0.0067   0.0067 &   3.2980 f
  I_SDRAM_TOP/I_SDRAM_IF/U11826/Y (OR2X1_HVT)        0.2053   1.0000            0.5317 &   3.8297 f
  I_SDRAM_TOP/I_SDRAM_IF/n9440 (net)
                               2   2.6845 
  I_SDRAM_TOP/I_SDRAM_IF/U11830/A2 (AO22X1_HVT)
                                            0.0177   0.2053   1.0000   0.0127   0.0127 &   3.8425 f
  I_SDRAM_TOP/I_SDRAM_IF/U11830/Y (AO22X1_HVT)       0.1923   1.0000            0.6726 &   4.5151 f
  I_SDRAM_TOP/I_SDRAM_IF/N825 (net)
                               1   1.4931 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/D (SDFFARX1_RVT)
                                            0.0295   0.1923   1.0000   0.0195   0.0195 &   4.5346 f
  data arrival time                                                                        4.5346

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0623     5.1623
  clock reconvergence pessimism                                                 0.1172     5.2795
  clock uncertainty                                                            -0.1000     5.1795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/CLK (SDFFARX1_RVT)                         5.1795 r
  library setup time                                          1.0000           -0.6781     4.5014
  data required time                                                                       4.5014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5014
  data arrival time                                                                       -4.5346
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0332


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2192     1.2192
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/CLK (SDFFARX1_HVT)
                                                     0.1182                     0.0000     1.2192 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/Q (SDFFARX1_HVT)
                                                     0.3314   1.0000            1.3347 &   2.5538 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__14_ (net)
                               5   5.6711 
  I_SDRAM_TOP/I_SDRAM_IF/U3983/A2 (AO22X1_HVT)
                                            0.0586   0.3314   1.0000   0.0420   0.0420 &   2.5959 f
  I_SDRAM_TOP/I_SDRAM_IF/U3983/Y (AO22X1_HVT)        0.1811   1.0000            0.7659 &   3.3618 f
  I_SDRAM_TOP/I_SDRAM_IF/n2075 (net)
                               1   1.1223 
  I_SDRAM_TOP/I_SDRAM_IF/U3984/A2 (OR2X1_HVT)
                                            0.0167   0.1811   1.0000   0.0115   0.0115 &   3.3734 f
  I_SDRAM_TOP/I_SDRAM_IF/U3984/Y (OR2X1_HVT)         0.1817   1.0000            0.4630 &   3.8363 f
  I_SDRAM_TOP/I_SDRAM_IF/n7890 (net)
                               2   1.9935 
  I_SDRAM_TOP/I_SDRAM_IF/U3988/A2 (AO22X1_HVT)
                                            0.0000   0.1817   1.0000   0.0000   0.0000 &   3.8363 f
  I_SDRAM_TOP/I_SDRAM_IF/U3988/Y (AO22X1_HVT)        0.1910   1.0000            0.6517 &   4.4880 f
  I_SDRAM_TOP/I_SDRAM_IF/N2085 (net)
                               1   1.4506 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__30_/D (SDFFARX1_RVT)
                                            0.0287   0.1910   1.0000   0.0204   0.0204 &   4.5084 f
  data arrival time                                                                        4.5084

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0554     5.1554
  clock reconvergence pessimism                                                 0.0975     5.2529
  clock uncertainty                                                            -0.1000     5.1529
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__30_/CLK (SDFFARX1_RVT)                       5.1529 r
  library setup time                                          1.0000           -0.6777     4.4752
  data required time                                                                       4.4752
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4752
  data arrival time                                                                       -4.5084
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0332


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__2_/Q (SDFFNARX1_HVT)
                                                     0.2926   1.0000            1.1904 &   4.5161 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_535 (net)
                               5   4.1317 
  I_SDRAM_TOP/I_SDRAM_IF/U8210/A2 (AO22X1_HVT)
                                            0.0000   0.2926   1.0000   0.0000   0.0000 &   4.5162 f
  I_SDRAM_TOP/I_SDRAM_IF/U8210/Y (AO22X1_HVT)        0.1699   1.0000            0.7193 &   5.2355 f
  I_SDRAM_TOP/I_SDRAM_IF/n5107 (net)
                               1   0.7702 
  I_SDRAM_TOP/I_SDRAM_IF/U8212/A1 (OR2X1_RVT)
                                            0.0000   0.1699   1.0000   0.0000   0.0000 &   5.2355 f
  I_SDRAM_TOP/I_SDRAM_IF/U8212/Y (OR2X1_RVT)         0.0832   1.0000            0.3139 &   5.5494 f
  I_SDRAM_TOP/I_SDRAM_IF/n5408 (net)
                               2   1.8350 
  I_SDRAM_TOP/I_SDRAM_IF/U8596/A2 (AO22X1_RVT)
                                            0.0035   0.0832   1.0000   0.0024   0.0025 &   5.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/U8596/Y (AO22X1_RVT)        0.0848   1.0000            0.3023 &   5.8541 f
  I_SDRAM_TOP/I_SDRAM_IF/N3245 (net)
                               1   0.8494 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0848   1.0000   0.0000   0.0000 &   5.8541 f
  data arrival time                                                                        5.8541

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0801     7.3668
  clock uncertainty                                                            -0.1000     7.2668
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__18_/CLK (SDFFNARX1_HVT)                      7.2668 f
  library setup time                                          1.0000           -1.4455     5.8212
  data required time                                                                       5.8212
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8212
  data arrival time                                                                       -5.8541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0329


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2157     1.2157
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/CLK (SDFFARX2_HVT)
                                                     0.0883                     0.0000     1.2157 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/Q (SDFFARX2_HVT)
                                                     0.3699   1.0000            1.6812 &   2.8969 r
  I_SDRAM_TOP/I_SDRAM_IF/dftopt5 (net)
                               5  10.7005 
  I_SDRAM_TOP/I_SDRAM_IF/U10989/A4 (AO22X1_HVT)
                                            0.0219   0.3699   1.0000   0.0152   0.0154 &   2.9124 r
  I_SDRAM_TOP/I_SDRAM_IF/U10989/Y (AO22X1_HVT)       0.1988   1.0000            0.6767 &   3.5890 r
  I_SDRAM_TOP/I_SDRAM_IF/n7562 (net)
                               1   0.5843 
  I_SDRAM_TOP/I_SDRAM_IF/U10991/A1 (OR2X1_HVT)
                                            0.0000   0.1988   1.0000   0.0000   0.0000 &   3.5890 r
  I_SDRAM_TOP/I_SDRAM_IF/U10991/Y (OR2X1_HVT)        0.2653   1.0000            0.4455 &   4.0345 r
  I_SDRAM_TOP/I_SDRAM_IF/n8863 (net)
                               2   4.0117 
  I_SDRAM_TOP/I_SDRAM_IF/U10992/A4 (AO22X1_HVT)
                                            0.0432   0.2653   1.0000   0.0309   0.0310 &   4.0655 r
  I_SDRAM_TOP/I_SDRAM_IF/U10992/Y (AO22X1_HVT)       0.2199   1.0000            0.6169 &   4.6824 r
  I_SDRAM_TOP/I_SDRAM_IF/N2292 (net)
                               1   1.1205 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/D (SDFFARX1_RVT)
                                            0.0554   0.2199   1.0000   0.0374   0.0374 &   4.7198 r
  data arrival time                                                                        4.7198

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0500     5.1500
  clock reconvergence pessimism                                                 0.0826     5.2326
  clock uncertainty                                                            -0.1000     5.1326
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/CLK (SDFFARX1_RVT)                       5.1326 r
  library setup time                                          1.0000           -0.4452     4.6874
  data required time                                                                       4.6874
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.6874
  data arrival time                                                                       -4.7198
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641057062/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2604     3.3104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/Q (SDFFNARX1_HVT)
                                                     0.2399   1.0000            1.1385 &   4.4489 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_587 (net)
                               2   2.4916 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_82_2130/A (NBUFFX4_LVT)
                                            0.0510   0.2399   1.0000   0.0367   0.0367 &   4.4855 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_82_2130/Y (NBUFFX4_LVT)
                                                     0.0689   1.0000            0.2233 &   4.7089 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1561 (net)
                               4   3.2639 
  I_SDRAM_TOP/I_SDRAM_IF/U7742/A2 (AO22X1_HVT)
                                            0.0000   0.0689   1.0000   0.0000   0.0000 &   4.7089 f
  I_SDRAM_TOP/I_SDRAM_IF/U7742/Y (AO22X1_HVT)        0.1700   1.0000            0.5349 &   5.2438 f
  I_SDRAM_TOP/I_SDRAM_IF/n4710 (net)
                               1   0.7743 
  I_SDRAM_TOP/I_SDRAM_IF/U7744/A1 (OR2X1_RVT)
                                            0.0000   0.1700   1.0000   0.0000   0.0000 &   5.2438 f
  I_SDRAM_TOP/I_SDRAM_IF/U7744/Y (OR2X1_RVT)         0.0813   1.0000            0.3115 &   5.5553 f
  I_SDRAM_TOP/I_SDRAM_IF/n8996 (net)
                               2   1.6686 
  I_SDRAM_TOP/I_SDRAM_IF/U7748/A2 (AO22X1_RVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000 &   5.5553 f
  I_SDRAM_TOP/I_SDRAM_IF/U7748/Y (AO22X1_RVT)        0.0896   1.0000            0.3085 &   5.8638 f
  I_SDRAM_TOP/I_SDRAM_IF/N3213 (net)
                               1   1.2381 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/D (SDFFNARX1_HVT)
                                            0.0074   0.0896   1.0000   0.0051   0.0051 &   5.8690 f
  data arrival time                                                                        5.8690

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1366     7.2866
  clock reconvergence pessimism                                                 0.0978     7.3843
  clock uncertainty                                                            -0.1000     7.2843
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/CLK (SDFFNARX1_HVT)                      7.2843 f
  library setup time                                          1.0000           -1.4478     5.8366
  data required time                                                                       5.8366
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8366
  data arrival time                                                                       -5.8690
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2175     3.2675
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2675 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__5_/Q (SDFFNARX1_HVT)
                                                     0.3597   1.0000            1.2272 &   4.4946 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_480 (net)
                               6   6.0190 
  I_SDRAM_TOP/I_SDRAM_IF/U9758/A2 (AO22X1_HVT)
                                            0.0972   0.3597   1.0000   0.0643   0.0645 &   4.5592 f
  I_SDRAM_TOP/I_SDRAM_IF/U9758/Y (AO22X1_HVT)        0.1924   1.0000            0.8021 &   5.3613 f
  I_SDRAM_TOP/I_SDRAM_IF/n6513 (net)
                               1   1.4859 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41144/A2 (OR2X1_RVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000 &   5.3613 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41144/Y (OR2X1_RVT)
                                                     0.0847   1.0000            0.2771 &   5.6384 f
  I_SDRAM_TOP/I_SDRAM_IF/n7945 (net)
                               2   1.9319 
  I_SDRAM_TOP/I_SDRAM_IF/U9763/A2 (AO22X1_LVT)
                                            0.0000   0.0847   1.0000   0.0000   0.0000 &   5.6384 f
  I_SDRAM_TOP/I_SDRAM_IF/U9763/Y (AO22X1_LVT)        0.0771   1.0000            0.1724 &   5.8108 f
  I_SDRAM_TOP/I_SDRAM_IF/N3323 (net)
                               1   1.9935 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__1_/D (SDFFNARX1_HVT)
                                            0.0089   0.0771   1.0000   0.0061   0.0062 &   5.8169 f
  data arrival time                                                                        5.8169

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0941     7.2441
  clock reconvergence pessimism                                                 0.0834     7.3275
  clock uncertainty                                                            -0.1000     7.2275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__1_/CLK (SDFFNARX1_HVT)                       7.2275 f
  library setup time                                          1.0000           -1.4429     5.7845
  data required time                                                                       5.7845
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7845
  data arrival time                                                                       -5.8169
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/Q (SDFFNARX1_HVT)
                                                     0.3187   1.0000            1.1960 &   4.5208 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_305 (net)
                               5   4.8638 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40978/A2 (AO22X1_HVT)
                                            0.0000   0.3187   1.0000   0.0000   0.0000 &   4.5208 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40978/Y (AO22X1_HVT)
                                                     0.2128   1.0000            0.7884 &   5.3093 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22117 (net)
                               1   2.1402 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40977/A1 (OR2X1_RVT)
                                            0.0829   0.2128   1.0000   0.0544   0.0544 &   5.3637 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40977/Y (OR2X1_RVT)
                                                     0.0801   1.0000            0.3422 &   5.7059 f
  I_SDRAM_TOP/I_SDRAM_IF/n5728 (net)
                               2   1.4477 
  I_SDRAM_TOP/I_SDRAM_IF/U5462/A2 (AO22X1_LVT)
                                            0.0039   0.0801   1.0000   0.0027   0.0027 &   5.7086 f
  I_SDRAM_TOP/I_SDRAM_IF/U5462/Y (AO22X1_LVT)        0.0628   1.0000            0.1622 &   5.8709 f
  I_SDRAM_TOP/I_SDRAM_IF/N3698 (net)
                               1   1.2595 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/D (SDFFNARX1_HVT)
                                            0.0046   0.0628   1.0000   0.0032   0.0032 &   5.8741 f
  data arrival time                                                                        5.8741

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1464     7.2964
  clock reconvergence pessimism                                                 0.0801     7.3765
  clock uncertainty                                                            -0.1000     7.2765
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/CLK (SDFFNARX1_HVT)                      7.2765 f
  library setup time                                          1.0000           -1.4347     5.8418
  data required time                                                                       5.8418
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8418
  data arrival time                                                                       -5.8741
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2356     3.2856
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_/CLK (SDFFNARX1_HVT)
                                                     0.0576                     0.0000     3.2856 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_/Q (SDFFNARX1_HVT)
                                                     0.3237   1.0000            1.1957 &   4.4813 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_238 (net)
                               5   5.0066 
  I_SDRAM_TOP/I_SDRAM_IF/U5389/A2 (AO22X1_HVT)
                                            0.0000   0.3237   1.0000   0.0000   0.0000 &   4.4813 f
  I_SDRAM_TOP/I_SDRAM_IF/U5389/Y (AO22X1_HVT)        0.1740   1.0000            0.7509 &   5.2322 f
  I_SDRAM_TOP/I_SDRAM_IF/n3294 (net)
                               1   0.8954 
  I_SDRAM_TOP/I_SDRAM_IF/U5390/A2 (OR2X1_HVT)
                                            0.0077   0.1740   1.0000   0.0053   0.0053 &   5.2376 f
  I_SDRAM_TOP/I_SDRAM_IF/U5390/Y (OR2X1_HVT)         0.1761   1.0000            0.4538 &   5.6913 f
  I_SDRAM_TOP/I_SDRAM_IF/n5620 (net)
                               2   1.8162 
  I_SDRAM_TOP/I_SDRAM_IF/U8832/A4 (AO22X1_LVT)
                                            0.0183   0.1761   1.0000   0.0123   0.0123 &   5.7036 f
  I_SDRAM_TOP/I_SDRAM_IF/U8832/Y (AO22X1_LVT)        0.0611   1.0000            0.1634 &   5.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/N3767 (net)
                               1   0.9679 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/D (SDFFNARX1_HVT)
                                            0.0034   0.0611   1.0000   0.0024   0.0024 &   5.8694 f
  data arrival time                                                                        5.8694

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0801     7.3760
  clock uncertainty                                                            -0.1000     7.2760
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/CLK (SDFFNARX1_HVT)                       7.2760 f
  library setup time                                          1.0000           -1.4389     5.8370
  data required time                                                                       5.8370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8370
  data arrival time                                                                       -5.8694
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2203     1.2203
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__18_/CLK (SDFFARX1_RVT)
                                                     0.1059                     0.0000     1.2203 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__18_/Q (SDFFARX1_RVT)
                                                     0.0710   1.0000            0.5096 &   1.7299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__18_ (net)
                               1   0.6092 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1368/A (INVX0_HVT)
                                            0.0000   0.0710   1.0000   0.0000   0.0000 &   1.7299 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1368/Y (INVX0_HVT)
                                                     0.3578   1.0000            0.2217 &   1.9516 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_800 (net)
                               2   4.2429 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_55_1366/A (INVX0_HVT)
                                            0.0793   0.3578   1.0000   0.0558   0.0559 &   2.0075 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_55_1366/Y (INVX0_HVT)
                                                     0.3020   1.0000            0.4014 &   2.4089 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_798 (net)
                               4   3.7145 
  I_SDRAM_TOP/I_SDRAM_IF/U4222/A1 (OA22X1_HVT)
                                            0.0303   0.3020   1.0000   0.0210   0.0210 &   2.4299 f
  I_SDRAM_TOP/I_SDRAM_IF/U4222/Y (OA22X1_HVT)        0.2455   1.0000            0.8538 &   3.2837 f
  I_SDRAM_TOP/I_SDRAM_IF/n2250 (net)
                               1   1.4311 
  I_SDRAM_TOP/I_SDRAM_IF/U4223/A2 (AND2X1_HVT)
                                            0.0589   0.2455   1.0000   0.0424   0.0424 &   3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/U4223/Y (AND2X1_HVT)        0.1944   1.0000            0.4770 &   3.8032 f
  I_SDRAM_TOP/I_SDRAM_IF/n2875 (net)
                               2   2.1338 
  I_SDRAM_TOP/I_SDRAM_IF/U4883/A2 (AO22X1_HVT)
                                            0.0209   0.1944   1.0000   0.0145   0.0145 &   3.8177 f
  I_SDRAM_TOP/I_SDRAM_IF/U4883/Y (AO22X1_HVT)        0.2088   1.0000            0.6813 &   4.4989 f
  I_SDRAM_TOP/I_SDRAM_IF/N577 (net)
                               1   2.0270 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__10_/D (SDFFARX1_RVT)
                                            0.0247   0.2088   1.0000   0.0166   0.0167 &   4.5156 f
  data arrival time                                                                        4.5156

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0566     5.1566
  clock reconvergence pessimism                                                 0.1154     5.2720
  clock uncertainty                                                            -0.1000     5.1720
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__10_/CLK (SDFFARX1_RVT)                        5.1720 r
  library setup time                                          1.0000           -0.6888     4.4832
  data required time                                                                       4.4832
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4832
  data arrival time                                                                       -4.5156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0323


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2280     3.2780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK (SDFFNARX1_HVT)
                                                     0.0846                     0.0000     3.2780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/Q (SDFFNARX1_HVT)
                                                     0.2302   1.0000            1.1403 &   4.4184 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_988 (net)
                               2   2.1851 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185/A (NBUFFX2_LVT)
                                            0.0235   0.2302   1.0000   0.0163   0.0163 &   4.4347 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185/Y (NBUFFX2_LVT)
                                                     0.0654   1.0000            0.1843 &   4.6190 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1616 (net)
                               4   3.2287 
  I_SDRAM_TOP/I_SDRAM_IF/U6668/A2 (AO22X1_HVT)
                                            0.0000   0.0654   1.0000   0.0000   0.0000 &   4.6190 f
  I_SDRAM_TOP/I_SDRAM_IF/U6668/Y (AO22X1_HVT)        0.1812   1.0000            0.5460 &   5.1649 f
  I_SDRAM_TOP/I_SDRAM_IF/n3994 (net)
                               1   1.1326 
  I_SDRAM_TOP/I_SDRAM_IF/U6670/A1 (OR2X1_RVT)
                                            0.0077   0.1812   1.0000   0.0054   0.0054 &   5.1703 f
  I_SDRAM_TOP/I_SDRAM_IF/U6670/Y (OR2X1_RVT)         0.0829   1.0000            0.3230 &   5.4933 f
  I_SDRAM_TOP/I_SDRAM_IF/n9108 (net)
                               2   1.8388 
  I_SDRAM_TOP/I_SDRAM_IF/U6674/A2 (AO22X1_RVT)
                                            0.0058   0.0829   1.0000   0.0040   0.0041 &   5.4974 f
  I_SDRAM_TOP/I_SDRAM_IF/U6674/Y (AO22X1_RVT)        0.0969   1.0000            0.3208 &   5.8181 f
  I_SDRAM_TOP/I_SDRAM_IF/N2492 (net)
                               1   1.8615 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D (SDFFNARX1_HVT)
                                            0.0066   0.0969   1.0000   0.0046   0.0046 &   5.8227 f
  data arrival time                                                                        5.8227

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1037     7.2537
  clock reconvergence pessimism                                                 0.0834     7.3371
  clock uncertainty                                                            -0.1000     7.2371
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK (SDFFNARX1_HVT)                       7.2371 f
  library setup time                                          1.0000           -1.4465     5.7905
  data required time                                                                       5.7905
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7905
  data arrival time                                                                       -5.8227
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0322


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2261     1.2261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__1_/CLK (SDFFARX2_HVT)
                                                     0.1069                     0.0000     1.2261 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__1_/Q (SDFFARX2_HVT)
                                                     0.3319   1.0000            1.6677 &   2.8938 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__1_ (net)
                               5   8.2245 
  I_SDRAM_TOP/I_SDRAM_IF/U3368/A2 (AO22X1_HVT)
                                            0.0291   0.3319   1.0000   0.0201   0.0202 &   2.9140 r
  I_SDRAM_TOP/I_SDRAM_IF/U3368/Y (AO22X1_HVT)        0.2213   1.0000            0.7441 &   3.6582 r
  I_SDRAM_TOP/I_SDRAM_IF/n1456 (net)
                               1   1.1612 
  I_SDRAM_TOP/I_SDRAM_IF/U3369/A2 (OR2X1_HVT)
                                            0.0000   0.2213   1.0000   0.0000   0.0000 &   3.6582 r
  I_SDRAM_TOP/I_SDRAM_IF/U3369/Y (OR2X1_HVT)         0.2729   1.0000            0.4428 &   4.1010 r
  I_SDRAM_TOP/I_SDRAM_IF/n2554 (net)
                               2   4.1974 
  I_SDRAM_TOP/I_SDRAM_IF/U3373/A2 (AO22X1_HVT)
                                            0.0664   0.2729   1.0000   0.0472   0.0472 &   4.1482 r
  I_SDRAM_TOP/I_SDRAM_IF/U3373/Y (AO22X1_HVT)        0.2404   1.0000            0.7169 &   4.8651 r
  I_SDRAM_TOP/I_SDRAM_IF/N1882 (net)
                               1   1.6703 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/D (SDFFARX1_LVT)
                                            0.0444   0.2404   1.0000   0.0319   0.0319 &   4.8970 r
  data arrival time                                                                        4.8970

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0611     5.1611
  clock reconvergence pessimism                                                 0.0976     5.2587
  clock uncertainty                                                            -0.1000     5.1587
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/CLK (SDFFARX1_LVT)                       5.1587 r
  library setup time                                          1.0000           -0.2937     4.8650
  data required time                                                                       4.8650
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8650
  data arrival time                                                                       -4.8970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0320


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613556787/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2259     1.2259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/CLK (SDFFARX2_HVT)
                                                     0.1069                     0.0000     1.2259 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/Q (SDFFARX2_HVT)
                                                     0.3001   1.0000            1.6393 &   2.8652 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__5_ (net)
                               5   6.1673 
  I_SDRAM_TOP/I_SDRAM_IF/U2508/A2 (AO22X1_HVT)
                                            0.0000   0.3001   1.0000   0.0000   0.0001 &   2.8652 r
  I_SDRAM_TOP/I_SDRAM_IF/U2508/Y (AO22X1_HVT)        0.2647   1.0000            0.7578 &   3.6230 r
  I_SDRAM_TOP/I_SDRAM_IF/n976 (net)
                               1   2.3302 
  I_SDRAM_TOP/I_SDRAM_IF/U2509/A2 (OR2X1_HVT)
                                            0.0650   0.2647   1.0000   0.0460   0.0461 &   3.6691 r
  I_SDRAM_TOP/I_SDRAM_IF/U2509/Y (OR2X1_HVT)         0.2320   1.0000            0.4532 &   4.1223 r
  I_SDRAM_TOP/I_SDRAM_IF/n2039 (net)
                               2   3.1493 
  I_SDRAM_TOP/I_SDRAM_IF/U2510/A4 (AO22X1_HVT)
                                            0.0390   0.2320   1.0000   0.0279   0.0280 &   4.1502 r
  I_SDRAM_TOP/I_SDRAM_IF/U2510/Y (AO22X1_HVT)        0.2238   1.0000            0.5949 &   4.7451 r
  I_SDRAM_TOP/I_SDRAM_IF/N1870 (net)
                               1   1.2268 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/D (SDFFARX1_RVT)
                                            0.0227   0.2238   1.0000   0.0157   0.0157 &   4.7608 r
  data arrival time                                                                        4.7608

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0593     5.1593
  clock reconvergence pessimism                                                 0.1170     5.2763
  clock uncertainty                                                            -0.1000     5.1763
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/CLK (SDFFARX1_RVT)                        5.1763 r
  library setup time                                          1.0000           -0.4474     4.7289
  data required time                                                                       4.7289
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7289
  data arrival time                                                                       -4.7608
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0319


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614656798/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2207     1.2207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2207 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/Q (SDFFARX1_HVT)
                                                     0.3151   1.0000            1.3187 &   2.5394 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_27__15_ (net)
                               5   5.2199 
  I_SDRAM_TOP/I_SDRAM_IF/U11449/A2 (AO22X1_HVT)
                                            0.0338   0.3151   1.0000   0.0234   0.0235 &   2.5629 f
  I_SDRAM_TOP/I_SDRAM_IF/U11449/Y (AO22X1_HVT)       0.2012   1.0000            0.7741 &   3.3369 f
  I_SDRAM_TOP/I_SDRAM_IF/n8171 (net)
                               1   1.7728 
  I_SDRAM_TOP/I_SDRAM_IF/U11451/A1 (OR2X1_HVT)
                                            0.0294   0.2012   1.0000   0.0208   0.0209 &   3.3578 f
  I_SDRAM_TOP/I_SDRAM_IF/U11451/Y (OR2X1_HVT)        0.1814   1.0000            0.5434 &   3.9012 f
  I_SDRAM_TOP/I_SDRAM_IF/n9505 (net)
                               2   1.9813 
  I_SDRAM_TOP/I_SDRAM_IF/U12138/A2 (AO22X1_HVT)
                                            0.0234   0.1814   1.0000   0.0163   0.0163 &   3.9176 f
  I_SDRAM_TOP/I_SDRAM_IF/U12138/Y (AO22X1_HVT)       0.1657   1.0000            0.6211 &   4.5387 f
  I_SDRAM_TOP/I_SDRAM_IF/N1706 (net)
                               1   0.6374 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/D (SDFFARX1_RVT)
                                            0.0000   0.1657   1.0000   0.0000   0.0000 &   4.5387 f
  data arrival time                                                                        4.5387

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0565     5.1565
  clock reconvergence pessimism                                                 0.1146     5.2711
  clock uncertainty                                                            -0.1000     5.1711
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK (SDFFARX1_RVT)                       5.1711 r
  library setup time                                          1.0000           -0.6643     4.5068
  data required time                                                                       4.5068
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5068
  data arrival time                                                                       -4.5387
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0318


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__7_/CLK (SDFFNARX1_HVT)
                                                     0.0642                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__7_/Q (SDFFNARX1_HVT)
                                                     0.2918   1.0000            1.1797 &   4.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_568 (net)
                               5   4.1055 
  I_SDRAM_TOP/I_SDRAM_IF/U8412/A2 (AO22X1_HVT)
                                            0.0000   0.2918   1.0000   0.0000   0.0000 &   4.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/U8412/Y (AO22X1_HVT)        0.1895   1.0000            0.7416 &   5.2486 f
  I_SDRAM_TOP/I_SDRAM_IF/n5271 (net)
                               1   1.3960 
  I_SDRAM_TOP/I_SDRAM_IF/U8414/A1 (OR2X1_RVT)
                                            0.0126   0.1895   1.0000   0.0087   0.0088 &   5.2574 f
  I_SDRAM_TOP/I_SDRAM_IF/U8414/Y (OR2X1_RVT)         0.0821   1.0000            0.3282 &   5.5856 f
  I_SDRAM_TOP/I_SDRAM_IF/n5838 (net)
                               2   1.7469 
  I_SDRAM_TOP/I_SDRAM_IF/U9003/A2 (AO22X1_RVT)
                                            0.0000   0.0821   1.0000   0.0000   0.0000 &   5.5856 f
  I_SDRAM_TOP/I_SDRAM_IF/U9003/Y (AO22X1_RVT)        0.0846   1.0000            0.2991 &   5.8847 f
  I_SDRAM_TOP/I_SDRAM_IF/N3198 (net)
                               1   0.7443 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0846   1.0000   0.0000   0.0000 &   5.8847 f
  data arrival time                                                                        5.8847

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1515     7.3015
  clock reconvergence pessimism                                                 0.1000     7.4015
  clock uncertainty                                                            -0.1000     7.3015
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__3_/CLK (SDFFNARX1_HVT)                       7.3015 f
  library setup time                                          1.0000           -1.4486     5.8529
  data required time                                                                       5.8529
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8529
  data arrival time                                                                       -5.8847
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0318


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2747     3.3247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__20_/CLK (SDFFNARX1_HVT)
                                                     0.0673                     0.0000     3.3247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__20_/Q (SDFFNARX1_HVT)
                                                     0.3158   1.0000            1.1978 &   4.5224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_612 (net)
                               5   4.7825 
  I_SDRAM_TOP/I_SDRAM_IF/U7287/A2 (AO22X1_HVT)
                                            0.0000   0.3158   1.0000   0.0000   0.0000 &   4.5225 f
  I_SDRAM_TOP/I_SDRAM_IF/U7287/Y (AO22X1_HVT)        0.1770   1.0000            0.7482 &   5.2706 f
  I_SDRAM_TOP/I_SDRAM_IF/n4376 (net)
                               1   0.9896 
  I_SDRAM_TOP/I_SDRAM_IF/U7288/A2 (OR2X1_RVT)
                                            0.0000   0.1770   1.0000   0.0000   0.0000 &   5.2707 f
  I_SDRAM_TOP/I_SDRAM_IF/U7288/Y (OR2X1_RVT)         0.0774   1.0000            0.2589 &   5.5296 f
  I_SDRAM_TOP/I_SDRAM_IF/n5633 (net)
                               2   1.3440 
  I_SDRAM_TOP/I_SDRAM_IF/U7292/A2 (AO22X1_RVT)
                                            0.0048   0.0774   1.0000   0.0033   0.0033 &   5.5329 f
  I_SDRAM_TOP/I_SDRAM_IF/U7292/Y (AO22X1_RVT)        0.0989   1.0000            0.3167 &   5.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/N3136 (net)
                               1   1.8668 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__4_/D (SDFFNARX1_HVT)
                                            0.0089   0.0989   1.0000   0.0062   0.0062 &   5.8557 f
  data arrival time                                                                        5.8557

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0801     7.3764
  clock uncertainty                                                            -0.1000     7.2764
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__4_/CLK (SDFFNARX1_HVT)                       7.2764 f
  library setup time                                          1.0000           -1.4524     5.8240
  data required time                                                                       5.8240
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8240
  data arrival time                                                                       -5.8557
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0317


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2682     3.3182
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_/Q (SDFFNARX1_HVT)
                                                     0.3207   1.0000            1.2118 &   4.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_137 (net)
                               5   4.9252 
  I_SDRAM_TOP/I_SDRAM_IF/U8467/A2 (AO22X1_HVT)
                                            0.0364   0.3207   1.0000   0.0241   0.0241 &   4.5541 f
  I_SDRAM_TOP/I_SDRAM_IF/U8467/Y (AO22X1_HVT)        0.1849   1.0000            0.7611 &   5.3152 f
  I_SDRAM_TOP/I_SDRAM_IF/n5307 (net)
                               1   1.2468 
  I_SDRAM_TOP/I_SDRAM_IF/U8469/A1 (OR2X1_RVT)
                                            0.0129   0.1849   1.0000   0.0090   0.0090 &   5.3242 f
  I_SDRAM_TOP/I_SDRAM_IF/U8469/Y (OR2X1_RVT)         0.0834   1.0000            0.3265 &   5.6507 f
  I_SDRAM_TOP/I_SDRAM_IF/n5595 (net)
                               2   1.8755 
  I_SDRAM_TOP/I_SDRAM_IF/U8473/A2 (AO22X1_LVT)
                                            0.0136   0.0834   1.0000   0.0094   0.0094 &   5.6601 f
  I_SDRAM_TOP/I_SDRAM_IF/U8473/Y (AO22X1_LVT)        0.0801   1.0000            0.1719 &   5.8319 f
  I_SDRAM_TOP/I_SDRAM_IF/N3985 (net)
                               1   2.0387 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_/D (SDFFNARX1_HVT)
                                            0.0000   0.0801   1.0000   0.0000   0.0000 &   5.8319 f
  data arrival time                                                                        5.8319

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1220     7.2720
  clock reconvergence pessimism                                                 0.0696     7.3416
  clock uncertainty                                                            -0.1000     7.2416
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_/CLK (SDFFNARX1_HVT)                      7.2416 f
  library setup time                                          1.0000           -1.4412     5.8004
  data required time                                                                       5.8004
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8004
  data arrival time                                                                       -5.8319
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0316


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2298     3.2798
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK (SDFFNARX2_HVT)
                                                     0.0796                     0.0000     3.2798 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/Q (SDFFNARX2_HVT)
                                                     0.2481   1.0000            1.3266 &   4.6065 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_13 (net)
                               2   2.6101 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37141/A (NBUFFX8_RVT)
                                            0.0000   0.2481   1.0000   0.0000   0.0000 &   4.6065 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37141/Y (NBUFFX8_RVT)
                                                     0.0918   1.0000            0.3001 &   4.9066 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_4544 (net)
                               4  18.5404 
  I_SDRAM_TOP/I_SDRAM_IF/U9707/A2 (AO22X1_LVT)
                                            0.0039   0.0918   1.0000   0.0027   0.0037 &   4.9103 f
  I_SDRAM_TOP/I_SDRAM_IF/U9707/Y (AO22X1_LVT)        0.0600   1.0000            0.1688 &   5.0791 f
  I_SDRAM_TOP/I_SDRAM_IF/n6452 (net)
                               1   1.0883 
  I_SDRAM_TOP/I_SDRAM_IF/U9709/A1 (OR2X1_HVT)
                                            0.0000   0.0600   1.0000   0.0000   0.0000 &   5.0791 f
  I_SDRAM_TOP/I_SDRAM_IF/U9709/Y (OR2X1_HVT)         0.2557   1.0000            0.4755 &   5.5546 f
  I_SDRAM_TOP/I_SDRAM_IF/n6488 (net)
                               2   4.1449 
  I_SDRAM_TOP/I_SDRAM_IF/U9713/A2 (AO22X1_LVT)
                                            0.0157   0.2557   1.0000   0.0108   0.0109 &   5.5655 f
  I_SDRAM_TOP/I_SDRAM_IF/U9713/Y (AO22X1_LVT)        0.0635   1.0000            0.2814 &   5.8469 f
  I_SDRAM_TOP/I_SDRAM_IF/N4184 (net)
                               1   1.0396 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   5.8469 f
  data arrival time                                                                        5.8469

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1272     7.2772
  clock reconvergence pessimism                                                 0.0696     7.3468
  clock uncertainty                                                            -0.1000     7.2468
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__7_/CLK (SDFFNARX1_HVT)                       7.2468 f
  library setup time                                          1.0000           -1.4315     5.8153
  data required time                                                                       5.8153
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8153
  data arrival time                                                                       -5.8469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0315


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/Q (SDFFNARX1_HVT)
                                                     0.3079   1.0000            1.2030 &   4.5286 f
  I_SDRAM_TOP/I_SDRAM_IF/n17742 (net)
                               5   4.5647 
  I_SDRAM_TOP/I_SDRAM_IF/U10612/A1 (OA22X1_HVT)
                                            0.0443   0.3079   1.0000   0.0313   0.0313 &   4.5599 f
  I_SDRAM_TOP/I_SDRAM_IF/U10612/Y (OA22X1_HVT)       0.2382   1.0000            0.8495 &   5.4094 f
  I_SDRAM_TOP/I_SDRAM_IF/n7231 (net)
                               1   1.2005 
  I_SDRAM_TOP/I_SDRAM_IF/U10614/A1 (AND2X1_RVT)
                                            0.0212   0.2382   1.0000   0.0147   0.0147 &   5.4241 f
  I_SDRAM_TOP/I_SDRAM_IF/U10614/Y (AND2X1_RVT)       0.0783   1.0000            0.3004 &   5.7245 f
  I_SDRAM_TOP/I_SDRAM_IF/n8553 (net)
                               2   1.4100 
  I_SDRAM_TOP/I_SDRAM_IF/U11702/A2 (AO22X1_LVT)
                                            0.0000   0.0783   1.0000   0.0000   0.0000 &   5.7245 f
  I_SDRAM_TOP/I_SDRAM_IF/U11702/Y (AO22X1_LVT)       0.0544   1.0000            0.1645 &   5.8890 f
  I_SDRAM_TOP/I_SDRAM_IF/N2573 (net)
                               1   1.6313 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0544   1.0000   0.0000   0.0000 &   5.8890 f
  data arrival time                                                                        5.8890

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0870     7.3831
  clock uncertainty                                                            -0.1000     7.2831
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__11_/CLK (SDFFNARX1_HVT)                       7.2831 f
  library setup time                                          1.0000           -1.4255     5.8576
  data required time                                                                       5.8576
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8576
  data arrival time                                                                       -5.8890
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0314


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2607     3.3107
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__4_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3107 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__4_/Q (SDFFNARX1_HVT)
                                                     0.2291   1.0000            1.1287 &   4.4393 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_991 (net)
                               2   2.1520 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1470/A (NBUFFX2_LVT)
                                            0.0255   0.2291   1.0000   0.0176   0.0177 &   4.4570 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1470/Y (NBUFFX2_LVT)
                                                     0.0656   1.0000            0.1845 &   4.6415 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_901 (net)
                               4   3.3582 
  I_SDRAM_TOP/I_SDRAM_IF/U5489/A2 (AO22X1_HVT)
                                            0.0000   0.0656   1.0000   0.0000   0.0000 &   4.6415 f
  I_SDRAM_TOP/I_SDRAM_IF/U5489/Y (AO22X1_HVT)        0.1779   1.0000            0.5424 &   5.1839 f
  I_SDRAM_TOP/I_SDRAM_IF/n3346 (net)
                               1   1.0230 
  I_SDRAM_TOP/I_SDRAM_IF/U5490/A2 (OR2X1_HVT)
                                            0.0116   0.1779   1.0000   0.0080   0.0081 &   5.1920 f
  I_SDRAM_TOP/I_SDRAM_IF/U5490/Y (OR2X1_HVT)         0.1710   1.0000            0.4512 &   5.6432 f
  I_SDRAM_TOP/I_SDRAM_IF/n3699 (net)
                               2   1.6509 
  I_SDRAM_TOP/I_SDRAM_IF/U6187/A2 (AO22X1_LVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000 &   5.6432 f
  I_SDRAM_TOP/I_SDRAM_IF/U6187/Y (AO22X1_LVT)        0.0760   1.0000            0.2239 &   5.8671 f
  I_SDRAM_TOP/I_SDRAM_IF/N2487 (net)
                               1   1.1194 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0760   1.0000   0.0000   0.0000 &   5.8671 f
  data arrival time                                                                        5.8671

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.0801     7.3789
  clock uncertainty                                                            -0.1000     7.2789
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/CLK (SDFFNARX1_HVT)                       7.2789 f
  library setup time                                          1.0000           -1.4432     5.8357
  data required time                                                                       5.8357
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8357
  data arrival time                                                                       -5.8671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0314


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2586     3.3086
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/CLK (SDFFNARX1_HVT)
                                                     0.0799                     0.0000     3.3086 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/Q (SDFFNARX1_HVT)
                                                     0.4015   1.0000            1.2635 &   4.5721 f
  I_SDRAM_TOP/I_SDRAM_IF/n17429 (net)
                               5   7.2018 
  I_SDRAM_TOP/I_SDRAM_IF/U7857/A2 (AO22X1_HVT)
                                            0.1107   0.4015   1.0000   0.0703   0.0704 &   4.6424 f
  I_SDRAM_TOP/I_SDRAM_IF/U7857/Y (AO22X1_HVT)        0.1784   1.0000            0.8219 &   5.4644 f
  I_SDRAM_TOP/I_SDRAM_IF/n4805 (net)
                               1   1.0235 
  I_SDRAM_TOP/I_SDRAM_IF/U7858/A2 (OR2X1_RVT)
                                            0.0104   0.1784   1.0000   0.0072   0.0072 &   5.4716 f
  I_SDRAM_TOP/I_SDRAM_IF/U7858/Y (OR2X1_RVT)         0.0896   1.0000            0.2744 &   5.7460 f
  I_SDRAM_TOP/I_SDRAM_IF/n4985 (net)
                               2   2.3910 
  I_SDRAM_TOP/I_SDRAM_IF/U7859/A4 (AO22X1_LVT)
                                            0.0000   0.0896   1.0000   0.0000   0.0000 &   5.7460 f
  I_SDRAM_TOP/I_SDRAM_IF/U7859/Y (AO22X1_LVT)        0.0553   1.0000            0.1164 &   5.8625 f
  I_SDRAM_TOP/I_SDRAM_IF/N4160 (net)
                               1   0.6591 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0553   1.0000   0.0000   0.0000 &   5.8625 f
  data arrival time                                                                        5.8625

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1235     7.2735
  clock reconvergence pessimism                                                 0.0871     7.3606
  clock uncertainty                                                            -0.1000     7.2606
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/CLK (SDFFNARX1_HVT)                      7.2606 f
  library setup time                                          1.0000           -1.4295     5.8311
  data required time                                                                       5.8311
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8311
  data arrival time                                                                       -5.8625
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0313


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] (SRAM2RW64x32)
                                                     0.0342   1.0000            0.1115 &   1.3210 f
  I_SDRAM_TOP/net_sdram_if_wDQ[55] (net)
                               1   0.8720 
  I_SDRAM_TOP/sram_fixcell_40/A (NBUFFX4_HVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000 &   1.3210 f
  I_SDRAM_TOP/sram_fixcell_40/Y (NBUFFX4_HVT)        0.2230   1.0000            0.2886 &   1.6096 f
  I_SDRAM_TOP/sram_fixnet_40 (net)
                               1  10.9227 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.2230   1.0000   0.0000   0.0009 &   1.6105 f
  data arrival time                                                                        1.6105

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1058     3.1558
  clock reconvergence pessimism                                                 0.0347     3.1905
  clock uncertainty                                                            -0.1000     3.0905
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK (SDFFNARX1_HVT)                      3.0905 f
  library setup time                                          1.0000           -1.5113     1.5791
  data required time                                                                       1.5791
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5791
  data arrival time                                                                       -1.6105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0313


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641857070/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2709     3.3209
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3209 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/Q (SDFFNARX1_HVT)
                                                     0.3477   1.0000            1.2295 &   4.5504 f
  I_SDRAM_TOP/I_SDRAM_IF/n1787 (net)
                               5   5.6860 
  I_SDRAM_TOP/I_SDRAM_IF/U9079/A1 (OA22X1_HVT)
                                            0.0000   0.3477   1.0000   0.0000   0.0001 &   4.5505 f
  I_SDRAM_TOP/I_SDRAM_IF/U9079/Y (OA22X1_HVT)        0.2395   1.0000            0.8850 &   5.4355 f
  I_SDRAM_TOP/I_SDRAM_IF/n5889 (net)
                               1   1.2482 
  I_SDRAM_TOP/I_SDRAM_IF/U9080/A2 (AND2X1_RVT)
                                            0.0283   0.2395   1.0000   0.0196   0.0196 &   5.4551 f
  I_SDRAM_TOP/I_SDRAM_IF/U9080/Y (AND2X1_RVT)        0.0896   1.0000            0.3237 &   5.7788 f
  I_SDRAM_TOP/I_SDRAM_IF/n6046 (net)
                               2   2.2520 
  I_SDRAM_TOP/I_SDRAM_IF/U9081/A3 (AO22X1_LVT)
                                            0.0000   0.0896   1.0000   0.0000   0.0000 &   5.7788 f
  I_SDRAM_TOP/I_SDRAM_IF/U9081/Y (AO22X1_LVT)        0.0728   1.0000            0.1111 &   5.8899 f
  I_SDRAM_TOP/I_SDRAM_IF/N4145 (net)
                               1   0.6767 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0728   1.0000   0.0000   0.0000 &   5.8899 f
  data arrival time                                                                        5.8899

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0987     7.3938
  clock uncertainty                                                            -0.1000     7.2938
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK (SDFFNARX1_HVT)                       7.2938 f
  library setup time                                          1.0000           -1.4351     5.8587
  data required time                                                                       5.8587
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8587
  data arrival time                                                                       -5.8899
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0312


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58528/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/Q (SDFFNARX1_HVT)
                                                     0.3323   1.0000            1.2107 &   4.5382 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_156 (net)
                               5   5.2477 
  I_SDRAM_TOP/I_SDRAM_IF/U8080/A2 (AO22X1_RVT)
                                            0.0582   0.3323   1.0000   0.0377   0.0378 &   4.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/U8080/Y (AO22X1_RVT)        0.0814   1.0000            0.4935 &   5.0695 f
  I_SDRAM_TOP/I_SDRAM_IF/n4995 (net)
                               1   0.5805 
  I_SDRAM_TOP/I_SDRAM_IF/U8082/A1 (OR2X1_HVT)
                                            0.0000   0.0814   1.0000   0.0000   0.0000 &   5.0695 f
  I_SDRAM_TOP/I_SDRAM_IF/U8082/Y (OR2X1_HVT)         0.1756   1.0000            0.4373 &   5.5068 f
  I_SDRAM_TOP/I_SDRAM_IF/n5707 (net)
                               2   1.7969 
  I_SDRAM_TOP/I_SDRAM_IF/U8894/A2 (AO22X1_RVT)
                                            0.0087   0.1756   1.0000   0.0060   0.0061 &   5.5129 f
  I_SDRAM_TOP/I_SDRAM_IF/U8894/Y (AO22X1_RVT)        0.0845   1.0000            0.3744 &   5.8873 f
  I_SDRAM_TOP/I_SDRAM_IF/N3980 (net)
                               1   0.8314 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0000 &   5.8873 f
  data arrival time                                                                        5.8873

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1514     7.3014
  clock reconvergence pessimism                                                 0.1004     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_/CLK (SDFFNARX1_HVT)                      7.3017 f
  library setup time                                          1.0000           -1.4456     5.8561
  data required time                                                                       5.8561
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8561
  data arrival time                                                                       -5.8873
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0312


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2684     3.3184
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_/CLK (SDFFNARX1_HVT)
                                                     0.0868                     0.0000     3.3184 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_/Q (SDFFNARX1_HVT)
                                                     0.2356   1.0000            1.1469 &   4.4653 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1066] (net)
                               2   2.3537 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_2440/A (NBUFFX4_LVT)
                                            0.0246   0.2356   1.0000   0.0170   0.0171 &   4.4823 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_2440/Y (NBUFFX4_LVT)
                                                     0.0689   1.0000            0.2228 &   4.7051 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1870 (net)
                               4   3.7405 
  I_SDRAM_TOP/I_SDRAM_IF/U9912/A2 (AO22X1_HVT)
                                            0.0047   0.0689   1.0000   0.0033   0.0033 &   4.7084 f
  I_SDRAM_TOP/I_SDRAM_IF/U9912/Y (AO22X1_HVT)        0.1731   1.0000            0.5390 &   5.2474 f
  I_SDRAM_TOP/I_SDRAM_IF/n6623 (net)
                               1   0.8716 
  I_SDRAM_TOP/I_SDRAM_IF/U9913/A2 (OR2X1_HVT)
                                            0.0243   0.1731   1.0000   0.0171   0.0171 &   5.2645 f
  I_SDRAM_TOP/I_SDRAM_IF/U9913/Y (OR2X1_HVT)         0.1790   1.0000            0.4559 &   5.7205 f
  I_SDRAM_TOP/I_SDRAM_IF/n8047 (net)
                               2   1.9091 
  I_SDRAM_TOP/I_SDRAM_IF/U11372/A4 (AO22X1_LVT)
                                            0.0148   0.1790   1.0000   0.0103   0.0103 &   5.7308 f
  I_SDRAM_TOP/I_SDRAM_IF/U11372/Y (AO22X1_LVT)       0.0700   1.0000            0.1611 &   5.8919 f
  I_SDRAM_TOP/I_SDRAM_IF/n17797 (net)
                               1   0.7152 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0700   1.0000   0.0000   0.0000 &   5.8919 f
  data arrival time                                                                        5.8919

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1435     7.2935
  clock reconvergence pessimism                                                 0.0992     7.3928
  clock uncertainty                                                            -0.1000     7.2928
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_/CLK (SDFFNARX1_HVT)                       7.2928 f
  library setup time                                          1.0000           -1.4320     5.8607
  data required time                                                                       5.8607
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8607
  data arrival time                                                                       -5.8919
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0312


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2227     1.2227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_/CLK (SDFFARX1_RVT)
                                                     0.1264                     0.0000     1.2227 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_/Q (SDFFARX1_RVT)
                                                     0.1290   1.0000            0.5843 &   1.8070 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__23_ (net)
                               5   5.1375 
  I_SDRAM_TOP/I_SDRAM_IF/U2796/A2 (AO22X1_HVT)
                                            0.0071   0.1290   1.0000   0.0049   0.0050 &   1.8120 f
  I_SDRAM_TOP/I_SDRAM_IF/U2796/Y (AO22X1_HVT)        0.1912   1.0000            0.6085 &   2.4204 f
  I_SDRAM_TOP/I_SDRAM_IF/n1121 (net)
                               1   1.4602 
  I_SDRAM_TOP/I_SDRAM_IF/U2797/A2 (OR2X1_HVT)
                                            0.0260   0.1912   1.0000   0.0183   0.0183 &   2.4387 f
  I_SDRAM_TOP/I_SDRAM_IF/U2797/Y (OR2X1_HVT)         0.2726   1.0000            0.5287 &   2.9675 f
  I_SDRAM_TOP/I_SDRAM_IF/n2370 (net)
                               2   4.5843 
  I_SDRAM_TOP/I_SDRAM_IF/U2801/A2 (AO22X1_HVT)
                                            0.0108   0.2726   1.0000   0.0075   0.0076 &   2.9751 f
  I_SDRAM_TOP/I_SDRAM_IF/U2801/Y (AO22X1_HVT)        0.2286   1.0000            0.7623 &   3.7374 f
  I_SDRAM_TOP/I_SDRAM_IF/N1314 (net)
                               1   2.6256 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__19_/D (SDFFARX2_HVT)
                                            0.0207   0.2286   1.0000   0.0143   0.0144 &   3.7518 f
  data arrival time                                                                        3.7518

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0565     5.1565
  clock reconvergence pessimism                                                 0.0975     5.2541
  clock uncertainty                                                            -0.1000     5.1541
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__19_/CLK (SDFFARX2_HVT)                       5.1541 r
  library setup time                                          1.0000           -1.4333     3.7207
  data required time                                                                       3.7207
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7207
  data arrival time                                                                       -3.7518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0310


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2256     1.2256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__29_/CLK (SDFFARX2_HVT)
                                                     0.1107                     0.0000     1.2256 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__29_/Q (SDFFARX2_HVT)
                                                     0.2906   1.0000            1.4659 &   2.6915 f
  I_SDRAM_TOP/I_SDRAM_IF/n17725 (net)
                               5   7.1540 
  I_SDRAM_TOP/I_SDRAM_IF/U3184/A1 (OA22X1_HVT)
                                            0.0398   0.2906   1.0000   0.0274   0.0275 &   2.7190 f
  I_SDRAM_TOP/I_SDRAM_IF/U3184/Y (OA22X1_HVT)        0.2265   1.0000            0.8182 &   3.5372 f
  I_SDRAM_TOP/I_SDRAM_IF/n1341 (net)
                               1   0.8295 
  I_SDRAM_TOP/I_SDRAM_IF/U3187/A1 (AND2X1_HVT)
                                            0.0356   0.2265   1.0000   0.0254   0.0254 &   3.5626 f
  I_SDRAM_TOP/I_SDRAM_IF/U3187/Y (AND2X1_HVT)        0.1897   1.0000            0.4417 &   4.0042 f
  I_SDRAM_TOP/I_SDRAM_IF/n2889 (net)
                               2   2.0035 
  I_SDRAM_TOP/I_SDRAM_IF/U3188/A4 (AO22X1_HVT)
                                            0.0216   0.1897   1.0000   0.0146   0.0146 &   4.0188 f
  I_SDRAM_TOP/I_SDRAM_IF/U3188/Y (AO22X1_HVT)        0.1997   1.0000            0.4746 &   4.4935 f
  I_SDRAM_TOP/I_SDRAM_IF/N1989 (net)
                               1   1.7376 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_/D (SDFFARX1_RVT)
                                            0.0170   0.1997   1.0000   0.0117   0.0118 &   4.5052 f
  data arrival time                                                                        4.5052

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0603     5.1603
  clock reconvergence pessimism                                                 0.0976     5.2579
  clock uncertainty                                                            -0.1000     5.1579
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_/CLK (SDFFARX1_RVT)                       5.1579 r
  library setup time                                          1.0000           -0.6836     4.4742
  data required time                                                                       4.4742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4742
  data arrival time                                                                       -4.5052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0310


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2179     3.2679
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK (SDFFNARX1_HVT)
                                                     0.0681                     0.0000     3.2679 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/Q (SDFFNARX1_HVT)
                                                     0.3960   1.0000            1.2509 &   4.5188 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_320 (net)
                               5   7.0463 
  I_SDRAM_TOP/I_SDRAM_IF/U10274/A2 (AO22X1_HVT)
                                            0.0349   0.3960   1.0000   0.0242   0.0243 &   4.5431 f
  I_SDRAM_TOP/I_SDRAM_IF/U10274/Y (AO22X1_HVT)       0.1840   1.0000            0.8235 &   5.3666 f
  I_SDRAM_TOP/I_SDRAM_IF/n6902 (net)
                               1   1.2080 
  I_SDRAM_TOP/I_SDRAM_IF/U10276/A1 (OR2X1_RVT)
                                            0.0129   0.1840   1.0000   0.0089   0.0089 &   5.3756 f
  I_SDRAM_TOP/I_SDRAM_IF/U10276/Y (OR2X1_RVT)        0.0803   1.0000            0.3189 &   5.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/n8056 (net)
                               2   1.4189 
  I_SDRAM_TOP/I_SDRAM_IF/U10280/A2 (AO22X1_LVT)
                                            0.0000   0.0803   1.0000   0.0000   0.0000 &   5.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/U10280/Y (AO22X1_LVT)       0.0724   1.0000            0.1629 &   5.8574 f
  I_SDRAM_TOP/I_SDRAM_IF/N3695 (net)
                               1   1.3140 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0724   1.0000   0.0000   0.0000 &   5.8574 f
  data arrival time                                                                        5.8574

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1453     7.2953
  clock reconvergence pessimism                                                 0.0696     7.3649
  clock uncertainty                                                            -0.1000     7.2649
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/CLK (SDFFNARX1_HVT)                      7.2649 f
  library setup time                                          1.0000           -1.4381     5.8268
  data required time                                                                       5.8268
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8268
  data arrival time                                                                       -5.8574
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0306


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2292     1.2292
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__9_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2292 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__9_/Q (SDFFARX1_HVT)
                                                     0.3571   1.0000            1.3535 &   2.5826 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__9_ (net)
                               5   6.3816 
  I_SDRAM_TOP/I_SDRAM_IF/U3027/A2 (AO22X1_HVT)
                                            0.0000   0.3571   1.0000   0.0000   0.0001 &   2.5827 f
  I_SDRAM_TOP/I_SDRAM_IF/U3027/Y (AO22X1_HVT)        0.1695   1.0000            0.7733 &   3.3560 f
  I_SDRAM_TOP/I_SDRAM_IF/n1254 (net)
                               1   0.7564 
  I_SDRAM_TOP/I_SDRAM_IF/U3029/A1 (OR2X1_HVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000 &   3.3560 f
  I_SDRAM_TOP/I_SDRAM_IF/U3029/Y (OR2X1_HVT)         0.1834   1.0000            0.5185 &   3.8744 f
  I_SDRAM_TOP/I_SDRAM_IF/n2814 (net)
                               2   2.0474 
  I_SDRAM_TOP/I_SDRAM_IF/U3033/A2 (AO22X1_HVT)
                                            0.0179   0.1834   1.0000   0.0124   0.0124 &   3.8868 f
  I_SDRAM_TOP/I_SDRAM_IF/U3033/Y (AO22X1_HVT)        0.1781   1.0000            0.6393 &   4.5261 f
  I_SDRAM_TOP/I_SDRAM_IF/N1510 (net)
                               1   1.0338 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__25_/D (SDFFARX1_RVT)
                                            0.0000   0.1781   1.0000   0.0000   0.0000 &   4.5261 f
  data arrival time                                                                        4.5261

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0630     5.1630
  clock reconvergence pessimism                                                 0.0976     5.2606
  clock uncertainty                                                            -0.1000     5.1606
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__25_/CLK (SDFFARX1_RVT)                       5.1606 r
  library setup time                                          1.0000           -0.6649     4.4956
  data required time                                                                       4.4956
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4956
  data arrival time                                                                       -4.5261
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0305


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__10_/CLK (SDFFARX1_HVT)
                                                     0.1061                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__10_/Q (SDFFARX1_HVT)
                                                     0.3090   1.0000            1.3120 &   2.5324 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__10_ (net)
                               5   5.0498 
  I_SDRAM_TOP/I_SDRAM_IF/U2523/A2 (AO22X1_HVT)
                                            0.0411   0.3090   1.0000   0.0281   0.0282 &   2.5605 f
  I_SDRAM_TOP/I_SDRAM_IF/U2523/Y (AO22X1_HVT)        0.1896   1.0000            0.7563 &   3.3168 f
  I_SDRAM_TOP/I_SDRAM_IF/n986 (net)
                               1   1.3975 
  I_SDRAM_TOP/I_SDRAM_IF/U2525/A1 (OR2X1_HVT)
                                            0.0409   0.1896   1.0000   0.0290   0.0290 &   3.3458 f
  I_SDRAM_TOP/I_SDRAM_IF/U2525/Y (OR2X1_HVT)         0.2000   1.0000            0.5468 &   3.8926 f
  I_SDRAM_TOP/I_SDRAM_IF/n1855 (net)
                               2   2.5321 
  I_SDRAM_TOP/I_SDRAM_IF/U2529/A2 (AO22X1_HVT)
                                            0.0094   0.2000   1.0000   0.0065   0.0065 &   3.8992 f
  I_SDRAM_TOP/I_SDRAM_IF/U2529/Y (AO22X1_HVT)        0.1660   1.0000            0.6369 &   4.5361 f
  I_SDRAM_TOP/I_SDRAM_IF/N474 (net)
                               1   0.6485 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/D (SDFFARX1_RVT)
                                            0.0000   0.1660   1.0000   0.0000   0.0000 &   4.5361 f
  data arrival time                                                                        4.5361

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0566     5.1566
  clock reconvergence pessimism                                                 0.1154     5.2720
  clock uncertainty                                                            -0.1000     5.1720
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/CLK (SDFFARX1_RVT)                         5.1720 r
  library setup time                                          1.0000           -0.6661     4.5058
  data required time                                                                       4.5058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5058
  data arrival time                                                                       -4.5361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0303


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__28_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__28_/Q (SDFFNARX1_HVT)
                                                     0.3357   1.0000            1.2138 &   4.5393 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_448 (net)
                               5   5.3456 
  I_SDRAM_TOP/I_SDRAM_IF/U7303/A2 (AO22X1_HVT)
                                            0.0192   0.3357   1.0000   0.0133   0.0133 &   4.5526 f
  I_SDRAM_TOP/I_SDRAM_IF/U7303/Y (AO22X1_HVT)        0.1910   1.0000            0.7804 &   5.3330 f
  I_SDRAM_TOP/I_SDRAM_IF/n4387 (net)
                               1   1.4427 
  I_SDRAM_TOP/I_SDRAM_IF/U7305/A1 (OR2X1_RVT)
                                            0.0179   0.1910   1.0000   0.0124   0.0124 &   5.3454 f
  I_SDRAM_TOP/I_SDRAM_IF/U7305/Y (OR2X1_RVT)         0.0777   1.0000            0.3240 &   5.6694 f
  I_SDRAM_TOP/I_SDRAM_IF/n5037 (net)
                               2   1.3821 
  I_SDRAM_TOP/I_SDRAM_IF/U7306/A4 (AO22X1_RVT)
                                            0.0000   0.0777   1.0000   0.0000   0.0000 &   5.6694 f
  I_SDRAM_TOP/I_SDRAM_IF/U7306/Y (AO22X1_RVT)        0.0914   1.0000            0.2116 &   5.8810 f
  I_SDRAM_TOP/I_SDRAM_IF/N3425 (net)
                               1   1.2792 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0000 &   5.8810 f
  data arrival time                                                                        5.8810

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1465     7.2965
  clock reconvergence pessimism                                                 0.1025     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__8_/CLK (SDFFNARX1_HVT)                       7.2990 f
  library setup time                                          1.0000           -1.4481     5.8509
  data required time                                                                       5.8509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8509
  data arrival time                                                                       -5.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0300


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2230     1.2230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/CLK (SDFFARX1_HVT)
                                                     0.1122                     0.0000     1.2230 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/Q (SDFFARX1_HVT)
                                                     0.3244   1.0000            1.3260 &   2.5490 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__5_ (net)
                               5   5.4777 
  I_SDRAM_TOP/I_SDRAM_IF/U2414/A2 (AO22X1_HVT)
                                            0.0566   0.3244   1.0000   0.0399   0.0399 &   2.5889 f
  I_SDRAM_TOP/I_SDRAM_IF/U2414/Y (AO22X1_HVT)        0.1860   1.0000            0.7654 &   3.3543 f
  I_SDRAM_TOP/I_SDRAM_IF/n928 (net)
                               1   1.2823 
  I_SDRAM_TOP/I_SDRAM_IF/U2415/A2 (OR2X1_HVT)
                                            0.0428   0.1860   1.0000   0.0308   0.0308 &   3.3851 f
  I_SDRAM_TOP/I_SDRAM_IF/U2415/Y (OR2X1_HVT)         0.1943   1.0000            0.4746 &   3.8597 f
  I_SDRAM_TOP/I_SDRAM_IF/n1959 (net)
                               2   2.3639 
  I_SDRAM_TOP/I_SDRAM_IF/U3827/A2 (AO22X1_HVT)
                                            0.0345   0.1943   1.0000   0.0247   0.0247 &   3.8844 f
  I_SDRAM_TOP/I_SDRAM_IF/U3827/Y (AO22X1_HVT)        0.1673   1.0000            0.6339 &   4.5183 f
  I_SDRAM_TOP/I_SDRAM_IF/N1138 (net)
                               1   0.6877 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/D (SDFFARX1_RVT)
                                            0.0000   0.1673   1.0000   0.0000   0.0000 &   4.5183 f
  data arrival time                                                                        4.5183

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0976     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/CLK (SDFFARX1_RVT)                        5.1537 r
  library setup time                                          1.0000           -0.6655     4.4883
  data required time                                                                       4.4883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4883
  data arrival time                                                                       -4.5183
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0300


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__5_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0935     1.0935
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__5_/CLK (SDFFARX1_LVT)
                                                     0.1028                     0.0000     1.0935 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__5_/QN (SDFFARX1_LVT)
                                                     0.1475   1.0000            0.3285 &   1.4220 f
  I_PCI_TOP/mult_x_26_n806 (net)
                               3   6.5159 
  I_PCI_TOP/U7354/A (INVX4_HVT)             0.0043   0.1475   1.0000   0.0030   0.0031 &   1.4251 f
  I_PCI_TOP/U7354/Y (INVX4_HVT)                      0.2467   1.0000            0.2250 &   1.6501 r
  I_PCI_TOP/n8759 (net)       14  20.3913 
  I_PCI_TOP/U3435/A2 (AND2X1_HVT)           0.0000   0.2470   1.0000   0.0000   0.0012 &   1.6513 r
  I_PCI_TOP/U3435/Y (AND2X1_HVT)                     0.2386   1.0000            0.5560 &   2.2073 r
  I_PCI_TOP/n3537 (net)        3   3.1607 
  I_PCI_TOP/U3437/A2 (XOR3X1_HVT)           0.0000   0.2386   1.0000   0.0000   0.0000 &   2.2074 r
  I_PCI_TOP/U3437/Y (XOR3X1_HVT)                     0.3400   1.0000            1.6115 &   3.8189 f
  I_PCI_TOP/n3542 (net)        2   4.4273 
  I_PCI_TOP/U3444/A1 (XOR3X1_RVT)           0.0299   0.3400   1.0000   0.0204   0.0205 &   3.8393 f
  I_PCI_TOP/U3444/Y (XOR3X1_RVT)                     0.1370   1.0000            0.7744 &   4.6137 f
  I_PCI_TOP/n3531 (net)        1   2.3666 
  I_PCI_TOP/U3547/A (FADDX1_LVT)            0.0124   0.1370   1.0000   0.0086   0.0086 &   4.6223 f
  I_PCI_TOP/U3547/CO (FADDX1_LVT)                    0.0721   1.0000            0.2257 &   4.8480 f
  I_PCI_TOP/n3672 (net)        1   2.2828 
  I_PCI_TOP/U3659/CI (FADDX1_HVT)           0.0035   0.0721   1.0000   0.0025   0.0025 &   4.8505 f
  I_PCI_TOP/U3659/S (FADDX1_HVT)                     0.3136   1.0000            1.1416 &   5.9921 r
  I_PCI_TOP/n3642 (net)        1   2.6741 
  I_PCI_TOP/U3635/A (FADDX1_LVT)            0.0245   0.3136   1.0000   0.0170   0.0170 &   6.0091 r
  I_PCI_TOP/U3635/S (FADDX1_LVT)                     0.0831   1.0000            0.3757 &   6.3848 f
  I_PCI_TOP/n3549 (net)        1   1.8130 
  I_PCI_TOP/U3566/A (INVX1_HVT)             0.0244   0.0831   1.0000   0.0176   0.0176 &   6.4024 f
  I_PCI_TOP/U3566/Y (INVX1_HVT)                      0.1428   1.0000            0.1313 &   6.5337 r
  I_PCI_TOP/n3677 (net)        1   2.2072 
  I_PCI_TOP/U3661/B (FADDX1_LVT)            0.0000   0.1428   1.0000   0.0000   0.0000 &   6.5337 r
  I_PCI_TOP/U3661/CO (FADDX1_LVT)                    0.0779   1.0000            0.1758 &   6.7095 r
  I_PCI_TOP/n3837 (net)        1   2.4128 
  I_PCI_TOP/U3779/CI (FADDX1_LVT)           0.0104   0.0779   1.0000   0.0073   0.0073 &   6.7168 r
  I_PCI_TOP/U3779/CO (FADDX1_LVT)                    0.0894   1.0000            0.1562 &   6.8730 r
  I_PCI_TOP/n3980 (net)        1   3.1568 
  I_PCI_TOP/U3883/A (FADDX1_LVT)            0.0000   0.0894   1.0000   0.0000   0.0001 &   6.8731 r
  I_PCI_TOP/U3883/CO (FADDX1_LVT)                    0.0768   1.0000            0.1603 &   7.0334 r
  I_PCI_TOP/n4119 (net)        1   2.1745 
  I_PCI_TOP/U3986/CI (FADDX1_LVT)           0.0053   0.0768   1.0000   0.0036   0.0037 &   7.0370 r
  I_PCI_TOP/U3986/CO (FADDX1_LVT)                    0.0797   1.0000            0.1467 &   7.1838 r
  I_PCI_TOP/n4378 (net)        1   2.3675 
  I_PCI_TOP/U4176/CI (FADDX1_LVT)           0.0000   0.0797   1.0000   0.0000   0.0000 &   7.1838 r
  I_PCI_TOP/U4176/CO (FADDX1_LVT)                    0.0746   1.0000            0.1446 &   7.3284 r
  I_PCI_TOP/n4460 (net)        1   2.0813 
  I_PCI_TOP/U4231/CI (FADDX1_LVT)           0.0000   0.0746   1.0000   0.0000   0.0000 &   7.3284 r
  I_PCI_TOP/U4231/CO (FADDX1_LVT)                    0.0710   1.0000            0.1414 &   7.4698 r
  I_PCI_TOP/n4527 (net)        1   1.9730 
  I_PCI_TOP/U4276/CI (FADDX1_LVT)           0.0041   0.0710   1.0000   0.0028   0.0028 &   7.4726 r
  I_PCI_TOP/U4276/CO (FADDX1_LVT)                    0.0849   1.0000            0.1435 &   7.6161 r
  I_PCI_TOP/n5885 (net)        1   2.2682 
  I_PCI_TOP/U5312/CI (FADDX1_LVT)           0.0000   0.0849   1.0000   0.0000   0.0000 &   7.6161 r
  I_PCI_TOP/U5312/CO (FADDX1_LVT)                    0.0743   1.0000            0.1433 &   7.7594 r
  I_PCI_TOP/n5912 (net)        1   1.8342 
  I_PCI_TOP/U5329/CI (FADDX1_LVT)           0.0000   0.0743   1.0000   0.0000   0.0000 &   7.7594 r
  I_PCI_TOP/U5329/CO (FADDX1_LVT)                    0.0866   1.0000            0.1397 &   7.8991 r
  I_PCI_TOP/n7278 (net)        1   1.8585 
  I_PCI_TOP/U6367/CI (FADDX1_LVT)           0.0000   0.0866   1.0000   0.0000   0.0000 &   7.8991 r
  I_PCI_TOP/U6367/CO (FADDX1_LVT)                    0.0588   1.0000            0.1318 &   8.0309 r
  I_PCI_TOP/n5915 (net)        1   0.9559 
  I_PCI_TOP/U5331/A (INVX0_RVT)             0.0000   0.0588   1.0000   0.0000   0.0000 &   8.0309 r
  I_PCI_TOP/U5331/Y (INVX0_RVT)                      0.0440   1.0000            0.0594 &   8.0903 f
  I_PCI_TOP/I_PCI_CORE_N368 (net)
                               1   0.9880 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__31_/D (SDFFARX2_LVT)
                                            0.0000   0.0440   1.0000   0.0000   0.0000 &   8.0903 f
  data arrival time                                                                        8.0903

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9507     8.4507
  clock reconvergence pessimism                                                 0.0710     8.5217
  clock uncertainty                                                            -0.1000     8.4217
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__31_/CLK (SDFFARX2_LVT)                            8.4217 r
  library setup time                                          1.0000           -0.3614     8.0604
  data required time                                                                       8.0604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0604
  data arrival time                                                                       -8.0903
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0299


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2306     1.2306
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2306 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/Q (SDFFARX1_HVT)
                                                     0.2326   1.0000            1.3845 &   2.6151 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__19_ (net)
                               1   2.1659 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/A (INVX1_HVT)
                                            0.0061   0.2326   1.0000   0.0043   0.0044 &   2.6195 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/Y (INVX1_HVT)
                                                     0.1520   1.0000            0.2300 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_167 (net)
                               2   1.9102 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/A (INVX0_LVT)
                                            0.0000   0.1520   1.0000   0.0000   0.0000 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/Y (INVX0_LVT)
                                                     0.1528   1.0000            0.1776 &   3.0271 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_166 (net)
                               4   4.9941 
  I_SDRAM_TOP/I_SDRAM_IF/U2291/A2 (AO22X1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0001 &   3.0272 r
  I_SDRAM_TOP/I_SDRAM_IF/U2291/Y (AO22X1_HVT)        0.2500   1.0000            0.6344 &   3.6616 r
  I_SDRAM_TOP/I_SDRAM_IF/n866 (net)
                               1   1.9238 
  I_SDRAM_TOP/I_SDRAM_IF/U2293/A1 (OR2X1_HVT)
                                            0.0297   0.2500   1.0000   0.0206   0.0206 &   3.6822 r
  I_SDRAM_TOP/I_SDRAM_IF/U2293/Y (OR2X1_HVT)         0.1992   1.0000            0.4446 &   4.1268 r
  I_SDRAM_TOP/I_SDRAM_IF/n2043 (net)
                               2   2.3204 
  I_SDRAM_TOP/I_SDRAM_IF/U3936/A2 (AO22X1_HVT)
                                            0.0232   0.1992   1.0000   0.0161   0.0161 &   4.1429 r
  I_SDRAM_TOP/I_SDRAM_IF/U3936/Y (AO22X1_HVT)        0.2926   1.0000            0.7022 &   4.8452 r
  I_SDRAM_TOP/I_SDRAM_IF/N1900 (net)
                               1   3.0980 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/D (SDFFARX1_LVT)
                                            0.0481   0.2926   1.0000   0.0337   0.0338 &   4.8789 r
  data arrival time                                                                        4.8789

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0635     5.1635
  clock reconvergence pessimism                                                 0.0976     5.2610
  clock uncertainty                                                            -0.1000     5.1610
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/CLK (SDFFARX1_LVT)                        5.1610 r
  library setup time                                          1.0000           -0.3119     4.8491
  data required time                                                                       4.8491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8491
  data arrival time                                                                       -4.8789
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0298


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2753     3.3253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/Q (SDFFNARX1_HVT)
                                                     0.2799   1.0000            1.1825 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_897 (net)
                               5   3.7484 
  I_SDRAM_TOP/I_SDRAM_IF/U5471/A2 (AO22X1_HVT)
                                            0.0000   0.2799   1.0000   0.0000   0.0000 &   4.5078 f
  I_SDRAM_TOP/I_SDRAM_IF/U5471/Y (AO22X1_HVT)        0.1922   1.0000            0.7346 &   5.2424 f
  I_SDRAM_TOP/I_SDRAM_IF/n3335 (net)
                               1   1.4849 
  I_SDRAM_TOP/I_SDRAM_IF/U5472/A2 (OR2X1_RVT)
                                            0.0340   0.1922   1.0000   0.0237   0.0237 &   5.2661 f
  I_SDRAM_TOP/I_SDRAM_IF/U5472/Y (OR2X1_RVT)         0.0898   1.0000            0.2824 &   5.5485 f
  I_SDRAM_TOP/I_SDRAM_IF/n4891 (net)
                               2   2.3684 
  I_SDRAM_TOP/I_SDRAM_IF/U5476/A2 (AO22X1_RVT)
                                            0.0143   0.0898   1.0000   0.0102   0.0102 &   5.5587 f
  I_SDRAM_TOP/I_SDRAM_IF/U5476/Y (AO22X1_RVT)        0.0937   1.0000            0.3212 &   5.8799 f
  I_SDRAM_TOP/I_SDRAM_IF/N2644 (net)
                               1   1.5821 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/D (SDFFNARX1_HVT)
                                            0.0065   0.0937   1.0000   0.0045   0.0045 &   5.8844 f
  data arrival time                                                                        5.8844

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1444     7.2944
  clock reconvergence pessimism                                                 0.1055     7.3998
  clock uncertainty                                                            -0.1000     7.2998
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/CLK (SDFFNARX1_HVT)                       7.2998 f
  library setup time                                          1.0000           -1.4450     5.8548
  data required time                                                                       5.8548
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8548
  data arrival time                                                                       -5.8844
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0296


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2222     1.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/CLK (SDFFARX1_HVT)
                                                     0.1234                     0.0000     1.2222 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/Q (SDFFARX1_HVT)
                                                     0.3009   1.0000            1.3199 &   2.5421 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__24_ (net)
                               5   4.8327 
  I_SDRAM_TOP/I_SDRAM_IF/U2113/A2 (AO22X1_HVT)
                                            0.0422   0.3009   1.0000   0.0290   0.0290 &   2.5711 f
  I_SDRAM_TOP/I_SDRAM_IF/U2113/Y (AO22X1_HVT)        0.1809   1.0000            0.7400 &   3.3112 f
  I_SDRAM_TOP/I_SDRAM_IF/n767 (net)
                               1   1.1196 
  I_SDRAM_TOP/I_SDRAM_IF/U2114/A2 (OR2X1_HVT)
                                            0.0000   0.1809   1.0000   0.0000   0.0000 &   3.3112 f
  I_SDRAM_TOP/I_SDRAM_IF/U2114/Y (OR2X1_HVT)         0.2042   1.0000            0.4786 &   3.7898 f
  I_SDRAM_TOP/I_SDRAM_IF/n1669 (net)
                               2   2.6555 
  I_SDRAM_TOP/I_SDRAM_IF/U2118/A2 (AO22X1_HVT)
                                            0.0287   0.2042   1.0000   0.0184   0.0184 &   3.8081 f
  I_SDRAM_TOP/I_SDRAM_IF/U2118/Y (AO22X1_HVT)        0.1844   1.0000            0.6632 &   4.4714 f
  I_SDRAM_TOP/I_SDRAM_IF/N2202 (net)
                               1   1.2367 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__20_/D (SDFFARX1_RVT)
                                            0.0580   0.1844   1.0000   0.0418   0.0418 &   4.5132 f
  data arrival time                                                                        4.5132

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__20_/CLK (SDFFARX1_RVT)                       5.1533 r
  library setup time                                          1.0000           -0.6696     4.4837
  data required time                                                                       4.4837
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4837
  data arrival time                                                                       -4.5132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0295


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/Q (SDFFARX1_HVT)
                                                     0.3487   1.0000            1.3408 &   2.5626 f
  I_SDRAM_TOP/I_SDRAM_IF/n17712 (net)
                               5   6.1485 
  I_SDRAM_TOP/I_SDRAM_IF/U3411/A2 (AO22X1_HVT)
                                            0.0410   0.3487   1.0000   0.0284   0.0284 &   2.5911 f
  I_SDRAM_TOP/I_SDRAM_IF/U3411/Y (AO22X1_HVT)        0.1817   1.0000            0.7812 &   3.3723 f
  I_SDRAM_TOP/I_SDRAM_IF/n1493 (net)
                               1   1.1389 
  I_SDRAM_TOP/I_SDRAM_IF/U3413/A1 (OR2X1_HVT)
                                            0.0072   0.1817   1.0000   0.0050   0.0050 &   3.3772 f
  I_SDRAM_TOP/I_SDRAM_IF/U3413/Y (OR2X1_HVT)         0.3028   1.0000            0.6043 &   3.9816 f
  I_SDRAM_TOP/I_SDRAM_IF/n2117 (net)
                               2   5.3802 
  I_SDRAM_TOP/I_SDRAM_IF/U3417/A2 (AO22X1_HVT)
                                            0.0240   0.3028   1.0000   0.0166   0.0167 &   3.9983 f
  I_SDRAM_TOP/I_SDRAM_IF/U3417/Y (AO22X1_HVT)        0.1906   1.0000            0.7522 &   4.7505 f
  I_SDRAM_TOP/I_SDRAM_IF/N660 (net)
                               1   1.4311 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__30_/D (SDFFARX1_LVT)
                                            0.0159   0.1906   1.0000   0.0110   0.0110 &   4.7615 f
  data arrival time                                                                        4.7615

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0565     5.1565
  clock reconvergence pessimism                                                 0.0929     5.2494
  clock uncertainty                                                            -0.1000     5.1494
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__30_/CLK (SDFFARX1_LVT)                        5.1494 r
  library setup time                                          1.0000           -0.4172     4.7322
  data required time                                                                       4.7322
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7322
  data arrival time                                                                       -4.7615
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0293


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/CLK (SDFFARX1_HVT)
                                                     0.1182                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/Q (SDFFARX1_HVT)
                                                     0.3333   1.0000            1.3358 &   2.5555 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_27__18_ (net)
                               5   5.7229 
  I_SDRAM_TOP/I_SDRAM_IF/U11532/A2 (AO22X1_HVT)
                                            0.0000   0.3333   1.0000   0.0000   0.0001 &   2.5555 f
  I_SDRAM_TOP/I_SDRAM_IF/U11532/Y (AO22X1_HVT)       0.1859   1.0000            0.7727 &   3.3282 f
  I_SDRAM_TOP/I_SDRAM_IF/n8271 (net)
                               1   1.2761 
  I_SDRAM_TOP/I_SDRAM_IF/U11534/A1 (OR2X1_HVT)
                                            0.0243   0.1859   1.0000   0.0170   0.0170 &   3.3452 f
  I_SDRAM_TOP/I_SDRAM_IF/U11534/Y (OR2X1_HVT)        0.1701   1.0000            0.5199 &   3.8651 f
  I_SDRAM_TOP/I_SDRAM_IF/n9406 (net)
                               2   1.6157 
  I_SDRAM_TOP/I_SDRAM_IF/U11538/A2 (AO22X1_HVT)
                                            0.0073   0.1701   1.0000   0.0050   0.0051 &   3.8702 f
  I_SDRAM_TOP/I_SDRAM_IF/U11538/Y (AO22X1_HVT)       0.1785   1.0000            0.6286 &   4.4988 f
  I_SDRAM_TOP/I_SDRAM_IF/N1677 (net)
                               1   1.0461 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/D (SDFFARX1_RVT)
                                            0.0187   0.1785   1.0000   0.0130   0.0130 &   4.5118 f
  data arrival time                                                                        4.5118

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0975     5.2535
  clock uncertainty                                                            -0.1000     5.1535
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/CLK (SDFFARX1_RVT)                        5.1535 r
  library setup time                                          1.0000           -0.6710     4.4825
  data required time                                                                       4.4825
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4825
  data arrival time                                                                       -4.5118
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0293


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__0_/CLK (SDFFARX1_HVT)
                                                     0.1206                     0.0000     1.2200 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__0_/Q (SDFFARX1_HVT)
                                                     0.2912   1.0000            1.3118 &   2.5318 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_28__0_ (net)
                               5   4.5640 
  I_SDRAM_TOP/I_SDRAM_IF/U1135/A2 (AO22X1_HVT)
                                            0.0000   0.2912   1.0000   0.0000   0.0000 &   2.5319 f
  I_SDRAM_TOP/I_SDRAM_IF/U1135/Y (AO22X1_HVT)        0.1726   1.0000            0.7217 &   3.2535 f
  I_SDRAM_TOP/I_SDRAM_IF/n312 (net)
                               1   0.8548 
  I_SDRAM_TOP/I_SDRAM_IF/U1139/A1 (OR2X1_HVT)
                                            0.0131   0.1726   1.0000   0.0091   0.0091 &   3.2626 f
  I_SDRAM_TOP/I_SDRAM_IF/U1139/Y (OR2X1_HVT)         0.1725   1.0000            0.5111 &   3.7738 f
  I_SDRAM_TOP/I_SDRAM_IF/n1562 (net)
                               2   1.7002 
  I_SDRAM_TOP/I_SDRAM_IF/U1146/A2 (AO22X1_HVT)
                                            0.0185   0.1725   1.0000   0.0128   0.0128 &   3.7866 f
  I_SDRAM_TOP/I_SDRAM_IF/U1146/Y (AO22X1_HVT)        0.1946   1.0000            0.6481 &   4.4347 f
  I_SDRAM_TOP/I_SDRAM_IF/N1731 (net)
                               1   1.5701 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/D (SDFFARX1_RVT)
                                            0.0261   0.1946   1.0000   0.0183   0.0183 &   4.4531 f
  data arrival time                                                                        4.4531

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0397     5.1397
  clock reconvergence pessimism                                                 0.0703     5.2100
  clock uncertainty                                                            -0.1000     5.1100
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/CLK (SDFFARX1_RVT)                       5.1100 r
  library setup time                                          1.0000           -0.6861     4.4238
  data required time                                                                       4.4238
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4238
  data arrival time                                                                       -4.4531
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0292


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2179     3.2679
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK (SDFFNARX1_HVT)
                                                     0.0681                     0.0000     3.2679 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/Q (SDFFNARX1_HVT)
                                                     0.3960   1.0000            1.2509 &   4.5188 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_320 (net)
                               5   7.0463 
  I_SDRAM_TOP/I_SDRAM_IF/U10274/A2 (AO22X1_HVT)
                                            0.0349   0.3960   1.0000   0.0242   0.0243 &   4.5431 f
  I_SDRAM_TOP/I_SDRAM_IF/U10274/Y (AO22X1_HVT)       0.1840   1.0000            0.8235 &   5.3666 f
  I_SDRAM_TOP/I_SDRAM_IF/n6902 (net)
                               1   1.2080 
  I_SDRAM_TOP/I_SDRAM_IF/U10276/A1 (OR2X1_RVT)
                                            0.0129   0.1840   1.0000   0.0089   0.0089 &   5.3756 f
  I_SDRAM_TOP/I_SDRAM_IF/U10276/Y (OR2X1_RVT)        0.0803   1.0000            0.3189 &   5.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/n8056 (net)
                               2   1.4189 
  I_SDRAM_TOP/I_SDRAM_IF/U11380/A4 (AO22X1_LVT)
                                            0.0000   0.0803   1.0000   0.0000   0.0000 &   5.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/U11380/Y (AO22X1_LVT)       0.0742   1.0000            0.1207 &   5.8152 f
  I_SDRAM_TOP/I_SDRAM_IF/N3679 (net)
                               1   1.6319 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0000 &   5.8152 f
  data arrival time                                                                        5.8152

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0943     7.2443
  clock reconvergence pessimism                                                 0.0834     7.3277
  clock uncertainty                                                            -0.1000     7.2277
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/CLK (SDFFNARX1_HVT)                       7.2277 f
  library setup time                                          1.0000           -1.4417     5.7860
  data required time                                                                       5.7860
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7860
  data arrival time                                                                       -5.8152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0292


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__8_/CLK (SDFFARX1_RVT)
                                                     0.0917                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__8_/Q (SDFFARX1_RVT)
                                                     0.0880   1.0000            0.5232 &   1.7327 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_22__8_ (net)
                               1   1.8993 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_887/A (INVX1_HVT)
                                            0.0000   0.0880   1.0000   0.0000   0.0000 &   1.7327 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_887/Y (INVX1_HVT)
                                                     0.1539   1.0000            0.1399 &   1.8726 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_319 (net)
                               2   2.4356 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_886/A (INVX0_LVT)
                                            0.0139   0.1539   1.0000   0.0096   0.0096 &   1.8822 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_886/Y (INVX0_LVT)
                                                     0.0983   1.0000            0.0863 &   1.9686 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_318 (net)
                               4   3.4124 
  I_SDRAM_TOP/I_SDRAM_IF/U1919/A2 (AO22X1_HVT)
                                            0.0000   0.0983   1.0000   0.0000   0.0000 &   1.9686 f
  I_SDRAM_TOP/I_SDRAM_IF/U1919/Y (AO22X1_HVT)        0.2045   1.0000            0.5980 &   2.5666 f
  I_SDRAM_TOP/I_SDRAM_IF/n670 (net)
                               1   1.8981 
  I_SDRAM_TOP/I_SDRAM_IF/U1920/A2 (OR2X1_HVT)
                                            0.0349   0.2045   1.0000   0.0245   0.0246 &   2.5912 f
  I_SDRAM_TOP/I_SDRAM_IF/U1920/Y (OR2X1_HVT)         0.1748   1.0000            0.4696 &   3.0608 f
  I_SDRAM_TOP/I_SDRAM_IF/n1405 (net)
                               2   1.7679 
  I_SDRAM_TOP/I_SDRAM_IF/U1924/A2 (AO22X1_HVT)
                                            0.0177   0.1748   1.0000   0.0123   0.0123 &   3.0731 f
  I_SDRAM_TOP/I_SDRAM_IF/U1924/Y (AO22X1_HVT)        0.1987   1.0000            0.6544 &   3.7275 f
  I_SDRAM_TOP/I_SDRAM_IF/N1426 (net)
                               1   1.7038 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/D (SDFFARX1_HVT)
                                            0.0260   0.1987   1.0000   0.0182   0.0182 &   3.7457 f
  data arrival time                                                                        3.7457

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0499     5.1499
  clock reconvergence pessimism                                                 0.0703     5.2203
  clock uncertainty                                                            -0.1000     5.1203
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/CLK (SDFFARX1_HVT)                        5.1203 r
  library setup time                                          1.0000           -1.4036     3.7167
  data required time                                                                       3.7167
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7167
  data arrival time                                                                       -3.7457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0291


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2169     3.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/CLK (SDFFNARX1_HVT)
                                                     0.0675                     0.0000     3.2669 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/Q (SDFFNARX1_HVT)
                                                     0.2944   1.0000            1.1839 &   4.4508 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_757 (net)
                               5   4.1811 
  I_SDRAM_TOP/I_SDRAM_IF/U5353/A2 (AO22X1_HVT)
                                            0.0000   0.2944   1.0000   0.0000   0.0000 &   4.4509 f
  I_SDRAM_TOP/I_SDRAM_IF/U5353/Y (AO22X1_HVT)        0.1795   1.0000            0.7330 &   5.1839 f
  I_SDRAM_TOP/I_SDRAM_IF/n3282 (net)
                               1   1.0730 
  I_SDRAM_TOP/I_SDRAM_IF/U5357/A1 (OR2X1_RVT)
                                            0.0226   0.1795   1.0000   0.0158   0.0158 &   5.1997 f
  I_SDRAM_TOP/I_SDRAM_IF/U5357/Y (OR2X1_RVT)         0.0842   1.0000            0.3225 &   5.5222 f
  I_SDRAM_TOP/I_SDRAM_IF/n4541 (net)
                               2   1.9001 
  I_SDRAM_TOP/I_SDRAM_IF/U5363/A2 (AO22X1_RVT)
                                            0.0000   0.0842   1.0000   0.0000   0.0000 &   5.5222 f
  I_SDRAM_TOP/I_SDRAM_IF/U5363/Y (AO22X1_RVT)        0.0924   1.0000            0.3150 &   5.8372 f
  I_SDRAM_TOP/I_SDRAM_IF/N2919 (net)
                               1   1.4782 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__9_/D (SDFFNARX1_HVT)
                                            0.0054   0.0924   1.0000   0.0038   0.0038 &   5.8410 f
  data arrival time                                                                        5.8410

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2974
  clock reconvergence pessimism                                                 0.0696     7.3670
  clock uncertainty                                                            -0.1000     7.2670
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__9_/CLK (SDFFNARX1_HVT)                       7.2670 f
  library setup time                                          1.0000           -1.4550     5.8120
  data required time                                                                       5.8120
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8120
  data arrival time                                                                       -5.8410
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0290


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2294     3.2794
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2794 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/Q (SDFFNARX1_HVT)
                                                     0.3054   1.0000            1.2005 &   4.4799 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_5 (net)
                               2   4.4943 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2287/A (NBUFFX4_RVT)
                                            0.0136   0.3054   1.0000   0.0098   0.0099 &   4.4897 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2287/Y (NBUFFX4_RVT)
                                                     0.1313   1.0000            0.3750 &   4.8648 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1717 (net)
                               4  18.5409 
  I_SDRAM_TOP/I_SDRAM_IF/U9629/A2 (AO22X1_RVT)
                                            0.0085   0.1313   1.0000   0.0059   0.0069 &   4.8717 f
  I_SDRAM_TOP/I_SDRAM_IF/U9629/Y (AO22X1_RVT)        0.0867   1.0000            0.3379 &   5.2096 f
  I_SDRAM_TOP/I_SDRAM_IF/n6385 (net)
                               1   0.7709 
  I_SDRAM_TOP/I_SDRAM_IF/U9631/A1 (OR2X1_RVT)
                                            0.0000   0.0867   1.0000   0.0000   0.0000 &   5.2096 f
  I_SDRAM_TOP/I_SDRAM_IF/U9631/Y (OR2X1_RVT)         0.1012   1.0000            0.2677 &   5.4773 f
  I_SDRAM_TOP/I_SDRAM_IF/n9450 (net)
                               2   3.4594 
  I_SDRAM_TOP/I_SDRAM_IF/U12124/A2 (AO22X1_RVT)
                                            0.0047   0.1012   1.0000   0.0032   0.0033 &   5.4806 f
  I_SDRAM_TOP/I_SDRAM_IF/U12124/Y (AO22X1_RVT)       0.1126   1.0000            0.3532 &   5.8338 f
  I_SDRAM_TOP/I_SDRAM_IF/N4199 (net)
                               1   3.1804 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/D (SDFFNARX1_HVT)
                                            0.0078   0.1126   1.0000   0.0054   0.0055 &   5.8393 f
  data arrival time                                                                        5.8393

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1438     7.2938
  clock reconvergence pessimism                                                 0.0696     7.3634
  clock uncertainty                                                            -0.1000     7.2634
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK (SDFFNARX1_HVT)                      7.2634 f
  library setup time                                          1.0000           -1.4530     5.8104
  data required time                                                                       5.8104
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8104
  data arrival time                                                                       -5.8393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0289


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2315     3.2815
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__9_/CLK (SDFFNARX1_HVT)
                                                     0.0907                     0.0000     3.2815 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__9_/Q (SDFFNARX1_HVT)
                                                     0.3543   1.0000            1.2408 &   4.5223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_459 (net)
                               5   5.8718 
  I_SDRAM_TOP/I_SDRAM_IF/U8750/A4 (AO22X1_HVT)
                                            0.0277   0.3543   1.0000   0.0192   0.0192 &   4.5415 f
  I_SDRAM_TOP/I_SDRAM_IF/U8750/Y (AO22X1_HVT)        0.1815   1.0000            0.5658 &   5.1074 f
  I_SDRAM_TOP/I_SDRAM_IF/n5550 (net)
                               1   1.1420 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41330/A2 (OR2X1_HVT)
                                            0.0000   0.1815   1.0000   0.0000   0.0000 &   5.1074 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41330/Y (OR2X1_HVT)
                                                     0.2450   1.0000            0.5071 &   5.6145 f
  I_SDRAM_TOP/I_SDRAM_IF/n6018 (net)
                               2   3.8431 
  I_SDRAM_TOP/I_SDRAM_IF/U9229/A4 (AO22X1_LVT)
                                            0.0104   0.2450   1.0000   0.0072   0.0072 &   5.6217 f
  I_SDRAM_TOP/I_SDRAM_IF/U9229/Y (AO22X1_LVT)        0.0713   1.0000            0.1949 &   5.8166 f
  I_SDRAM_TOP/I_SDRAM_IF/N3398 (net)
                               1   0.9882 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0713   1.0000   0.0000   0.0000 &   5.8166 f
  data arrival time                                                                        5.8166

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0834     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/CLK (SDFFNARX1_HVT)                      7.2279 f
  library setup time                                          1.0000           -1.4401     5.7878
  data required time                                                                       5.7878
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7878
  data arrival time                                                                       -5.8166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0289


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58261/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/Q (SDFFNARX1_HVT)
                                                     0.3865   1.0000            1.2547 &   4.5803 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_727 (net)
                               5   6.7781 
  I_SDRAM_TOP/I_SDRAM_IF/U7764/A2 (AO22X1_HVT)
                                            0.0000   0.3865   1.0000   0.0000   0.0001 &   4.5803 f
  I_SDRAM_TOP/I_SDRAM_IF/U7764/Y (AO22X1_HVT)        0.1795   1.0000            0.8104 &   5.3908 f
  I_SDRAM_TOP/I_SDRAM_IF/n4724 (net)
                               1   1.0598 
  I_SDRAM_TOP/I_SDRAM_IF/U7766/A1 (OR2X1_RVT)
                                            0.0254   0.1795   1.0000   0.0180   0.0180 &   5.4087 f
  I_SDRAM_TOP/I_SDRAM_IF/U7766/Y (OR2X1_RVT)         0.0889   1.0000            0.3275 &   5.7362 f
  I_SDRAM_TOP/I_SDRAM_IF/n5519 (net)
                               2   2.2913 
  I_SDRAM_TOP/I_SDRAM_IF/U7770/A2 (AO22X1_LVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   5.7362 f
  I_SDRAM_TOP/I_SDRAM_IF/U7770/Y (AO22X1_LVT)        0.0527   1.0000            0.1639 &   5.9001 f
  I_SDRAM_TOP/I_SDRAM_IF/N2961 (net)
                               1   0.8272 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__19_/D (SDFFNARX1_HVT)
                                            0.0044   0.0527   1.0000   0.0030   0.0030 &   5.9031 f
  data arrival time                                                                        5.9031

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1445     7.2945
  clock reconvergence pessimism                                                 0.1056     7.4001
  clock uncertainty                                                            -0.1000     7.3001
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__19_/CLK (SDFFNARX1_HVT)                      7.3001 f
  library setup time                                          1.0000           -1.4256     5.8745
  data required time                                                                       5.8745
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8745
  data arrival time                                                                       -5.9031
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0287


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/Q (SDFFNARX1_HVT)
                                                     0.4122   1.0000            1.2615 &   4.5291 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_299 (net)
                               5   7.5018 
  I_SDRAM_TOP/I_SDRAM_IF/U10484/A2 (AO22X1_HVT)
                                            0.0773   0.4122   1.0000   0.0518   0.0519 &   4.5810 f
  I_SDRAM_TOP/I_SDRAM_IF/U10484/Y (AO22X1_HVT)       0.1882   1.0000            0.8418 &   5.4229 f
  I_SDRAM_TOP/I_SDRAM_IF/n7108 (net)
                               1   1.3451 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41130/A2 (OR2X1_RVT)
                                            0.0131   0.1882   1.0000   0.0091   0.0091 &   5.4320 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41130/Y (OR2X1_RVT)
                                                     0.0776   1.0000            0.2653 &   5.6972 f
  I_SDRAM_TOP/I_SDRAM_IF/n8483 (net)
                               2   1.3222 
  I_SDRAM_TOP/I_SDRAM_IF/U10489/A2 (AO22X1_LVT)
                                            0.0000   0.0776   1.0000   0.0000   0.0000 &   5.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/U10489/Y (AO22X1_LVT)       0.0694   1.0000            0.1559 &   5.8532 f
  I_SDRAM_TOP/I_SDRAM_IF/N3691 (net)
                               1   0.8202 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/D (SDFFNARX1_HVT)
                                            0.0052   0.0694   1.0000   0.0036   0.0036 &   5.8568 f
  data arrival time                                                                        5.8568

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1453     7.2953
  clock reconvergence pessimism                                                 0.0696     7.3649
  clock uncertainty                                                            -0.1000     7.2649
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK (SDFFNARX1_HVT)                      7.2649 f
  library setup time                                          1.0000           -1.4367     5.8282
  data required time                                                                       5.8282
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8282
  data arrival time                                                                       -5.8568
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0286


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2648     3.3148
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.3148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/Q (SDFFNARX1_HVT)
                                                     0.3615   1.0000            1.2377 &   4.5525 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_912 (net)
                               5   6.0730 
  I_SDRAM_TOP/I_SDRAM_IF/U8581/A2 (AO22X1_HVT)
                                            0.0431   0.3615   1.0000   0.0301   0.0302 &   4.5827 f
  I_SDRAM_TOP/I_SDRAM_IF/U8581/Y (AO22X1_HVT)        0.1750   1.0000            0.7840 &   5.3667 f
  I_SDRAM_TOP/I_SDRAM_IF/n5394 (net)
                               1   0.9220 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40983/A2 (OR2X1_RVT)
                                            0.0113   0.1750   1.0000   0.0079   0.0079 &   5.3745 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40983/Y (OR2X1_RVT)
                                                     0.0889   1.0000            0.2717 &   5.6462 f
  I_SDRAM_TOP/I_SDRAM_IF/n5710 (net)
                               2   2.3343 
  I_SDRAM_TOP/I_SDRAM_IF/U8896/A4 (AO22X1_RVT)
                                            0.0049   0.0889   1.0000   0.0034   0.0034 &   5.6496 f
  I_SDRAM_TOP/I_SDRAM_IF/U8896/Y (AO22X1_RVT)        0.0919   1.0000            0.2208 &   5.8705 f
  I_SDRAM_TOP/I_SDRAM_IF/N2655 (net)
                               1   1.4361 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__30_/D (SDFFNARX1_HVT)
                                            0.0034   0.0919   1.0000   0.0024   0.0024 &   5.8729 f
  data arrival time                                                                        5.8729

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1401     7.2901
  clock reconvergence pessimism                                                 0.0988     7.3889
  clock uncertainty                                                            -0.1000     7.2889
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__30_/CLK (SDFFNARX1_HVT)                       7.2889 f
  library setup time                                          1.0000           -1.4446     5.8443
  data required time                                                                       5.8443
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8443
  data arrival time                                                                       -5.8729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0286


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_/Q (SDFFNARX1_HVT)
                                                     0.2206   1.0000            1.1250 &   4.4525 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_657 (net)
                               2   1.8804 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1764/A (NBUFFX4_LVT)
                                            0.0000   0.2206   1.0000   0.0000   0.0000 &   4.4525 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1764/Y (NBUFFX4_LVT)
                                                     0.0651   1.0000            0.2110 &   4.6635 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1195 (net)
                               4   3.1254 
  I_SDRAM_TOP/I_SDRAM_IF/U6726/A2 (AO22X1_HVT)
                                            0.0000   0.0651   1.0000   0.0000   0.0000 &   4.6635 f
  I_SDRAM_TOP/I_SDRAM_IF/U6726/Y (AO22X1_HVT)        0.1775   1.0000            0.5416 &   5.2052 f
  I_SDRAM_TOP/I_SDRAM_IF/n4028 (net)
                               1   1.0094 
  I_SDRAM_TOP/I_SDRAM_IF/U6727/A2 (OR2X1_HVT)
                                            0.0104   0.1775   1.0000   0.0072   0.0072 &   5.2123 f
  I_SDRAM_TOP/I_SDRAM_IF/U6727/Y (OR2X1_HVT)         0.1707   1.0000            0.4507 &   5.6630 f
  I_SDRAM_TOP/I_SDRAM_IF/n5259 (net)
                               2   1.6407 
  I_SDRAM_TOP/I_SDRAM_IF/U8400/A2 (AO22X1_LVT)
                                            0.0000   0.1707   1.0000   0.0000   0.0000 &   5.6630 f
  I_SDRAM_TOP/I_SDRAM_IF/U8400/Y (AO22X1_LVT)        0.0510   1.0000            0.2226 &   5.8856 f
  I_SDRAM_TOP/I_SDRAM_IF/N3040 (net)
                               1   1.0081 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000 &   5.8856 f
  data arrival time                                                                        5.8856

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0870     7.3820
  clock uncertainty                                                            -0.1000     7.2820
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__3_/CLK (SDFFNARX1_HVT)                       7.2820 f
  library setup time                                          1.0000           -1.4248     5.8572
  data required time                                                                       5.8572
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8572
  data arrival time                                                                       -5.8856
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0285


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2286     1.2286
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__15_/CLK (SDFFARX1_RVT)
                                                     0.1325                     0.0000     1.2286 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__15_/Q (SDFFARX1_RVT)
                                                     0.1398   1.0000            0.5965 &   1.8251 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__15_ (net)
                               5   5.9557 
  I_SDRAM_TOP/I_SDRAM_IF/U2353/A1 (OA22X1_HVT)
                                            0.0000   0.1398   1.0000   0.0000   0.0001 &   1.8252 f
  I_SDRAM_TOP/I_SDRAM_IF/U2353/Y (OA22X1_HVT)        0.2589   1.0000            0.7344 &   2.5596 f
  I_SDRAM_TOP/I_SDRAM_IF/n895 (net)
                               1   1.8543 
  I_SDRAM_TOP/I_SDRAM_IF/U2354/A2 (AND2X1_HVT)
                                            0.0462   0.2589   1.0000   0.0331   0.0331 &   2.5927 f
  I_SDRAM_TOP/I_SDRAM_IF/U2354/Y (AND2X1_HVT)        0.1763   1.0000            0.4720 &   3.0647 f
  I_SDRAM_TOP/I_SDRAM_IF/n3211 (net)
                               2   1.6012 
  I_SDRAM_TOP/I_SDRAM_IF/U5228/A2 (AO22X1_HVT)
                                            0.0242   0.1763   1.0000   0.0170   0.0170 &   3.0817 f
  I_SDRAM_TOP/I_SDRAM_IF/U5228/Y (AO22X1_HVT)        0.2199   1.0000            0.6755 &   3.7572 f
  I_SDRAM_TOP/I_SDRAM_IF/N546 (net)
                               1   2.3690 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__11_/D (SDFFARX1_HVT)
                                            0.0073   0.2199   1.0000   0.0050   0.0051 &   3.7623 f
  data arrival time                                                                        3.7623

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0563     5.1563
  clock reconvergence pessimism                                                 0.0929     5.2493
  clock uncertainty                                                            -0.1000     5.1493
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__11_/CLK (SDFFARX1_HVT)                        5.1493 r
  library setup time                                          1.0000           -1.4153     3.7340
  data required time                                                                       3.7340
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7340
  data arrival time                                                                       -3.7623
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0283


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2326     3.2826
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__1_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2826 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__1_/Q (SDFFNARX1_HVT)
                                                     0.3325   1.0000            1.2264 &   4.5090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1081] (net)
                               5   5.2579 
  I_SDRAM_TOP/I_SDRAM_IF/U12037/A2 (AO22X1_RVT)
                                            0.0548   0.3325   1.0000   0.0368   0.0368 &   4.5458 f
  I_SDRAM_TOP/I_SDRAM_IF/U12037/Y (AO22X1_RVT)       0.0857   1.0000            0.5015 &   5.0473 f
  I_SDRAM_TOP/I_SDRAM_IF/n9238 (net)
                               1   0.9189 
  I_SDRAM_TOP/I_SDRAM_IF/U12039/A1 (OR2X1_RVT)
                                            0.0000   0.0857   1.0000   0.0000   0.0000 &   5.0473 f
  I_SDRAM_TOP/I_SDRAM_IF/U12039/Y (OR2X1_RVT)        0.0912   1.0000            0.2560 &   5.3033 f
  I_SDRAM_TOP/I_SDRAM_IF/n9322 (net)
                               2   2.5390 
  I_SDRAM_TOP/I_SDRAM_IF/U12043/A2 (AO22X2_RVT)
                                            0.0031   0.0912   1.0000   0.0022   0.0022 &   5.3055 f
  I_SDRAM_TOP/I_SDRAM_IF/U12043/Y (AO22X2_RVT)       0.1927   1.0000            0.4506 &   5.7561 f
  I_SDRAM_TOP/I_SDRAM_IF/n11035 (net)
                               1  13.8626 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__29_/D (SDFFNARX1_HVT)
                                            0.0215   0.1927   1.0000   0.0149   0.0162 &   5.7724 f
  data arrival time                                                                        5.7724

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1049     7.2549
  clock reconvergence pessimism                                                 0.0834     7.3383
  clock uncertainty                                                            -0.1000     7.2383
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__29_/CLK (SDFFNARX1_HVT)                       7.2383 f
  library setup time                                          1.0000           -1.4942     5.7441
  data required time                                                                       5.7441
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7441
  data arrival time                                                                       -5.7724
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0283


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__27_/CLK (SDFFARX1_HVT)
                                                     0.1271                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__27_/Q (SDFFARX1_HVT)
                                                     0.3211   1.0000            1.3350 &   2.5616 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_18__27_ (net)
                               5   5.3897 
  I_SDRAM_TOP/I_SDRAM_IF/U866/A2 (AO22X1_HVT)
                                            0.0000   0.3211   1.0000   0.0000   0.0000 &   2.5616 f
  I_SDRAM_TOP/I_SDRAM_IF/U866/Y (AO22X1_HVT)         0.2148   1.0000            0.7921 &   3.3538 f
  I_SDRAM_TOP/I_SDRAM_IF/n221 (net)
                               1   2.2036 
  I_SDRAM_TOP/I_SDRAM_IF/U867/A2 (OR2X1_HVT)
                                            0.0406   0.2148   1.0000   0.0283   0.0284 &   3.3821 f
  I_SDRAM_TOP/I_SDRAM_IF/U867/Y (OR2X1_HVT)          0.1717   1.0000            0.4725 &   3.8547 f
  I_SDRAM_TOP/I_SDRAM_IF/n2228 (net)
                               2   1.6678 
  I_SDRAM_TOP/I_SDRAM_IF/U4194/A2 (AO22X1_HVT)
                                            0.0000   0.1717   1.0000   0.0000   0.0000 &   3.8547 f
  I_SDRAM_TOP/I_SDRAM_IF/U4194/Y (AO22X1_HVT)        0.1914   1.0000            0.6440 &   4.4987 f
  I_SDRAM_TOP/I_SDRAM_IF/N1255 (net)
                               1   1.4658 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/D (SDFFARX1_RVT)
                                            0.0088   0.1914   1.0000   0.0061   0.0061 &   4.5048 f
  data arrival time                                                                        4.5048

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0569     5.1569
  clock reconvergence pessimism                                                 0.0975     5.2545
  clock uncertainty                                                            -0.1000     5.1545
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/CLK (SDFFARX1_RVT)                       5.1545 r
  library setup time                                          1.0000           -0.6779     4.4765
  data required time                                                                       4.4765
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4765
  data arrival time                                                                       -4.5048
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0282


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2189     1.2189
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/CLK (SDFFARX2_HVT)
                                                     0.1111                     0.0000     1.2189 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/Q (SDFFARX2_HVT)
                                                     0.3085   1.0000            1.6501 &   2.8690 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__31_ (net)
                               5   6.7130 
  I_SDRAM_TOP/I_SDRAM_IF/U4623/A2 (AO22X1_HVT)
                                            0.0000   0.3085   1.0000   0.0000   0.0001 &   2.8691 r
  I_SDRAM_TOP/I_SDRAM_IF/U4623/Y (AO22X1_HVT)        0.2332   1.0000            0.7373 &   3.6064 r
  I_SDRAM_TOP/I_SDRAM_IF/n2584 (net)
                               1   1.4778 
  I_SDRAM_TOP/I_SDRAM_IF/U4624/A2 (OR2X1_HVT)
                                            0.0000   0.2332   1.0000   0.0000   0.0000 &   3.6064 r
  I_SDRAM_TOP/I_SDRAM_IF/U4624/Y (OR2X1_HVT)         0.2837   1.0000            0.4572 &   4.0636 r
  I_SDRAM_TOP/I_SDRAM_IF/n2857 (net)
                               2   4.4645 
  I_SDRAM_TOP/I_SDRAM_IF/U4867/A4 (AO22X1_HVT)
                                            0.0140   0.2837   1.0000   0.0097   0.0098 &   4.0734 r
  I_SDRAM_TOP/I_SDRAM_IF/U4867/Y (AO22X1_HVT)        0.2130   1.0000            0.6249 &   4.6983 r
  I_SDRAM_TOP/I_SDRAM_IF/N831 (net)
                               1   0.9431 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__11_/D (SDFFARX1_RVT)
                                            0.0000   0.2130   1.0000   0.0000   0.0000 &   4.6983 r
  data arrival time                                                                        4.6983

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0470     5.1470
  clock reconvergence pessimism                                                 0.0703     5.2173
  clock uncertainty                                                            -0.1000     5.1173
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__11_/CLK (SDFFARX1_RVT)                        5.1173 r
  library setup time                                          1.0000           -0.4472     4.6701
  data required time                                                                       4.6701
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.6701
  data arrival time                                                                       -4.6983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0282


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2165     3.2665
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2665 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/Q (SDFFNARX1_HVT)
                                                     0.3369   1.0000            1.2119 &   4.4783 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_530 (net)
                               5   5.3783 
  I_SDRAM_TOP/I_SDRAM_IF/U8984/A1 (OA22X1_HVT)
                                            0.0239   0.3369   1.0000   0.0166   0.0166 &   4.4950 f
  I_SDRAM_TOP/I_SDRAM_IF/U8984/Y (OA22X1_HVT)        0.2503   1.0000            0.8892 &   5.3842 f
  I_SDRAM_TOP/I_SDRAM_IF/n5822 (net)
                               1   1.5834 
  I_SDRAM_TOP/I_SDRAM_IF/U8985/A2 (AND2X1_HVT)
                                            0.0613   0.2503   1.0000   0.0433   0.0433 &   5.4275 f
  I_SDRAM_TOP/I_SDRAM_IF/U8985/Y (AND2X1_HVT)        0.1853   1.0000            0.4733 &   5.9008 f
  I_SDRAM_TOP/I_SDRAM_IF/n6082 (net)
                               2   1.8666 
  I_SDRAM_TOP/I_SDRAM_IF/U9290/A2 (AO22X1_HVT)
                                            0.0169   0.1853   1.0000   0.0117   0.0117 &   5.9125 f
  I_SDRAM_TOP/I_SDRAM_IF/U9290/Y (AO22X1_HVT)        0.1670   1.0000            0.6261 &   6.5387 f
  I_SDRAM_TOP/I_SDRAM_IF/N3303 (net)
                               1   0.6808 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/D (SDFFNARX1_RVT)
                                            0.0097   0.1670   1.0000   0.0067   0.0067 &   6.5454 f
  data arrival time                                                                        6.5454

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0939     7.2439
  clock reconvergence pessimism                                                 0.0834     7.3272
  clock uncertainty                                                            -0.1000     7.2272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/CLK (SDFFNARX1_RVT)                      7.2272 f
  library setup time                                          1.0000           -0.7101     6.5172
  data required time                                                                       6.5172
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5172
  data arrival time                                                                       -6.5454
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0282


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__19_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__19_/Q (SDFFNARX1_HVT)
                                                     0.3247   1.0000            1.2013 &   4.5286 f
  I_SDRAM_TOP/I_SDRAM_IF/n17734 (net)
                               5   5.0352 
  I_SDRAM_TOP/I_SDRAM_IF/U7750/A2 (AO22X1_HVT)
                                            0.0000   0.3247   1.0000   0.0000   0.0000 &   4.5287 f
  I_SDRAM_TOP/I_SDRAM_IF/U7750/Y (AO22X1_HVT)        0.1722   1.0000            0.7494 &   5.2781 f
  I_SDRAM_TOP/I_SDRAM_IF/n4713 (net)
                               1   0.8396 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40762/A2 (OR2X1_RVT)
                                            0.0000   0.1722   1.0000   0.0000   0.0000 &   5.2781 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40762/Y (OR2X1_RVT)
                                                     0.0889   1.0000            0.2701 &   5.5482 f
  I_SDRAM_TOP/I_SDRAM_IF/n5224 (net)
                               2   2.3445 
  I_SDRAM_TOP/I_SDRAM_IF/U7755/A2 (AO22X1_RVT)
                                            0.0055   0.0889   1.0000   0.0038   0.0038 &   5.5520 f
  I_SDRAM_TOP/I_SDRAM_IF/U7755/Y (AO22X1_RVT)        0.0843   1.0000            0.3059 &   5.8579 f
  I_SDRAM_TOP/I_SDRAM_IF/N3115 (net)
                               1   0.8099 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__15_/D (SDFFNARX1_HVT)
                                            0.0060   0.0843   1.0000   0.0041   0.0041 &   5.8620 f
  data arrival time                                                                        5.8620

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0801     7.3763
  clock uncertainty                                                            -0.1000     7.2763
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__15_/CLK (SDFFNARX1_HVT)                      7.2763 f
  library setup time                                          1.0000           -1.4423     5.8340
  data required time                                                                       5.8340
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8340
  data arrival time                                                                       -5.8620
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0280


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614256794/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2231     1.2231
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__26_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2231 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__26_/Q (SDFFARX1_HVT)
                                                     0.3274   1.0000            1.3277 &   2.5508 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__26_ (net)
                               5   5.5596 
  I_SDRAM_TOP/I_SDRAM_IF/U3288/A2 (AO22X1_HVT)
                                            0.0286   0.3274   1.0000   0.0198   0.0198 &   2.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/U3288/Y (AO22X1_HVT)        0.1882   1.0000            0.7703 &   3.3410 f
  I_SDRAM_TOP/I_SDRAM_IF/n1408 (net)
                               1   1.3525 
  I_SDRAM_TOP/I_SDRAM_IF/U3290/A1 (OR2X1_HVT)
                                            0.0231   0.1882   1.0000   0.0160   0.0160 &   3.3571 f
  I_SDRAM_TOP/I_SDRAM_IF/U3290/Y (OR2X1_HVT)         0.1650   1.0000            0.5172 &   3.8743 f
  I_SDRAM_TOP/I_SDRAM_IF/n2791 (net)
                               2   1.4565 
  I_SDRAM_TOP/I_SDRAM_IF/U3294/A2 (AO22X1_HVT)
                                            0.0105   0.1650   1.0000   0.0073   0.0073 &   3.8816 f
  I_SDRAM_TOP/I_SDRAM_IF/U3294/Y (AO22X1_HVT)        0.1897   1.0000            0.6366 &   4.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/N1887 (net)
                               1   1.4109 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__22_/D (SDFFARX1_RVT)
                                            0.0121   0.1897   1.0000   0.0084   0.0084 &   4.5265 f
  data arrival time                                                                        4.5265

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0578     5.1578
  clock reconvergence pessimism                                                 0.1168     5.2746
  clock uncertainty                                                            -0.1000     5.1746
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__22_/CLK (SDFFARX1_RVT)                       5.1746 r
  library setup time                                          1.0000           -0.6758     4.4988
  data required time                                                                       4.4988
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4988
  data arrival time                                                                       -4.5265
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2280     3.2780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK (SDFFNARX1_HVT)
                                                     0.0846                     0.0000     3.2780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/Q (SDFFNARX1_HVT)
                                                     0.2302   1.0000            1.1403 &   4.4184 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_988 (net)
                               2   2.1851 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185/A (NBUFFX2_LVT)
                                            0.0235   0.2302   1.0000   0.0163   0.0163 &   4.4347 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185/Y (NBUFFX2_LVT)
                                                     0.0654   1.0000            0.1843 &   4.6190 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1616 (net)
                               4   3.2287 
  I_SDRAM_TOP/I_SDRAM_IF/U7149/A2 (AO22X1_HVT)
                                            0.0000   0.0654   1.0000   0.0000   0.0000 &   4.6190 f
  I_SDRAM_TOP/I_SDRAM_IF/U7149/Y (AO22X1_HVT)        0.1881   1.0000            0.5535 &   5.1725 f
  I_SDRAM_TOP/I_SDRAM_IF/n4292 (net)
                               1   1.3602 
  I_SDRAM_TOP/I_SDRAM_IF/U7151/A1 (OR2X1_RVT)
                                            0.0000   0.1881   1.0000   0.0000   0.0000 &   5.1725 f
  I_SDRAM_TOP/I_SDRAM_IF/U7151/Y (OR2X1_RVT)         0.0770   1.0000            0.3200 &   5.4925 f
  I_SDRAM_TOP/I_SDRAM_IF/n4606 (net)
                               2   1.2689 
  I_SDRAM_TOP/I_SDRAM_IF/U7155/A2 (AO22X1_RVT)
                                            0.0054   0.0770   1.0000   0.0038   0.0038 &   5.4962 f
  I_SDRAM_TOP/I_SDRAM_IF/U7155/Y (AO22X1_RVT)        0.0974   1.0000            0.3170 &   5.8133 f
  I_SDRAM_TOP/I_SDRAM_IF/N2484 (net)
                               1   1.9056 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/D (SDFFNARX1_HVT)
                                            0.0068   0.0974   1.0000   0.0047   0.0048 &   5.8180 f
  data arrival time                                                                        5.8180

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1037     7.2537
  clock reconvergence pessimism                                                 0.0834     7.3371
  clock uncertainty                                                            -0.1000     7.2371
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK (SDFFNARX1_HVT)                       7.2371 f
  library setup time                                          1.0000           -1.4468     5.7903
  data required time                                                                       5.7903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7903
  data arrival time                                                                       -5.8180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0277


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2715     3.3215
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/Q (SDFFNARX1_HVT)
                                                     0.3184   1.0000            1.2103 &   4.5319 f
  I_SDRAM_TOP/I_SDRAM_IF/n17392 (net)
                               5   4.8590 
  I_SDRAM_TOP/I_SDRAM_IF/U8631/A1 (OA22X1_HVT)
                                            0.0281   0.3184   1.0000   0.0195   0.0195 &   4.5514 f
  I_SDRAM_TOP/I_SDRAM_IF/U8631/Y (OA22X1_HVT)        0.2246   1.0000            0.8390 &   5.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/n5441 (net)
                               1   0.7805 
  I_SDRAM_TOP/I_SDRAM_IF/U8632/A2 (AND2X1_RVT)
                                            0.0000   0.2246   1.0000   0.0000   0.0000 &   5.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/U8632/Y (AND2X1_RVT)        0.0831   1.0000            0.3055 &   5.6959 f
  I_SDRAM_TOP/I_SDRAM_IF/n5931 (net)
                               2   1.7650 
  I_SDRAM_TOP/I_SDRAM_IF/U8633/A4 (AO22X1_LVT)
                                            0.0064   0.0831   1.0000   0.0044   0.0044 &   5.7003 f
  I_SDRAM_TOP/I_SDRAM_IF/U8633/Y (AO22X1_LVT)        0.0715   1.0000            0.1204 &   5.8207 f
  I_SDRAM_TOP/I_SDRAM_IF/N3161 (net)
                               1   1.4221 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0715   1.0000   0.0000   0.0000 &   5.8207 f
  data arrival time                                                                        5.8207

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1047     7.2547
  clock reconvergence pessimism                                                 0.0696     7.3244
  clock uncertainty                                                            -0.1000     7.2244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/CLK (SDFFNARX1_HVT)                      7.2244 f
  library setup time                                          1.0000           -1.4312     5.7932
  data required time                                                                       5.7932
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7932
  data arrival time                                                                       -5.8207
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0276


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614256794/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2230     1.2230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__10_/CLK (SDFFARX1_HVT)
                                                     0.1121                     0.0000     1.2230 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__10_/Q (SDFFARX1_HVT)
                                                     0.2951   1.0000            1.3080 &   2.5310 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__10_ (net)
                               5   4.6686 
  I_SDRAM_TOP/I_SDRAM_IF/U3291/A2 (AO22X1_HVT)
                                            0.0307   0.2951   1.0000   0.0212   0.0213 &   2.5522 f
  I_SDRAM_TOP/I_SDRAM_IF/U3291/Y (AO22X1_HVT)        0.1813   1.0000            0.7356 &   3.2878 f
  I_SDRAM_TOP/I_SDRAM_IF/n1410 (net)
                               1   1.1312 
  I_SDRAM_TOP/I_SDRAM_IF/U3293/A1 (OR2X1_HVT)
                                            0.0000   0.1813   1.0000   0.0000   0.0000 &   3.2878 f
  I_SDRAM_TOP/I_SDRAM_IF/U3293/Y (OR2X1_HVT)         0.1948   1.0000            0.5363 &   3.8241 f
  I_SDRAM_TOP/I_SDRAM_IF/n2792 (net)
                               2   2.3811 
  I_SDRAM_TOP/I_SDRAM_IF/U4787/A2 (AO22X1_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000 &   3.8241 f
  I_SDRAM_TOP/I_SDRAM_IF/U4787/Y (AO22X1_HVT)        0.1999   1.0000            0.6722 &   4.4963 f
  I_SDRAM_TOP/I_SDRAM_IF/N1871 (net)
                               1   1.7393 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__6_/D (SDFFARX1_RVT)
                                            0.0341   0.1999   1.0000   0.0245   0.0245 &   4.5208 f
  data arrival time                                                                        4.5208

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0578     5.1578
  clock reconvergence pessimism                                                 0.1168     5.2746
  clock uncertainty                                                            -0.1000     5.1746
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__6_/CLK (SDFFARX1_RVT)                        5.1746 r
  library setup time                                          1.0000           -0.6812     4.4934
  data required time                                                                       4.4934
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4934
  data arrival time                                                                       -4.5208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2137     1.2137
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__19_/CLK (SDFFARX1_RVT)
                                                     0.1088                     0.0000     1.2137 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__19_/Q (SDFFARX1_RVT)
                                                     0.1515   1.0000            0.5908 &   1.8045 f
  I_SDRAM_TOP/I_SDRAM_IF/n1808 (net)
                               5   6.8571 
  I_SDRAM_TOP/I_SDRAM_IF/U3082/A1 (OA22X1_HVT)
                                            0.0000   0.1515   1.0000   0.0000   0.0001 &   1.8046 f
  I_SDRAM_TOP/I_SDRAM_IF/U3082/Y (OA22X1_HVT)        0.2282   1.0000            0.7033 &   2.5079 f
  I_SDRAM_TOP/I_SDRAM_IF/n1281 (net)
                               1   0.8706 
  I_SDRAM_TOP/I_SDRAM_IF/U3083/A2 (AND2X1_HVT)
                                            0.0334   0.2282   1.0000   0.0230   0.0230 &   2.5309 f
  I_SDRAM_TOP/I_SDRAM_IF/U3083/Y (AND2X1_HVT)        0.2196   1.0000            0.4817 &   3.0126 f
  I_SDRAM_TOP/I_SDRAM_IF/n3180 (net)
                               2   2.8730 
  I_SDRAM_TOP/I_SDRAM_IF/U5208/A2 (AO22X1_HVT)
                                            0.0401   0.2196   1.0000   0.0281   0.0281 &   3.0407 f
  I_SDRAM_TOP/I_SDRAM_IF/U5208/Y (AO22X1_HVT)        0.2205   1.0000            0.7116 &   3.7523 f
  I_SDRAM_TOP/I_SDRAM_IF/N958 (net)
                               1   2.3801 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/D (SDFFARX1_HVT)
                                            0.0367   0.2205   1.0000   0.0263   0.0263 &   3.7787 f
  data arrival time                                                                        3.7787

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0576     5.1576
  clock reconvergence pessimism                                                 0.0975     5.2551
  clock uncertainty                                                            -0.1000     5.1551
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/CLK (SDFFARX1_HVT)                       5.1551 r
  library setup time                                          1.0000           -1.4038     3.7513
  data required time                                                                       3.7513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7513
  data arrival time                                                                       -3.7787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58258/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2281     3.2781
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2781 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/Q (SDFFNARX1_HVT)
                                                     0.3252   1.0000            1.2170 &   4.4951 f
  I_SDRAM_TOP/I_SDRAM_IF/n1822 (net)
                               5   5.0504 
  I_SDRAM_TOP/I_SDRAM_IF/U6857/A2 (AO22X1_HVT)
                                            0.0331   0.3252   1.0000   0.0229   0.0230 &   4.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/U6857/Y (AO22X1_HVT)        0.1889   1.0000            0.7692 &   5.2873 f
  I_SDRAM_TOP/I_SDRAM_IF/n4104 (net)
                               1   1.3753 
  I_SDRAM_TOP/I_SDRAM_IF/U6858/A2 (OR2X1_RVT)
                                            0.0452   0.1889   1.0000   0.0326   0.0326 &   5.3199 f
  I_SDRAM_TOP/I_SDRAM_IF/U6858/Y (OR2X1_RVT)         0.1010   1.0000            0.2918 &   5.6117 f
  I_SDRAM_TOP/I_SDRAM_IF/n4869 (net)
                               2   3.3328 
  I_SDRAM_TOP/I_SDRAM_IF/U7935/A4 (AO22X1_RVT)
                                            0.0114   0.1010   1.0000   0.0077   0.0078 &   5.6195 f
  I_SDRAM_TOP/I_SDRAM_IF/U7935/Y (AO22X1_RVT)        0.0881   1.0000            0.2192 &   5.8387 f
  I_SDRAM_TOP/I_SDRAM_IF/N4170 (net)
                               1   0.9123 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000 &   5.8387 f
  data arrival time                                                                        5.8387

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1038     7.2538
  clock reconvergence pessimism                                                 0.0984     7.3522
  clock uncertainty                                                            -0.1000     7.2522
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/CLK (SDFFNARX1_HVT)                      7.2522 f
  library setup time                                          1.0000           -1.4408     5.8114
  data required time                                                                       5.8114
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8114
  data arrival time                                                                       -5.8387
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0273


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/Q (SDFFNARX1_HVT)
                                                     0.3299   1.0000            1.2146 &   4.5417 f
  I_SDRAM_TOP/I_SDRAM_IF/n16277 (net)
                               5   5.1813 
  I_SDRAM_TOP/I_SDRAM_IF/U8054/A2 (AO22X1_HVT)
                                            0.0308   0.3299   1.0000   0.0206   0.0207 &   4.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/U8054/Y (AO22X1_HVT)        0.1829   1.0000            0.7665 &   5.3289 f
  I_SDRAM_TOP/I_SDRAM_IF/n4971 (net)
                               1   1.1781 
  I_SDRAM_TOP/I_SDRAM_IF/U8056/A1 (OR2X1_RVT)
                                            0.0097   0.1829   1.0000   0.0067   0.0067 &   5.3357 f
  I_SDRAM_TOP/I_SDRAM_IF/U8056/Y (OR2X1_RVT)         0.0843   1.0000            0.3260 &   5.6617 f
  I_SDRAM_TOP/I_SDRAM_IF/n5167 (net)
                               2   1.9521 
  I_SDRAM_TOP/I_SDRAM_IF/U8057/A4 (AO22X1_RVT)
                                            0.0122   0.0843   1.0000   0.0086   0.0086 &   5.6703 f
  I_SDRAM_TOP/I_SDRAM_IF/U8057/Y (AO22X1_RVT)        0.0861   1.0000            0.2099 &   5.8802 f
  I_SDRAM_TOP/I_SDRAM_IF/N3590 (net)
                               1   0.9474 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/D (SDFFNARX1_HVT)
                                            0.0077   0.0861   1.0000   0.0054   0.0054 &   5.8856 f
  data arrival time                                                                        5.8856

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.1055     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/CLK (SDFFNARX1_HVT)                      7.3014 f
  library setup time                                          1.0000           -1.4431     5.8583
  data required time                                                                       5.8583
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8583
  data arrival time                                                                       -5.8856
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0272


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641257064/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__14_/CLK (SDFFNARX1_HVT)
                                                     0.0657                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__14_/Q (SDFFNARX1_HVT)
                                                     0.3139   1.0000            1.1952 &   4.5201 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_805 (net)
                               5   4.7299 
  I_SDRAM_TOP/I_SDRAM_IF/U8647/A2 (AO22X1_HVT)
                                            0.0264   0.3139   1.0000   0.0183   0.0183 &   4.5384 f
  I_SDRAM_TOP/I_SDRAM_IF/U8647/Y (AO22X1_HVT)        0.1729   1.0000            0.7413 &   5.2797 f
  I_SDRAM_TOP/I_SDRAM_IF/n5453 (net)
                               1   0.8650 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41300/A2 (OR2X1_HVT)
                                            0.0000   0.1729   1.0000   0.0000   0.0000 &   5.2797 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41300/Y (OR2X1_HVT)
                                                     0.1660   1.0000            0.4437 &   5.7234 f
  I_SDRAM_TOP/I_SDRAM_IF/n5829 (net)
                               2   1.4889 
  I_SDRAM_TOP/I_SDRAM_IF/U8649/A4 (AO22X1_LVT)
                                            0.0209   0.1660   1.0000   0.0146   0.0146 &   5.7380 f
  I_SDRAM_TOP/I_SDRAM_IF/U8649/Y (AO22X1_LVT)        0.0527   1.0000            0.1553 &   5.8932 f
  I_SDRAM_TOP/I_SDRAM_IF/N2829 (net)
                               1   0.7069 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0000 &   5.8932 f
  data arrival time                                                                        5.8932

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.1003     7.3991
  clock uncertainty                                                            -0.1000     7.2991
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/CLK (SDFFNARX1_HVT)                      7.2991 f
  library setup time                                          1.0000           -1.4330     5.8661
  data required time                                                                       5.8661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8661
  data arrival time                                                                       -5.8932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0271


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58256/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2166     3.2666
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2666 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/Q (SDFFNARX1_HVT)
                                                     0.3564   1.0000            1.2247 &   4.4913 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_523 (net)
                               5   5.9294 
  I_SDRAM_TOP/I_SDRAM_IF/U5934/A2 (AO22X1_HVT)
                                            0.0644   0.3564   1.0000   0.0453   0.0453 &   4.5366 f
  I_SDRAM_TOP/I_SDRAM_IF/U5934/Y (AO22X1_HVT)        0.1829   1.0000            0.7889 &   5.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/n3562 (net)
                               1   1.1753 
  I_SDRAM_TOP/I_SDRAM_IF/U5936/A1 (OR2X1_RVT)
                                            0.0178   0.1829   1.0000   0.0123   0.0123 &   5.3379 f
  I_SDRAM_TOP/I_SDRAM_IF/U5936/Y (OR2X1_RVT)         0.0898   1.0000            0.3312 &   5.6691 f
  I_SDRAM_TOP/I_SDRAM_IF/n5421 (net)
                               2   2.3797 
  I_SDRAM_TOP/I_SDRAM_IF/U5941/A2 (AO22X1_LVT)
                                            0.0042   0.0898   1.0000   0.0029   0.0030 &   5.6721 f
  I_SDRAM_TOP/I_SDRAM_IF/U5941/Y (AO22X1_LVT)        0.0453   1.0000            0.1672 &   5.8392 f
  I_SDRAM_TOP/I_SDRAM_IF/N3307 (net)
                               1   1.0616 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__17_/D (SDFFNARX1_HVT)
                                            0.0023   0.0453   1.0000   0.0016   0.0016 &   5.8408 f
  data arrival time                                                                        5.8408

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0947     7.2447
  clock reconvergence pessimism                                                 0.0969     7.3416
  clock uncertainty                                                            -0.1000     7.2416
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__17_/CLK (SDFFNARX1_HVT)                      7.2416 f
  library setup time                                          1.0000           -1.4278     5.8137
  data required time                                                                       5.8137
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8137
  data arrival time                                                                       -5.8408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0271


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__9_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__9_/Q (SDFFNARX1_HVT)
                                                     0.3286   1.0000            1.2122 &   4.5149 f
  I_SDRAM_TOP/I_SDRAM_IF/n13393 (net)
                               5   5.1454 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41105/A2 (AO22X1_HVT)
                                            0.0000   0.3286   1.0000   0.0000   0.0000 &   4.5150 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41105/Y (AO22X1_HVT)
                                                     0.1883   1.0000            0.7714 &   5.2864 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22168 (net)
                               1   1.3562 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41104/A1 (OR2X1_RVT)
                                            0.0409   0.1883   1.0000   0.0294   0.0294 &   5.3158 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41104/Y (OR2X1_RVT)
                                                     0.0893   1.0000            0.3356 &   5.6514 f
  I_SDRAM_TOP/I_SDRAM_IF/n6885 (net)
                               2   2.3818 
  I_SDRAM_TOP/I_SDRAM_IF/U10261/A2 (AO22X1_LVT)
                                            0.0097   0.0893   1.0000   0.0067   0.0067 &   5.6581 f
  I_SDRAM_TOP/I_SDRAM_IF/U10261/Y (AO22X1_LVT)       0.0572   1.0000            0.1709 &   5.8290 f
  I_SDRAM_TOP/I_SDRAM_IF/N3422 (net)
                               1   1.4916 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0572   1.0000   0.0000   0.0000 &   5.8290 f
  data arrival time                                                                        5.8290

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1066     7.2566
  clock reconvergence pessimism                                                 0.0696     7.3262
  clock uncertainty                                                            -0.1000     7.2262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__5_/CLK (SDFFNARX1_HVT)                       7.2262 f
  library setup time                                          1.0000           -1.4242     5.8020
  data required time                                                                       5.8020
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8020
  data arrival time                                                                       -5.8290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0270


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641857070/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/Q (SDFFNARX1_HVT)
                                                     0.3696   1.0000            1.2438 &   4.5634 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1064] (net)
                               5   6.3019 
  I_SDRAM_TOP/I_SDRAM_IF/U7354/A2 (AO22X1_HVT)
                                            0.0322   0.3696   1.0000   0.0223   0.0223 &   4.5858 f
  I_SDRAM_TOP/I_SDRAM_IF/U7354/Y (AO22X1_HVT)        0.1864   1.0000            0.8039 &   5.3897 f
  I_SDRAM_TOP/I_SDRAM_IF/n4423 (net)
                               1   1.2894 
  I_SDRAM_TOP/I_SDRAM_IF/U7356/A1 (OR2X1_HVT)
                                            0.0366   0.1864   1.0000   0.0263   0.0263 &   5.4160 f
  I_SDRAM_TOP/I_SDRAM_IF/U7356/Y (OR2X1_HVT)         0.1886   1.0000            0.5363 &   5.9523 f
  I_SDRAM_TOP/I_SDRAM_IF/n4987 (net)
                               2   2.1992 
  I_SDRAM_TOP/I_SDRAM_IF/U8074/A2 (AO22X1_HVT)
                                            0.0149   0.1886   1.0000   0.0103   0.0104 &   5.9626 f
  I_SDRAM_TOP/I_SDRAM_IF/U8074/Y (AO22X1_HVT)        0.1738   1.0000            0.6380 &   6.6007 f
  I_SDRAM_TOP/I_SDRAM_IF/N2380 (net)
                               1   0.8968 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__8_/D (SDFFNARX1_RVT)
                                            0.0165   0.1738   1.0000   0.0114   0.0114 &   6.6121 f
  data arrival time                                                                        6.6121

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1438     7.2938
  clock reconvergence pessimism                                                 0.0987     7.3925
  clock uncertainty                                                            -0.1000     7.2925
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__8_/CLK (SDFFNARX1_RVT)                        7.2925 f
  library setup time                                          1.0000           -0.7075     6.5851
  data required time                                                                       6.5851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5851
  data arrival time                                                                       -6.6121
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0270


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614656798/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2207     1.2207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__19_/CLK (SDFFARX1_HVT)
                                                     0.1100                     0.0000     1.2207 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__19_/Q (SDFFARX1_HVT)
                                                     0.3230   1.0000            1.3235 &   2.5442 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_27__19_ (net)
                               5   5.4369 
  I_SDRAM_TOP/I_SDRAM_IF/U11446/A2 (AO22X1_HVT)
                                            0.0216   0.3230   1.0000   0.0149   0.0150 &   2.5592 f
  I_SDRAM_TOP/I_SDRAM_IF/U11446/Y (AO22X1_HVT)       0.1773   1.0000            0.7547 &   3.3139 f
  I_SDRAM_TOP/I_SDRAM_IF/n8166 (net)
                               1   0.9998 
  I_SDRAM_TOP/I_SDRAM_IF/U11448/A1 (OR2X1_HVT)
                                            0.0000   0.1773   1.0000   0.0000   0.0000 &   3.3139 f
  I_SDRAM_TOP/I_SDRAM_IF/U11448/Y (OR2X1_HVT)        0.1968   1.0000            0.5343 &   3.8482 f
  I_SDRAM_TOP/I_SDRAM_IF/n9503 (net)
                               2   2.4370 
  I_SDRAM_TOP/I_SDRAM_IF/U11452/A2 (AO22X1_HVT)
                                            0.0325   0.1968   1.0000   0.0227   0.0227 &   3.8709 f
  I_SDRAM_TOP/I_SDRAM_IF/U11452/Y (AO22X1_HVT)       0.1777   1.0000            0.6498 &   4.5207 f
  I_SDRAM_TOP/I_SDRAM_IF/N1690 (net)
                               1   1.0183 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/D (SDFFARX1_RVT)
                                            0.0098   0.1777   1.0000   0.0068   0.0068 &   4.5275 f
  data arrival time                                                                        4.5275

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0565     5.1565
  clock reconvergence pessimism                                                 0.1146     5.2711
  clock uncertainty                                                            -0.1000     5.1711
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/CLK (SDFFARX1_RVT)                       5.1711 r
  library setup time                                          1.0000           -0.6706     4.5005
  data required time                                                                       4.5005
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5005
  data arrival time                                                                       -4.5275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0270


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2583     3.3083
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3083 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/Q (SDFFNARX1_HVT)
                                                     0.2496   1.0000            1.1542 &   4.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/n7061 (net)
                               2   2.7965 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1707/A (NBUFFX2_LVT)
                                            0.0000   0.2496   1.0000   0.0000   0.0000 &   4.4626 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1707/Y (NBUFFX2_LVT)
                                                     0.0685   1.0000            0.1922 &   4.6547 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1138 (net)
                               4   2.9681 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41315/A2 (AO22X1_HVT)
                                            0.0000   0.0685   1.0000   0.0000   0.0000 &   4.6547 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41315/Y (AO22X1_HVT)
                                                     0.1675   1.0000            0.5313 &   5.1861 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22250 (net)
                               1   0.6974 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41314/A1 (OR2X1_RVT)
                                            0.0000   0.1675   1.0000   0.0000   0.0000 &   5.1861 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41314/Y (OR2X1_RVT)
                                                     0.0797   1.0000            0.3074 &   5.4935 f
  I_SDRAM_TOP/I_SDRAM_IF/n6973 (net)
                               2   1.5304 
  I_SDRAM_TOP/I_SDRAM_IF/U10351/A2 (AO22X1_RVT)
                                            0.0042   0.0797   1.0000   0.0029   0.0029 &   5.4964 f
  I_SDRAM_TOP/I_SDRAM_IF/U10351/Y (AO22X1_RVT)       0.0950   1.0000            0.3154 &   5.8118 f
  I_SDRAM_TOP/I_SDRAM_IF/N3958 (net)
                               1   1.6947 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0950   1.0000   0.0000   0.0000 &   5.8118 f
  data arrival time                                                                        5.8118

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1066     7.2566
  clock reconvergence pessimism                                                 0.0696     7.3262
  clock uncertainty                                                            -0.1000     7.2262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__3_/CLK (SDFFNARX1_HVT)                       7.2262 f
  library setup time                                          1.0000           -1.4414     5.7849
  data required time                                                                       5.7849
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7849
  data arrival time                                                                       -5.8118
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0269


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK (SDFFNARX1_HVT)
                                                     0.0673                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/Q (SDFFNARX1_HVT)
                                                     0.2343   1.0000            1.1310 &   4.4560 f
  I_SDRAM_TOP/I_SDRAM_IF/n17795 (net)
                               2   2.3174 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_100_inst_6317/A (NBUFFX2_RVT)
                                            0.0185   0.2343   1.0000   0.0128   0.0128 &   4.4688 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_100_inst_6317/Y (NBUFFX2_RVT)
                                                     0.0921   1.0000            0.2949 &   4.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_100_18 (net)
                               4   4.8055 
  I_SDRAM_TOP/I_SDRAM_IF/U7386/A2 (AO22X1_HVT)
                                            0.0000   0.0921   1.0000   0.0000   0.0001 &   4.7638 f
  I_SDRAM_TOP/I_SDRAM_IF/U7386/Y (AO22X1_HVT)        0.1814   1.0000            0.5678 &   5.3316 f
  I_SDRAM_TOP/I_SDRAM_IF/n4442 (net)
                               1   1.1394 
  I_SDRAM_TOP/I_SDRAM_IF/U7388/A1 (OR2X1_RVT)
                                            0.0154   0.1814   1.0000   0.0107   0.0107 &   5.3423 f
  I_SDRAM_TOP/I_SDRAM_IF/U7388/Y (OR2X1_RVT)         0.1076   1.0000            0.3480 &   5.6903 f
  I_SDRAM_TOP/I_SDRAM_IF/n5628 (net)
                               2   3.8892 
  I_SDRAM_TOP/I_SDRAM_IF/U7392/A2 (AO22X1_LVT)
                                            0.0000   0.1076   1.0000   0.0000   0.0001 &   5.6904 f
  I_SDRAM_TOP/I_SDRAM_IF/U7392/Y (AO22X1_LVT)        0.0574   1.0000            0.1804 &   5.8708 f
  I_SDRAM_TOP/I_SDRAM_IF/N3112 (net)
                               1   1.1455 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0574   1.0000   0.0000   0.0000 &   5.8708 f
  data arrival time                                                                        5.8708

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.0801     7.3761
  clock uncertainty                                                            -0.1000     7.2761
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/CLK (SDFFNARX1_HVT)                      7.2761 f
  library setup time                                          1.0000           -1.4321     5.8440
  data required time                                                                       5.8440
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8440
  data arrival time                                                                       -5.8708
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0268


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58251/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2305     1.2305
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__1_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2305 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__1_/Q (SDFFARX1_HVT)
                                                     0.3016   1.0000            1.3195 &   2.5500 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__1_ (net)
                               5   4.8514 
  I_SDRAM_TOP/I_SDRAM_IF/U3189/A2 (AO22X1_HVT)
                                            0.0000   0.3016   1.0000   0.0000   0.0000 &   2.5500 f
  I_SDRAM_TOP/I_SDRAM_IF/U3189/Y (AO22X1_HVT)        0.1826   1.0000            0.7425 &   3.2925 f
  I_SDRAM_TOP/I_SDRAM_IF/n1343 (net)
                               1   1.1737 
  I_SDRAM_TOP/I_SDRAM_IF/U3191/A1 (OR2X1_HVT)
                                            0.0167   0.1826   1.0000   0.0116   0.0116 &   3.3041 f
  I_SDRAM_TOP/I_SDRAM_IF/U3191/Y (OR2X1_HVT)         0.1936   1.0000            0.5365 &   3.8406 f
  I_SDRAM_TOP/I_SDRAM_IF/n3218 (net)
                               2   2.3440 
  I_SDRAM_TOP/I_SDRAM_IF/U3196/A2 (AO22X1_HVT)
                                            0.0288   0.1936   1.0000   0.0205   0.0205 &   3.8610 f
  I_SDRAM_TOP/I_SDRAM_IF/U3196/Y (AO22X1_HVT)        0.1889   1.0000            0.6594 &   4.5204 f
  I_SDRAM_TOP/I_SDRAM_IF/N1324 (net)
                               1   1.3846 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__29_/D (SDFFARX1_RVT)
                                            0.0229   0.1889   1.0000   0.0159   0.0159 &   4.5363 f
  data arrival time                                                                        4.5363

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0626     5.1626
  clock reconvergence pessimism                                                 0.1177     5.2803
  clock uncertainty                                                            -0.1000     5.1803
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__29_/CLK (SDFFARX1_RVT)                       5.1803 r
  library setup time                                          1.0000           -0.6708     4.5095
  data required time                                                                       4.5095
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5095
  data arrival time                                                                       -4.5363
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0268


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_/Q (SDFFNARX1_HVT)
                                                     0.3405   1.0000            1.2201 &   4.5450 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_696 (net)
                               5   5.4817 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41297/A2 (AO22X1_HVT)
                                            0.0202   0.3405   1.0000   0.0140   0.0140 &   4.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41297/Y (AO22X1_HVT)
                                                     0.1956   1.0000            0.7895 &   5.3485 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22243 (net)
                               1   1.5925 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41296/A1 (OR2X1_RVT)
                                            0.0213   0.1956   1.0000   0.0147   0.0147 &   5.3632 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41296/Y (OR2X1_RVT)
                                                     0.0901   1.0000            0.3419 &   5.7051 f
  I_SDRAM_TOP/I_SDRAM_IF/n5673 (net)
                               2   2.4184 
  I_SDRAM_TOP/I_SDRAM_IF/U8872/A2 (AO22X1_LVT)
                                            0.0095   0.0901   1.0000   0.0066   0.0066 &   5.7117 f
  I_SDRAM_TOP/I_SDRAM_IF/U8872/Y (AO22X1_LVT)        0.0762   1.0000            0.1640 &   5.8757 f
  I_SDRAM_TOP/I_SDRAM_IF/N3009 (net)
                               1   0.7710 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0762   1.0000   0.0000   0.0000 &   5.8757 f
  data arrival time                                                                        5.8757

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1483     7.2983
  clock reconvergence pessimism                                                 0.0894     7.3877
  clock uncertainty                                                            -0.1000     7.2877
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__4_/CLK (SDFFNARX1_HVT)                       7.2877 f
  library setup time                                          1.0000           -1.4388     5.8490
  data required time                                                                       5.8490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8490
  data arrival time                                                                       -5.8757
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0267


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641757069/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2318     3.2818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/Q (SDFFNARX1_HVT)
                                                     0.3746   1.0000            1.2539 &   4.5357 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_102 (net)
                               5   6.4442 
  I_SDRAM_TOP/I_SDRAM_IF/U9744/A4 (AO22X1_HVT)
                                            0.0498   0.3746   1.0000   0.0349   0.0350 &   4.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/U9744/Y (AO22X1_HVT)        0.1844   1.0000            0.5830 &   5.1537 f
  I_SDRAM_TOP/I_SDRAM_IF/n6501 (net)
                               1   1.2389 
  I_SDRAM_TOP/I_SDRAM_IF/U9745/A2 (OR2X1_HVT)
                                            0.0281   0.1844   1.0000   0.0200   0.0200 &   5.1736 f
  I_SDRAM_TOP/I_SDRAM_IF/U9745/Y (OR2X1_HVT)         0.1814   1.0000            0.4645 &   5.6382 f
  I_SDRAM_TOP/I_SDRAM_IF/n7928 (net)
                               2   1.9831 
  I_SDRAM_TOP/I_SDRAM_IF/U9749/A2 (AO22X1_LVT)
                                            0.0000   0.1814   1.0000   0.0000   0.0000 &   5.6382 f
  I_SDRAM_TOP/I_SDRAM_IF/U9749/Y (AO22X1_LVT)        0.0432   1.0000            0.2261 &   5.8643 f
  I_SDRAM_TOP/I_SDRAM_IF/N4071 (net)
                               1   0.6952 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0432   1.0000   0.0000   0.0000 &   5.8643 f
  data arrival time                                                                        5.8643

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1050     7.2550
  clock reconvergence pessimism                                                 0.0992     7.3542
  clock uncertainty                                                            -0.1000     7.2542
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/CLK (SDFFNARX1_HVT)                      7.2542 f
  library setup time                                          1.0000           -1.4166     5.8376
  data required time                                                                       5.8376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8376
  data arrival time                                                                       -5.8643
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0267


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__28_/CLK (SDFFNARX1_HVT)
                                                     0.0755                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__28_/Q (SDFFNARX1_HVT)
                                                     0.2884   1.0000            1.1861 &   4.5116 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_788 (net)
                               5   4.0117 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41110/A2 (AO22X1_HVT)
                                            0.0209   0.2884   1.0000   0.0145   0.0145 &   4.5261 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41110/Y (AO22X1_HVT)
                                                     0.1643   1.0000            0.7084 &   5.2345 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22170 (net)
                               1   0.5978 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41109/A1 (OR2X1_RVT)
                                            0.0000   0.1643   1.0000   0.0000   0.0000 &   5.2345 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41109/Y (OR2X1_RVT)
                                                     0.0880   1.0000            0.3147 &   5.5493 f
  I_SDRAM_TOP/I_SDRAM_IF/n4466 (net)
                               2   2.2328 
  I_SDRAM_TOP/I_SDRAM_IF/U6500/A2 (AO22X1_RVT)
                                            0.0000   0.0880   1.0000   0.0000   0.0000 &   5.5493 f
  I_SDRAM_TOP/I_SDRAM_IF/U6500/Y (AO22X1_RVT)        0.0920   1.0000            0.3173 &   5.8666 f
  I_SDRAM_TOP/I_SDRAM_IF/N2859 (net)
                               1   1.4429 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0920   1.0000   0.0000   0.0000 &   5.8667 f
  data arrival time                                                                        5.8667

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0894     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/CLK (SDFFNARX1_HVT)                      7.2866 f
  library setup time                                          1.0000           -1.4465     5.8401
  data required time                                                                       5.8401
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8401
  data arrival time                                                                       -5.8667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0266


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__6_/CLK (SDFFARX1_HVT)
                                                     0.1060                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__6_/Q (SDFFARX1_HVT)
                                                     0.2652   1.0000            1.2836 &   2.5040 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__6_ (net)
                               5   3.8184 
  I_SDRAM_TOP/I_SDRAM_IF/U2393/A2 (AO22X1_HVT)
                                            0.0191   0.2652   1.0000   0.0133   0.0133 &   2.5173 f
  I_SDRAM_TOP/I_SDRAM_IF/U2393/Y (AO22X1_HVT)        0.1809   1.0000            0.7100 &   3.2273 f
  I_SDRAM_TOP/I_SDRAM_IF/n919 (net)
                               1   1.1235 
  I_SDRAM_TOP/I_SDRAM_IF/U2395/A1 (OR2X1_HVT)
                                            0.0128   0.1809   1.0000   0.0089   0.0089 &   3.2362 f
  I_SDRAM_TOP/I_SDRAM_IF/U2395/Y (OR2X1_HVT)         0.2091   1.0000            0.5459 &   3.7821 f
  I_SDRAM_TOP/I_SDRAM_IF/n1478 (net)
                               2   2.8006 
  I_SDRAM_TOP/I_SDRAM_IF/U2400/A2 (AO22X1_HVT)
                                            0.0313   0.2091   1.0000   0.0214   0.0214 &   3.8035 f
  I_SDRAM_TOP/I_SDRAM_IF/U2400/Y (AO22X1_HVT)        0.1984   1.0000            0.6824 &   4.4859 f
  I_SDRAM_TOP/I_SDRAM_IF/N502 (net)
                               1   1.6898 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__30_/D (SDFFARX1_RVT)
                                            0.0410   0.1984   1.0000   0.0294   0.0294 &   4.5153 f
  data arrival time                                                                        4.5153

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0566     5.1566
  clock reconvergence pessimism                                                 0.1154     5.2720
  clock uncertainty                                                            -0.1000     5.1720
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__30_/CLK (SDFFARX1_RVT)                        5.1720 r
  library setup time                                          1.0000           -0.6833     4.4887
  data required time                                                                       4.4887
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4887
  data arrival time                                                                       -4.5153
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0266


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2290     3.2790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK (SDFFNARX1_HVT)
                                                     0.0796                     0.0000     3.2790 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/Q (SDFFNARX1_HVT)
                                                     0.2542   1.0000            1.1583 &   4.4374 f
  I_SDRAM_TOP/I_SDRAM_IF/n17826 (net)
                               2   2.9391 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98_2081/A (NBUFFX4_RVT)
                                            0.0000   0.2542   1.0000   0.0000   0.0000 &   4.4374 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98_2081/Y (NBUFFX4_RVT)
                                                     0.1205   1.0000            0.3352 &   4.7726 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1512 (net)
                               4  17.2274 
  I_SDRAM_TOP/I_SDRAM_IF/U9967/A2 (AO22X1_LVT)
                                            0.0000   0.1205   1.0000   0.0000   0.0008 &   4.7734 f
  I_SDRAM_TOP/I_SDRAM_IF/U9967/Y (AO22X1_LVT)        0.0628   1.0000            0.1843 &   4.9577 f
  I_SDRAM_TOP/I_SDRAM_IF/n6672 (net)
                               1   0.6941 
  I_SDRAM_TOP/I_SDRAM_IF/U9969/A1 (OR2X1_HVT)
                                            0.0067   0.0628   1.0000   0.0046   0.0046 &   4.9623 f
  I_SDRAM_TOP/I_SDRAM_IF/U9969/Y (OR2X1_HVT)         0.2012   1.0000            0.4410 &   5.4033 f
  I_SDRAM_TOP/I_SDRAM_IF/n8072 (net)
                               2   2.5645 
  I_SDRAM_TOP/I_SDRAM_IF/U9973/A2 (AO22X1_RVT)
                                            0.0192   0.2012   1.0000   0.0133   0.0133 &   5.4167 f
  I_SDRAM_TOP/I_SDRAM_IF/U9973/Y (AO22X1_RVT)        0.0929   1.0000            0.4078 &   5.8245 f
  I_SDRAM_TOP/I_SDRAM_IF/N4192 (net)
                               1   1.5124 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/D (SDFFNARX1_HVT)
                                            0.0031   0.0929   1.0000   0.0022   0.0022 &   5.8267 f
  data arrival time                                                                        5.8267

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1072     7.2572
  clock reconvergence pessimism                                                 0.0834     7.3406
  clock uncertainty                                                            -0.1000     7.2406
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/CLK (SDFFNARX1_HVT)                      7.2406 f
  library setup time                                          1.0000           -1.4405     5.8001
  data required time                                                                       5.8001
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8001
  data arrival time                                                                       -5.8267
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0265


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/Q (SDFFNARX1_HVT)
                                                     0.2892   1.0000            1.1907 &   4.5162 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_905 (net)
                               5   4.0361 
  I_SDRAM_TOP/I_SDRAM_IF/U9004/A2 (AO22X1_HVT)
                                            0.0000   0.2892   1.0000   0.0000   0.0000 &   4.5162 f
  I_SDRAM_TOP/I_SDRAM_IF/U9004/Y (AO22X1_HVT)        0.1744   1.0000            0.7225 &   5.2387 f
  I_SDRAM_TOP/I_SDRAM_IF/n5840 (net)
                               1   0.9141 
  I_SDRAM_TOP/I_SDRAM_IF/U9006/A1 (OR2X1_RVT)
                                            0.0000   0.1744   1.0000   0.0000   0.0000 &   5.2387 f
  I_SDRAM_TOP/I_SDRAM_IF/U9006/Y (OR2X1_RVT)         0.0870   1.0000            0.3223 &   5.5610 f
  I_SDRAM_TOP/I_SDRAM_IF/n9179 (net)
                               2   2.1919 
  I_SDRAM_TOP/I_SDRAM_IF/U9010/A2 (AO22X1_RVT)
                                            0.0040   0.0870   1.0000   0.0028   0.0028 &   5.5638 f
  I_SDRAM_TOP/I_SDRAM_IF/U9010/Y (AO22X1_RVT)        0.0877   1.0000            0.3100 &   5.8739 f
  I_SDRAM_TOP/I_SDRAM_IF/N2632 (net)
                               1   1.0751 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__7_/D (SDFFNARX1_HVT)
                                            0.0141   0.0877   1.0000   0.0101   0.0101 &   5.8839 f
  data arrival time                                                                        5.8839

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.1055     7.3998
  clock uncertainty                                                            -0.1000     7.2998
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__7_/CLK (SDFFNARX1_HVT)                        7.2998 f
  library setup time                                          1.0000           -1.4424     5.8575
  data required time                                                                       5.8575
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8575
  data arrival time                                                                       -5.8839
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0265


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2587     3.3087
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3087 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/Q (SDFFNARX1_HVT)
                                                     0.3123   1.0000            1.2050 &   4.5137 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_88 (net)
                               5   4.6861 
  I_SDRAM_TOP/I_SDRAM_IF/U11356/A1 (OA22X1_HVT)
                                            0.0312   0.3123   1.0000   0.0216   0.0217 &   4.5353 f
  I_SDRAM_TOP/I_SDRAM_IF/U11356/Y (OA22X1_HVT)       0.2483   1.0000            0.8658 &   5.4012 f
  I_SDRAM_TOP/I_SDRAM_IF/n8026 (net)
                               1   1.5177 
  I_SDRAM_TOP/I_SDRAM_IF/U11358/A1 (AND2X1_RVT)
                                            0.0541   0.2483   1.0000   0.0389   0.0389 &   5.4400 f
  I_SDRAM_TOP/I_SDRAM_IF/U11358/Y (AND2X1_RVT)       0.0849   1.0000            0.3154 &   5.7555 f
  I_SDRAM_TOP/I_SDRAM_IF/n8063 (net)
                               2   1.8967 
  I_SDRAM_TOP/I_SDRAM_IF/U11359/A4 (AO22X1_LVT)
                                            0.0037   0.0849   1.0000   0.0026   0.0026 &   5.7581 f
  I_SDRAM_TOP/I_SDRAM_IF/U11359/Y (AO22X1_LVT)       0.0635   1.0000            0.1137 &   5.8718 f
  I_SDRAM_TOP/I_SDRAM_IF/N4077 (net)
                               1   0.6537 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   5.8718 f
  data arrival time                                                                        5.8718

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1274     7.2774
  clock reconvergence pessimism                                                 0.0994     7.3768
  clock uncertainty                                                            -0.1000     7.2768
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK (SDFFNARX1_HVT)                      7.2768 f
  library setup time                                          1.0000           -1.4315     5.8454
  data required time                                                                       5.8454
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8454
  data arrival time                                                                       -5.8718
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0264


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641057062/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2602     3.3102
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/CLK (SDFFNARX1_HVT)
                                                     0.0705                     0.0000     3.3102 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/Q (SDFFNARX1_HVT)
                                                     0.3446   1.0000            1.2190 &   4.5293 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_611 (net)
                               5   5.5971 
  I_SDRAM_TOP/I_SDRAM_IF/U10491/A2 (AO22X1_HVT)
                                            0.0000   0.3446   1.0000   0.0000   0.0001 &   4.5293 f
  I_SDRAM_TOP/I_SDRAM_IF/U10491/Y (AO22X1_HVT)       0.1684   1.0000            0.7613 &   5.2906 f
  I_SDRAM_TOP/I_SDRAM_IF/n7115 (net)
                               1   0.7223 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40903/A2 (OR2X1_RVT)
                                            0.0000   0.1684   1.0000   0.0000   0.0000 &   5.2906 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40903/Y (OR2X1_RVT)
                                                     0.0866   1.0000            0.2657 &   5.5563 f
  I_SDRAM_TOP/I_SDRAM_IF/n8481 (net)
                               2   2.1600 
  I_SDRAM_TOP/I_SDRAM_IF/U10496/A2 (AO22X1_RVT)
                                            0.0043   0.0866   1.0000   0.0029   0.0030 &   5.5593 f
  I_SDRAM_TOP/I_SDRAM_IF/U10496/Y (AO22X1_RVT)       0.0852   1.0000            0.3057 &   5.8650 f
  I_SDRAM_TOP/I_SDRAM_IF/N3146 (net)
                               1   0.8804 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000 &   5.8650 f
  data arrival time                                                                        5.8650

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0978     7.3844
  clock uncertainty                                                            -0.1000     7.2844
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__14_/CLK (SDFFNARX1_HVT)                      7.2844 f
  library setup time                                          1.0000           -1.4457     5.8387
  data required time                                                                       5.8387
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8387
  data arrival time                                                                       -5.8650
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0263


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615256804/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2227     1.2227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__19_/CLK (SDFFARX1_HVT)
                                                     0.1263                     0.0000     1.2227 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__19_/Q (SDFFARX1_HVT)
                                                     0.3292   1.0000            1.3393 &   2.5620 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__19_ (net)
                               5   5.6129 
  I_SDRAM_TOP/I_SDRAM_IF/U1802/A2 (AO22X1_HVT)
                                            0.0000   0.3292   1.0000   0.0000   0.0001 &   2.5621 f
  I_SDRAM_TOP/I_SDRAM_IF/U1802/Y (AO22X1_HVT)        0.1909   1.0000            0.7747 &   3.3368 f
  I_SDRAM_TOP/I_SDRAM_IF/n614 (net)
                               1   1.4383 
  I_SDRAM_TOP/I_SDRAM_IF/U1804/A1 (OR2X1_HVT)
                                            0.0204   0.1909   1.0000   0.0142   0.0142 &   3.3509 f
  I_SDRAM_TOP/I_SDRAM_IF/U1804/Y (OR2X1_HVT)         0.1735   1.0000            0.5273 &   3.8783 f
  I_SDRAM_TOP/I_SDRAM_IF/n822 (net)
                               2   1.7274 
  I_SDRAM_TOP/I_SDRAM_IF/U1809/A2 (AO22X1_HVT)
                                            0.0124   0.1735   1.0000   0.0086   0.0086 &   3.8869 f
  I_SDRAM_TOP/I_SDRAM_IF/U1809/Y (AO22X1_HVT)        0.1887   1.0000            0.6425 &   4.5294 f
  I_SDRAM_TOP/I_SDRAM_IF/N1140 (net)
                               1   1.3770 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/D (SDFFARX1_RVT)
                                            0.0000   0.1887   1.0000   0.0000   0.0000 &   4.5294 f
  data arrival time                                                                        4.5294

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0568     5.1568
  clock reconvergence pessimism                                                 0.1160     5.2727
  clock uncertainty                                                            -0.1000     5.1727
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/CLK (SDFFARX1_RVT)                        5.1727 r
  library setup time                                          1.0000           -0.6696     4.5032
  data required time                                                                       4.5032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5032
  data arrival time                                                                       -4.5294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0262


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/Q (SDFFNARX1_HVT)
                                                     0.3558   1.0000            1.2298 &   4.5532 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_621 (net)
                               5   5.9131 
  I_SDRAM_TOP/I_SDRAM_IF/U7390/A2 (AO22X1_HVT)
                                            0.0280   0.3558   1.0000   0.0194   0.0195 &   4.5727 f
  I_SDRAM_TOP/I_SDRAM_IF/U7390/Y (AO22X1_HVT)        0.1946   1.0000            0.8013 &   5.3739 f
  I_SDRAM_TOP/I_SDRAM_IF/n4443 (net)
                               1   1.5564 
  I_SDRAM_TOP/I_SDRAM_IF/U7391/A2 (OR2X1_RVT)
                                            0.0383   0.1946   1.0000   0.0262   0.0262 &   5.4001 f
  I_SDRAM_TOP/I_SDRAM_IF/U7391/Y (OR2X1_RVT)         0.1006   1.0000            0.2946 &   5.6947 f
  I_SDRAM_TOP/I_SDRAM_IF/n5629 (net)
                               2   3.2858 
  I_SDRAM_TOP/I_SDRAM_IF/U8836/A2 (AO22X1_LVT)
                                            0.0072   0.1006   1.0000   0.0050   0.0050 &   5.6998 f
  I_SDRAM_TOP/I_SDRAM_IF/U8836/Y (AO22X1_LVT)        0.0593   1.0000            0.1789 &   5.8787 f
  I_SDRAM_TOP/I_SDRAM_IF/N3128 (net)
                               1   1.5140 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0593   1.0000   0.0000   0.0000 &   5.8787 f
  data arrival time                                                                        5.8787

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0894     7.3856
  clock uncertainty                                                            -0.1000     7.2856
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__28_/CLK (SDFFNARX1_HVT)                      7.2856 f
  library setup time                                          1.0000           -1.4330     5.8525
  data required time                                                                       5.8525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8525
  data arrival time                                                                       -5.8787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0262


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__8_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__8_/Q (SDFFNARX1_HVT)
                                                     0.2098   1.0000            1.1114 &   4.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/n1816 (net)
                               2   1.5315 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_inst_37143/A (NBUFFX2_LVT)
                                            0.0000   0.2098   1.0000   0.0000   0.0000 &   4.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_inst_37143/Y (NBUFFX2_LVT)
                                                     0.0633   1.0000            0.1780 &   4.6144 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_4544 (net)
                               4   3.9097 
  I_SDRAM_TOP/I_SDRAM_IF/U5590/A2 (AO22X1_HVT)
                                            0.0000   0.0633   1.0000   0.0000   0.0000 &   4.6144 f
  I_SDRAM_TOP/I_SDRAM_IF/U5590/Y (AO22X1_HVT)        0.1821   1.0000            0.5452 &   5.1596 f
  I_SDRAM_TOP/I_SDRAM_IF/n3394 (net)
                               1   1.1602 
  I_SDRAM_TOP/I_SDRAM_IF/U5591/A2 (OR2X1_HVT)
                                            0.0000   0.1821   1.0000   0.0000   0.0000 &   5.1596 f
  I_SDRAM_TOP/I_SDRAM_IF/U5591/Y (OR2X1_HVT)         0.1762   1.0000            0.4584 &   5.6180 f
  I_SDRAM_TOP/I_SDRAM_IF/n5764 (net)
                               2   1.8175 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41410/A2 (AO22X1_LVT)
                                            0.0224   0.1762   1.0000   0.0156   0.0156 &   5.6336 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41410/Y (AO22X1_LVT)
                                                     0.0618   1.0000            0.2380 &   5.8717 f
  I_SDRAM_TOP/I_SDRAM_IF/N2756 (net)
                               1   2.2734 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_/D (SDFFNARX1_HVT)
                                            0.0069   0.0618   1.0000   0.0048   0.0048 &   5.8765 f
  data arrival time                                                                        5.8765

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0894     7.3853
  clock uncertainty                                                            -0.1000     7.2853
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__4_/CLK (SDFFNARX1_HVT)                        7.2853 f
  library setup time                                          1.0000           -1.4350     5.8503
  data required time                                                                       5.8503
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8503
  data arrival time                                                                       -5.8765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0261


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2768     3.3268
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__19_/CLK (SDFFNARX1_HVT)
                                                     0.0837                     0.0000     3.3268 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__19_/Q (SDFFNARX1_HVT)
                                                     0.3267   1.0000            1.2174 &   4.5442 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1097 (net)
                               5   5.0925 
  I_SDRAM_TOP/I_SDRAM_IF/U6754/A2 (AO22X1_HVT)
                                            0.0184   0.3267   1.0000   0.0127   0.0128 &   4.5569 f
  I_SDRAM_TOP/I_SDRAM_IF/U6754/Y (AO22X1_HVT)        0.2199   1.0000            0.8010 &   5.3580 f
  I_SDRAM_TOP/I_SDRAM_IF/n4045 (net)
                               1   2.3602 
  I_SDRAM_TOP/I_SDRAM_IF/U6756/A1 (OR2X1_LVT)
                                            0.0425   0.2199   1.0000   0.0291   0.0292 &   5.3871 f
  I_SDRAM_TOP/I_SDRAM_IF/U6756/Y (OR2X1_LVT)         0.0595   1.0000            0.2300 &   5.6172 f
  I_SDRAM_TOP/I_SDRAM_IF/n8955 (net)
                               2   2.6229 
  I_SDRAM_TOP/I_SDRAM_IF/U11900/A2 (AO22X2_LVT)
                                            0.0000   0.0595   1.0000   0.0000   0.0000 &   5.6172 f
  I_SDRAM_TOP/I_SDRAM_IF/U11900/Y (AO22X2_LVT)       0.0840   1.0000            0.1947 &   5.8119 f
  I_SDRAM_TOP/I_SDRAM_IF/N2355 (net)
                               1   8.1668 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0840   1.0000   0.0000   0.0005 &   5.8125 f
  data arrival time                                                                        5.8125

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1065     7.2565
  clock reconvergence pessimism                                                 0.0696     7.3261
  clock uncertainty                                                            -0.1000     7.2261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__15_/CLK (SDFFNARX1_HVT)                       7.2261 f
  library setup time                                          1.0000           -1.4397     5.7864
  data required time                                                                       5.7864
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7864
  data arrival time                                                                       -5.8125
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0261


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2280     3.2780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/Q (SDFFNARX1_HVT)
                                                     0.2499   1.0000            1.1581 &   4.4362 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_67 (net)
                               2   2.8046 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_34543/A (NBUFFX2_LVT)
                                            0.0227   0.2499   1.0000   0.0157   0.0157 &   4.4519 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_34543/Y (NBUFFX2_LVT)
                                                     0.0717   1.0000            0.1990 &   4.6508 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_3593 (net)
                               4   4.1517 
  I_SDRAM_TOP/I_SDRAM_IF/U8227/A1 (OA22X1_HVT)
                                            0.0024   0.0717   1.0000   0.0016   0.0017 &   4.6525 f
  I_SDRAM_TOP/I_SDRAM_IF/U8227/Y (OA22X1_HVT)        0.2267   1.0000            0.6350 &   5.2875 f
  I_SDRAM_TOP/I_SDRAM_IF/n5123 (net)
                               1   0.8442 
  I_SDRAM_TOP/I_SDRAM_IF/U8229/A1 (AND2X1_RVT)
                                            0.0510   0.2267   1.0000   0.0360   0.0360 &   5.3235 f
  I_SDRAM_TOP/I_SDRAM_IF/U8229/Y (AND2X1_RVT)        0.1017   1.0000            0.3165 &   5.6401 f
  I_SDRAM_TOP/I_SDRAM_IF/n6076 (net)
                               2   3.3342 
  I_SDRAM_TOP/I_SDRAM_IF/U9287/A2 (AO22X1_LVT)
                                            0.0068   0.1017   1.0000   0.0047   0.0048 &   5.6449 f
  I_SDRAM_TOP/I_SDRAM_IF/U9287/Y (AO22X1_LVT)        0.0551   1.0000            0.1758 &   5.8207 f
  I_SDRAM_TOP/I_SDRAM_IF/N4095 (net)
                               1   1.1010 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0551   1.0000   0.0000   0.0000 &   5.8207 f
  data arrival time                                                                        5.8207

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0942     7.2442
  clock reconvergence pessimism                                                 0.0834     7.3276
  clock uncertainty                                                            -0.1000     7.2276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/CLK (SDFFNARX1_HVT)                      7.2276 f
  library setup time                                          1.0000           -1.4328     5.7947
  data required time                                                                       5.7947
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7947
  data arrival time                                                                       -5.8207
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0260


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2162     3.2662
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2662 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/Q (SDFFNARX1_HVT)
                                                     0.3480   1.0000            1.2186 &   4.4848 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_281 (net)
                               4   5.6910 
  I_SDRAM_TOP/I_SDRAM_IF/U6967/A2 (AO22X1_HVT)
                                            0.0621   0.3480   1.0000   0.0416   0.0417 &   4.5265 f
  I_SDRAM_TOP/I_SDRAM_IF/U6967/Y (AO22X1_HVT)        0.1847   1.0000            0.7838 &   5.3103 f
  I_SDRAM_TOP/I_SDRAM_IF/n4172 (net)
                               1   1.2344 
  I_SDRAM_TOP/I_SDRAM_IF/U6969/A1 (OR2X1_RVT)
                                            0.0349   0.1847   1.0000   0.0246   0.0246 &   5.3348 f
  I_SDRAM_TOP/I_SDRAM_IF/U6969/Y (OR2X1_RVT)         0.0977   1.0000            0.3410 &   5.6758 f
  I_SDRAM_TOP/I_SDRAM_IF/n9201 (net)
                               2   3.0783 
  I_SDRAM_TOP/I_SDRAM_IF/U6970/A4 (AO22X1_LVT)
                                            0.0000   0.0977   1.0000   0.0000   0.0000 &   5.6759 f
  I_SDRAM_TOP/I_SDRAM_IF/U6970/Y (AO22X1_LVT)        0.0580   1.0000            0.1424 &   5.8183 f
  I_SDRAM_TOP/I_SDRAM_IF/N3727 (net)
                               1   3.1962 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/D (SDFFNARX1_HVT)
                                            0.0022   0.0580   1.0000   0.0015   0.0016 &   5.8199 f
  data arrival time                                                                        5.8199

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0834     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/CLK (SDFFNARX1_HVT)                      7.2279 f
  library setup time                                          1.0000           -1.4339     5.7940
  data required time                                                                       5.7940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7940
  data arrival time                                                                       -5.8199
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0259


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2759     3.3259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/Q (SDFFNARX1_HVT)
                                                     0.3874   1.0000            1.2508 &   4.5767 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_770 (net)
                               5   6.8041 
  I_SDRAM_TOP/I_SDRAM_IF/U6474/A2 (AO22X1_HVT)
                                            0.0377   0.3874   1.0000   0.0261   0.0262 &   4.6029 f
  I_SDRAM_TOP/I_SDRAM_IF/U6474/Y (AO22X1_HVT)        0.1907   1.0000            0.8237 &   5.4266 f
  I_SDRAM_TOP/I_SDRAM_IF/n3873 (net)
                               1   1.4293 
  I_SDRAM_TOP/I_SDRAM_IF/U6475/A2 (OR2X1_RVT)
                                            0.0182   0.1907   1.0000   0.0126   0.0126 &   5.4392 f
  I_SDRAM_TOP/I_SDRAM_IF/U6475/Y (OR2X1_RVT)         0.0834   1.0000            0.2744 &   5.7136 f
  I_SDRAM_TOP/I_SDRAM_IF/n4514 (net)
                               2   1.8200 
  I_SDRAM_TOP/I_SDRAM_IF/U7488/A2 (AO22X1_LVT)
                                            0.0095   0.0834   1.0000   0.0066   0.0066 &   5.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/U7488/Y (AO22X1_LVT)        0.0790   1.0000            0.1638 &   5.8840 f
  I_SDRAM_TOP/I_SDRAM_IF/N2851 (net)
                               1   1.1811 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0790   1.0000   0.0000   0.0000 &   5.8840 f
  data arrival time                                                                        5.8840

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.1028     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__4_/CLK (SDFFNARX1_HVT)                       7.2990 f
  library setup time                                          1.0000           -1.4408     5.8583
  data required time                                                                       5.8583
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8583
  data arrival time                                                                       -5.8840
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0258


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2275     3.2775
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK (SDFFNARX1_HVT)
                                                     0.0794                     0.0000     3.2775 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/Q (SDFFNARX1_HVT)
                                                     0.3358   1.0000            1.2201 &   4.4976 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1034] (net)
                               5   5.3493 
  I_SDRAM_TOP/I_SDRAM_IF/U9529/A4 (AO22X1_HVT)
                                            0.0000   0.3358   1.0000   0.0000   0.0000 &   4.4976 f
  I_SDRAM_TOP/I_SDRAM_IF/U9529/Y (AO22X1_HVT)        0.1850   1.0000            0.5567 &   5.0543 f
  I_SDRAM_TOP/I_SDRAM_IF/n6323 (net)
                               1   1.2590 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41187/A2 (OR2X1_HVT)
                                            0.0306   0.1850   1.0000   0.0219   0.0219 &   5.0762 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41187/Y (OR2X1_HVT)
                                                     0.1765   1.0000            0.4603 &   5.5366 f
  I_SDRAM_TOP/I_SDRAM_IF/n9390 (net)
                               2   1.8268 
  I_SDRAM_TOP/I_SDRAM_IF/U12104/A4 (AO22X1_RVT)
                                            0.0091   0.1765   1.0000   0.0063   0.0063 &   5.5428 f
  I_SDRAM_TOP/I_SDRAM_IF/U12104/Y (AO22X1_RVT)       0.0930   1.0000            0.2772 &   5.8200 f
  I_SDRAM_TOP/I_SDRAM_IF/N2460 (net)
                               1   1.5183 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0930   1.0000   0.0000   0.0000 &   5.8201 f
  data arrival time                                                                        5.8201

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1041     7.2541
  clock reconvergence pessimism                                                 0.0834     7.3375
  clock uncertainty                                                            -0.1000     7.2375
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK (SDFFNARX1_HVT)                       7.2375 f
  library setup time                                          1.0000           -1.4430     5.7945
  data required time                                                                       5.7945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7945
  data arrival time                                                                       -5.8201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0255


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641757069/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2318     3.2818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/Q (SDFFNARX1_HVT)
                                                     0.3138   1.0000            1.2142 &   4.4960 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_939 (net)
                               5   4.7309 
  I_SDRAM_TOP/I_SDRAM_IF/U8097/A2 (AO22X1_HVT)
                                            0.0000   0.3138   1.0000   0.0000   0.0000 &   4.4960 f
  I_SDRAM_TOP/I_SDRAM_IF/U8097/Y (AO22X1_HVT)        0.1668   1.0000            0.7332 &   5.2292 f
  I_SDRAM_TOP/I_SDRAM_IF/n5008 (net)
                               1   0.6751 
  I_SDRAM_TOP/I_SDRAM_IF/U8099/A1 (OR2X1_RVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000 &   5.2292 f
  I_SDRAM_TOP/I_SDRAM_IF/U8099/Y (OR2X1_RVT)         0.0820   1.0000            0.3095 &   5.5387 f
  I_SDRAM_TOP/I_SDRAM_IF/n5331 (net)
                               2   1.7028 
  I_SDRAM_TOP/I_SDRAM_IF/U8492/A2 (AO22X1_RVT)
                                            0.0000   0.0820   1.0000   0.0000   0.0000 &   5.5387 f
  I_SDRAM_TOP/I_SDRAM_IF/U8492/Y (AO22X1_RVT)        0.0854   1.0000            0.3025 &   5.8412 f
  I_SDRAM_TOP/I_SDRAM_IF/N2571 (net)
                               1   0.8975 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/D (SDFFNARX1_HVT)
                                            0.0050   0.0854   1.0000   0.0035   0.0035 &   5.8446 f
  data arrival time                                                                        5.8446

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1071     7.2571
  clock reconvergence pessimism                                                 0.0992     7.3563
  clock uncertainty                                                            -0.1000     7.2563
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/CLK (SDFFNARX1_HVT)                        7.2563 f
  library setup time                                          1.0000           -1.4372     5.8191
  data required time                                                                       5.8191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8191
  data arrival time                                                                       -5.8446
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0255


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__31_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__31_/Q (SDFFNARX1_HVT)
                                                     0.3585   1.0000            1.2334 &   4.5603 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_817 (net)
                               5   5.9877 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40915/A2 (AO22X1_HVT)
                                            0.0683   0.3585   1.0000   0.0444   0.0444 &   4.6048 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40915/Y (AO22X1_HVT)
                                                     0.1690   1.0000            0.7738 &   5.3785 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22092 (net)
                               1   0.7410 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40914/A1 (OR2X1_RVT)
                                            0.0000   0.1690   1.0000   0.0000   0.0000 &   5.3785 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40914/Y (OR2X1_RVT)
                                                     0.0959   1.0000            0.3267 &   5.7052 f
  I_SDRAM_TOP/I_SDRAM_IF/n6234 (net)
                               2   2.9243 
  I_SDRAM_TOP/I_SDRAM_IF/U8625/A2 (AO22X1_LVT)
                                            0.0093   0.0959   1.0000   0.0065   0.0065 &   5.7117 f
  I_SDRAM_TOP/I_SDRAM_IF/U8625/Y (AO22X1_LVT)        0.0497   1.0000            0.1708 &   5.8825 f
  I_SDRAM_TOP/I_SDRAM_IF/N2842 (net)
                               1   0.9970 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0497   1.0000   0.0000   0.0000 &   5.8826 f
  data arrival time                                                                        5.8826

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.0870     7.3814
  clock uncertainty                                                            -0.1000     7.2814
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK (SDFFNARX1_HVT)                      7.2814 f
  library setup time                                          1.0000           -1.4241     5.8573
  data required time                                                                       5.8573
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8573
  data arrival time                                                                       -5.8826
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0252


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613956791/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2080     1.2080
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__23_/CLK (SDFFARX1_LVT)
                                                     0.0885                     0.0000     1.2080 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__23_/Q (SDFFARX1_LVT)
                                                     0.0527   1.0000            0.3418 &   1.5497 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_6__23_ (net)
                               1   1.1823 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_114_1384/A (INVX0_HVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0000 &   1.5497 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_114_1384/Y (INVX0_HVT)
                                                     0.2996   1.0000            0.1814 &   1.7312 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_815 (net)
                               2   3.4735 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1382/A (INVX0_RVT)
                                            0.0468   0.2996   1.0000   0.0334   0.0334 &   1.7646 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1382/Y (INVX0_RVT)
                                                     0.1820   1.0000            0.2262 &   1.9908 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_813 (net)
                               4   3.7728 
  I_SDRAM_TOP/I_SDRAM_IF/U2025/A2 (AO22X1_HVT)
                                            0.0172   0.1820   1.0000   0.0119   0.0120 &   2.0028 f
  I_SDRAM_TOP/I_SDRAM_IF/U2025/Y (AO22X1_HVT)        0.1764   1.0000            0.6360 &   2.6388 f
  I_SDRAM_TOP/I_SDRAM_IF/n719 (net)
                               1   0.9774 
  I_SDRAM_TOP/I_SDRAM_IF/U2027/A1 (OR2X1_HVT)
                                            0.0072   0.1764   1.0000   0.0050   0.0050 &   2.6438 f
  I_SDRAM_TOP/I_SDRAM_IF/U2027/Y (OR2X1_HVT)         0.1623   1.0000            0.5046 &   3.1484 f
  I_SDRAM_TOP/I_SDRAM_IF/n1941 (net)
                               2   1.3661 
  I_SDRAM_TOP/I_SDRAM_IF/U2032/A2 (AO22X1_HVT)
                                            0.0168   0.1623   1.0000   0.0116   0.0116 &   3.1600 f
  I_SDRAM_TOP/I_SDRAM_IF/U2032/Y (AO22X1_HVT)        0.1773   1.0000            0.6208 &   3.7808 f
  I_SDRAM_TOP/I_SDRAM_IF/N681 (net)
                               1   1.0054 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/D (SDFFARX1_HVT)
                                            0.0000   0.1773   1.0000   0.0000   0.0000 &   3.7808 f
  data arrival time                                                                        3.7808

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0461     5.1461
  clock reconvergence pessimism                                                 0.1131     5.2592
  clock uncertainty                                                            -0.1000     5.1592
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK (SDFFARX1_HVT)                        5.1592 r
  library setup time                                          1.0000           -1.4036     3.7557
  data required time                                                                       3.7557
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7557
  data arrival time                                                                       -3.7808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0252


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2546     3.3046
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/Q (SDFFNARX1_HVT)
                                                     0.2952   1.0000            1.1904 &   4.4950 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_73 (net)
                               5   4.2039 
  I_SDRAM_TOP/I_SDRAM_IF/U6442/A2 (AO22X1_HVT)
                                            0.0177   0.2952   1.0000   0.0122   0.0123 &   4.5073 f
  I_SDRAM_TOP/I_SDRAM_IF/U6442/Y (AO22X1_HVT)        0.1691   1.0000            0.7205 &   5.2278 f
  I_SDRAM_TOP/I_SDRAM_IF/n3855 (net)
                               1   0.7469 
  I_SDRAM_TOP/I_SDRAM_IF/U6443/A2 (OR2X1_HVT)
                                            0.0000   0.1691   1.0000   0.0000   0.0000 &   5.2278 f
  I_SDRAM_TOP/I_SDRAM_IF/U6443/Y (OR2X1_HVT)         0.1712   1.0000            0.4464 &   5.6742 f
  I_SDRAM_TOP/I_SDRAM_IF/n4212 (net)
                               2   1.6563 
  I_SDRAM_TOP/I_SDRAM_IF/U7029/A4 (AO22X1_LVT)
                                            0.0093   0.1712   1.0000   0.0064   0.0064 &   5.6806 f
  I_SDRAM_TOP/I_SDRAM_IF/U7029/Y (AO22X1_LVT)        0.0651   1.0000            0.1753 &   5.8559 f
  I_SDRAM_TOP/I_SDRAM_IF/N4113 (net)
                               1   2.4129 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__31_/D (SDFFNARX1_HVT)
                                            0.0021   0.0651   1.0000   0.0014   0.0015 &   5.8574 f
  data arrival time                                                                        5.8574

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1274     7.2774
  clock reconvergence pessimism                                                 0.0871     7.3646
  clock uncertainty                                                            -0.1000     7.2646
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__31_/CLK (SDFFNARX1_HVT)                      7.2646 f
  library setup time                                          1.0000           -1.4322     5.8323
  data required time                                                                       5.8323
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8323
  data arrival time                                                                       -5.8574
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0251


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2174     3.2674
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__9_/CLK (SDFFNARX1_HVT)
                                                     0.0678                     0.0000     3.2674 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__9_/Q (SDFFNARX1_HVT)
                                                     0.3631   1.0000            1.2291 &   4.4965 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_849 (net)
                               5   6.1170 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40751/A2 (AO21X1_HVT)
                                            0.0302   0.3631   1.0000   0.0209   0.0210 &   4.5175 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40751/Y (AO21X1_HVT)
                                                     0.1787   1.0000            0.7684 &   5.2858 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22030 (net)
                               1   0.7265 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40750/A3 (AO21X1_RVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000 &   5.2858 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40750/Y (AO21X1_RVT)
                                                     0.1086   1.0000            0.2622 &   5.5480 f
  I_SDRAM_TOP/I_SDRAM_IF/n5796 (net)
                               2   2.4236 
  I_SDRAM_TOP/I_SDRAM_IF/U8041/A4 (AO22X1_RVT)
                                            0.0043   0.1086   1.0000   0.0030   0.0030 &   5.5510 f
  I_SDRAM_TOP/I_SDRAM_IF/U8041/Y (AO22X1_RVT)        0.1009   1.0000            0.2441 &   5.7951 f
  I_SDRAM_TOP/I_SDRAM_IF/N2741 (net)
                               1   2.1749 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/D (SDFFNARX1_HVT)
                                            0.0056   0.1009   1.0000   0.0039   0.0039 &   5.7990 f
  data arrival time                                                                        5.7990

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0947     7.2447
  clock reconvergence pessimism                                                 0.0834     7.3281
  clock uncertainty                                                            -0.1000     7.2281
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK (SDFFNARX1_HVT)                       7.2281 f
  library setup time                                          1.0000           -1.4541     5.7740
  data required time                                                                       5.7740
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7740
  data arrival time                                                                       -5.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0250


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2802     1.2802
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_RVT)
                                                     0.0477                     0.0000     1.2802 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFX1_RVT)
                                                     0.0666   1.0000            0.2065 &   1.4867 r
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               7   5.7888 
  I_RISC_CORE/U259/A1 (NOR2X1_HVT)          0.0000   0.0666   1.0000   0.0000  -0.0000 &   1.4867 r
  I_RISC_CORE/U259/Y (NOR2X1_HVT)                    0.0464   1.0000            0.1535 &   1.6402 f
  I_RISC_CORE/n28 (net)        2   2.1714 
  I_RISC_CORE/U263/A (INVX0_LVT)            0.0045   0.0464   1.0000   0.0031   0.0031 &   1.6433 f
  I_RISC_CORE/U263/Y (INVX0_LVT)                     0.0276   1.0000            0.0312 &   1.6745 r
  I_RISC_CORE/n30 (net)        1   0.8608 
  I_RISC_CORE/U264/A2 (NOR2X0_HVT)          0.0000   0.0276   1.0000   0.0000   0.0000 &   1.6745 r
  I_RISC_CORE/U264/Y (NOR2X0_HVT)                    0.0516   1.0000            0.1255 &   1.8000 f
  I_RISC_CORE/n41 (net)        2   2.5919 
  I_RISC_CORE/U266/A1 (AND2X4_HVT)          0.0000   0.0516   1.0000   0.0000   0.0000 &   1.8001 f
  I_RISC_CORE/U266/Y (AND2X4_HVT)                    0.1097   1.0000            0.1773 &   1.9773 f
  I_RISC_CORE/n878 (net)      16  19.9320 
  I_RISC_CORE/U1060/A (INVX2_HVT)           0.0000   0.1098   1.0000   0.0000   0.0015 &   1.9789 f
  I_RISC_CORE/U1060/Y (INVX2_HVT)                    0.0782   1.0000            0.1009 &   2.0798 r
  I_RISC_CORE/n1402 (net)      5   8.4530 
  I_RISC_CORE/U902/A2 (NAND2X1_HVT)         0.0016   0.0782   1.0000   0.0011   0.0012 &   2.0810 r
  I_RISC_CORE/U902/Y (NAND2X1_HVT)                   0.0857   1.0000            0.1987 &   2.2797 f
  I_RISC_CORE/n880 (net)       4   5.2216 
  I_RISC_CORE/U1072/A3 (OA21X1_HVT)         0.0019   0.0857   1.0000   0.0013   0.0014 &   2.2811 f
  I_RISC_CORE/U1072/Y (OA21X1_HVT)                   0.0544   1.0000            0.1412 &   2.4223 f
  I_RISC_CORE/n734 (net)       2   2.2115 
  I_RISC_CORE/U1073/A3 (AO21X1_HVT)         0.0059   0.0544   1.0000   0.0041   0.0041 &   2.4264 f
  I_RISC_CORE/U1073/Y (AO21X1_HVT)                   0.0433   1.0000            0.0925 &   2.5189 f
  I_RISC_CORE/n694 (net)       1   1.3088 
  I_RISC_CORE/U1075/A1 (NAND2X0_HVT)        0.0043   0.0433   1.0000   0.0030   0.0030 &   2.5219 f
  I_RISC_CORE/U1075/Y (NAND2X0_HVT)                  0.0582   1.0000            0.0629 &   2.5848 r
  I_RISC_CORE/n706 (net)       1   0.9643 
  I_RISC_CORE/U1082/A1 (AND4X1_HVT)         0.0026   0.0582   1.0000   0.0018   0.0018 &   2.5866 r
  I_RISC_CORE/U1082/Y (AND4X1_HVT)                   0.0757   1.0000            0.1829 &   2.7695 r
  I_RISC_CORE/n716 (net)       1   1.5610 
  I_RISC_CORE/U1088/A2 (AND4X1_HVT)         0.0218   0.0757   1.0000   0.0163   0.0163 &   2.7858 r
  I_RISC_CORE/U1088/Y (AND4X1_HVT)                   0.0709   1.0000            0.2099 &   2.9957 r
  I_RISC_CORE/n718 (net)       1   1.1034 
  I_RISC_CORE/U1089/A3 (OA21X1_HVT)         0.0072   0.0709   1.0000   0.0050   0.0050 &   3.0007 r
  I_RISC_CORE/U1089/Y (OA21X1_HVT)                   0.1080   1.0000            0.1771 &   3.1778 r
  I_RISC_CORE/n1028_CDR1 (net)
                               2   6.8926 
  I_RISC_CORE/U1090/A2 (NOR2X0_HVT)         0.0262   0.1080   1.0000   0.0177   0.0179 &   3.1956 r
  I_RISC_CORE/U1090/Y (NOR2X0_HVT)                   0.0477   1.0000            0.1722 &   3.3678 f
  I_RISC_CORE/I_ALU_Result_2_ (net)
                               1   2.2762 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/D (SDFFX1_HVT)
                                            0.0061   0.0477   1.0000   0.0043   0.0043 &   3.3721 f
  data arrival time                                                                        3.3721

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0847     3.6400
  clock uncertainty                                                            -0.1000     3.5400
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.5400 r
  library setup time                                          1.0000           -0.1928     3.3472
  data required time                                                                       3.3472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3472
  data arrival time                                                                       -3.3721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0250


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2678     3.3178
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/CLK (SDFFNARX1_HVT)
                                                     0.0868                     0.0000     3.3178 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/Q (SDFFNARX1_HVT)
                                                     0.3594   1.0000            1.2412 &   4.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_276 (net)
                               5   6.0158 
  I_SDRAM_TOP/I_SDRAM_IF/U7902/A4 (AO22X1_HVT)
                                            0.0358   0.3594   1.0000   0.0240   0.0240 &   4.5830 f
  I_SDRAM_TOP/I_SDRAM_IF/U7902/Y (AO22X1_HVT)        0.1894   1.0000            0.5775 &   5.1606 f
  I_SDRAM_TOP/I_SDRAM_IF/n4840 (net)
                               1   1.4013 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40814/A2 (OR2X1_HVT)
                                            0.0166   0.1894   1.0000   0.0115   0.0115 &   5.1721 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40814/Y (OR2X1_HVT)
                                                     0.1876   1.0000            0.4718 &   5.6438 f
  I_SDRAM_TOP/I_SDRAM_IF/n9197 (net)
                               2   2.1655 
  I_SDRAM_TOP/I_SDRAM_IF/U7907/A2 (AO22X1_LVT)
                                            0.0145   0.1876   1.0000   0.0100   0.0100 &   5.6539 f
  I_SDRAM_TOP/I_SDRAM_IF/U7907/Y (AO22X1_LVT)        0.0669   1.0000            0.2342 &   5.8881 f
  I_SDRAM_TOP/I_SDRAM_IF/N3733 (net)
                               1   1.0103 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0669   1.0000   0.0000   0.0000 &   5.8881 f
  data arrival time                                                                        5.8881

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1446     7.2946
  clock reconvergence pessimism                                                 0.0992     7.3939
  clock uncertainty                                                            -0.1000     7.2939
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/CLK (SDFFNARX1_HVT)                      7.2939 f
  library setup time                                          1.0000           -1.4306     5.8632
  data required time                                                                       5.8632
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8632
  data arrival time                                                                       -5.8881
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0249


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2726     3.3226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__5_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__5_/Q (SDFFNARX1_HVT)
                                                     0.3003   1.0000            1.1819 &   4.5045 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_797 (net)
                               5   4.3460 
  I_SDRAM_TOP/I_SDRAM_IF/U8485/A2 (AO22X1_HVT)
                                            0.0303   0.3003   1.0000   0.0204   0.0204 &   4.5249 f
  I_SDRAM_TOP/I_SDRAM_IF/U8485/Y (AO22X1_HVT)        0.1900   1.0000            0.7494 &   5.2743 f
  I_SDRAM_TOP/I_SDRAM_IF/n5323 (net)
                               1   1.4122 
  I_SDRAM_TOP/I_SDRAM_IF/U8487/A1 (OR2X1_RVT)
                                            0.0648   0.1900   1.0000   0.0467   0.0467 &   5.3210 f
  I_SDRAM_TOP/I_SDRAM_IF/U8487/Y (OR2X1_RVT)         0.0797   1.0000            0.3249 &   5.6459 f
  I_SDRAM_TOP/I_SDRAM_IF/n5771 (net)
                               2   1.5009 
  I_SDRAM_TOP/I_SDRAM_IF/U8931/A2 (AO22X1_LVT)
                                            0.0000   0.0797   1.0000   0.0000   0.0000 &   5.6459 f
  I_SDRAM_TOP/I_SDRAM_IF/U8931/Y (AO22X1_LVT)        0.0549   1.0000            0.1609 &   5.8068 f
  I_SDRAM_TOP/I_SDRAM_IF/N2816 (net)
                               1   1.1433 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0549   1.0000   0.0000   0.0000 &   5.8068 f
  data arrival time                                                                        5.8068

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0949     7.2449
  clock reconvergence pessimism                                                 0.0696     7.3145
  clock uncertainty                                                            -0.1000     7.2145
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__1_/CLK (SDFFNARX1_HVT)                       7.2145 f
  library setup time                                          1.0000           -1.4325     5.7821
  data required time                                                                       5.7821
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7821
  data arrival time                                                                       -5.8068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0248


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2096     1.2096
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__4_/CLK (SDFFARX1_HVT)
                                                     0.0933                     0.0000     1.2096 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__4_/Q (SDFFARX1_HVT)
                                                     0.3243   1.0000            1.3120 &   2.5216 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__4_ (net)
                               5   5.4679 
  I_SDRAM_TOP/I_SDRAM_IF/U1340/A2 (AO22X1_HVT)
                                            0.0304   0.3243   1.0000   0.0210   0.0211 &   2.5427 f
  I_SDRAM_TOP/I_SDRAM_IF/U1340/Y (AO22X1_HVT)        0.1830   1.0000            0.7620 &   3.3047 f
  I_SDRAM_TOP/I_SDRAM_IF/n396 (net)
                               1   1.1843 
  I_SDRAM_TOP/I_SDRAM_IF/U1342/A1 (OR2X1_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000 &   3.3047 f
  I_SDRAM_TOP/I_SDRAM_IF/U1342/Y (OR2X1_HVT)         0.1952   1.0000            0.5379 &   3.8427 f
  I_SDRAM_TOP/I_SDRAM_IF/n2633 (net)
                               2   2.3895 
  I_SDRAM_TOP/I_SDRAM_IF/U1346/A2 (AO22X1_HVT)
                                            0.0193   0.1952   1.0000   0.0133   0.0134 &   3.8561 f
  I_SDRAM_TOP/I_SDRAM_IF/U1346/Y (AO22X1_HVT)        0.1833   1.0000            0.6546 &   4.5107 f
  I_SDRAM_TOP/I_SDRAM_IF/N587 (net)
                               1   1.2028 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__20_/D (SDFFARX1_RVT)
                                            0.0000   0.1833   1.0000   0.0000   0.0000 &   4.5107 f
  data arrival time                                                                        4.5107

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0575     5.1575
  clock reconvergence pessimism                                                 0.0929     5.2504
  clock uncertainty                                                            -0.1000     5.1504
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__20_/CLK (SDFFARX1_RVT)                        5.1504 r
  library setup time                                          1.0000           -0.6645     4.4860
  data required time                                                                       4.4860
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4860
  data arrival time                                                                       -4.5107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0247


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/CLK (SDFFARX1_HVT)
                                                     0.1206                     0.0000     1.2200 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/Q (SDFFARX1_HVT)
                                                     0.3084   1.0000            1.3224 &   2.5424 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__28_ (net)
                               5   5.0389 
  I_SDRAM_TOP/I_SDRAM_IF/U1925/A2 (AO22X1_HVT)
                                            0.0000   0.3084   1.0000   0.0000   0.0000 &   2.5424 f
  I_SDRAM_TOP/I_SDRAM_IF/U1925/Y (AO22X1_HVT)        0.1809   1.0000            0.7464 &   3.2888 f
  I_SDRAM_TOP/I_SDRAM_IF/n675 (net)
                               1   1.1186 
  I_SDRAM_TOP/I_SDRAM_IF/U1928/A1 (OR2X1_HVT)
                                            0.0221   0.1809   1.0000   0.0154   0.0154 &   3.3042 f
  I_SDRAM_TOP/I_SDRAM_IF/U1928/Y (OR2X1_HVT)         0.1978   1.0000            0.5380 &   3.8422 f
  I_SDRAM_TOP/I_SDRAM_IF/n2066 (net)
                               2   2.4666 
  I_SDRAM_TOP/I_SDRAM_IF/U1934/A2 (AO22X1_HVT)
                                            0.0088   0.1978   1.0000   0.0061   0.0062 &   3.8484 f
  I_SDRAM_TOP/I_SDRAM_IF/U1934/Y (AO22X1_HVT)        0.1818   1.0000            0.6551 &   4.5034 f
  I_SDRAM_TOP/I_SDRAM_IF/N1909 (net)
                               1   1.1519 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__12_/D (SDFFARX1_RVT)
                                            0.0114   0.1818   1.0000   0.0079   0.0079 &   4.5114 f
  data arrival time                                                                        4.5114

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0563     5.1563
  clock reconvergence pessimism                                                 0.0975     5.2538
  clock uncertainty                                                            -0.1000     5.1538
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__12_/CLK (SDFFARX1_RVT)                       5.1538 r
  library setup time                                          1.0000           -0.6668     4.4871
  data required time                                                                       4.4871
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4871
  data arrival time                                                                       -4.5114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0243


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2318     3.2818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__17_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__17_/Q (SDFFNARX1_HVT)
                                                     0.2127   1.0000            1.1255 &   4.4073 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_943 (net)
                               2   1.6220 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2274/A (NBUFFX4_LVT)
                                            0.0000   0.2127   1.0000   0.0000   0.0000 &   4.4073 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2274/Y (NBUFFX4_LVT)
                                                     0.0646   1.0000            0.2083 &   4.6156 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1705 (net)
                               4   3.6308 
  I_SDRAM_TOP/I_SDRAM_IF/U8608/A3 (OA22X1_HVT)
                                            0.0000   0.0646   1.0000   0.0000   0.0000 &   4.6156 f
  I_SDRAM_TOP/I_SDRAM_IF/U8608/Y (OA22X1_HVT)        0.2344   1.0000            0.5583 &   5.1739 f
  I_SDRAM_TOP/I_SDRAM_IF/n5425 (net)
                               1   1.0601 
  I_SDRAM_TOP/I_SDRAM_IF/U8609/A2 (AND2X1_HVT)
                                            0.0189   0.2344   1.0000   0.0131   0.0131 &   5.1870 f
  I_SDRAM_TOP/I_SDRAM_IF/U8609/Y (AND2X1_HVT)        0.1771   1.0000            0.4534 &   5.6404 f
  I_SDRAM_TOP/I_SDRAM_IF/n5939 (net)
                               2   1.6293 
  I_SDRAM_TOP/I_SDRAM_IF/U8610/A4 (AO22X1_LVT)
                                            0.0256   0.1771   1.0000   0.0181   0.0181 &   5.6585 f
  I_SDRAM_TOP/I_SDRAM_IF/U8610/Y (AO22X1_LVT)        0.0535   1.0000            0.1615 &   5.8200 f
  I_SDRAM_TOP/I_SDRAM_IF/N2591 (net)
                               1   0.8003 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0535   1.0000   0.0000   0.0000 &   5.8200 f
  data arrival time                                                                        5.8200

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0834     7.3278
  clock uncertainty                                                            -0.1000     7.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/CLK (SDFFNARX1_HVT)                       7.2278 f
  library setup time                                          1.0000           -1.4321     5.7958
  data required time                                                                       5.7958
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7958
  data arrival time                                                                       -5.8200
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__6_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__6_/Q (SDFFNARX1_HVT)
                                                     0.3464   1.0000            1.2240 &   4.5501 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_481 (net)
                               5   5.6464 
  I_SDRAM_TOP/I_SDRAM_IF/U9465/A2 (AO22X1_HVT)
                                            0.0297   0.3464   1.0000   0.0206   0.0206 &   4.5708 f
  I_SDRAM_TOP/I_SDRAM_IF/U9465/Y (AO22X1_HVT)        0.1701   1.0000            0.7649 &   5.3357 f
  I_SDRAM_TOP/I_SDRAM_IF/n6288 (net)
                               1   0.7740 
  I_SDRAM_TOP/I_SDRAM_IF/U9467/A1 (OR2X1_RVT)
                                            0.0000   0.1701   1.0000   0.0000   0.0000 &   5.3357 f
  I_SDRAM_TOP/I_SDRAM_IF/U9467/Y (OR2X1_RVT)         0.0831   1.0000            0.3143 &   5.6500 f
  I_SDRAM_TOP/I_SDRAM_IF/n6472 (net)
                               2   1.8495 
  I_SDRAM_TOP/I_SDRAM_IF/U9726/A4 (AO22X1_RVT)
                                            0.0031   0.0831   1.0000   0.0021   0.0022 &   5.6521 f
  I_SDRAM_TOP/I_SDRAM_IF/U9726/Y (AO22X1_RVT)        0.0879   1.0000            0.2117 &   5.8638 f
  I_SDRAM_TOP/I_SDRAM_IF/N3340 (net)
                               1   1.0880 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__18_/D (SDFFNARX1_HVT)
                                            0.0046   0.0879   1.0000   0.0032   0.0032 &   5.8671 f
  data arrival time                                                                        5.8671

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1476     7.2976
  clock reconvergence pessimism                                                 0.0894     7.3870
  clock uncertainty                                                            -0.1000     7.2870
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__18_/CLK (SDFFNARX1_HVT)                      7.2870 f
  library setup time                                          1.0000           -1.4439     5.8431
  data required time                                                                       5.8431
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8431
  data arrival time                                                                       -5.8671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0240


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58258/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2281     3.2781
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2781 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/Q (SDFFNARX1_HVT)
                                                     0.3252   1.0000            1.2170 &   4.4951 f
  I_SDRAM_TOP/I_SDRAM_IF/n1822 (net)
                               5   5.0504 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41326/A2 (AO22X1_RVT)
                                            0.0331   0.3252   1.0000   0.0229   0.0230 &   4.5181 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41326/Y (AO22X1_RVT)
                                                     0.0860   1.0000            0.4962 &   5.0143 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22254 (net)
                               1   0.9437 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41325/A1 (OR2X1_HVT)
                                            0.0000   0.0860   1.0000   0.0000   0.0000 &   5.0143 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41325/Y (OR2X1_HVT)
                                                     0.1666   1.0000            0.4328 &   5.4471 f
  I_SDRAM_TOP/I_SDRAM_IF/n4677 (net)
                               2   1.5105 
  I_SDRAM_TOP/I_SDRAM_IF/U7702/A2 (AO22X1_RVT)
                                            0.0211   0.1666   1.0000   0.0147   0.0147 &   5.4618 f
  I_SDRAM_TOP/I_SDRAM_IF/U7702/Y (AO22X1_RVT)        0.0898   1.0000            0.3726 &   5.8344 f
  I_SDRAM_TOP/I_SDRAM_IF/N4166 (net)
                               1   1.0768 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0898   1.0000   0.0000   0.0000 &   5.8344 f
  data arrival time                                                                        5.8344

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1036     7.2536
  clock reconvergence pessimism                                                 0.0984     7.3520
  clock uncertainty                                                            -0.1000     7.2520
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/CLK (SDFFNARX1_HVT)                      7.2520 f
  library setup time                                          1.0000           -1.4415     5.8105
  data required time                                                                       5.8105
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8105
  data arrival time                                                                       -5.8344
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/Q (SDFFNARX1_HVT)
                                                     0.3145   1.0000            1.2077 &   4.5330 f
  I_SDRAM_TOP/I_SDRAM_IF/n17431 (net)
                               5   4.7490 
  I_SDRAM_TOP/I_SDRAM_IF/U8974/A1 (OA22X1_HVT)
                                            0.0000   0.3145   1.0000   0.0000   0.0000 &   4.5331 f
  I_SDRAM_TOP/I_SDRAM_IF/U8974/Y (OA22X1_HVT)        0.2225   1.0000            0.8323 &   5.3654 f
  I_SDRAM_TOP/I_SDRAM_IF/n5812 (net)
                               1   0.7143 
  I_SDRAM_TOP/I_SDRAM_IF/U8975/A2 (AND2X1_RVT)
                                            0.0327   0.2225   1.0000   0.0225   0.0225 &   5.3879 f
  I_SDRAM_TOP/I_SDRAM_IF/U8975/Y (AND2X1_RVT)        0.0959   1.0000            0.3172 &   5.7051 f
  I_SDRAM_TOP/I_SDRAM_IF/n6154 (net)
                               2   2.7734 
  I_SDRAM_TOP/I_SDRAM_IF/U9346/A2 (AO22X1_LVT)
                                            0.0026   0.0959   1.0000   0.0018   0.0018 &   5.7070 f
  I_SDRAM_TOP/I_SDRAM_IF/U9346/Y (AO22X1_LVT)        0.0519   1.0000            0.1726 &   5.8796 f
  I_SDRAM_TOP/I_SDRAM_IF/N2921 (net)
                               1   1.1849 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000 &   5.8796 f
  data arrival time                                                                        5.8796

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1458     7.2958
  clock reconvergence pessimism                                                 0.0870     7.3828
  clock uncertainty                                                            -0.1000     7.2828
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/CLK (SDFFNARX1_HVT)                      7.2828 f
  library setup time                                          1.0000           -1.4269     5.8559
  data required time                                                                       5.8559
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8559
  data arrival time                                                                       -5.8796
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0237


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2267     1.2267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/CLK (SDFFARX1_HVT)
                                                     0.1272                     0.0000     1.2267 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/Q (SDFFARX1_HVT)
                                                     0.3642   1.0000            1.3614 &   2.5880 f
  I_SDRAM_TOP/I_SDRAM_IF/n17812 (net)
                               5   6.5764 
  I_SDRAM_TOP/I_SDRAM_IF/U10902/A4 (AO22X1_HVT)
                                            0.0299   0.3642   1.0000   0.0207   0.0208 &   2.6088 f
  I_SDRAM_TOP/I_SDRAM_IF/U10902/Y (AO22X1_HVT)       0.1710   1.0000            0.5606 &   3.1694 f
  I_SDRAM_TOP/I_SDRAM_IF/n7478 (net)
                               1   0.8043 
  I_SDRAM_TOP/I_SDRAM_IF/U10903/A2 (OR2X1_HVT)
                                            0.0127   0.1710   1.0000   0.0088   0.0088 &   3.1782 f
  I_SDRAM_TOP/I_SDRAM_IF/U10903/Y (OR2X1_HVT)        0.2606   1.0000            0.5106 &   3.6888 f
  I_SDRAM_TOP/I_SDRAM_IF/n8820 (net)
                               2   4.2705 
  I_SDRAM_TOP/I_SDRAM_IF/U11839/A2 (AO22X1_HVT)
                                            0.0162   0.2606   1.0000   0.0112   0.0113 &   3.7002 f
  I_SDRAM_TOP/I_SDRAM_IF/U11839/Y (AO22X1_HVT)       0.2109   1.0000            0.7377 &   4.4379 f
  I_SDRAM_TOP/I_SDRAM_IF/N1611 (net)
                               1   2.0831 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__31_/D (SDFFARX1_RVT)
                                            0.0511   0.2109   1.0000   0.0368   0.0368 &   4.4747 f
  data arrival time                                                                        4.4747

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.0703     5.2301
  clock uncertainty                                                            -0.1000     5.1301
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__31_/CLK (SDFFARX1_RVT)                       5.1301 r
  library setup time                                          1.0000           -0.6791     4.4510
  data required time                                                                       4.4510
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4510
  data arrival time                                                                       -4.4747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0237


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__23_/Q (SDFFNARX1_HVT)
                                                     0.3380   1.0000            1.2200 &   4.5469 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_811 (net)
                               5   5.4109 
  I_SDRAM_TOP/I_SDRAM_IF/U8623/A3 (OA22X1_HVT)
                                            0.0540   0.3380   1.0000   0.0378   0.0379 &   4.5848 f
  I_SDRAM_TOP/I_SDRAM_IF/U8623/Y (OA22X1_HVT)        0.2288   1.0000            0.7807 &   5.3655 f
  I_SDRAM_TOP/I_SDRAM_IF/n5435 (net)
                               1   0.8979 
  I_SDRAM_TOP/I_SDRAM_IF/U8624/A2 (AND2X1_RVT)
                                            0.0181   0.2288   1.0000   0.0126   0.0126 &   5.3781 f
  I_SDRAM_TOP/I_SDRAM_IF/U8624/Y (AND2X1_RVT)        0.0940   1.0000            0.3200 &   5.6981 f
  I_SDRAM_TOP/I_SDRAM_IF/n6235 (net)
                               2   2.6137 
  I_SDRAM_TOP/I_SDRAM_IF/U9393/A2 (AO22X1_LVT)
                                            0.0078   0.0940   1.0000   0.0054   0.0054 &   5.7035 f
  I_SDRAM_TOP/I_SDRAM_IF/U9393/Y (AO22X1_LVT)        0.0519   1.0000            0.1733 &   5.8768 f
  I_SDRAM_TOP/I_SDRAM_IF/N2826 (net)
                               1   1.3986 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/D (SDFFNARX1_HVT)
                                            0.0033   0.0519   1.0000   0.0023   0.0023 &   5.8791 f
  data arrival time                                                                        5.8791

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1441     7.2941
  clock reconvergence pessimism                                                 0.0870     7.3812
  clock uncertainty                                                            -0.1000     7.2812
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/CLK (SDFFNARX1_HVT)                      7.2812 f
  library setup time                                          1.0000           -1.4256     5.8556
  data required time                                                                       5.8556
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8556
  data arrival time                                                                       -5.8791
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0235


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614856800/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2201     1.2201
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__24_/CLK (SDFFARX2_HVT)
                                                     0.1206                     0.0000     1.2201 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__24_/Q (SDFFARX2_HVT)
                                                     0.2766   1.0000            1.4578 &   2.6780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__24_ (net)
                               5   6.1989 
  I_SDRAM_TOP/I_SDRAM_IF/U11494/A2 (AO22X1_HVT)
                                            0.0222   0.2766   1.0000   0.0154   0.0154 &   2.6934 f
  I_SDRAM_TOP/I_SDRAM_IF/U11494/Y (AO22X1_HVT)       0.1746   1.0000            0.7122 &   3.4056 f
  I_SDRAM_TOP/I_SDRAM_IF/n8226 (net)
                               1   0.9217 
  I_SDRAM_TOP/I_SDRAM_IF/U11496/A1 (OR2X1_HVT)
                                            0.0000   0.1746   1.0000   0.0000   0.0000 &   3.4056 f
  I_SDRAM_TOP/I_SDRAM_IF/U11496/Y (OR2X1_HVT)        0.1587   1.0000            0.4999 &   3.9055 f
  I_SDRAM_TOP/I_SDRAM_IF/n8620 (net)
                               2   1.2546 
  I_SDRAM_TOP/I_SDRAM_IF/U11500/A2 (AO22X1_HVT)
                                            0.0124   0.1587   1.0000   0.0086   0.0086 &   3.9141 f
  I_SDRAM_TOP/I_SDRAM_IF/U11500/Y (AO22X1_HVT)       0.1756   1.0000            0.6157 &   4.5298 f
  I_SDRAM_TOP/I_SDRAM_IF/N2000 (net)
                               1   0.9517 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/D (SDFFARX1_RVT)
                                            0.0000   0.1756   1.0000   0.0000   0.0000 &   4.5298 f
  data arrival time                                                                        4.5298

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0555     5.1555
  clock reconvergence pessimism                                                 0.1158     5.2713
  clock uncertainty                                                            -0.1000     5.1713
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/CLK (SDFFARX1_RVT)                        5.1713 r
  library setup time                                          1.0000           -0.6651     4.5062
  data required time                                                                       4.5062
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5062
  data arrival time                                                                       -4.5298
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0235


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2227     1.2227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_/CLK (SDFFARX1_RVT)
                                                     0.1264                     0.0000     1.2227 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_/Q (SDFFARX1_RVT)
                                                     0.1290   1.0000            0.5843 &   1.8070 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__23_ (net)
                               5   5.1375 
  I_SDRAM_TOP/I_SDRAM_IF/U915/A2 (AO22X1_HVT)
                                            0.0071   0.1290   1.0000   0.0049   0.0050 &   1.8120 f
  I_SDRAM_TOP/I_SDRAM_IF/U915/Y (AO22X1_HVT)         0.1779   1.0000            0.5940 &   2.4060 f
  I_SDRAM_TOP/I_SDRAM_IF/n238 (net)
                               1   1.0249 
  I_SDRAM_TOP/I_SDRAM_IF/U920/A1 (OR2X1_HVT)
                                            0.0243   0.1779   1.0000   0.0171   0.0171 &   2.4231 f
  I_SDRAM_TOP/I_SDRAM_IF/U920/Y (OR2X1_HVT)          0.2463   1.0000            0.5690 &   2.9921 f
  I_SDRAM_TOP/I_SDRAM_IF/n2382 (net)
                               2   3.8821 
  I_SDRAM_TOP/I_SDRAM_IF/U925/A2 (AO22X1_HVT)
                                            0.0516   0.2463   1.0000   0.0335   0.0336 &   3.0257 f
  I_SDRAM_TOP/I_SDRAM_IF/U925/Y (AO22X1_HVT)         0.2196   1.0000            0.7330 &   3.7586 f
  I_SDRAM_TOP/I_SDRAM_IF/N1302 (net)
                               1   2.3513 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__7_/D (SDFFARX1_HVT)
                                            0.0275   0.2196   1.0000   0.0187   0.0187 &   3.7773 f
  data arrival time                                                                        3.7773

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0581     5.1581
  clock reconvergence pessimism                                                 0.0975     5.2556
  clock uncertainty                                                            -0.1000     5.1556
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__7_/CLK (SDFFARX1_HVT)                        5.1556 r
  library setup time                                          1.0000           -1.4018     3.7538
  data required time                                                                       3.7538
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7538
  data arrival time                                                                       -3.7773
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0235


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615456806/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2250     1.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__8_/CLK (SDFFARX1_HVT)
                                                     0.1306                     0.0000     1.2250 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__8_/Q (SDFFARX1_HVT)
                                                     0.2524   1.0000            1.2911 &   2.5162 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_24__8_ (net)
                               2   3.4320 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1190/A (INVX1_HVT)
                                            0.0246   0.2524   1.0000   0.0170   0.0171 &   2.5332 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1190/Y (INVX1_HVT)
                                                     0.1646   1.0000            0.2568 &   2.7900 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_622 (net)
                               2   1.9012 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_51_1189/A (INVX0_LVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000 &   2.7900 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_51_1189/Y (INVX0_LVT)
                                                     0.0816   1.0000            0.0566 &   2.8466 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_621 (net)
                               2   1.5354 
  I_SDRAM_TOP/I_SDRAM_IF/U1571/A2 (AO22X1_HVT)
                                            0.0000   0.0816   1.0000   0.0000   0.0000 &   2.8467 f
  I_SDRAM_TOP/I_SDRAM_IF/U1571/Y (AO22X1_HVT)        0.1840   1.0000            0.5621 &   3.4088 f
  I_SDRAM_TOP/I_SDRAM_IF/n502 (net)
                               1   1.2245 
  I_SDRAM_TOP/I_SDRAM_IF/U1572/A2 (OR2X1_HVT)
                                            0.0093   0.1840   1.0000   0.0064   0.0064 &   3.4152 f
  I_SDRAM_TOP/I_SDRAM_IF/U1572/Y (OR2X1_HVT)         0.1869   1.0000            0.4682 &   3.8834 f
  I_SDRAM_TOP/I_SDRAM_IF/n1836 (net)
                               2   2.1458 
  I_SDRAM_TOP/I_SDRAM_IF/U3688/A2 (AO22X1_HVT)
                                            0.0085   0.1869   1.0000   0.0059   0.0059 &   3.8893 f
  I_SDRAM_TOP/I_SDRAM_IF/U3688/Y (AO22X1_HVT)        0.1823   1.0000            0.6466 &   4.5360 f
  I_SDRAM_TOP/I_SDRAM_IF/N1541 (net)
                               1   1.1702 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/D (SDFFARX1_RVT)
                                            0.0000   0.1823   1.0000   0.0000   0.0000 &   4.5360 f
  data arrival time                                                                        4.5360

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.1168     5.2766
  clock uncertainty                                                            -0.1000     5.1766
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/CLK (SDFFARX1_RVT)                       5.1766 r
  library setup time                                          1.0000           -0.6640     4.5126
  data required time                                                                       4.5126
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5126
  data arrival time                                                                       -4.5360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0234


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__7_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__7_/Q (SDFFNARX1_HVT)
                                                     0.2890   1.0000            1.1879 &   4.5150 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_769 (net)
                               5   4.0295 
  I_SDRAM_TOP/I_SDRAM_IF/U5709/A2 (AO22X1_HVT)
                                            0.0290   0.2890   1.0000   0.0201   0.0201 &   4.5351 f
  I_SDRAM_TOP/I_SDRAM_IF/U5709/Y (AO22X1_HVT)        0.1940   1.0000            0.7442 &   5.2793 f
  I_SDRAM_TOP/I_SDRAM_IF/n3448 (net)
                               1   1.5423 
  I_SDRAM_TOP/I_SDRAM_IF/U5710/A2 (OR2X1_RVT)
                                            0.0163   0.1940   1.0000   0.0113   0.0113 &   5.2906 f
  I_SDRAM_TOP/I_SDRAM_IF/U5710/Y (OR2X1_RVT)         0.0785   1.0000            0.2696 &   5.5602 f
  I_SDRAM_TOP/I_SDRAM_IF/n5026 (net)
                               2   1.3799 
  I_SDRAM_TOP/I_SDRAM_IF/U5716/A2 (AO22X1_RVT)
                                            0.0056   0.0785   1.0000   0.0039   0.0039 &   5.5641 f
  I_SDRAM_TOP/I_SDRAM_IF/U5716/Y (AO22X1_RVT)        0.0890   1.0000            0.3054 &   5.8695 f
  I_SDRAM_TOP/I_SDRAM_IF/N2850 (net)
                               1   1.1858 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/D (SDFFNARX1_HVT)
                                            0.0150   0.0890   1.0000   0.0108   0.0108 &   5.8803 f
  data arrival time                                                                        5.8803

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.1055     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/CLK (SDFFNARX1_HVT)                       7.3014 f
  library setup time                                          1.0000           -1.4444     5.8570
  data required time                                                                       5.8570
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8570
  data arrival time                                                                       -5.8803
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2306     1.2306
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2306 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/Q (SDFFARX1_HVT)
                                                     0.2326   1.0000            1.3845 &   2.6151 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__19_ (net)
                               1   2.1659 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/A (INVX1_HVT)
                                            0.0061   0.2326   1.0000   0.0043   0.0044 &   2.6195 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/Y (INVX1_HVT)
                                                     0.1520   1.0000            0.2300 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_167 (net)
                               2   1.9102 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/A (INVX0_LVT)
                                            0.0000   0.1520   1.0000   0.0000   0.0000 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/Y (INVX0_LVT)
                                                     0.1528   1.0000            0.1776 &   3.0271 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_166 (net)
                               4   4.9941 
  I_SDRAM_TOP/I_SDRAM_IF/U4259/A4 (AO22X1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0001 &   3.0272 r
  I_SDRAM_TOP/I_SDRAM_IF/U4259/Y (AO22X1_HVT)        0.2396   1.0000            0.5475 &   3.5746 r
  I_SDRAM_TOP/I_SDRAM_IF/n2278 (net)
                               1   1.6507 
  I_SDRAM_TOP/I_SDRAM_IF/U4261/A1 (OR2X1_HVT)
                                            0.0178   0.2396   1.0000   0.0123   0.0123 &   3.5870 r
  I_SDRAM_TOP/I_SDRAM_IF/U4261/Y (OR2X1_HVT)         0.2220   1.0000            0.4503 &   4.0372 r
  I_SDRAM_TOP/I_SDRAM_IF/n2338 (net)
                               2   2.9031 
  I_SDRAM_TOP/I_SDRAM_IF/U4262/A4 (AO22X1_HVT)
                                            0.0593   0.2220   1.0000   0.0420   0.0420 &   4.0793 r
  I_SDRAM_TOP/I_SDRAM_IF/U4262/Y (AO22X1_HVT)        0.2688   1.0000            0.6226 &   4.7018 r
  I_SDRAM_TOP/I_SDRAM_IF/N1920 (net)
                               1   2.4416 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__23_/D (SDFFARX1_RVT)
                                            0.0254   0.2688   1.0000   0.0176   0.0176 &   4.7195 r
  data arrival time                                                                        4.7195

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0634     5.1634
  clock reconvergence pessimism                                                 0.0976     5.2610
  clock uncertainty                                                            -0.1000     5.1610
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__23_/CLK (SDFFARX1_RVT)                       5.1610 r
  library setup time                                          1.0000           -0.4648     4.6962
  data required time                                                                       4.6962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.6962
  data arrival time                                                                       -4.7195
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0232


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2273     3.2773
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK (SDFFNARX2_HVT)
                                                     0.0794                     0.0000     3.2773 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/Q (SDFFNARX2_HVT)
                                                     0.3023   1.0000            1.3959 &   4.6732 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1045] (net)
                               5   6.1482 
  I_SDRAM_TOP/I_SDRAM_IF/U9522/A3 (OA22X1_RVT)
                                            0.0231   0.3023   1.0000   0.0160   0.0161 &   4.6893 f
  I_SDRAM_TOP/I_SDRAM_IF/U9522/Y (OA22X1_RVT)        0.1115   1.0000            0.4693 &   5.1586 f
  I_SDRAM_TOP/I_SDRAM_IF/n6319 (net)
                               1   0.6418 
  I_SDRAM_TOP/I_SDRAM_IF/U9523/A2 (AND2X1_HVT)
                                            0.0000   0.1115   1.0000   0.0000   0.0000 &   5.1586 f
  I_SDRAM_TOP/I_SDRAM_IF/U9523/Y (AND2X1_HVT)        0.2062   1.0000            0.3803 &   5.5389 f
  I_SDRAM_TOP/I_SDRAM_IF/n9394 (net)
                               2   2.5050 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40908/A2 (AO22X1_LVT)
                                            0.0542   0.2062   1.0000   0.0378   0.0379 &   5.5768 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40908/Y (AO22X1_LVT)
                                                     0.0572   1.0000            0.2531 &   5.8299 f
  I_SDRAM_TOP/I_SDRAM_IF/N2448 (net)
                               1   1.6325 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/D (SDFFNARX1_HVT)
                                            0.0059   0.0572   1.0000   0.0041   0.0041 &   5.8340 f
  data arrival time                                                                        5.8340

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1040     7.2540
  clock reconvergence pessimism                                                 0.0834     7.3374
  clock uncertainty                                                            -0.1000     7.2374
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/CLK (SDFFNARX1_HVT)                       7.2374 f
  library setup time                                          1.0000           -1.4265     5.8108
  data required time                                                                       5.8108
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8108
  data arrival time                                                                       -5.8340
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0232


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58252/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2218     1.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__8_/CLK (SDFFARX2_HVT)
                                                     0.1236                     0.0000     1.2218 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__8_/Q (SDFFARX2_HVT)
                                                     0.2844   1.0000            1.4682 &   2.6900 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_30__8_ (net)
                               5   6.7210 
  I_SDRAM_TOP/I_SDRAM_IF/U4663/A2 (AO22X1_HVT)
                                            0.0246   0.2844   1.0000   0.0170   0.0171 &   2.7071 f
  I_SDRAM_TOP/I_SDRAM_IF/U4663/Y (AO22X1_HVT)        0.1708   1.0000            0.7136 &   3.4207 f
  I_SDRAM_TOP/I_SDRAM_IF/n2654 (net)
                               1   0.7989 
  I_SDRAM_TOP/I_SDRAM_IF/U4664/A2 (OR2X1_HVT)
                                            0.0071   0.1708   1.0000   0.0049   0.0049 &   3.4256 f
  I_SDRAM_TOP/I_SDRAM_IF/U4664/Y (OR2X1_HVT)         0.1861   1.0000            0.4602 &   3.8859 f
  I_SDRAM_TOP/I_SDRAM_IF/n2663 (net)
                               2   2.1252 
  I_SDRAM_TOP/I_SDRAM_IF/U4668/A2 (AO22X1_HVT)
                                            0.0000   0.1861   1.0000   0.0000   0.0000 &   3.8859 f
  I_SDRAM_TOP/I_SDRAM_IF/U4668/Y (AO22X1_HVT)        0.1806   1.0000            0.6441 &   4.5300 f
  I_SDRAM_TOP/I_SDRAM_IF/N1806 (net)
                               1   1.1140 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__4_/D (SDFFARX1_RVT)
                                            0.0000   0.1806   1.0000   0.0000   0.0000 &   4.5300 f
  data arrival time                                                                        4.5300

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0576     5.1576
  clock reconvergence pessimism                                                 0.1154     5.2730
  clock uncertainty                                                            -0.1000     5.1730
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__4_/CLK (SDFFARX1_RVT)                        5.1730 r
  library setup time                                          1.0000           -0.6661     4.5069
  data required time                                                                       4.5069
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5069
  data arrival time                                                                       -4.5300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2763     3.3263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__14_/CLK (SDFFNARX1_HVT)
                                                     0.0778                     0.0000     3.3263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__14_/Q (SDFFNARX1_HVT)
                                                     0.3377   1.0000            1.2201 &   4.5464 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_662 (net)
                               5   5.4032 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41385/A2 (AO22X1_HVT)
                                            0.0518   0.3377   1.0000   0.0346   0.0346 &   4.5811 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41385/Y (AO22X1_HVT)
                                                     0.1673   1.0000            0.7540 &   5.3351 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22278 (net)
                               1   0.6896 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41384/A1 (OR2X1_RVT)
                                            0.0000   0.1673   1.0000   0.0000   0.0000 &   5.3351 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41384/Y (OR2X1_RVT)
                                                     0.0795   1.0000            0.3072 &   5.6423 f
  I_SDRAM_TOP/I_SDRAM_IF/n4403 (net)
                               2   1.5211 
  I_SDRAM_TOP/I_SDRAM_IF/U6885/A4 (AO22X1_RVT)
                                            0.0117   0.0795   1.0000   0.0083   0.0083 &   5.6506 f
  I_SDRAM_TOP/I_SDRAM_IF/U6885/Y (AO22X1_RVT)        0.0850   1.0000            0.2053 &   5.8559 f
  I_SDRAM_TOP/I_SDRAM_IF/N3051 (net)
                               1   0.8643 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0850   1.0000   0.0000   0.0000 &   5.8559 f
  data arrival time                                                                        5.8559

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1515     7.3015
  clock reconvergence pessimism                                                 0.0801     7.3816
  clock uncertainty                                                            -0.1000     7.2816
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__14_/CLK (SDFFNARX1_HVT)                      7.2816 f
  library setup time                                          1.0000           -1.4488     5.8328
  data required time                                                                       5.8328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8328
  data arrival time                                                                       -5.8559
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2270     1.2270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__13_/CLK (SDFFARX1_RVT)
                                                     0.1108                     0.0000     1.2270 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__13_/Q (SDFFARX1_RVT)
                                                     0.1263   1.0000            0.5723 &   1.7992 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__13_ (net)
                               5   4.9326 
  I_SDRAM_TOP/I_SDRAM_IF/U4188/A2 (AO22X1_HVT)
                                            0.0000   0.1263   1.0000   0.0000   0.0000 &   1.7993 f
  I_SDRAM_TOP/I_SDRAM_IF/U4188/Y (AO22X1_HVT)        0.2078   1.0000            0.6244 &   2.4236 f
  I_SDRAM_TOP/I_SDRAM_IF/n2223 (net)
                               1   2.0068 
  I_SDRAM_TOP/I_SDRAM_IF/U4189/A2 (OR2X1_HVT)
                                            0.0768   0.2078   1.0000   0.0520   0.0520 &   2.4756 f
  I_SDRAM_TOP/I_SDRAM_IF/U4189/Y (OR2X1_HVT)         0.2111   1.0000            0.4985 &   2.9742 f
  I_SDRAM_TOP/I_SDRAM_IF/n3146 (net)
                               2   2.8533 
  I_SDRAM_TOP/I_SDRAM_IF/U4193/A2 (AO22X1_HVT)
                                            0.0109   0.2111   1.0000   0.0075   0.0076 &   2.9817 f
  I_SDRAM_TOP/I_SDRAM_IF/U4193/Y (AO22X1_HVT)        0.2451   1.0000            0.7248 &   3.7065 f
  I_SDRAM_TOP/I_SDRAM_IF/N2179 (net)
                               1   3.1345 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/D (SDFFARX1_HVT)
                                            0.0698   0.2451   1.0000   0.0494   0.0495 &   3.7560 f
  data arrival time                                                                        3.7560

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0608     5.1608
  clock reconvergence pessimism                                                 0.0976     5.2584
  clock uncertainty                                                            -0.1000     5.1584
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/CLK (SDFFARX1_HVT)                       5.1584 r
  library setup time                                          1.0000           -1.4254     3.7330
  data required time                                                                       3.7330
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7330
  data arrival time                                                                       -3.7560
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0230


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2293     1.2293
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__29_/CLK (SDFFARX2_RVT)
                                                     0.1223                     0.0000     1.2293 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__29_/Q (SDFFARX2_RVT)
                                                     0.1279   1.0000            0.6345 &   1.8638 f
  I_SDRAM_TOP/I_SDRAM_IF/n1807 (net)
                               5   7.6587 
  I_SDRAM_TOP/I_SDRAM_IF/U4017/A1 (OA22X1_HVT)
                                            0.0046   0.1279   1.0000   0.0032   0.0033 &   1.8671 f
  I_SDRAM_TOP/I_SDRAM_IF/U4017/Y (OA22X1_HVT)        0.2504   1.0000            0.7132 &   2.5803 f
  I_SDRAM_TOP/I_SDRAM_IF/n2098 (net)
                               1   1.5748 
  I_SDRAM_TOP/I_SDRAM_IF/U4019/A1 (AND2X1_HVT)
                                            0.0552   0.2504   1.0000   0.0388   0.0388 &   2.6192 f
  I_SDRAM_TOP/I_SDRAM_IF/U4019/Y (AND2X1_HVT)        0.1873   1.0000            0.4588 &   3.0780 f
  I_SDRAM_TOP/I_SDRAM_IF/n2993 (net)
                               2   1.9331 
  I_SDRAM_TOP/I_SDRAM_IF/U5027/A2 (AO22X1_HVT)
                                            0.0147   0.1873   1.0000   0.0102   0.0102 &   3.0882 f
  I_SDRAM_TOP/I_SDRAM_IF/U5027/Y (AO22X1_HVT)        0.2031   1.0000            0.6696 &   3.7577 f
  I_SDRAM_TOP/I_SDRAM_IF/N1213 (net)
                               1   1.8455 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__13_/D (SDFFARX1_HVT)
                                            0.0207   0.2031   1.0000   0.0143   0.0143 &   3.7721 f
  data arrival time                                                                        3.7721

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0562     5.1562
  clock reconvergence pessimism                                                 0.0976     5.2538
  clock uncertainty                                                            -0.1000     5.1538
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__13_/CLK (SDFFARX1_HVT)                       5.1538 r
  library setup time                                          1.0000           -1.4047     3.7491
  data required time                                                                       3.7491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7491
  data arrival time                                                                       -3.7721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0230


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2588     3.3088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3088 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/Q (SDFFNARX1_HVT)
                                                     0.2119   1.0000            1.1166 &   4.4254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_219 (net)
                               2   1.5997 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_175_inst_37170/A (NBUFFX2_LVT)
                                            0.0170   0.2119   1.0000   0.0118   0.0118 &   4.4371 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_175_inst_37170/Y (NBUFFX2_LVT)
                                                     0.0646   1.0000            0.1806 &   4.6177 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_175_4550 (net)
                               4   4.2524 
  I_SDRAM_TOP/I_SDRAM_IF/U6835/A4 (AO22X1_HVT)
                                            0.0000   0.0646   1.0000   0.0000   0.0000 &   4.6177 f
  I_SDRAM_TOP/I_SDRAM_IF/U6835/Y (AO22X1_HVT)        0.1804   1.0000            0.3783 &   4.9960 f
  I_SDRAM_TOP/I_SDRAM_IF/n4091 (net)
                               1   1.1064 
  I_SDRAM_TOP/I_SDRAM_IF/U6836/A2 (OR2X1_HVT)
                                            0.0081   0.1804   1.0000   0.0056   0.0056 &   5.0016 f
  I_SDRAM_TOP/I_SDRAM_IF/U6836/Y (OR2X1_HVT)         0.1848   1.0000            0.4648 &   5.4664 f
  I_SDRAM_TOP/I_SDRAM_IF/n5418 (net)
                               2   2.0856 
  I_SDRAM_TOP/I_SDRAM_IF/U8601/A2 (AO22X1_RVT)
                                            0.0217   0.1848   1.0000   0.0146   0.0146 &   5.4810 f
  I_SDRAM_TOP/I_SDRAM_IF/U8601/Y (AO22X1_RVT)        0.0827   1.0000            0.3787 &   5.8598 f
  I_SDRAM_TOP/I_SDRAM_IF/N3828 (net)
                               1   0.6979 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_/D (SDFFNARX1_HVT)
                                            0.0000   0.0827   1.0000   0.0000   0.0000 &   5.8598 f
  data arrival time                                                                        5.8598

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1277     7.2777
  clock reconvergence pessimism                                                 0.0994     7.3771
  clock uncertainty                                                            -0.1000     7.2771
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_/CLK (SDFFNARX1_HVT)                      7.2771 f
  library setup time                                          1.0000           -1.4402     5.8369
  data required time                                                                       5.8369
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8369
  data arrival time                                                                       -5.8598
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0228


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2685     3.3185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/Q (SDFFNARX1_HVT)
                                                     0.2188   1.0000            1.1301 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1086] (net)
                               2   1.8213 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_89_2192/A (NBUFFX2_RVT)
                                            0.0000   0.2188   1.0000   0.0000   0.0000 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_89_2192/Y (NBUFFX2_RVT)
                                                     0.0906   1.0000            0.2823 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1623 (net)
                               4   4.6579 
  I_SDRAM_TOP/I_SDRAM_IF/U11975/A2 (AO22X1_HVT)
                                            0.0000   0.0906   1.0000   0.0000   0.0000 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/U11975/Y (AO22X1_HVT)       0.2021   1.0000            0.5892 &   5.3202 f
  I_SDRAM_TOP/I_SDRAM_IF/n9088 (net)
                               1   1.8202 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40789/A2 (OR2X1_RVT)
                                            0.0158   0.2021   1.0000   0.0110   0.0110 &   5.3312 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40789/Y (OR2X1_RVT)
                                                     0.0833   1.0000            0.2806 &   5.6118 f
  I_SDRAM_TOP/I_SDRAM_IF/n9215 (net)
                               2   1.7829 
  I_SDRAM_TOP/I_SDRAM_IF/U12032/A2 (AO22X1_LVT)
                                            0.0091   0.0833   1.0000   0.0063   0.0063 &   5.6181 f
  I_SDRAM_TOP/I_SDRAM_IF/U12032/Y (AO22X1_LVT)       0.0734   1.0000            0.1958 &   5.8139 f
  I_SDRAM_TOP/I_SDRAM_IF/N2362 (net)
                               1   5.5658 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0734   1.0000   0.0000   0.0002 &   5.8141 f
  data arrival time                                                                        5.8141

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1067     7.2567
  clock reconvergence pessimism                                                 0.0696     7.3263
  clock uncertainty                                                            -0.1000     7.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__22_/CLK (SDFFNARX1_HVT)                       7.2263 f
  library setup time                                          1.0000           -1.4350     5.7913
  data required time                                                                       5.7913
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7913
  data arrival time                                                                       -5.8141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0228


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2776     3.3276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_/Q (SDFFNARX1_HVT)
                                                     0.3192   1.0000            1.2076 &   4.5352 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_489 (net)
                               5   4.8802 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41245/A2 (AO22X1_HVT)
                                            0.0239   0.3192   1.0000   0.0165   0.0166 &   4.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41245/Y (AO22X1_HVT)
                                                     0.1769   1.0000            0.7510 &   5.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22223 (net)
                               1   0.9885 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41244/A1 (OR2X1_RVT)
                                            0.0241   0.1769   1.0000   0.0165   0.0165 &   5.3192 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41244/Y (OR2X1_RVT)
                                                     0.0787   1.0000            0.3139 &   5.6331 f
  I_SDRAM_TOP/I_SDRAM_IF/n5709 (net)
                               2   1.4604 
  I_SDRAM_TOP/I_SDRAM_IF/U6237/A4 (AO22X1_RVT)
                                            0.0057   0.0787   1.0000   0.0039   0.0040 &   5.6371 f
  I_SDRAM_TOP/I_SDRAM_IF/U6237/Y (AO22X1_RVT)        0.0875   1.0000            0.2086 &   5.8457 f
  I_SDRAM_TOP/I_SDRAM_IF/N3337 (net)
                               1   1.0582 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__15_/D (SDFFNARX1_HVT)
                                            0.0111   0.0875   1.0000   0.0078   0.0078 &   5.8534 f
  data arrival time                                                                        5.8534

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1512     7.3012
  clock reconvergence pessimism                                                 0.0801     7.3813
  clock uncertainty                                                            -0.1000     7.2813
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__15_/CLK (SDFFNARX1_HVT)                      7.2813 f
  library setup time                                          1.0000           -1.4504     5.8308
  data required time                                                                       5.8308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8308
  data arrival time                                                                       -5.8534
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0226


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2296     3.2796
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__9_/CLK (SDFFNARX1_HVT)
                                                     0.0903                     0.0000     3.2796 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__9_/Q (SDFFNARX1_HVT)
                                                     0.3078   1.0000            1.2102 &   4.4899 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_630 (net)
                               5   4.5639 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41403/A2 (AO22X1_HVT)
                                            0.0000   0.3078   1.0000   0.0000   0.0000 &   4.4899 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41403/Y (AO22X1_HVT)
                                                     0.1739   1.0000            0.7374 &   5.2273 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22285 (net)
                               1   0.8937 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41402/A1 (OR2X1_RVT)
                                            0.0059   0.1739   1.0000   0.0041   0.0041 &   5.2314 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41402/Y (OR2X1_RVT)
                                                     0.0796   1.0000            0.3126 &   5.5439 f
  I_SDRAM_TOP/I_SDRAM_IF/n5444 (net)
                               2   1.5338 
  I_SDRAM_TOP/I_SDRAM_IF/U6469/A4 (AO22X1_RVT)
                                            0.0071   0.0796   1.0000   0.0049   0.0049 &   5.5489 f
  I_SDRAM_TOP/I_SDRAM_IF/U6469/Y (AO22X1_RVT)        0.1036   1.0000            0.2299 &   5.7787 f
  I_SDRAM_TOP/I_SDRAM_IF/N3109 (net)
                               1   2.4291 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_/D (SDFFNARX1_HVT)
                                            0.0230   0.1036   1.0000   0.0163   0.0164 &   5.7951 f
  data arrival time                                                                        5.7951

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0834     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_/CLK (SDFFNARX1_HVT)                       7.2279 f
  library setup time                                          1.0000           -1.4554     5.7725
  data required time                                                                       5.7725
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7725
  data arrival time                                                                       -5.7951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0226


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641157063/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2763     3.3263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.3263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/Q (SDFFNARX1_HVT)
                                                     0.2136   1.0000            1.1216 &   4.4478 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1032] (net)
                               2   1.6532 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_37_inst_37287/A (NBUFFX4_LVT)
                                            0.0173   0.2136   1.0000   0.0124   0.0124 &   4.4603 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_37_inst_37287/Y (NBUFFX4_LVT)
                                                     0.0648   1.0000            0.2090 &   4.6693 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_37_4577 (net)
                               4   3.6718 
  I_SDRAM_TOP/I_SDRAM_IF/U11637/A2 (AO22X1_HVT)
                                            0.0000   0.0648   1.0000   0.0000   0.0000 &   4.6693 f
  I_SDRAM_TOP/I_SDRAM_IF/U11637/Y (AO22X1_HVT)       0.1871   1.0000            0.5519 &   5.2212 f
  I_SDRAM_TOP/I_SDRAM_IF/n8421 (net)
                               1   1.3258 
  I_SDRAM_TOP/I_SDRAM_IF/U11638/A2 (OR2X1_HVT)
                                            0.0000   0.1871   1.0000   0.0000   0.0000 &   5.2212 f
  I_SDRAM_TOP/I_SDRAM_IF/U11638/Y (OR2X1_HVT)        0.1939   1.0000            0.4749 &   5.6960 f
  I_SDRAM_TOP/I_SDRAM_IF/n9454 (net)
                               2   2.3506 
  I_SDRAM_TOP/I_SDRAM_IF/U11639/A4 (AO22X1_LVT)
                                            0.0337   0.1939   1.0000   0.0242   0.0242 &   5.7202 f
  I_SDRAM_TOP/I_SDRAM_IF/U11639/Y (AO22X1_LVT)       0.0557   1.0000            0.1769 &   5.8971 f
  I_SDRAM_TOP/I_SDRAM_IF/N2458 (net)
                               1   1.4448 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.8971 f
  data arrival time                                                                        5.8971

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.1048     7.4008
  clock uncertainty                                                            -0.1000     7.3008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__23_/CLK (SDFFNARX1_HVT)                       7.3008 f
  library setup time                                          1.0000           -1.4262     5.8747
  data required time                                                                       5.8747
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8747
  data arrival time                                                                       -5.8971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0225


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2685     3.3185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__14_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__14_/Q (SDFFNARX1_HVT)
                                                     0.3366   1.0000            1.2264 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/n17732 (net)
                               5   5.3732 
  I_SDRAM_TOP/I_SDRAM_IF/U12003/A1 (OA22X1_HVT)
                                            0.0000   0.3366   1.0000   0.0000   0.0000 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/U12003/Y (OA22X1_HVT)       0.2352   1.0000            0.8692 &   5.4141 f
  I_SDRAM_TOP/I_SDRAM_IF/n9143 (net)
                               1   1.0876 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41132/A1 (AND2X1_LVT)
                                            0.0187   0.2352   1.0000   0.0129   0.0130 &   5.4271 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41132/Y (AND2X1_LVT)
                                                     0.0627   1.0000            0.2015 &   5.6286 f
  I_SDRAM_TOP/I_SDRAM_IF/n9331 (net)
                               2   1.8028 
  I_SDRAM_TOP/I_SDRAM_IF/U12074/A2 (AO22X1_LVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000 &   5.6286 f
  I_SDRAM_TOP/I_SDRAM_IF/U12074/Y (AO22X1_LVT)       0.0748   1.0000            0.1826 &   5.8112 f
  I_SDRAM_TOP/I_SDRAM_IF/N2350 (net)
                               1   5.7636 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/D (SDFFNARX1_HVT)
                                            0.0023   0.0748   1.0000   0.0016   0.0018 &   5.8130 f
  data arrival time                                                                        5.8130

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1067     7.2567
  clock reconvergence pessimism                                                 0.0696     7.3263
  clock uncertainty                                                            -0.1000     7.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/CLK (SDFFNARX1_HVT)                       7.2263 f
  library setup time                                          1.0000           -1.4356     5.7907
  data required time                                                                       5.7907
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7907
  data arrival time                                                                       -5.8130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0223


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2753     3.3253
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/Q (SDFFNARX1_HVT)
                                                     0.3109   1.0000            1.1976 &   4.5228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_490 (net)
                               5   4.6451 
  I_SDRAM_TOP/I_SDRAM_IF/U9177/A1 (OA22X1_HVT)
                                            0.0000   0.3109   1.0000   0.0000   0.0000 &   4.5229 f
  I_SDRAM_TOP/I_SDRAM_IF/U9177/Y (OA22X1_HVT)        0.2327   1.0000            0.8454 &   5.3682 f
  I_SDRAM_TOP/I_SDRAM_IF/n5977 (net)
                               1   1.0344 
  I_SDRAM_TOP/I_SDRAM_IF/U9179/A1 (AND2X1_RVT)
                                            0.0196   0.2327   1.0000   0.0136   0.0136 &   5.3818 f
  I_SDRAM_TOP/I_SDRAM_IF/U9179/Y (AND2X1_RVT)        0.0819   1.0000            0.3005 &   5.6823 f
  I_SDRAM_TOP/I_SDRAM_IF/n6016 (net)
                               2   1.6926 
  I_SDRAM_TOP/I_SDRAM_IF/U9183/A2 (AO22X1_LVT)
                                            0.0039   0.0819   1.0000   0.0027   0.0027 &   5.6851 f
  I_SDRAM_TOP/I_SDRAM_IF/U9183/Y (AO22X1_LVT)        0.0654   1.0000            0.1679 &   5.8530 f
  I_SDRAM_TOP/I_SDRAM_IF/N3322 (net)
                               1   1.7194 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/D (SDFFNARX1_HVT)
                                            0.0081   0.0654   1.0000   0.0057   0.0057 &   5.8586 f
  data arrival time                                                                        5.8586

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1481     7.2981
  clock reconvergence pessimism                                                 0.0801     7.3782
  clock uncertainty                                                            -0.1000     7.2782
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/CLK (SDFFNARX1_HVT)                       7.2782 f
  library setup time                                          1.0000           -1.4418     5.8364
  data required time                                                                       5.8364
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8364
  data arrival time                                                                       -5.8586
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58262/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2739     3.3239
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__20_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.3239 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__20_/Q (SDFFNARX1_HVT)
                                                     0.3426   1.0000            1.2117 &   4.5355 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_284 (net)
                               6   5.5381 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41446/A4 (AO22X1_HVT)
                                            0.0299   0.3426   1.0000   0.0207   0.0209 &   4.5564 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41446/Y (AO22X1_HVT)
                                                     0.1680   1.0000            0.5419 &   5.0983 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22305 (net)
                               1   0.7083 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41445/A1 (OR2X1_HVT)
                                            0.0000   0.1680   1.0000   0.0000   0.0000 &   5.0983 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41445/Y (OR2X1_HVT)
                                                     0.1932   1.0000            0.5240 &   5.6223 f
  I_SDRAM_TOP/I_SDRAM_IF/n4689 (net)
                               2   2.3339 
  I_SDRAM_TOP/I_SDRAM_IF/U7718/A2 (AO22X1_LVT)
                                            0.0251   0.1932   1.0000   0.0175   0.0176 &   5.6399 f
  I_SDRAM_TOP/I_SDRAM_IF/U7718/Y (AO22X1_LVT)        0.0645   1.0000            0.2412 &   5.8810 f
  I_SDRAM_TOP/I_SDRAM_IF/N3714 (net)
                               1   1.3217 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0645   1.0000   0.0000   0.0000 &   5.8810 f
  data arrival time                                                                        5.8810

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1494     7.2994
  clock reconvergence pessimism                                                 0.0995     7.3989
  clock uncertainty                                                            -0.1000     7.2989
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/CLK (SDFFNARX1_HVT)                      7.2989 f
  library setup time                                          1.0000           -1.4401     5.8588
  data required time                                                                       5.8588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8588
  data arrival time                                                                       -5.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2764     1.2764
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_LVT)
                                                     0.0367                     0.0000     1.2764 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_LVT)
                                                     0.0507   1.0000            0.1536 &   1.4300 f
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   6.1805 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0098   0.0507   1.0000   0.0064   0.0065 &   1.4365 f
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.0769   1.0000            0.1153 &   1.5517 f
  I_RISC_CORE/n1525 (net)     14  17.2467 
  I_RISC_CORE/U251/A2 (AND2X1_LVT)          0.0000   0.0769   1.0000   0.0000  -0.0000 &   1.5517 f
  I_RISC_CORE/U251/Y (AND2X1_LVT)                    0.0320   1.0000            0.0757 &   1.6274 f
  I_RISC_CORE/n26 (net)        3   2.8490 
  I_RISC_CORE/U252/A (INVX0_HVT)            0.0012   0.0320   1.0000   0.0008   0.0008 &   1.6283 f
  I_RISC_CORE/U252/Y (INVX0_HVT)                     0.0355   1.0000            0.0416 &   1.6699 r
  I_RISC_CORE/n21 (net)        1   1.3591 
  I_RISC_CORE/U253/A3 (OA21X1_HVT)          0.0026   0.0355   1.0000   0.0018   0.0018 &   1.6717 r
  I_RISC_CORE/U253/Y (OA21X1_HVT)                    0.0763   1.0000            0.1351 &   1.8068 r
  I_RISC_CORE/n702 (net)       3   3.7143 
  I_RISC_CORE/U255/A3 (AO22X1_LVT)          0.0066   0.0763   1.0000   0.0046   0.0046 &   1.8114 r
  I_RISC_CORE/U255/Y (AO22X1_LVT)                    0.0403   1.0000            0.0685 &   1.8799 r
  I_RISC_CORE/n85 (net)        1   3.4133 
  I_RISC_CORE/U344/A (FADDX1_LVT)           0.0025   0.0403   1.0000   0.0018   0.0018 &   1.8817 r
  I_RISC_CORE/U344/CO (FADDX1_LVT)                   0.0416   1.0000            0.0836 &   1.9653 r
  I_RISC_CORE/n309 (net)       1   2.6783 
  I_RISC_CORE/U622/CI (FADDX1_LVT)          0.0000   0.0416   1.0000   0.0000   0.0000 &   1.9653 r
  I_RISC_CORE/U622/CO (FADDX1_LVT)                   0.0437   1.0000            0.0790 &   2.0444 r
  I_RISC_CORE/n875 (net)       1   2.8388 
  I_RISC_CORE/U1221/CI (FADDX1_LVT)         0.0000   0.0437   1.0000   0.0000   0.0000 &   2.0444 r
  I_RISC_CORE/U1221/CO (FADDX1_LVT)                  0.0527   1.0000            0.0873 &   2.1317 r
  I_RISC_CORE/n311 (net)       3   4.0776 
  I_RISC_CORE/U624/A1 (NAND2X0_LVT)         0.0033   0.0527   1.0000   0.0023   0.0023 &   2.1340 r
  I_RISC_CORE/U624/Y (NAND2X0_LVT)                   0.0349   1.0000            0.0243 &   2.1583 f
  I_RISC_CORE/n315 (net)       1   0.6234 
  I_RISC_CORE/U629/A1 (AO22X1_LVT)          0.0000   0.0349   1.0000   0.0000   0.0000 &   2.1583 f
  I_RISC_CORE/U629/Y (AO22X1_LVT)                    0.0340   1.0000            0.0734 &   2.2317 f
  I_RISC_CORE/n316 (net)       2   3.5734 
  I_RISC_CORE/U631/A1 (NAND2X0_LVT)         0.0016   0.0340   1.0000   0.0011   0.0012 &   2.2329 f
  I_RISC_CORE/U631/Y (NAND2X0_LVT)                   0.0472   1.0000            0.0403 &   2.2732 r
  I_RISC_CORE/n318 (net)       1   0.9590 
  I_RISC_CORE/U634/A3 (AOI22X1_LVT)         0.0049   0.0472   1.0000   0.0034   0.0034 &   2.2766 r
  I_RISC_CORE/U634/Y (AOI22X1_LVT)                   0.0296   1.0000            0.0731 &   2.3497 f
  I_RISC_CORE/n321 (net)       2   3.5192 
  I_RISC_CORE/U635/A (INVX1_LVT)            0.0000   0.0296   1.0000   0.0000   0.0000 &   2.3497 f
  I_RISC_CORE/U635/Y (INVX1_LVT)                     0.0280   1.0000            0.0311 &   2.3808 r
  I_RISC_CORE/n390 (net)       2   2.5505 
  I_RISC_CORE/U640/A2 (AO22X1_LVT)          0.0000   0.0280   1.0000   0.0000   0.0000 &   2.3809 r
  I_RISC_CORE/U640/Y (AO22X1_LVT)                    0.0431   1.0000            0.0732 &   2.4540 r
  I_RISC_CORE/n424 (net)       2   3.5428 
  I_RISC_CORE/U774/A3 (AOI22X1_LVT)         0.0019   0.0431   1.0000   0.0013   0.0014 &   2.4554 r
  I_RISC_CORE/U774/Y (AOI22X1_LVT)                   0.0263   1.0000            0.0694 &   2.5248 f
  I_RISC_CORE/n426 (net)       2   2.7812 
  I_RISC_CORE/U775/A (INVX1_LVT)            0.0000   0.0263   1.0000   0.0000   0.0000 &   2.5249 f
  I_RISC_CORE/U775/Y (INVX1_LVT)                     0.0271   1.0000            0.0294 &   2.5543 r
  I_RISC_CORE/n972 (net)       2   2.5521 
  I_RISC_CORE/U778/A2 (AO22X1_LVT)          0.0008   0.0271   1.0000   0.0005   0.0005 &   2.5548 r
  I_RISC_CORE/U778/Y (AO22X1_LVT)                    0.0401   1.0000            0.0699 &   2.6247 r
  I_RISC_CORE/n561 (net)       2   2.9685 
  I_RISC_CORE/U780/A3 (AOI22X1_LVT)         0.0014   0.0401   1.0000   0.0010   0.0010 &   2.6257 r
  I_RISC_CORE/U780/Y (AOI22X1_LVT)                   0.0253   1.0000            0.0684 &   2.6940 f
  I_RISC_CORE/n431 (net)       2   2.6520 
  I_RISC_CORE/U1361/A (INVX1_HVT)           0.0000   0.0253   1.0000   0.0000   0.0000 &   2.6941 f
  I_RISC_CORE/U1361/Y (INVX1_HVT)                    0.0344   1.0000            0.0366 &   2.7307 r
  I_RISC_CORE/n1424 (net)      2   2.0541 
  I_RISC_CORE/U785/A2 (AOI22X1_LVT)         0.0000   0.0344   1.0000   0.0000   0.0000 &   2.7307 r
  I_RISC_CORE/U785/Y (AOI22X1_LVT)                   0.0217   1.0000            0.0772 &   2.8079 f
  I_RISC_CORE/n610 (net)       2   1.8324 
  I_RISC_CORE/U786/A (INVX1_HVT)            0.0000   0.0217   1.0000   0.0000   0.0000 &   2.8079 f
  I_RISC_CORE/U786/Y (INVX1_HVT)                     0.0356   1.0000            0.0353 &   2.8433 r
  I_RISC_CORE/n617 (net)       2   2.1974 
  I_RISC_CORE/U790/A1 (XOR2X1_LVT)          0.0000   0.0356   1.0000   0.0000   0.0000 &   2.8433 r
  I_RISC_CORE/U790/Y (XOR2X1_LVT)                    0.0393   1.0000            0.0950 &   2.9383 f
  I_RISC_CORE/n436 (net)       2   2.6715 
  I_RISC_CORE/U793/A (INVX1_HVT)            0.0029   0.0393   1.0000   0.0020   0.0020 &   2.9403 f
  I_RISC_CORE/U793/Y (INVX1_HVT)                     0.0258   1.0000            0.0362 &   2.9765 r
  I_RISC_CORE/n438 (net)       1   0.8122 
  I_RISC_CORE/U795/A2 (OA21X1_HVT)          0.0000   0.0258   1.0000   0.0000   0.0000 &   2.9765 r
  I_RISC_CORE/U795/Y (OA21X1_HVT)                    0.0502   1.0000            0.1192 &   3.0957 r
  I_RISC_CORE/n439 (net)       1   1.0914 
  I_RISC_CORE/U796/A2 (MUX21X1_LVT)         0.0046   0.0502   1.0000   0.0032   0.0032 &   3.0989 r
  I_RISC_CORE/U796/Y (MUX21X1_LVT)                   0.0335   1.0000            0.0711 &   3.1700 r
  I_RISC_CORE/n511 (net)       1   1.7972 
  I_RISC_CORE/U893/A1 (AND4X2_RVT)          0.0039   0.0335   1.0000   0.0026   0.0027 &   3.1727 r
  I_RISC_CORE/U893/Y (AND4X2_RVT)                    0.0474   1.0000            0.1666 &   3.3393 r
  I_RISC_CORE/n1040_CDR1 (net)
                               2   7.4559 
  I_RISC_CORE/U894/A2 (NOR2X0_RVT)          0.0000   0.0474   1.0000   0.0000   0.0003 &   3.3396 r
  I_RISC_CORE/U894/Y (NOR2X0_RVT)                    0.0336   1.0000            0.0943 &   3.4338 f
  I_RISC_CORE/I_ALU_Result_13_ (net)
                               1   2.6428 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_RVT)
                                            0.0029   0.0336   1.0000   0.0020   0.0021 &   3.4359 f
  data arrival time                                                                        3.4359

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0900     3.6454
  clock uncertainty                                                            -0.1000     3.5454
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_RVT)                                  3.5454 r
  library setup time                                          1.0000           -0.1316     3.4138
  data required time                                                                       3.4138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4138
  data arrival time                                                                       -3.4359
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0221


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0922     1.0922
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__22_/CLK (SDFFARX1_LVT)
                                                     0.1013                     0.0000     1.0922 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__22_/QN (SDFFARX1_LVT)
                                                     0.1581   1.0000            0.3362 &   1.4284 r
  I_PCI_TOP/mult_x_26_n821 (net)
                               2   5.5653 
  I_PCI_TOP/U4332/A (INVX4_LVT)             0.0308   0.1581   1.0000   0.0210   0.0211 &   1.4495 r
  I_PCI_TOP/U4332/Y (INVX4_LVT)                      0.1084   1.0000            0.0915 &   1.5409 f
  I_PCI_TOP/n8402 (net)       17  24.3215 
  I_PCI_TOP/U1812/A2 (AND2X1_HVT)           0.0000   0.1085   1.0000   0.0000   0.0009 &   1.5419 f
  I_PCI_TOP/U1812/Y (AND2X1_HVT)                     0.2252   1.0000            0.3917 &   1.9335 f
  I_PCI_TOP/n1617 (net)        3   3.0539 
  I_PCI_TOP/U1930/A (INVX0_HVT)             0.0000   0.2252   1.0000   0.0000   0.0000 &   1.9336 f
  I_PCI_TOP/U1930/Y (INVX0_HVT)                      0.1301   1.0000            0.2206 &   2.1542 r
  I_PCI_TOP/n1615 (net)        1   0.7244 
  I_PCI_TOP/U1931/A2 (NAND2X0_HVT)          0.0000   0.1301   1.0000   0.0000   0.0000 &   2.1542 r
  I_PCI_TOP/U1931/Y (NAND2X0_HVT)                    0.2473   1.0000            0.2782 &   2.4324 f
  I_PCI_TOP/n1619 (net)        1   0.8313 
  I_PCI_TOP/U1933/A2 (AO22X1_HVT)           0.0415   0.2473   1.0000   0.0297   0.0297 &   2.4622 f
  I_PCI_TOP/U1933/Y (AO22X1_HVT)                     0.2940   1.0000            0.7905 &   3.2527 f
  I_PCI_TOP/n1751 (net)        1   4.5661 
  I_PCI_TOP/U2053/B (FADDX1_RVT)            0.0160   0.2940   1.0000   0.0114   0.0115 &   3.2643 f
  I_PCI_TOP/U2053/S (FADDX1_RVT)                     0.1412   1.0000            0.6431 &   3.9073 r
  I_PCI_TOP/n1755 (net)        1   2.5570 
  I_PCI_TOP/U2054/A (FADDX1_LVT)            0.0118   0.1412   1.0000   0.0081   0.0082 &   3.9155 r
  I_PCI_TOP/U2054/S (FADDX1_LVT)                     0.0813   1.0000            0.2806 &   4.1961 f
  I_PCI_TOP/n1722 (net)        1   2.9921 
  I_PCI_TOP/U2021/B (FADDX1_LVT)            0.0000   0.0813   1.0000   0.0000   0.0000 &   4.1962 f
  I_PCI_TOP/U2021/S (FADDX1_LVT)                     0.0531   1.0000            0.2434 &   4.4395 r
  I_PCI_TOP/n1637 (net)        1   0.8998 
  I_PCI_TOP/U1944/A (INVX0_HVT)             0.0000   0.0531   1.0000   0.0000   0.0000 &   4.4395 r
  I_PCI_TOP/U1944/Y (INVX0_HVT)                      0.1451   1.0000            0.1196 &   4.5591 f
  I_PCI_TOP/n1758 (net)        1   1.8429 
  I_PCI_TOP/U2056/CI (FADDX1_LVT)           0.0000   0.1451   1.0000   0.0000   0.0000 &   4.5591 f
  I_PCI_TOP/U2056/CO (FADDX1_LVT)                    0.0743   1.0000            0.2027 &   4.7618 f
  I_PCI_TOP/n1876 (net)        1   2.7132 
  I_PCI_TOP/U2170/CI (FADDX1_LVT)           0.0038   0.0743   1.0000   0.0026   0.0027 &   4.7645 f
  I_PCI_TOP/U2170/CO (FADDX1_LVT)                    0.0750   1.0000            0.1649 &   4.9293 f
  I_PCI_TOP/n2070 (net)        1   2.3723 
  I_PCI_TOP/U2356/CI (FADDX1_LVT)           0.0000   0.0750   1.0000   0.0000   0.0000 &   4.9294 f
  I_PCI_TOP/U2356/CO (FADDX1_LVT)                    0.0683   1.0000            0.1600 &   5.0894 f
  I_PCI_TOP/n2397 (net)        1   1.8960 
  I_PCI_TOP/U2649/CI (FADDX1_LVT)           0.0037   0.0683   1.0000   0.0026   0.0026 &   5.0920 f
  I_PCI_TOP/U2649/CO (FADDX1_LVT)                    0.0656   1.0000            0.1578 &   5.2498 f
  I_PCI_TOP/n2533 (net)        1   1.9711 
  I_PCI_TOP/U2772/CI (FADDX1_LVT)           0.0000   0.0656   1.0000   0.0000   0.0000 &   5.2499 f
  I_PCI_TOP/U2772/CO (FADDX1_LVT)                    0.0757   1.0000            0.1698 &   5.4197 f
  I_PCI_TOP/n2789 (net)        1   3.2759 
  I_PCI_TOP/U2988/CI (FADDX1_LVT)           0.0041   0.0757   1.0000   0.0029   0.0029 &   5.4226 f
  I_PCI_TOP/U2988/CO (FADDX1_LVT)                    0.0675   1.0000            0.1638 &   5.5864 f
  I_PCI_TOP/n2952 (net)        1   2.2008 
  I_PCI_TOP/U3117/CI (FADDX1_LVT)           0.0073   0.0675   1.0000   0.0050   0.0051 &   5.5915 f
  I_PCI_TOP/U3117/CO (FADDX1_LVT)                    0.0663   1.0000            0.1585 &   5.7499 f
  I_PCI_TOP/n3109 (net)        1   2.0600 
  I_PCI_TOP/U3241/CI (FADDX1_LVT)           0.0000   0.0663   1.0000   0.0000   0.0000 &   5.7499 f
  I_PCI_TOP/U3241/CO (FADDX1_LVT)                    0.0629   1.0000            0.1529 &   5.9028 f
  I_PCI_TOP/n3270 (net)        1   1.6770 
  I_PCI_TOP/U3360/CI (FADDX1_LVT)           0.0000   0.0629   1.0000   0.0000   0.0000 &   5.9028 f
  I_PCI_TOP/U3360/CO (FADDX1_LVT)                    0.0741   1.0000            0.1665 &   6.0693 f
  I_PCI_TOP/n3414 (net)        1   3.0720 
  I_PCI_TOP/U3465/CI (FADDX1_LVT)           0.0000   0.0741   1.0000   0.0000   0.0001 &   6.0694 f
  I_PCI_TOP/U3465/CO (FADDX1_LVT)                    0.0730   1.0000            0.1703 &   6.2396 f
  I_PCI_TOP/n3550 (net)        1   2.9171 
  I_PCI_TOP/U3567/CI (FADDX1_LVT)           0.0000   0.0730   1.0000   0.0000   0.0001 &   6.2397 f
  I_PCI_TOP/U3567/CO (FADDX1_LVT)                    0.0770   1.0000            0.1701 &   6.4097 f
  I_PCI_TOP/n3676 (net)        1   2.9457 
  I_PCI_TOP/U3661/CI (FADDX1_LVT)           0.0182   0.0770   1.0000   0.0130   0.0130 &   6.4227 f
  I_PCI_TOP/U3661/CO (FADDX1_LVT)                    0.0688   1.0000            0.1661 &   6.5888 f
  I_PCI_TOP/n3837 (net)        1   2.3654 
  I_PCI_TOP/U3779/CI (FADDX1_LVT)           0.0080   0.0688   1.0000   0.0055   0.0056 &   6.5944 f
  I_PCI_TOP/U3779/CO (FADDX1_LVT)                    0.0743   1.0000            0.1695 &   6.7639 f
  I_PCI_TOP/n3980 (net)        1   3.0912 
  I_PCI_TOP/U3883/A (FADDX1_LVT)            0.0000   0.0743   1.0000   0.0000   0.0001 &   6.7639 f
  I_PCI_TOP/U3883/CO (FADDX1_LVT)                    0.0695   1.0000            0.1822 &   6.9461 f
  I_PCI_TOP/n4119 (net)        1   2.1271 
  I_PCI_TOP/U3986/CI (FADDX1_LVT)           0.0047   0.0695   1.0000   0.0033   0.0033 &   6.9494 f
  I_PCI_TOP/U3986/CO (FADDX1_LVT)                    0.0686   1.0000            0.1620 &   7.1114 f
  I_PCI_TOP/n4378 (net)        1   2.3201 
  I_PCI_TOP/U4176/CI (FADDX1_LVT)           0.0000   0.0686   1.0000   0.0000   0.0000 &   7.1115 f
  I_PCI_TOP/U4176/CO (FADDX1_LVT)                    0.0661   1.0000            0.1587 &   7.2701 f
  I_PCI_TOP/n4460 (net)        1   2.0339 
  I_PCI_TOP/U4231/CI (FADDX1_LVT)           0.0000   0.0661   1.0000   0.0000   0.0000 &   7.2702 f
  I_PCI_TOP/U4231/CO (FADDX1_LVT)                    0.0652   1.0000            0.1562 &   7.4263 f
  I_PCI_TOP/n4527 (net)        1   1.9256 
  I_PCI_TOP/U4276/CI (FADDX1_LVT)           0.0034   0.0652   1.0000   0.0023   0.0023 &   7.4287 f
  I_PCI_TOP/U4276/CO (FADDX1_LVT)                    0.0800   1.0000            0.1589 &   7.5876 f
  I_PCI_TOP/n5885 (net)        1   2.2208 
  I_PCI_TOP/U5312/CI (FADDX1_LVT)           0.0000   0.0800   1.0000   0.0000   0.0000 &   7.5876 f
  I_PCI_TOP/U5312/CO (FADDX1_LVT)                    0.0648   1.0000            0.1609 &   7.7486 f
  I_PCI_TOP/n5912 (net)        1   1.7868 
  I_PCI_TOP/U5329/CI (FADDX1_LVT)           0.0000   0.0648   1.0000   0.0000   0.0000 &   7.7486 f
  I_PCI_TOP/U5329/S (FADDX1_LVT)                     0.0650   1.0000            0.2404 &   7.9890 r
  I_PCI_TOP/n5888 (net)        1   0.9563 
  I_PCI_TOP/U5313/A (INVX0_HVT)             0.0000   0.0650   1.0000   0.0000   0.0000 &   7.9890 r
  I_PCI_TOP/U5313/Y (INVX0_HVT)                      0.0736   1.0000            0.0902 &   8.0792 f
  I_PCI_TOP/I_PCI_CORE_N366 (net)
                               1   0.6698 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__29_/D (SDFFARX1_LVT)
                                            0.0000   0.0736   1.0000   0.0000   0.0000 &   8.0792 f
  data arrival time                                                                        8.0792

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9507     8.4507
  clock reconvergence pessimism                                                 0.0710     8.5217
  clock uncertainty                                                            -0.1000     8.4217
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__29_/CLK (SDFFARX1_LVT)                            8.4217 r
  library setup time                                          1.0000           -0.3646     8.0571
  data required time                                                                       8.0571
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0571
  data arrival time                                                                       -8.0792
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0221


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2174     3.2674
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK (SDFFNARX1_HVT)
                                                     0.0683                     0.0000     3.2674 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/Q (SDFFNARX1_HVT)
                                                     0.3296   1.0000            1.2075 &   4.4750 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_704 (net)
                               5   5.1732 
  I_SDRAM_TOP/I_SDRAM_IF/U5803/A2 (AO22X1_HVT)
                                            0.0000   0.3296   1.0000   0.0000   0.0000 &   4.4750 f
  I_SDRAM_TOP/I_SDRAM_IF/U5803/Y (AO22X1_HVT)        0.1821   1.0000            0.7654 &   5.2405 f
  I_SDRAM_TOP/I_SDRAM_IF/n3497 (net)
                               1   1.1521 
  I_SDRAM_TOP/I_SDRAM_IF/U5806/A1 (OR2X1_RVT)
                                            0.0000   0.1821   1.0000   0.0000   0.0000 &   5.2405 f
  I_SDRAM_TOP/I_SDRAM_IF/U5806/Y (OR2X1_RVT)         0.0951   1.0000            0.3363 &   5.5768 f
  I_SDRAM_TOP/I_SDRAM_IF/n5117 (net)
                               2   2.8629 
  I_SDRAM_TOP/I_SDRAM_IF/U8223/A4 (AO22X1_RVT)
                                            0.0043   0.0951   1.0000   0.0030   0.0030 &   5.5798 f
  I_SDRAM_TOP/I_SDRAM_IF/U8223/Y (AO22X1_RVT)        0.0878   1.0000            0.2189 &   5.7987 f
  I_SDRAM_TOP/I_SDRAM_IF/N3010 (net)
                               1   1.0866 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__5_/D (SDFFNARX1_HVT)
                                            0.0048   0.0878   1.0000   0.0033   0.0033 &   5.8020 f
  data arrival time                                                                        5.8020

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0947     7.2447
  clock reconvergence pessimism                                                 0.0834     7.3281
  clock uncertainty                                                            -0.1000     7.2281
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__5_/CLK (SDFFNARX1_HVT)                       7.2281 f
  library setup time                                          1.0000           -1.4480     5.7801
  data required time                                                                       5.7801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7801
  data arrival time                                                                       -5.8020
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0219


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2686     3.3186
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/Q (SDFFNARX1_HVT)
                                                     0.2324   1.0000            1.1399 &   4.4585 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_49 (net)
                               2   2.2549 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2239/A (NBUFFX2_LVT)
                                            0.0292   0.2324   1.0000   0.0203   0.0203 &   4.4788 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2239/Y (NBUFFX2_LVT)
                                                     0.0649   1.0000            0.1833 &   4.6621 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1670 (net)
                               4   2.8572 
  I_SDRAM_TOP/I_SDRAM_IF/U6117/A2 (AO22X1_HVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   4.6621 f
  I_SDRAM_TOP/I_SDRAM_IF/U6117/Y (AO22X1_HVT)        0.1763   1.0000            0.5399 &   5.2020 f
  I_SDRAM_TOP/I_SDRAM_IF/n3656 (net)
                               1   0.9719 
  I_SDRAM_TOP/I_SDRAM_IF/U6118/A2 (OR2X1_HVT)
                                            0.0128   0.1763   1.0000   0.0088   0.0088 &   5.2109 f
  I_SDRAM_TOP/I_SDRAM_IF/U6118/Y (OR2X1_HVT)         0.1769   1.0000            0.4558 &   5.6666 f
  I_SDRAM_TOP/I_SDRAM_IF/n9052 (net)
                               2   1.8397 
  I_SDRAM_TOP/I_SDRAM_IF/U6119/A4 (AO22X1_LVT)
                                            0.0078   0.1769   1.0000   0.0054   0.0054 &   5.6721 f
  I_SDRAM_TOP/I_SDRAM_IF/U6119/Y (AO22X1_LVT)        0.0668   1.0000            0.1750 &   5.8470 f
  I_SDRAM_TOP/I_SDRAM_IF/N4100 (net)
                               1   2.0137 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/D (SDFFNARX1_HVT)
                                            0.0140   0.0668   1.0000   0.0099   0.0099 &   5.8570 f
  data arrival time                                                                        5.8570

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1466     7.2966
  clock reconvergence pessimism                                                 0.0801     7.3767
  clock uncertainty                                                            -0.1000     7.2767
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/CLK (SDFFNARX1_HVT)                      7.2767 f
  library setup time                                          1.0000           -1.4416     5.8351
  data required time                                                                       5.8351
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8351
  data arrival time                                                                       -5.8570
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0218


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2696     3.3196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3196 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/Q (SDFFNARX1_HVT)
                                                     0.3269   1.0000            1.2159 &   4.5355 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_144 (net)
                               5   5.0990 
  I_SDRAM_TOP/I_SDRAM_IF/U8449/A1 (OA22X1_HVT)
                                            0.0365   0.3269   1.0000   0.0253   0.0253 &   4.5609 f
  I_SDRAM_TOP/I_SDRAM_IF/U8449/Y (OA22X1_HVT)        0.2172   1.0000            0.8347 &   5.3956 f
  I_SDRAM_TOP/I_SDRAM_IF/n5294 (net)
                               1   0.5576 
  I_SDRAM_TOP/I_SDRAM_IF/U8450/A2 (AND2X1_RVT)
                                            0.0000   0.2172   1.0000   0.0000   0.0000 &   5.3956 f
  I_SDRAM_TOP/I_SDRAM_IF/U8450/Y (AND2X1_RVT)        0.0844   1.0000            0.3017 &   5.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/n6060 (net)
                               2   1.8736 
  I_SDRAM_TOP/I_SDRAM_IF/U8451/A4 (AO22X1_LVT)
                                            0.0000   0.0844   1.0000   0.0000   0.0000 &   5.6973 f
  I_SDRAM_TOP/I_SDRAM_IF/U8451/Y (AO22X1_LVT)        0.0798   1.0000            0.1263 &   5.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/N3981 (net)
                               1   1.9958 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0798   1.0000   0.0000   0.0000 &   5.8236 f
  data arrival time                                                                        5.8236

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1234     7.2734
  clock reconvergence pessimism                                                 0.0696     7.3430
  clock uncertainty                                                            -0.1000     7.2430
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK (SDFFNARX1_HVT)                      7.2430 f
  library setup time                                          1.0000           -1.4411     5.8020
  data required time                                                                       5.8020
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8020
  data arrival time                                                                       -5.8236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0217


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2695     3.3195
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3195 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/Q (SDFFNARX1_HVT)
                                                     0.2884   1.0000            1.1949 &   4.5144 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1019] (net)
                               5   4.0153 
  I_SDRAM_TOP/I_SDRAM_IF/U7706/A2 (AO22X1_HVT)
                                            0.0000   0.2884   1.0000   0.0000   0.0000 &   4.5144 f
  I_SDRAM_TOP/I_SDRAM_IF/U7706/Y (AO22X1_HVT)        0.1690   1.0000            0.7146 &   5.2290 f
  I_SDRAM_TOP/I_SDRAM_IF/n4681 (net)
                               1   0.7434 
  I_SDRAM_TOP/I_SDRAM_IF/U7708/A1 (OR2X1_RVT)
                                            0.0000   0.1690   1.0000   0.0000   0.0000 &   5.2290 f
  I_SDRAM_TOP/I_SDRAM_IF/U7708/Y (OR2X1_RVT)         0.0804   1.0000            0.3099 &   5.5389 f
  I_SDRAM_TOP/I_SDRAM_IF/n5779 (net)
                               2   1.6140 
  I_SDRAM_TOP/I_SDRAM_IF/U8940/A2 (AO22X1_RVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0000 &   5.5389 f
  I_SDRAM_TOP/I_SDRAM_IF/U8940/Y (AO22X1_RVT)        0.0960   1.0000            0.3175 &   5.8564 f
  I_SDRAM_TOP/I_SDRAM_IF/N2465 (net)
                               1   1.7850 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__30_/D (SDFFNARX1_HVT)
                                            0.0199   0.0960   1.0000   0.0143   0.0143 &   5.8707 f
  data arrival time                                                                        5.8707

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1433     7.2933
  clock reconvergence pessimism                                                 0.0992     7.3926
  clock uncertainty                                                            -0.1000     7.2926
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__30_/CLK (SDFFNARX1_HVT)                       7.2926 f
  library setup time                                          1.0000           -1.4435     5.8490
  data required time                                                                       5.8490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8490
  data arrival time                                                                       -5.8707
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0216


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641657068/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2165     3.2665
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2665 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/Q (SDFFNARX1_HVT)
                                                     0.2843   1.0000            1.1761 &   4.4425 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_903 (net)
                               5   3.8848 
  I_SDRAM_TOP/I_SDRAM_IF/U8363/A2 (AO22X1_HVT)
                                            0.0191   0.2843   1.0000   0.0132   0.0132 &   4.4557 f
  I_SDRAM_TOP/I_SDRAM_IF/U8363/Y (AO22X1_HVT)        0.1745   1.0000            0.7185 &   5.1743 f
  I_SDRAM_TOP/I_SDRAM_IF/n5231 (net)
                               1   0.9174 
  I_SDRAM_TOP/I_SDRAM_IF/U8365/A1 (OR2X1_RVT)
                                            0.0000   0.1745   1.0000   0.0000   0.0000 &   5.1743 f
  I_SDRAM_TOP/I_SDRAM_IF/U8365/Y (OR2X1_RVT)         0.0883   1.0000            0.3249 &   5.4992 f
  I_SDRAM_TOP/I_SDRAM_IF/n5438 (net)
                               2   2.4062 
  I_SDRAM_TOP/I_SDRAM_IF/U8626/A2 (AO22X1_RVT)
                                            0.0080   0.0883   1.0000   0.0055   0.0055 &   5.5047 f
  I_SDRAM_TOP/I_SDRAM_IF/U8626/Y (AO22X1_RVT)        0.0869   1.0000            0.3100 &   5.8147 f
  I_SDRAM_TOP/I_SDRAM_IF/N2630 (net)
                               1   1.0121 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0869   1.0000   0.0000   0.0000 &   5.8147 f
  data arrival time                                                                        5.8147

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0965     7.3410
  clock uncertainty                                                            -0.1000     7.2410
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__5_/CLK (SDFFNARX1_HVT)                        7.2410 f
  library setup time                                          1.0000           -1.4478     5.7932
  data required time                                                                       5.7932
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7932
  data arrival time                                                                       -5.8147
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0215


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2262     1.2262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/CLK (SDFFARX1_HVT)
                                                     0.1269                     0.0000     1.2262 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/Q (SDFFARX1_HVT)
                                                     0.2857   1.0000            1.3132 &   2.5394 f
  I_SDRAM_TOP/I_SDRAM_IF/n1736 (net)
                               5   4.4166 
  I_SDRAM_TOP/I_SDRAM_IF/U11738/A2 (AO22X1_HVT)
                                            0.0000   0.2857   1.0000   0.0000   0.0000 &   2.5394 f
  I_SDRAM_TOP/I_SDRAM_IF/U11738/Y (AO22X1_HVT)       0.1875   1.0000            0.7344 &   3.2738 f
  I_SDRAM_TOP/I_SDRAM_IF/n8617 (net)
                               1   1.3336 
  I_SDRAM_TOP/I_SDRAM_IF/U11740/A1 (OR2X1_HVT)
                                            0.0094   0.1875   1.0000   0.0065   0.0065 &   3.2804 f
  I_SDRAM_TOP/I_SDRAM_IF/U11740/Y (OR2X1_HVT)        0.1681   1.0000            0.5196 &   3.7999 f
  I_SDRAM_TOP/I_SDRAM_IF/n9466 (net)
                               2   1.5578 
  I_SDRAM_TOP/I_SDRAM_IF/U12128/A2 (AO22X1_HVT)
                                            0.0138   0.1681   1.0000   0.0096   0.0096 &   3.8095 f
  I_SDRAM_TOP/I_SDRAM_IF/U12128/Y (AO22X1_HVT)       0.1990   1.0000            0.6493 &   4.4588 f
  I_SDRAM_TOP/I_SDRAM_IF/N1620 (net)
                               1   1.7133 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/D (SDFFARX1_RVT)
                                            0.0235   0.1990   1.0000   0.0163   0.0163 &   4.4751 f
  data arrival time                                                                        4.4751

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0567     5.1567
  clock reconvergence pessimism                                                 0.0703     5.2270
  clock uncertainty                                                            -0.1000     5.1270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/CLK (SDFFARX1_RVT)                        5.1270 r
  library setup time                                          1.0000           -0.6734     4.4536
  data required time                                                                       4.4536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4536
  data arrival time                                                                       -4.4751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0215


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58256/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2179     3.2679
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__25_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2679 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__25_/Q (SDFFNARX1_HVT)
                                                     0.4071   1.0000            1.2579 &   4.5258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_836 (net)
                               5   7.3592 
  I_SDRAM_TOP/I_SDRAM_IF/U8391/A2 (AO22X1_HVT)
                                            0.0592   0.4071   1.0000   0.0394   0.0394 &   4.5652 f
  I_SDRAM_TOP/I_SDRAM_IF/U8391/Y (AO22X1_HVT)        0.1838   1.0000            0.8326 &   5.3978 f
  I_SDRAM_TOP/I_SDRAM_IF/n5248 (net)
                               1   1.1991 
  I_SDRAM_TOP/I_SDRAM_IF/U8392/A2 (OR2X1_HVT)
                                            0.0000   0.1838   1.0000   0.0000   0.0000 &   5.3978 f
  I_SDRAM_TOP/I_SDRAM_IF/U8392/Y (OR2X1_HVT)         0.1749   1.0000            0.4581 &   5.8560 f
  I_SDRAM_TOP/I_SDRAM_IF/n5353 (net)
                               2   1.7752 
  I_SDRAM_TOP/I_SDRAM_IF/U8396/A2 (AO22X1_HVT)
                                            0.0139   0.1749   1.0000   0.0096   0.0097 &   5.8656 f
  I_SDRAM_TOP/I_SDRAM_IF/U8396/Y (AO22X1_HVT)        0.1973   1.0000            0.6530 &   6.5186 f
  I_SDRAM_TOP/I_SDRAM_IF/N2773 (net)
                               1   1.6584 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/D (SDFFNARX1_RVT)
                                            0.0263   0.1973   1.0000   0.0185   0.0185 &   6.5372 f
  data arrival time                                                                        6.5372

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0947     7.2447
  clock reconvergence pessimism                                                 0.0969     7.3416
  clock uncertainty                                                            -0.1000     7.2416
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/CLK (SDFFNARX1_RVT)                       7.2416 f
  library setup time                                          1.0000           -0.7258     6.5158
  data required time                                                                       6.5158
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5158
  data arrival time                                                                       -6.5372
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0214


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2749     3.3249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/CLK (SDFFNARX1_HVT)
                                                     0.0715                     0.0000     3.3249 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/Q (SDFFNARX1_HVT)
                                                     0.2992   1.0000            1.1901 &   4.5150 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_335 (net)
                               5   4.3168 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41201/A2 (AO22X1_HVT)
                                            0.0193   0.2992   1.0000   0.0133   0.0134 &   4.5284 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41201/Y (AO22X1_HVT)
                                                     0.1682   1.0000            0.7227 &   5.2511 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22204 (net)
                               1   0.7184 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41200/A1 (OR2X1_RVT)
                                            0.0000   0.1682   1.0000   0.0000   0.0000 &   5.2511 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41200/Y (OR2X1_RVT)
                                                     0.0898   1.0000            0.3196 &   5.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/n5662 (net)
                               2   2.3847 
  I_SDRAM_TOP/I_SDRAM_IF/U7378/A2 (AO22X1_RVT)
                                            0.0000   0.0898   1.0000   0.0000   0.0000 &   5.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/U7378/Y (AO22X1_RVT)        0.0849   1.0000            0.3044 &   5.8751 f
  I_SDRAM_TOP/I_SDRAM_IF/N3635 (net)
                               1   0.7160 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0849   1.0000   0.0000   0.0000 &   5.8751 f
  data arrival time                                                                        5.8751

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1464     7.2964
  clock reconvergence pessimism                                                 0.1025     7.3989
  clock uncertainty                                                            -0.1000     7.2989
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__28_/CLK (SDFFNARX1_HVT)                      7.2989 f
  library setup time                                          1.0000           -1.4451     5.8538
  data required time                                                                       5.8538
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8538
  data arrival time                                                                       -5.8751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2728     3.3228
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/CLK (SDFFNARX1_HVT)
                                                     0.0631                     0.0000     3.3228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/Q (SDFFNARX1_HVT)
                                                     0.2111   1.0000            1.1032 &   4.4260 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_103 (net)
                               2   1.5741 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_260_inst_37257/A (NBUFFX4_LVT)
                                            0.0000   0.2111   1.0000   0.0000   0.0000 &   4.4260 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_260_inst_37257/Y (NBUFFX4_LVT)
                                                     0.0635   1.0000            0.2056 &   4.6316 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_260_4573 (net)
                               4   3.2126 
  I_SDRAM_TOP/I_SDRAM_IF/U11650/A2 (AO22X1_HVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.6316 f
  I_SDRAM_TOP/I_SDRAM_IF/U11650/Y (AO22X1_HVT)       0.1876   1.0000            0.5514 &   5.1830 f
  I_SDRAM_TOP/I_SDRAM_IF/n8450 (net)
                               1   1.3422 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40838/A2 (OR2X1_HVT)
                                            0.0092   0.1876   1.0000   0.0063   0.0064 &   5.1894 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40838/Y (OR2X1_HVT)
                                                     0.1668   1.0000            0.4527 &   5.6421 f
  I_SDRAM_TOP/I_SDRAM_IF/n8462 (net)
                               2   1.5148 
  I_SDRAM_TOP/I_SDRAM_IF/U11655/A2 (AO22X1_LVT)
                                            0.0164   0.1668   1.0000   0.0114   0.0114 &   5.6535 f
  I_SDRAM_TOP/I_SDRAM_IF/U11655/Y (AO22X1_LVT)       0.0581   1.0000            0.2209 &   5.8744 f
  I_SDRAM_TOP/I_SDRAM_IF/N4072 (net)
                               1   1.1017 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0581   1.0000   0.0000   0.0000 &   5.8744 f
  data arrival time                                                                        5.8744

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.0891     7.3879
  clock uncertainty                                                            -0.1000     7.2879
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/CLK (SDFFNARX1_HVT)                      7.2879 f
  library setup time                                          1.0000           -1.4347     5.8531
  data required time                                                                       5.8531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8531
  data arrival time                                                                       -5.8744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__17_/CLK (SDFFARX1_HVT)
                                                     0.1238                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__17_/Q (SDFFARX1_HVT)
                                                     0.3253   1.0000            1.3351 &   2.5570 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__17_ (net)
                               5   5.5057 
  I_SDRAM_TOP/I_SDRAM_IF/U11794/A3 (OA22X1_HVT)
                                            0.0000   0.3253   1.0000   0.0000   0.0001 &   2.5571 f
  I_SDRAM_TOP/I_SDRAM_IF/U11794/Y (OA22X1_HVT)       0.2216   1.0000            0.7594 &   3.3165 f
  I_SDRAM_TOP/I_SDRAM_IF/n8739 (net)
                               1   0.6728 
  I_SDRAM_TOP/I_SDRAM_IF/U11795/A2 (AND2X1_HVT)
                                            0.0134   0.2216   1.0000   0.0093   0.0093 &   3.3258 f
  I_SDRAM_TOP/I_SDRAM_IF/U11795/Y (AND2X1_HVT)       0.1938   1.0000            0.4578 &   3.7836 f
  I_SDRAM_TOP/I_SDRAM_IF/n9253 (net)
                               2   2.1238 
  I_SDRAM_TOP/I_SDRAM_IF/U12045/A2 (AO22X1_HVT)
                                            0.0400   0.1938   1.0000   0.0288   0.0288 &   3.8124 f
  I_SDRAM_TOP/I_SDRAM_IF/U12045/Y (AO22X1_HVT)       0.1990   1.0000            0.6704 &   4.4828 f
  I_SDRAM_TOP/I_SDRAM_IF/N2195 (net)
                               1   1.7108 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__13_/D (SDFFARX1_RVT)
                                            0.0000   0.1990   1.0000   0.0000   0.0000 &   4.4829 f
  data arrival time                                                                        4.4829

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0607     5.1607
  clock reconvergence pessimism                                                 0.0826     5.2433
  clock uncertainty                                                            -0.1000     5.1433
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__13_/CLK (SDFFARX1_RVT)                       5.1433 r
  library setup time                                          1.0000           -0.6816     4.4617
  data required time                                                                       4.4617
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4617
  data arrival time                                                                       -4.4829
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2326     3.2826
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__1_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2826 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__1_/Q (SDFFNARX1_HVT)
                                                     0.3325   1.0000            1.2264 &   4.5090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1081] (net)
                               5   5.2579 
  I_SDRAM_TOP/I_SDRAM_IF/U11932/A4 (AO22X1_HVT)
                                            0.0548   0.3325   1.0000   0.0368   0.0368 &   4.5458 f
  I_SDRAM_TOP/I_SDRAM_IF/U11932/Y (AO22X1_HVT)       0.1900   1.0000            0.5593 &   5.1051 f
  I_SDRAM_TOP/I_SDRAM_IF/n9006 (net)
                               1   1.4164 
  I_SDRAM_TOP/I_SDRAM_IF/U11933/A2 (OR2X1_RVT)
                                            0.0296   0.1900   1.0000   0.0211   0.0211 &   5.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/U11933/Y (OR2X1_RVT)        0.0932   1.0000            0.2845 &   5.4107 f
  I_SDRAM_TOP/I_SDRAM_IF/n9010 (net)
                               2   2.6651 
  I_SDRAM_TOP/I_SDRAM_IF/U11934/A4 (AO22X2_RVT)
                                            0.0000   0.0932   1.0000   0.0000   0.0000 &   5.4107 f
  I_SDRAM_TOP/I_SDRAM_IF/U11934/Y (AO22X2_RVT)       0.1902   1.0000            0.3387 &   5.7495 f
  I_SDRAM_TOP/I_SDRAM_IF/n11037 (net)
                               1  13.4587 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__9_/D (SDFFNARX1_HVT)
                                            0.0235   0.1902   1.0000   0.0159   0.0172 &   5.7667 f
  data arrival time                                                                        5.7667

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1050     7.2550
  clock reconvergence pessimism                                                 0.0834     7.3383
  clock uncertainty                                                            -0.1000     7.2383
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__9_/CLK (SDFFNARX1_HVT)                        7.2383 f
  library setup time                                          1.0000           -1.4928     5.7455
  data required time                                                                       5.7455
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7455
  data arrival time                                                                       -5.7667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58526/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2720     3.3220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__17_/CLK (SDFFNARX1_HVT)
                                                     0.0597                     0.0000     3.3220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__17_/Q (SDFFNARX1_HVT)
                                                     0.2222   1.0000            1.1138 &   4.4358 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_362 (net)
                               2   1.9340 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_37226/A (NBUFFX4_LVT)
                                            0.0000   0.2222   1.0000   0.0000   0.0000 &   4.4358 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_37226/Y (NBUFFX4_LVT)
                                                     0.0671   1.0000            0.2158 &   4.6516 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_4566 (net)
                               4   4.0549 
  I_SDRAM_TOP/I_SDRAM_IF/U10504/A2 (AO22X1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000 &   4.6517 f
  I_SDRAM_TOP/I_SDRAM_IF/U10504/Y (AO22X1_HVT)       0.1747   1.0000            0.5397 &   5.1913 f
  I_SDRAM_TOP/I_SDRAM_IF/n7127 (net)
                               1   0.9232 
  I_SDRAM_TOP/I_SDRAM_IF/U10506/A1 (OR2X1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   5.1913 f
  I_SDRAM_TOP/I_SDRAM_IF/U10506/Y (OR2X1_HVT)        0.1707   1.0000            0.5113 &   5.7026 f
  I_SDRAM_TOP/I_SDRAM_IF/n8491 (net)
                               2   1.6422 
  I_SDRAM_TOP/I_SDRAM_IF/U11674/A4 (AO22X1_LVT)
                                            0.0202   0.1707   1.0000   0.0140   0.0140 &   5.7166 f
  I_SDRAM_TOP/I_SDRAM_IF/U11674/Y (AO22X1_LVT)       0.0516   1.0000            0.1654 &   5.8820 f
  I_SDRAM_TOP/I_SDRAM_IF/N3592 (net)
                               1   1.3789 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0516   1.0000   0.0000   0.0000 &   5.8820 f
  data arrival time                                                                        5.8820

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.0993     7.3966
  clock uncertainty                                                            -0.1000     7.2966
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_/CLK (SDFFNARX1_HVT)                      7.2966 f
  library setup time                                          1.0000           -1.4358     5.8608
  data required time                                                                       5.8608
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8608
  data arrival time                                                                       -5.8820
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2738     3.3238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/Q (SDFFNARX1_HVT)
                                                     0.3175   1.0000            1.2047 &   4.5285 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_343 (net)
                               5   4.8316 
  I_SDRAM_TOP/I_SDRAM_IF/U6270/A2 (AO22X1_HVT)
                                            0.0223   0.3175   1.0000   0.0154   0.0155 &   4.5440 f
  I_SDRAM_TOP/I_SDRAM_IF/U6270/Y (AO22X1_HVT)        0.1852   1.0000            0.7586 &   5.3026 f
  I_SDRAM_TOP/I_SDRAM_IF/n3751 (net)
                               1   1.2541 
  I_SDRAM_TOP/I_SDRAM_IF/U6273/A1 (OR2X1_RVT)
                                            0.0189   0.1852   1.0000   0.0131   0.0131 &   5.3156 f
  I_SDRAM_TOP/I_SDRAM_IF/U6273/Y (OR2X1_RVT)         0.0813   1.0000            0.3235 &   5.6391 f
  I_SDRAM_TOP/I_SDRAM_IF/n4023 (net)
                               2   1.6625 
  I_SDRAM_TOP/I_SDRAM_IF/U6720/A4 (AO22X1_RVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000 &   5.6391 f
  I_SDRAM_TOP/I_SDRAM_IF/U6720/Y (AO22X1_RVT)        0.0859   1.0000            0.2077 &   5.8469 f
  I_SDRAM_TOP/I_SDRAM_IF/N3628 (net)
                               1   0.9300 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   5.8469 f
  data arrival time                                                                        5.8469

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1474     7.2973
  clock reconvergence pessimism                                                 0.0801     7.3775
  clock uncertainty                                                            -0.1000     7.2775
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__21_/CLK (SDFFNARX1_HVT)                      7.2775 f
  library setup time                                          1.0000           -1.4515     5.8260
  data required time                                                                       5.8260
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8260
  data arrival time                                                                       -5.8469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0209


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58264/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2649     3.3149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.3149 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/Q (SDFFNARX1_HVT)
                                                     0.2517   1.0000            1.1569 &   4.4718 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_884 (net)
                               2   2.8633 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109/A (NBUFFX4_LVT)
                                            0.0334   0.2517   1.0000   0.0237   0.0238 &   4.4955 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109/Y (NBUFFX4_LVT)
                                                     0.0712   1.0000            0.2307 &   4.7263 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_2771 (net)
                               4   3.3124 
  I_SDRAM_TOP/I_SDRAM_IF/U8957/A1 (OA22X1_HVT)
                                            0.0021   0.0712   1.0000   0.0015   0.0015 &   4.7278 f
  I_SDRAM_TOP/I_SDRAM_IF/U8957/Y (OA22X1_HVT)        0.2633   1.0000            0.6822 &   5.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/n5800 (net)
                               1   1.9913 
  I_SDRAM_TOP/I_SDRAM_IF/U8959/A1 (AND2X1_RVT)
                                            0.0295   0.2633   1.0000   0.0204   0.0204 &   5.4304 f
  I_SDRAM_TOP/I_SDRAM_IF/U8959/Y (AND2X1_RVT)        0.0889   1.0000            0.3307 &   5.7612 f
  I_SDRAM_TOP/I_SDRAM_IF/n5971 (net)
                               2   2.2135 
  I_SDRAM_TOP/I_SDRAM_IF/U8960/A4 (AO22X1_LVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   5.7612 f
  I_SDRAM_TOP/I_SDRAM_IF/U8960/Y (AO22X1_LVT)        0.0645   1.0000            0.1164 &   5.8776 f
  I_SDRAM_TOP/I_SDRAM_IF/N2683 (net)
                               1   0.6949 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0645   1.0000   0.0000   0.0000 &   5.8776 f
  data arrival time                                                                        5.8776

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0988     7.3891
  clock uncertainty                                                            -0.1000     7.2891
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK (SDFFNARX1_HVT)                       7.2891 f
  library setup time                                          1.0000           -1.4323     5.8568
  data required time                                                                       5.8568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8568
  data arrival time                                                                       -5.8776
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0208


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2164     3.2664
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/CLK (SDFFNARX1_HVT)
                                                     0.0672                     0.0000     3.2664 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/Q (SDFFNARX1_HVT)
                                                     0.2169   1.0000            1.1132 &   4.3796 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_94 (net)
                               2   1.7628 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_88_inst_43510/A (NBUFFX2_RVT)
                                            0.0210   0.2169   1.0000   0.0146   0.0146 &   4.3942 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_88_inst_43510/Y (NBUFFX2_RVT)
                                                     0.0914   1.0000            0.2816 &   4.6758 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_88_4655 (net)
                               4   4.8013 
  I_SDRAM_TOP/I_SDRAM_IF/U10570/A1 (OA22X1_HVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0001 &   4.6758 f
  I_SDRAM_TOP/I_SDRAM_IF/U10570/Y (OA22X1_HVT)       0.2217   1.0000            0.6435 &   5.3194 f
  I_SDRAM_TOP/I_SDRAM_IF/n7190 (net)
                               1   0.6894 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40791/A1 (AND2X1_RVT)
                                            0.0182   0.2217   1.0000   0.0126   0.0126 &   5.3320 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40791/Y (AND2X1_RVT)
                                                     0.0952   1.0000            0.3066 &   5.6386 f
  I_SDRAM_TOP/I_SDRAM_IF/n8515 (net)
                               2   2.8241 
  I_SDRAM_TOP/I_SDRAM_IF/U11686/A2 (AO22X1_LVT)
                                            0.0063   0.0952   1.0000   0.0044   0.0044 &   5.6430 f
  I_SDRAM_TOP/I_SDRAM_IF/U11686/Y (AO22X1_LVT)       0.0476   1.0000            0.1745 &   5.8175 f
  I_SDRAM_TOP/I_SDRAM_IF/N4063 (net)
                               1   1.4421 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/D (SDFFNARX1_HVT)
                                            0.0031   0.0476   1.0000   0.0022   0.0022 &   5.8197 f
  data arrival time                                                                        5.8197

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0944     7.2444
  clock reconvergence pessimism                                                 0.0834     7.3277
  clock uncertainty                                                            -0.1000     7.2277
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/CLK (SDFFNARX1_HVT)                      7.2277 f
  library setup time                                          1.0000           -1.4289     5.7989
  data required time                                                                       5.7989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7989
  data arrival time                                                                       -5.8197
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0208


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2802     1.2802
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0477                     0.0000     1.2802 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.0727   1.0000            0.3264 &   1.6066 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   8.4202 
  I_RISC_CORE/U296/A2 (NAND2X0_HVT)         0.0000   0.0727   1.0000   0.0000  -0.0000 &   1.6066 r
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                   0.1404   1.0000            0.1445 &   1.7511 f
  I_RISC_CORE/n46 (net)        2   2.5246 
  I_RISC_CORE/U298/A1 (OR2X4_HVT)           0.0046   0.1404   1.0000   0.0032   0.0032 &   1.7543 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                     0.0947   1.0000            0.2406 &   1.9949 f
  I_RISC_CORE/n755 (net)      12  18.0822 
  I_RISC_CORE/U1263/A (INVX2_HVT)           0.0000   0.0948   1.0000   0.0000   0.0017 &   1.9966 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                    0.0856   1.0000            0.1011 &   2.0977 r
  I_RISC_CORE/n1408 (net)      9  11.0359 
  I_RISC_CORE/U303/A1 (NAND2X0_HVT)         0.0034   0.0856   1.0000   0.0023   0.0033 &   2.1010 r
  I_RISC_CORE/U303/Y (NAND2X0_HVT)                   0.2376   1.0000            0.2008 &   2.3018 f
  I_RISC_CORE/n87 (net)        2   4.7283 
  I_RISC_CORE/U347/A3 (OA21X1_HVT)          0.0445   0.2376   1.0000   0.0311   0.0312 &   2.3329 f
  I_RISC_CORE/U347/Y (OA21X1_HVT)                    0.0718   1.0000            0.2468 &   2.5798 f
  I_RISC_CORE/n89 (net)        1   2.9450 
  I_RISC_CORE/U349/A1 (MUX21X1_HVT)         0.0000   0.0718   1.0000   0.0000   0.0001 &   2.5798 f
  I_RISC_CORE/U349/Y (MUX21X1_HVT)                   0.0658   1.0000            0.1686 &   2.7484 f
  I_RISC_CORE/n100 (net)       1   0.9361 
  I_RISC_CORE/U361/A1 (AND4X1_HVT)          0.0075   0.0658   1.0000   0.0052   0.0052 &   2.7536 f
  I_RISC_CORE/U361/Y (AND4X1_HVT)                    0.0553   1.0000            0.1440 &   2.8976 f
  I_RISC_CORE/n109 (net)       1   0.6911 
  I_RISC_CORE/U369/A2 (AND4X2_HVT)          0.0039   0.0553   1.0000   0.0027   0.0027 &   2.9003 f
  I_RISC_CORE/U369/Y (AND4X2_HVT)                    0.0534   1.0000            0.2290 &   3.1294 f
  I_RISC_CORE/n1027_CDR1 (net)
                               2   5.3699 
  I_RISC_CORE/U370/A1 (NOR2X1_HVT)          0.0000   0.0534   1.0000   0.0000   0.0001 &   3.1295 f
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                    0.0561   1.0000            0.1552 &   3.2847 r
  I_RISC_CORE/I_ALU_Result_4_ (net)
                               1   3.3711 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX2_HVT)
                                            0.0130   0.0561   1.0000   0.0087   0.0088 &   3.2935 r
  data arrival time                                                                        3.2935

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0847     3.6400
  clock uncertainty                                                            -0.1000     3.5400
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)                                   3.5400 r
  library setup time                                          1.0000           -0.2670     3.2730
  data required time                                                                       3.2730
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2730
  data arrival time                                                                       -3.2935
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0206


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2295     3.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK (SDFFNARX2_HVT)
                                                     0.0797                     0.0000     3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/Q (SDFFNARX2_HVT)
                                                     0.3432   1.0000            1.4384 &   4.7179 f
  I_SDRAM_TOP/I_SDRAM_IF/n17456 (net)
                               2   8.8447 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088/A (NBUFFX4_RVT)
                                            0.0300   0.3432   1.0000   0.0207   0.0209 &   4.7388 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088/Y (NBUFFX4_RVT)
                                                     0.1443   1.0000            0.4086 &   5.1474 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1519 (net)
                               4  21.2184 
  I_SDRAM_TOP/I_SDRAM_IF/U6259/A4 (AO22X1_LVT)
                                            0.0000   0.1443   1.0000   0.0000   0.0013 &   5.1488 f
  I_SDRAM_TOP/I_SDRAM_IF/U6259/Y (AO22X1_LVT)        0.0696   1.0000            0.1459 &   5.2946 f
  I_SDRAM_TOP/I_SDRAM_IF/n3743 (net)
                               1   0.7200 
  I_SDRAM_TOP/I_SDRAM_IF/U6260/A2 (OR2X1_HVT)
                                            0.0000   0.0696   1.0000   0.0000   0.0000 &   5.2946 f
  I_SDRAM_TOP/I_SDRAM_IF/U6260/Y (OR2X1_HVT)         0.1674   1.0000            0.3885 &   5.6831 f
  I_SDRAM_TOP/I_SDRAM_IF/n4504 (net)
                               2   1.5308 
  I_SDRAM_TOP/I_SDRAM_IF/U6261/A4 (AO22X1_LVT)
                                            0.0077   0.1674   1.0000   0.0054   0.0054 &   5.6885 f
  I_SDRAM_TOP/I_SDRAM_IF/U6261/Y (AO22X1_LVT)        0.0703   1.0000            0.1621 &   5.8506 f
  I_SDRAM_TOP/I_SDRAM_IF/N4205 (net)
                               1   1.2116 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/D (SDFFNARX1_HVT)
                                            0.0025   0.0703   1.0000   0.0017   0.0017 &   5.8523 f
  data arrival time                                                                        5.8523

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0696     7.3657
  clock uncertainty                                                            -0.1000     7.2657
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/CLK (SDFFNARX1_HVT)                      7.2657 f
  library setup time                                          1.0000           -1.4340     5.8318
  data required time                                                                       5.8318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8318
  data arrival time                                                                       -5.8523
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0205


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641857070/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2714     3.3214
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3214 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/Q (SDFFNARX1_HVT)
                                                     0.3119   1.0000            1.2061 &   4.5275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_128 (net)
                               5   4.6762 
  I_SDRAM_TOP/I_SDRAM_IF/U6874/A1 (OA22X1_HVT)
                                            0.0178   0.3119   1.0000   0.0123   0.0124 &   4.5398 f
  I_SDRAM_TOP/I_SDRAM_IF/U6874/Y (OA22X1_HVT)        0.2199   1.0000            0.8262 &   5.3660 f
  I_SDRAM_TOP/I_SDRAM_IF/n4114 (net)
                               1   0.6366 
  I_SDRAM_TOP/I_SDRAM_IF/U6875/A2 (AND2X1_RVT)
                                            0.0234   0.2199   1.0000   0.0162   0.0162 &   5.3822 f
  I_SDRAM_TOP/I_SDRAM_IF/U6875/Y (AND2X1_RVT)        0.0976   1.0000            0.3169 &   5.6991 f
  I_SDRAM_TOP/I_SDRAM_IF/n5902 (net)
                               2   2.9111 
  I_SDRAM_TOP/I_SDRAM_IF/U9092/A2 (AO22X1_LVT)
                                            0.0000   0.0976   1.0000   0.0000   0.0000 &   5.6991 f
  I_SDRAM_TOP/I_SDRAM_IF/U9092/Y (AO22X1_LVT)        0.0769   1.0000            0.1755 &   5.8747 f
  I_SDRAM_TOP/I_SDRAM_IF/N4000 (net)
                               1   1.3708 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/D (SDFFNARX1_HVT)
                                            0.0053   0.0769   1.0000   0.0037   0.0037 &   5.8784 f
  data arrival time                                                                        5.8784

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0987     7.3948
  clock uncertainty                                                            -0.1000     7.2948
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/CLK (SDFFNARX1_HVT)                      7.2948 f
  library setup time                                          1.0000           -1.4369     5.8579
  data required time                                                                       5.8579
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8579
  data arrival time                                                                       -5.8784
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0205


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2262     1.2262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__10_/CLK (SDFFARX1_HVT)
                                                     0.1089                     0.0000     1.2262 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__10_/Q (SDFFARX1_HVT)
                                                     0.3252   1.0000            1.3241 &   2.5502 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__10_ (net)
                               5   5.4966 
  I_SDRAM_TOP/I_SDRAM_IF/U10553/A2 (AO22X1_HVT)
                                            0.0221   0.3252   1.0000   0.0153   0.0154 &   2.5656 f
  I_SDRAM_TOP/I_SDRAM_IF/U10553/Y (AO22X1_HVT)       0.1965   1.0000            0.7774 &   3.3430 f
  I_SDRAM_TOP/I_SDRAM_IF/n7177 (net)
                               1   1.6196 
  I_SDRAM_TOP/I_SDRAM_IF/U10555/A1 (OR2X1_HVT)
                                            0.0088   0.1965   1.0000   0.0061   0.0061 &   3.3491 f
  I_SDRAM_TOP/I_SDRAM_IF/U10555/Y (OR2X1_HVT)        0.1860   1.0000            0.5429 &   3.8920 f
  I_SDRAM_TOP/I_SDRAM_IF/n8345 (net)
                               2   2.1206 
  I_SDRAM_TOP/I_SDRAM_IF/U10559/A2 (AO22X1_HVT)
                                            0.0232   0.1860   1.0000   0.0162   0.0162 &   3.9082 f
  I_SDRAM_TOP/I_SDRAM_IF/U10559/Y (AO22X1_HVT)       0.1660   1.0000            0.6252 &   4.5334 f
  I_SDRAM_TOP/I_SDRAM_IF/N1796 (net)
                               1   0.6460 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__26_/D (SDFFARX1_RVT)
                                            0.0000   0.1660   1.0000   0.0000   0.0000 &   4.5334 f
  data arrival time                                                                        4.5334

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0609     5.1609
  clock reconvergence pessimism                                                 0.1167     5.2776
  clock uncertainty                                                            -0.1000     5.1776
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__26_/CLK (SDFFARX1_RVT)                       5.1776 r
  library setup time                                          1.0000           -0.6645     4.5131
  data required time                                                                       4.5131
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5131
  data arrival time                                                                       -4.5334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0203


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/Q (SDFFNARX1_HVT)
                                                     0.2165   1.0000            1.1234 &   4.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_62 (net)
                               2   1.7476 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37283/A (NBUFFX2_LVT)
                                            0.0000   0.2165   1.0000   0.0000   0.0000 &   4.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37283/Y (NBUFFX2_LVT)
                                                     0.0643   1.0000            0.1806 &   4.6237 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_4577 (net)
                               4   3.7694 
  I_SDRAM_TOP/I_SDRAM_IF/U6241/A2 (AO22X1_HVT)
                                            0.0000   0.0643   1.0000   0.0000   0.0000 &   4.6237 f
  I_SDRAM_TOP/I_SDRAM_IF/U6241/Y (AO22X1_HVT)        0.1792   1.0000            0.5428 &   5.1666 f
  I_SDRAM_TOP/I_SDRAM_IF/n3734 (net)
                               1   1.0675 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41473/A2 (OR2X1_HVT)
                                            0.0123   0.1792   1.0000   0.0085   0.0085 &   5.1751 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41473/Y (OR2X1_HVT)
                                                     0.1749   1.0000            0.4556 &   5.6307 f
  I_SDRAM_TOP/I_SDRAM_IF/n4506 (net)
                               2   1.7765 
  I_SDRAM_TOP/I_SDRAM_IF/U7479/A2 (AO22X1_LVT)
                                            0.0000   0.1749   1.0000   0.0000   0.0000 &   5.6307 f
  I_SDRAM_TOP/I_SDRAM_IF/U7479/Y (AO22X1_LVT)        0.0759   1.0000            0.2265 &   5.8572 f
  I_SDRAM_TOP/I_SDRAM_IF/N4086 (net)
                               1   1.1128 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/D (SDFFNARX1_HVT)
                                            0.0039   0.0759   1.0000   0.0027   0.0027 &   5.8600 f
  data arrival time                                                                        5.8600

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1512     7.3012
  clock reconvergence pessimism                                                 0.0801     7.3813
  clock uncertainty                                                            -0.1000     7.2813
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/CLK (SDFFNARX1_HVT)                       7.2813 f
  library setup time                                          1.0000           -1.4416     5.8397
  data required time                                                                       5.8397
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8397
  data arrival time                                                                       -5.8600
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0203


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_/Q (SDFFNARX1_HVT)
                                                     0.3382   1.0000            1.2232 &   4.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_477 (net)
                               5   5.4179 
  I_SDRAM_TOP/I_SDRAM_IF/U10368/A2 (AO22X1_HVT)
                                            0.0667   0.3382   1.0000   0.0453   0.0454 &   4.5950 f
  I_SDRAM_TOP/I_SDRAM_IF/U10368/Y (AO22X1_HVT)       0.1714   1.0000            0.7598 &   5.3548 f
  I_SDRAM_TOP/I_SDRAM_IF/n6999 (net)
                               1   0.8160 
  I_SDRAM_TOP/I_SDRAM_IF/U10369/A2 (OR2X1_RVT)
                                            0.0000   0.1714   1.0000   0.0000   0.0000 &   5.3548 f
  I_SDRAM_TOP/I_SDRAM_IF/U10369/Y (OR2X1_RVT)        0.0912   1.0000            0.2719 &   5.6267 f
  I_SDRAM_TOP/I_SDRAM_IF/n8394 (net)
                               2   2.5340 
  I_SDRAM_TOP/I_SDRAM_IF/U10370/A4 (AO22X1_RVT)
                                            0.0000   0.0912   1.0000   0.0000   0.0000 &   5.6268 f
  I_SDRAM_TOP/I_SDRAM_IF/U10370/Y (AO22X1_RVT)       0.0885   1.0000            0.2175 &   5.8443 f
  I_SDRAM_TOP/I_SDRAM_IF/N3416 (net)
                               1   1.1471 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__31_/D (SDFFNARX1_HVT)
                                            0.0086   0.0885   1.0000   0.0060   0.0060 &   5.8502 f
  data arrival time                                                                        5.8502

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1507     7.3007
  clock reconvergence pessimism                                                 0.0801     7.3808
  clock uncertainty                                                            -0.1000     7.2808
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__31_/CLK (SDFFNARX1_HVT)                      7.2808 f
  library setup time                                          1.0000           -1.4508     5.8300
  data required time                                                                       5.8300
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8300
  data arrival time                                                                       -5.8502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0202


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2693     3.3193
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/CLK (SDFFNARX1_HVT)
                                                     0.0870                     0.0000     3.3193 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/Q (SDFFNARX1_HVT)
                                                     0.3571   1.0000            1.2399 &   4.5592 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1035] (net)
                               5   5.9495 
  I_SDRAM_TOP/I_SDRAM_IF/U7843/A2 (AO22X1_HVT)
                                            0.0623   0.3571   1.0000   0.0421   0.0422 &   4.6013 f
  I_SDRAM_TOP/I_SDRAM_IF/U7843/Y (AO22X1_HVT)        0.1940   1.0000            0.8017 &   5.4030 f
  I_SDRAM_TOP/I_SDRAM_IF/n4796 (net)
                               1   1.5371 
  I_SDRAM_TOP/I_SDRAM_IF/U7844/A2 (OR2X1_RVT)
                                            0.0094   0.1940   1.0000   0.0065   0.0065 &   5.4095 f
  I_SDRAM_TOP/I_SDRAM_IF/U7844/Y (OR2X1_RVT)         0.0909   1.0000            0.2845 &   5.6941 f
  I_SDRAM_TOP/I_SDRAM_IF/n9249 (net)
                               2   2.4618 
  I_SDRAM_TOP/I_SDRAM_IF/U12044/A2 (AO22X1_LVT)
                                            0.0050   0.0909   1.0000   0.0034   0.0034 &   5.6975 f
  I_SDRAM_TOP/I_SDRAM_IF/U12044/Y (AO22X1_LVT)       0.0780   1.0000            0.1771 &   5.8746 f
  I_SDRAM_TOP/I_SDRAM_IF/N2437 (net)
                               1   2.0404 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__2_/D (SDFFNARX1_HVT)
                                            0.0038   0.0780   1.0000   0.0026   0.0027 &   5.8773 f
  data arrival time                                                                        5.8773

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1434     7.2934
  clock reconvergence pessimism                                                 0.0992     7.3927
  clock uncertainty                                                            -0.1000     7.2927
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__2_/CLK (SDFFNARX1_HVT)                        7.2927 f
  library setup time                                          1.0000           -1.4356     5.8571
  data required time                                                                       5.8571
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8571
  data arrival time                                                                       -5.8773
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0201


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2707     3.3207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3207 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/Q (SDFFNARX1_HVT)
                                                     0.3445   1.0000            1.2274 &   4.5482 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_198 (net)
                               5   5.5957 
  I_SDRAM_TOP/I_SDRAM_IF/U5578/A4 (AO22X1_HVT)
                                            0.0307   0.3445   1.0000   0.0213   0.0213 &   4.5695 f
  I_SDRAM_TOP/I_SDRAM_IF/U5578/Y (AO22X1_HVT)        0.1794   1.0000            0.5570 &   5.1265 f
  I_SDRAM_TOP/I_SDRAM_IF/n3391 (net)
                               1   1.0749 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41305/A1 (OR2X1_RVT)
                                            0.0270   0.1794   1.0000   0.0192   0.0192 &   5.1457 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41305/Y (OR2X1_RVT)
                                                     0.0891   1.0000            0.3271 &   5.4727 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_1022 (net)
                               2   2.2594 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40759/A2 (AO22X1_RVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0000 &   5.4727 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40759/Y (AO22X1_RVT)
                                                     0.0980   1.0000            0.3272 &   5.7999 f
  I_SDRAM_TOP/I_SDRAM_IF/N3869 (net)
                               1   1.9505 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/D (SDFFNARX1_HVT)
                                            0.0169   0.0980   1.0000   0.0121   0.0122 &   5.8121 f
  data arrival time                                                                        5.8121

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1219     7.2719
  clock reconvergence pessimism                                                 0.0696     7.3415
  clock uncertainty                                                            -0.1000     7.2415
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/CLK (SDFFNARX1_HVT)                       7.2415 f
  library setup time                                          1.0000           -1.4495     5.7921
  data required time                                                                       5.7921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7921
  data arrival time                                                                       -5.8121
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0200


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/Q (SDFFNARX1_HVT)
                                                     0.3371   1.0000            1.2220 &   4.5477 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_929 (net)
                               5   5.3850 
  I_SDRAM_TOP/I_SDRAM_IF/U11294/A2 (AO22X1_HVT)
                                            0.0554   0.3371   1.0000   0.0389   0.0390 &   4.5867 f
  I_SDRAM_TOP/I_SDRAM_IF/U11294/Y (AO22X1_HVT)       0.1880   1.0000            0.7782 &   5.3649 f
  I_SDRAM_TOP/I_SDRAM_IF/n7942 (net)
                               1   1.3444 
  I_SDRAM_TOP/I_SDRAM_IF/U11296/A1 (OR2X1_RVT)
                                            0.0276   0.1880   1.0000   0.0196   0.0196 &   5.3845 f
  I_SDRAM_TOP/I_SDRAM_IF/U11296/Y (OR2X1_RVT)        0.0814   1.0000            0.3262 &   5.7107 f
  I_SDRAM_TOP/I_SDRAM_IF/n9398 (net)
                               2   1.6934 
  I_SDRAM_TOP/I_SDRAM_IF/U11300/A2 (AO22X1_LVT)
                                            0.0000   0.0814   1.0000   0.0000   0.0000 &   5.7107 f
  I_SDRAM_TOP/I_SDRAM_IF/U11300/Y (AO22X1_LVT)       0.0668   1.0000            0.1606 &   5.8713 f
  I_SDRAM_TOP/I_SDRAM_IF/N2581 (net)
                               1   0.9865 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__19_/D (SDFFNARX1_HVT)
                                            0.0000   0.0668   1.0000   0.0000   0.0000 &   5.8713 f
  data arrival time                                                                        5.8713

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0870     7.3832
  clock uncertainty                                                            -0.1000     7.2832
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__19_/CLK (SDFFNARX1_HVT)                       7.2832 f
  library setup time                                          1.0000           -1.4317     5.8515
  data required time                                                                       5.8515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8515
  data arrival time                                                                       -5.8713
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0198


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2681     3.3181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/CLK (SDFFNARX1_HVT)
                                                     0.0868                     0.0000     3.3181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/Q (SDFFNARX1_HVT)
                                                     0.2149   1.0000            1.1255 &   4.4436 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1058] (net)
                               2   1.6944 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_37102/A (NBUFFX4_LVT)
                                            0.0000   0.2149   1.0000   0.0000   0.0000 &   4.4436 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_37102/Y (NBUFFX4_LVT)
                                                     0.0660   1.0000            0.2118 &   4.6553 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_4532 (net)
                               4   4.1883 
  I_SDRAM_TOP/I_SDRAM_IF/U9585/A2 (AO22X1_HVT)
                                            0.0039   0.0660   1.0000   0.0027   0.0027 &   4.6581 f
  I_SDRAM_TOP/I_SDRAM_IF/U9585/Y (AO22X1_HVT)        0.1747   1.0000            0.5387 &   5.1968 f
  I_SDRAM_TOP/I_SDRAM_IF/n6355 (net)
                               1   0.9226 
  I_SDRAM_TOP/I_SDRAM_IF/U9586/A2 (OR2X1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   5.1968 f
  I_SDRAM_TOP/I_SDRAM_IF/U9586/Y (OR2X1_HVT)         0.1752   1.0000            0.4533 &   5.6501 f
  I_SDRAM_TOP/I_SDRAM_IF/n6895 (net)
                               2   1.7870 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40824/A2 (AO22X1_LVT)
                                            0.0077   0.1752   1.0000   0.0053   0.0053 &   5.6554 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40824/Y (AO22X1_LVT)
                                                     0.0713   1.0000            0.2245 &   5.8799 f
  I_SDRAM_TOP/I_SDRAM_IF/N2378 (net)
                               1   0.9019 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0713   1.0000   0.0000   0.0000 &   5.8799 f
  data arrival time                                                                        5.8799

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1435     7.2935
  clock reconvergence pessimism                                                 0.0992     7.3928
  clock uncertainty                                                            -0.1000     7.2928
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK (SDFFNARX1_HVT)                        7.2928 f
  library setup time                                          1.0000           -1.4326     5.8602
  data required time                                                                       5.8602
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8602
  data arrival time                                                                       -5.8799
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640657058/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK (SDFFNARX1_HVT)
                                                     0.0751                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/Q (SDFFNARX1_HVT)
                                                     0.2533   1.0000            1.1541 &   4.4775 f
  I_SDRAM_TOP/I_SDRAM_IF/n2009 (net)
                               2   2.9125 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_106_1905/A (NBUFFX2_LVT)
                                            0.0384   0.2533   1.0000   0.0267   0.0268 &   4.5043 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_106_1905/Y (NBUFFX2_LVT)
                                                     0.0695   1.0000            0.1947 &   4.6990 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1336 (net)
                               4   3.0943 
  I_SDRAM_TOP/I_SDRAM_IF/U6387/A2 (AO22X1_HVT)
                                            0.0000   0.0695   1.0000   0.0000   0.0000 &   4.6990 f
  I_SDRAM_TOP/I_SDRAM_IF/U6387/Y (AO22X1_HVT)        0.1783   1.0000            0.5461 &   5.2451 f
  I_SDRAM_TOP/I_SDRAM_IF/n3821 (net)
                               1   1.0380 
  I_SDRAM_TOP/I_SDRAM_IF/U6390/A1 (OR2X1_RVT)
                                            0.0093   0.1783   1.0000   0.0064   0.0064 &   5.2515 f
  I_SDRAM_TOP/I_SDRAM_IF/U6390/Y (OR2X1_RVT)         0.0830   1.0000            0.3193 &   5.5708 f
  I_SDRAM_TOP/I_SDRAM_IF/n4734 (net)
                               2   1.7455 
  I_SDRAM_TOP/I_SDRAM_IF/U6394/A2 (AO22X1_RVT)
                                            0.0032   0.0830   1.0000   0.0022   0.0022 &   5.5730 f
  I_SDRAM_TOP/I_SDRAM_IF/U6394/Y (AO22X1_RVT)        0.0841   1.0000            0.3009 &   5.8740 f
  I_SDRAM_TOP/I_SDRAM_IF/N3223 (net)
                               1   0.7949 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0841   1.0000   0.0000   0.0000 &   5.8740 f
  data arrival time                                                                        5.8740

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.1028     7.3977
  clock uncertainty                                                            -0.1000     7.2977
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/CLK (SDFFNARX1_HVT)                      7.2977 f
  library setup time                                          1.0000           -1.4435     5.8542
  data required time                                                                       5.8542
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8542
  data arrival time                                                                       -5.8740
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0197


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2196     1.2196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__6_/CLK (SDFFARX1_HVT)
                                                     0.1058                     0.0000     1.2196 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__6_/Q (SDFFARX1_HVT)
                                                     0.3190   1.0000            1.3180 &   2.5376 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_5__6_ (net)
                               5   5.3260 
  I_SDRAM_TOP/I_SDRAM_IF/U1911/A2 (AO22X1_HVT)
                                            0.0000   0.3190   1.0000   0.0000   0.0000 &   2.5376 f
  I_SDRAM_TOP/I_SDRAM_IF/U1911/Y (AO22X1_HVT)        0.1922   1.0000            0.7676 &   3.3052 f
  I_SDRAM_TOP/I_SDRAM_IF/n666 (net)
                               1   1.4827 
  I_SDRAM_TOP/I_SDRAM_IF/U1912/A2 (OR2X1_HVT)
                                            0.0156   0.1922   1.0000   0.0108   0.0108 &   3.3160 f
  I_SDRAM_TOP/I_SDRAM_IF/U1912/Y (OR2X1_HVT)         0.1683   1.0000            0.4567 &   3.7727 f
  I_SDRAM_TOP/I_SDRAM_IF/n1576 (net)
                               2   1.5624 
  I_SDRAM_TOP/I_SDRAM_IF/U1916/A2 (AO22X1_HVT)
                                            0.0177   0.1683   1.0000   0.0119   0.0119 &   3.7846 f
  I_SDRAM_TOP/I_SDRAM_IF/U1916/Y (AO22X1_HVT)        0.2285   1.0000            0.6760 &   4.4606 f
  I_SDRAM_TOP/I_SDRAM_IF/N632 (net)
                               1   2.6329 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__2_/D (SDFFARX2_RVT)
                                            0.0000   0.2285   1.0000   0.0000   0.0001 &   4.4606 f
  data arrival time                                                                        4.4606

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0583     5.1583
  clock reconvergence pessimism                                                 0.0929     5.2512
  clock uncertainty                                                            -0.1000     5.1512
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__2_/CLK (SDFFARX2_RVT)                         5.1512 r
  library setup time                                          1.0000           -0.7102     4.4410
  data required time                                                                       4.4410
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4410
  data arrival time                                                                       -4.4606
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0196


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2763     1.2763
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                                     0.0367                     0.0000     1.2763 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0528   1.0000            0.1749 &   1.4513 r
  I_RISC_CORE/Oprnd_A[0] (net)
                               6  10.3273 
  I_RISC_CORE/ZBUF_532_inst_27139/A (NBUFFX2_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0008 &   1.4521 r
  I_RISC_CORE/ZBUF_532_inst_27139/Y (NBUFFX2_HVT)    0.0710   1.0000            0.1134 &   1.5655 r
  I_RISC_CORE/ZBUF_532_102 (net)
                               9   8.1717 
  I_RISC_CORE/U817/A2 (AND2X1_HVT)          0.0022   0.0710   1.0000   0.0015   0.0019 &   1.5674 r
  I_RISC_CORE/U817/Y (AND2X1_HVT)                    0.0727   1.0000            0.1509 &   1.7183 r
  I_RISC_CORE/n463 (net)       3   4.3513 
  I_RISC_CORE/U827/A2 (XOR3X1_HVT)          0.0094   0.0727   1.0000   0.0064   0.0064 &   1.7247 r
  I_RISC_CORE/U827/Y (XOR3X1_HVT)                    0.0704   1.0000            0.3764 &   2.1012 f
  I_RISC_CORE/n476 (net)       1   2.5702 
  I_RISC_CORE/U836/A (FADDX1_LVT)           0.0000   0.0704   1.0000   0.0000   0.0000 &   2.1012 f
  I_RISC_CORE/U836/S (FADDX1_LVT)                    0.0459   1.0000            0.1492 &   2.2504 r
  I_RISC_CORE/n965 (net)       3   3.7632 
  I_RISC_CORE/U833/A (INVX1_HVT)            0.0000   0.0459   1.0000   0.0000   0.0000 &   2.2504 r
  I_RISC_CORE/U833/Y (INVX1_HVT)                     0.0305   1.0000            0.0410 &   2.2914 f
  I_RISC_CORE/n470 (net)       1   0.8392 
  I_RISC_CORE/U834/A2 (NAND2X0_HVT)         0.0000   0.0305   1.0000   0.0000   0.0000 &   2.2914 f
  I_RISC_CORE/U834/Y (NAND2X0_HVT)                   0.0534   1.0000            0.0549 &   2.3464 r
  I_RISC_CORE/n471 (net)       1   0.8744 
  I_RISC_CORE/U835/A4 (AO22X1_HVT)          0.0068   0.0534   1.0000   0.0049   0.0049 &   2.3513 r
  I_RISC_CORE/U835/Y (AO22X1_HVT)                    0.0670   1.0000            0.1516 &   2.5028 r
  I_RISC_CORE/n514 (net)       1   2.2742 
  I_RISC_CORE/U896/B (FADDX1_RVT)           0.0000   0.0670   1.0000   0.0000   0.0000 &   2.5028 r
  I_RISC_CORE/U896/CO (FADDX1_RVT)                   0.0526   1.0000            0.1265 &   2.6294 r
  I_RISC_CORE/n896 (net)       1   1.8896 
  I_RISC_CORE/U1237/CI (FADDX1_LVT)         0.0000   0.0526   1.0000   0.0000   0.0000 &   2.6294 r
  I_RISC_CORE/U1237/S (FADDX1_LVT)                   0.0300   1.0000            0.0623 &   2.6916 r
  I_RISC_CORE/n899 (net)       1   1.1443 
  I_RISC_CORE/U1238/A1 (NAND2X0_HVT)        0.0000   0.0300   1.0000   0.0000   0.0000 &   2.6916 r
  I_RISC_CORE/U1238/Y (NAND2X0_HVT)                  0.1414   1.0000            0.1120 &   2.8037 f
  I_RISC_CORE/n907 (net)       1   2.5351 
  I_RISC_CORE/U1242/A1 (AND4X1_HVT)         0.0402   0.1414   1.0000   0.0276   0.0276 &   2.8313 f
  I_RISC_CORE/U1242/Y (AND4X1_HVT)                   0.0636   1.0000            0.2056 &   3.0369 f
  I_RISC_CORE/n917 (net)       1   1.4523 
  I_RISC_CORE/U85/A2 (NAND4X1_RVT)          0.0164   0.0636   1.0000   0.0113   0.0113 &   3.0482 f
  I_RISC_CORE/U85/Y (NAND4X1_RVT)                    0.0686   1.0000            0.1730 &   3.2212 r
  I_RISC_CORE/n239 (net)       2   5.7198 
  I_RISC_CORE/ZBUF_5_inst_79694/A (NBUFFX2_LVT)
                                            0.0095   0.0686   1.0000   0.0067   0.0069 &   3.2281 r
  I_RISC_CORE/ZBUF_5_inst_79694/Y (NBUFFX2_LVT)      0.0297   1.0000            0.0495 &   3.2776 r
  I_RISC_CORE/ZBUF_5_83 (net)
                               1   3.9903 
  I_RISC_CORE/U1344/A1 (AND2X1_LVT)         0.0020   0.0297   1.0000   0.0014   0.0015 &   3.2791 r
  I_RISC_CORE/U1344/Y (AND2X1_LVT)                   0.0269   1.0000            0.0430 &   3.3220 r
  I_RISC_CORE/I_ALU_Result_12_ (net)
                               1   1.8601 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/D (SDFFX1_HVT)
                                            0.0012   0.0269   1.0000   0.0008   0.0009 &   3.3229 r
  data arrival time                                                                        3.3229

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0900     3.6454
  clock uncertainty                                                            -0.1000     3.5454
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.5454 r
  library setup time                                          1.0000           -0.2419     3.3035
  data required time                                                                       3.3035
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3035
  data arrival time                                                                       -3.3229
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2738     3.3238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/Q (SDFFNARX1_HVT)
                                                     0.3175   1.0000            1.2047 &   4.5285 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_343 (net)
                               5   4.8316 
  I_SDRAM_TOP/I_SDRAM_IF/U6947/A1 (OA22X1_HVT)
                                            0.0223   0.3175   1.0000   0.0154   0.0155 &   4.5440 f
  I_SDRAM_TOP/I_SDRAM_IF/U6947/Y (OA22X1_HVT)        0.2381   1.0000            0.8570 &   5.4009 f
  I_SDRAM_TOP/I_SDRAM_IF/n4159 (net)
                               1   1.1856 
  I_SDRAM_TOP/I_SDRAM_IF/U6948/A2 (AND2X1_RVT)
                                            0.0000   0.2381   1.0000   0.0000   0.0000 &   5.4009 f
  I_SDRAM_TOP/I_SDRAM_IF/U6948/Y (AND2X1_RVT)        0.0907   1.0000            0.3237 &   5.7246 f
  I_SDRAM_TOP/I_SDRAM_IF/n6011 (net)
                               2   2.3379 
  I_SDRAM_TOP/I_SDRAM_IF/U6949/A4 (AO22X1_LVT)
                                            0.0054   0.0907   1.0000   0.0037   0.0037 &   5.7284 f
  I_SDRAM_TOP/I_SDRAM_IF/U6949/Y (AO22X1_LVT)        0.0537   1.0000            0.1298 &   5.8582 f
  I_SDRAM_TOP/I_SDRAM_IF/N3636 (net)
                               1   1.9809 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/D (SDFFNARX1_HVT)
                                            0.0024   0.0537   1.0000   0.0016   0.0017 &   5.8598 f
  data arrival time                                                                        5.8598

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0801     7.3772
  clock uncertainty                                                            -0.1000     7.2772
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK (SDFFNARX1_HVT)                      7.2772 f
  library setup time                                          1.0000           -1.4367     5.8404
  data required time                                                                       5.8404
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8404
  data arrival time                                                                       -5.8598
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2766     3.3266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__28_/CLK (SDFFNARX1_HVT)
                                                     0.0770                     0.0000     3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__28_/Q (SDFFNARX1_HVT)
                                                     0.3247   1.0000            1.2111 &   4.5377 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_399 (net)
                               5   5.0374 
  I_SDRAM_TOP/I_SDRAM_IF/U6405/A2 (AO22X1_HVT)
                                            0.0232   0.3247   1.0000   0.0161   0.0161 &   4.5538 f
  I_SDRAM_TOP/I_SDRAM_IF/U6405/Y (AO22X1_HVT)        0.1716   1.0000            0.7487 &   5.3025 f
  I_SDRAM_TOP/I_SDRAM_IF/n3831 (net)
                               1   0.8216 
  I_SDRAM_TOP/I_SDRAM_IF/U6407/A1 (OR2X1_RVT)
                                            0.0190   0.1716   1.0000   0.0131   0.0131 &   5.3156 f
  I_SDRAM_TOP/I_SDRAM_IF/U6407/Y (OR2X1_RVT)         0.0836   1.0000            0.3163 &   5.6318 f
  I_SDRAM_TOP/I_SDRAM_IF/n3952 (net)
                               2   1.9017 
  I_SDRAM_TOP/I_SDRAM_IF/U6408/A4 (AO22X1_RVT)
                                            0.0187   0.0836   1.0000   0.0135   0.0135 &   5.6453 f
  I_SDRAM_TOP/I_SDRAM_IF/U6408/Y (AO22X1_RVT)        0.0900   1.0000            0.2131 &   5.8584 f
  I_SDRAM_TOP/I_SDRAM_IF/N3520 (net)
                               1   1.1532 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0900   1.0000   0.0000   0.0000 &   5.8584 f
  data arrival time                                                                        5.8584

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1471     7.2971
  clock reconvergence pessimism                                                 0.0894     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__8_/CLK (SDFFNARX1_HVT)                       7.2865 f
  library setup time                                          1.0000           -1.4474     5.8391
  data required time                                                                       5.8391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8391
  data arrival time                                                                       -5.8584
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0193


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__19_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__19_/Q (SDFFNARX1_HVT)
                                                     0.3109   1.0000            1.2048 &   4.5302 f
  I_SDRAM_TOP/I_SDRAM_IF/n17755 (net)
                               5   4.6492 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40942/A2 (AO22X1_HVT)
                                            0.0346   0.3109   1.0000   0.0240   0.0240 &   4.5542 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40942/Y (AO22X1_HVT)
                                                     0.1747   1.0000            0.7411 &   5.2953 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_3075 (net)
                               1   0.9182 
  I_SDRAM_TOP/I_SDRAM_IF/U7346/A2 (OR2X1_RVT)
                                            0.0158   0.1747   1.0000   0.0109   0.0109 &   5.3062 f
  I_SDRAM_TOP/I_SDRAM_IF/U7346/Y (OR2X1_RVT)         0.0812   1.0000            0.2626 &   5.5688 f
  I_SDRAM_TOP/I_SDRAM_IF/n5085 (net)
                               2   1.6768 
  I_SDRAM_TOP/I_SDRAM_IF/U8181/A2 (AO22X1_RVT)
                                            0.0037   0.0812   1.0000   0.0026   0.0026 &   5.5714 f
  I_SDRAM_TOP/I_SDRAM_IF/U8181/Y (AO22X1_RVT)        0.0873   1.0000            0.3049 &   5.8764 f
  I_SDRAM_TOP/I_SDRAM_IF/N2755 (net)
                               1   1.0413 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0873   1.0000   0.0000   0.0000 &   5.8764 f
  data arrival time                                                                        5.8764

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1439     7.2939
  clock reconvergence pessimism                                                 0.1055     7.3993
  clock uncertainty                                                            -0.1000     7.2993
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__3_/CLK (SDFFNARX1_HVT)                        7.2993 f
  library setup time                                          1.0000           -1.4423     5.8570
  data required time                                                                       5.8570
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8570
  data arrival time                                                                       -5.8764
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0193


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/Q (SDFFNARX1_HVT)
                                                     0.2281   1.0000            1.1311 &   4.4545 f
  I_SDRAM_TOP/I_SDRAM_IF/n1722 (net)
                               2   2.1204 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1928/A (NBUFFX4_LVT)
                                            0.0213   0.2281   1.0000   0.0148   0.0148 &   4.4693 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1928/Y (NBUFFX4_LVT)
                                                     0.0671   1.0000            0.2170 &   4.6863 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1359 (net)
                               4   3.4518 
  I_SDRAM_TOP/I_SDRAM_IF/U6381/A2 (AO22X1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000 &   4.6863 f
  I_SDRAM_TOP/I_SDRAM_IF/U6381/Y (AO22X1_HVT)        0.2148   1.0000            0.5818 &   5.2681 f
  I_SDRAM_TOP/I_SDRAM_IF/n3815 (net)
                               2   2.2186 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41329/A2 (OR2X1_RVT)
                                            0.0230   0.2148   1.0000   0.0159   0.0159 &   5.2840 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41329/Y (OR2X1_RVT)
                                                     0.0740   1.0000            0.2744 &   5.5584 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22255 (net)
                               1   0.9083 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41328/A2 (AO22X1_RVT)
                                            0.0058   0.0740   1.0000   0.0040   0.0040 &   5.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41328/Y (AO22X1_RVT)
                                                     0.0826   1.0000            0.2915 &   5.8538 f
  I_SDRAM_TOP/I_SDRAM_IF/N3156 (net)
                               1   0.6862 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__24_/D (SDFFNARX1_HVT)
                                            0.0091   0.0826   1.0000   0.0063   0.0063 &   5.8602 f
  data arrival time                                                                        5.8602

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0894     7.3857
  clock uncertainty                                                            -0.1000     7.2857
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__24_/CLK (SDFFNARX1_HVT)                      7.2857 f
  library setup time                                          1.0000           -1.4448     5.8409
  data required time                                                                       5.8409
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8409
  data arrival time                                                                       -5.8602
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0193


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2727     3.3227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/CLK (SDFFNARX1_HVT)
                                                     0.0631                     0.0000     3.3227 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/Q (SDFFNARX1_HVT)
                                                     0.2991   1.0000            1.1837 &   4.5064 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_91 (net)
                               5   4.3127 
  I_SDRAM_TOP/I_SDRAM_IF/U10463/A2 (AO22X1_HVT)
                                            0.0234   0.2991   1.0000   0.0162   0.0162 &   4.5226 f
  I_SDRAM_TOP/I_SDRAM_IF/U10463/Y (AO22X1_HVT)       0.1879   1.0000            0.7461 &   5.2687 f
  I_SDRAM_TOP/I_SDRAM_IF/n7092 (net)
                               1   1.3441 
  I_SDRAM_TOP/I_SDRAM_IF/U10464/A2 (OR2X1_RVT)
                                            0.0157   0.1879   1.0000   0.0109   0.0109 &   5.2796 f
  I_SDRAM_TOP/I_SDRAM_IF/U10464/Y (OR2X1_RVT)        0.0815   1.0000            0.2704 &   5.5500 f
  I_SDRAM_TOP/I_SDRAM_IF/n8458 (net)
                               2   1.6688 
  I_SDRAM_TOP/I_SDRAM_IF/U10468/A2 (AO22X1_RVT)
                                            0.0000   0.0815   1.0000   0.0000   0.0000 &   5.5500 f
  I_SDRAM_TOP/I_SDRAM_IF/U10468/Y (AO22X1_RVT)       0.0889   1.0000            0.3077 &   5.8576 f
  I_SDRAM_TOP/I_SDRAM_IF/N4052 (net)
                               1   1.1790 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0889   1.0000   0.0000   0.0000 &   5.8576 f
  data arrival time                                                                        5.8576

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1487     7.2987
  clock reconvergence pessimism                                                 0.0891     7.3878
  clock uncertainty                                                            -0.1000     7.2878
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/CLK (SDFFNARX1_HVT)                       7.2878 f
  library setup time                                          1.0000           -1.4493     5.8385
  data required time                                                                       5.8385
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8385
  data arrival time                                                                       -5.8576
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0192


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__22_/CLK (SDFFARX1_HVT)
                                                     0.1119                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__22_/Q (SDFFARX1_HVT)
                                                     0.3134   1.0000            1.3190 &   2.5423 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__22_ (net)
                               5   5.1723 
  I_SDRAM_TOP/I_SDRAM_IF/U1765/A2 (AO22X1_HVT)
                                            0.0250   0.3134   1.0000   0.0173   0.0174 &   2.5597 f
  I_SDRAM_TOP/I_SDRAM_IF/U1765/Y (AO22X1_HVT)        0.1938   1.0000            0.7646 &   3.3242 f
  I_SDRAM_TOP/I_SDRAM_IF/n594 (net)
                               1   1.5346 
  I_SDRAM_TOP/I_SDRAM_IF/U1766/A2 (OR2X1_HVT)
                                            0.0198   0.1938   1.0000   0.0137   0.0137 &   3.3380 f
  I_SDRAM_TOP/I_SDRAM_IF/U1766/Y (OR2X1_HVT)         0.1777   1.0000            0.4663 &   3.8043 f
  I_SDRAM_TOP/I_SDRAM_IF/n999 (net)
                               2   1.8631 
  I_SDRAM_TOP/I_SDRAM_IF/U2544/A2 (AO22X1_HVT)
                                            0.0162   0.1777   1.0000   0.0112   0.0113 &   3.8156 f
  I_SDRAM_TOP/I_SDRAM_IF/U2544/Y (AO22X1_HVT)        0.1774   1.0000            0.6337 &   4.4493 f
  I_SDRAM_TOP/I_SDRAM_IF/N1883 (net)
                               1   1.0101 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/D (SDFFARX2_RVT)
                                            0.0535   0.1774   1.0000   0.0386   0.0386 &   4.4879 f
  data arrival time                                                                        4.4879

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0976     5.2536
  clock uncertainty                                                            -0.1000     5.1536
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/CLK (SDFFARX2_RVT)                       5.1536 r
  library setup time                                          1.0000           -0.6845     4.4690
  data required time                                                                       4.4690
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4690
  data arrival time                                                                       -4.4879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0188


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/CLK (SDFFNARX1_HVT)
                                                     0.0672                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/Q (SDFFNARX1_HVT)
                                                     0.3005   1.0000            1.1877 &   4.5126 f
  I_SDRAM_TOP/I_SDRAM_IF/n1756 (net)
                               5   4.3514 
  I_SDRAM_TOP/I_SDRAM_IF/U8715/A4 (AO22X1_HVT)
                                            0.0235   0.3005   1.0000   0.0163   0.0163 &   4.5289 f
  I_SDRAM_TOP/I_SDRAM_IF/U8715/Y (AO22X1_HVT)        0.1717   1.0000            0.5173 &   5.0462 f
  I_SDRAM_TOP/I_SDRAM_IF/n5516 (net)
                               1   0.8271 
  I_SDRAM_TOP/I_SDRAM_IF/U8717/A1 (OR2X1_HVT)
                                            0.0241   0.1717   1.0000   0.0170   0.0170 &   5.0632 f
  I_SDRAM_TOP/I_SDRAM_IF/U8717/Y (OR2X1_HVT)         0.2047   1.0000            0.5350 &   5.5982 f
  I_SDRAM_TOP/I_SDRAM_IF/n5548 (net)
                               2   2.6678 
  I_SDRAM_TOP/I_SDRAM_IF/U8749/A2 (AO22X1_LVT)
                                            0.0163   0.2047   1.0000   0.0113   0.0113 &   5.6095 f
  I_SDRAM_TOP/I_SDRAM_IF/U8749/Y (AO22X1_LVT)        0.0607   1.0000            0.2516 &   5.8611 f
  I_SDRAM_TOP/I_SDRAM_IF/N3993 (net)
                               1   1.5830 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__6_/D (SDFFNARX1_HVT)
                                            0.0035   0.0607   1.0000   0.0024   0.0025 &   5.8636 f
  data arrival time                                                                        5.8636

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1444     7.2944
  clock reconvergence pessimism                                                 0.0801     7.3745
  clock uncertainty                                                            -0.1000     7.2745
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__6_/CLK (SDFFNARX1_HVT)                       7.2745 f
  library setup time                                          1.0000           -1.4295     5.8450
  data required time                                                                       5.8450
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8450
  data arrival time                                                                       -5.8636
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0186


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58256/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2166     3.2666
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2666 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__5_/Q (SDFFNARX1_HVT)
                                                     0.3514   1.0000            1.2214 &   4.4879 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_508 (net)
                               5   5.7879 
  I_SDRAM_TOP/I_SDRAM_IF/U5938/A2 (AO22X1_HVT)
                                            0.0508   0.3514   1.0000   0.0359   0.0360 &   4.5239 f
  I_SDRAM_TOP/I_SDRAM_IF/U5938/Y (AO22X1_HVT)        0.1827   1.0000            0.7845 &   5.3084 f
  I_SDRAM_TOP/I_SDRAM_IF/n3564 (net)
                               1   1.1705 
  I_SDRAM_TOP/I_SDRAM_IF/U5940/A1 (OR2X1_RVT)
                                            0.0341   0.1827   1.0000   0.0244   0.0244 &   5.3329 f
  I_SDRAM_TOP/I_SDRAM_IF/U5940/Y (OR2X1_RVT)         0.0845   1.0000            0.3259 &   5.6587 f
  I_SDRAM_TOP/I_SDRAM_IF/n5422 (net)
                               2   1.9520 
  I_SDRAM_TOP/I_SDRAM_IF/U8603/A2 (AO22X1_LVT)
                                            0.0052   0.0845   1.0000   0.0036   0.0036 &   5.6624 f
  I_SDRAM_TOP/I_SDRAM_IF/U8603/Y (AO22X1_LVT)        0.0479   1.0000            0.1676 &   5.8300 f
  I_SDRAM_TOP/I_SDRAM_IF/N3291 (net)
                               1   1.5025 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__1_/D (SDFFNARX1_HVT)
                                            0.0015   0.0479   1.0000   0.0011   0.0011 &   5.8310 f
  data arrival time                                                                        5.8310

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0947     7.2447
  clock reconvergence pessimism                                                 0.0969     7.3416
  clock uncertainty                                                            -0.1000     7.2416
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__1_/CLK (SDFFNARX1_HVT)                       7.2416 f
  library setup time                                          1.0000           -1.4291     5.8125
  data required time                                                                       5.8125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8125
  data arrival time                                                                       -5.8310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0185


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2286     1.2286
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/CLK (SDFFARX1_HVT)
                                                     0.1325                     0.0000     1.2286 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/Q (SDFFARX1_HVT)
                                                     0.3368   1.0000            1.3486 &   2.5772 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__15_ (net)
                               5   5.8230 
  I_SDRAM_TOP/I_SDRAM_IF/U4145/A2 (AO22X1_HVT)
                                            0.0338   0.3368   1.0000   0.0234   0.0234 &   2.6006 f
  I_SDRAM_TOP/I_SDRAM_IF/U4145/Y (AO22X1_HVT)        0.1722   1.0000            0.7596 &   3.3602 f
  I_SDRAM_TOP/I_SDRAM_IF/n2195 (net)
                               1   0.8403 
  I_SDRAM_TOP/I_SDRAM_IF/U4147/A1 (OR2X1_HVT)
                                            0.0000   0.1722   1.0000   0.0000   0.0000 &   3.3602 f
  I_SDRAM_TOP/I_SDRAM_IF/U4147/Y (OR2X1_HVT)         0.1689   1.0000            0.5074 &   3.8676 f
  I_SDRAM_TOP/I_SDRAM_IF/n2731 (net)
                               2   1.5819 
  I_SDRAM_TOP/I_SDRAM_IF/U4724/A2 (AO22X1_HVT)
                                            0.0091   0.1689   1.0000   0.0063   0.0063 &   3.8739 f
  I_SDRAM_TOP/I_SDRAM_IF/U4724/Y (AO22X1_HVT)        0.1651   1.0000            0.6099 &   4.4839 f
  I_SDRAM_TOP/I_SDRAM_IF/N756 (net)
                               1   0.6188 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/D (SDFFARX1_RVT)
                                            0.0000   0.1651   1.0000   0.0000   0.0000 &   4.4839 f
  data arrival time                                                                        4.4839

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0460     5.1460
  clock reconvergence pessimism                                                 0.0929     5.2390
  clock uncertainty                                                            -0.1000     5.1390
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/CLK (SDFFARX1_RVT)                        5.1390 r
  library setup time                                          1.0000           -0.6736     4.4654
  data required time                                                                       4.4654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4654
  data arrival time                                                                       -4.4839
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0185


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2193     1.2193
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/CLK (SDFFARX1_HVT)
                                                     0.1178                     0.0000     1.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/Q (SDFFARX1_HVT)
                                                     0.2853   1.0000            1.3062 &   2.5254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_37__14_ (net)
                               5   4.4017 
  I_SDRAM_TOP/I_SDRAM_IF/U1978/A2 (AO22X1_HVT)
                                            0.0000   0.2853   1.0000   0.0000   0.0000 &   2.5255 f
  I_SDRAM_TOP/I_SDRAM_IF/U1978/Y (AO22X1_HVT)        0.1918   1.0000            0.7387 &   3.2642 f
  I_SDRAM_TOP/I_SDRAM_IF/n695 (net)
                               1   1.4705 
  I_SDRAM_TOP/I_SDRAM_IF/U1980/A1 (OR2X1_HVT)
                                            0.0275   0.1918   1.0000   0.0195   0.0195 &   3.2836 f
  I_SDRAM_TOP/I_SDRAM_IF/U1980/Y (OR2X1_HVT)         0.1791   1.0000            0.5335 &   3.8171 f
  I_SDRAM_TOP/I_SDRAM_IF/n1386 (net)
                               2   1.9119 
  I_SDRAM_TOP/I_SDRAM_IF/U3256/A2 (AO22X1_HVT)
                                            0.0158   0.1791   1.0000   0.0109   0.0109 &   3.8281 f
  I_SDRAM_TOP/I_SDRAM_IF/U3256/Y (AO22X1_HVT)        0.1822   1.0000            0.6401 &   4.4681 f
  I_SDRAM_TOP/I_SDRAM_IF/N2180 (net)
                               1   1.1645 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__30_/D (SDFFARX1_RVT)
                                            0.0222   0.1822   1.0000   0.0154   0.0155 &   4.4836 f
  data arrival time                                                                        4.4836

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0826     5.2386
  clock uncertainty                                                            -0.1000     5.1386
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__30_/CLK (SDFFARX1_RVT)                       5.1386 r
  library setup time                                          1.0000           -0.6733     4.4653
  data required time                                                                       4.4653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4653
  data arrival time                                                                       -4.4836
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0183


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2268     1.2268
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK (SDFFARX1_HVT)
                                                     0.1089                     0.0000     1.2268 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/Q (SDFFARX1_HVT)
                                                     0.2975   1.0000            1.3070 &   2.5339 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__3_ (net)
                               5   4.7317 
  I_SDRAM_TOP/I_SDRAM_IF/U11457/A2 (AO22X1_HVT)
                                            0.0363   0.2975   1.0000   0.0253   0.0253 &   2.5592 f
  I_SDRAM_TOP/I_SDRAM_IF/U11457/Y (AO22X1_HVT)       0.2162   1.0000            0.7733 &   3.3325 f
  I_SDRAM_TOP/I_SDRAM_IF/n8178 (net)
                               1   2.2462 
  I_SDRAM_TOP/I_SDRAM_IF/U11458/A2 (OR2X1_HVT)
                                            0.0411   0.2162   1.0000   0.0287   0.0287 &   3.3612 f
  I_SDRAM_TOP/I_SDRAM_IF/U11458/Y (OR2X1_HVT)        0.1755   1.0000            0.4768 &   3.8380 f
  I_SDRAM_TOP/I_SDRAM_IF/n8790 (net)
                               2   1.7875 
  I_SDRAM_TOP/I_SDRAM_IF/U11823/A2 (AO22X1_HVT)
                                            0.0075   0.1755   1.0000   0.0052   0.0052 &   3.8432 f
  I_SDRAM_TOP/I_SDRAM_IF/U11823/Y (AO22X1_HVT)       0.1918   1.0000            0.6474 &   4.4906 f
  I_SDRAM_TOP/I_SDRAM_IF/N2023 (net)
                               1   1.4774 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/D (SDFFARX1_RVT)
                                            0.0228   0.1918   1.0000   0.0158   0.0158 &   4.5064 f
  data arrival time                                                                        4.5064

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0633     5.1633
  clock reconvergence pessimism                                                 0.0976     5.2609
  clock uncertainty                                                            -0.1000     5.1609
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/CLK (SDFFARX1_RVT)                       5.1609 r
  library setup time                                          1.0000           -0.6727     4.4882
  data required time                                                                       4.4882
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4882
  data arrival time                                                                       -4.5064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0182


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614156793/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2272     1.2272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__9_/CLK (SDFFARX1_HVT)
                                                     0.1112                     0.0000     1.2272 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__9_/Q (SDFFARX1_HVT)
                                                     0.3138   1.0000            1.3188 &   2.5460 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__9_ (net)
                               5   5.1846 
  I_SDRAM_TOP/I_SDRAM_IF/U10212/A2 (AO22X1_HVT)
                                            0.0455   0.3138   1.0000   0.0302   0.0302 &   2.5762 f
  I_SDRAM_TOP/I_SDRAM_IF/U10212/Y (AO22X1_HVT)       0.1662   1.0000            0.7325 &   3.3086 f
  I_SDRAM_TOP/I_SDRAM_IF/n6845 (net)
                               1   0.6567 
  I_SDRAM_TOP/I_SDRAM_IF/U10214/A1 (OR2X1_HVT)
                                            0.0000   0.1662   1.0000   0.0000   0.0000 &   3.3086 f
  I_SDRAM_TOP/I_SDRAM_IF/U10214/Y (OR2X1_HVT)        0.1654   1.0000            0.4991 &   3.8077 f
  I_SDRAM_TOP/I_SDRAM_IF/n7564 (net)
                               2   1.4695 
  I_SDRAM_TOP/I_SDRAM_IF/U10993/A2 (AO22X1_HVT)
                                            0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8077 f
  I_SDRAM_TOP/I_SDRAM_IF/U10993/Y (AO22X1_HVT)       0.1974   1.0000            0.6452 &   4.4529 f
  I_SDRAM_TOP/I_SDRAM_IF/N2112 (net)
                               1   1.6609 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/D (SDFFARX1_RVT)
                                            0.0865   0.1974   1.0000   0.0627   0.0627 &   4.5156 f
  data arrival time                                                                        4.5156

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0610     5.1610
  clock reconvergence pessimism                                                 0.1170     5.2780
  clock uncertainty                                                            -0.1000     5.1780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/CLK (SDFFARX1_RVT)                       5.1780 r
  library setup time                                          1.0000           -0.6804     4.4975
  data required time                                                                       4.4975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4975
  data arrival time                                                                       -4.5156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/Q (SDFFARX1_HVT)
                                                     0.1747   1.0000            1.2010 &   2.4276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__22_ (net)
                               1   0.9693 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_117_1282/A (INVX1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   2.4276 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_117_1282/Y (INVX1_HVT)
                                                     0.1639   1.0000            0.2057 &   2.6333 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_714 (net)
                               2   2.3548 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281/A (INVX0_LVT)
                                            0.0000   0.1639   1.0000   0.0000   0.0000 &   2.6333 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281/Y (INVX0_LVT)
                                                     0.1151   1.0000            0.1048 &   2.7381 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_713 (net)
                               4   4.7151 
  I_SDRAM_TOP/I_SDRAM_IF/U10115/A2 (AO22X1_HVT)
                                            0.0045   0.1151   1.0000   0.0031   0.0032 &   2.7413 f
  I_SDRAM_TOP/I_SDRAM_IF/U10115/Y (AO22X1_HVT)       0.1760   1.0000            0.5803 &   3.3216 f
  I_SDRAM_TOP/I_SDRAM_IF/n6775 (net)
                               1   0.9640 
  I_SDRAM_TOP/I_SDRAM_IF/U10117/A1 (OR2X1_HVT)
                                            0.0210   0.1760   1.0000   0.0145   0.0145 &   3.3361 f
  I_SDRAM_TOP/I_SDRAM_IF/U10117/Y (OR2X1_HVT)        0.1775   1.0000            0.5186 &   3.8547 f
  I_SDRAM_TOP/I_SDRAM_IF/n7364 (net)
                               2   1.8569 
  I_SDRAM_TOP/I_SDRAM_IF/U10121/A2 (AO22X1_HVT)
                                            0.0099   0.1775   1.0000   0.0069   0.0069 &   3.8616 f
  I_SDRAM_TOP/I_SDRAM_IF/U10121/Y (AO22X1_HVT)       0.1856   1.0000            0.6424 &   4.5040 f
  I_SDRAM_TOP/I_SDRAM_IF/N1788 (net)
                               1   1.2749 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/D (SDFFARX1_RVT)
                                            0.0237   0.1856   1.0000   0.0166   0.0166 &   4.5206 f
  data arrival time                                                                        4.5206

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0609     5.1609
  clock reconvergence pessimism                                                 0.1167     5.2776
  clock uncertainty                                                            -0.1000     5.1776
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/CLK (SDFFARX1_RVT)                       5.1776 r
  library setup time                                          1.0000           -0.6748     4.5027
  data required time                                                                       4.5027
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5027
  data arrival time                                                                       -4.5206
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0179


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2266     1.2266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/CLK (SDFFARX1_HVT)
                                                     0.1271                     0.0000     1.2266 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/Q (SDFFARX1_HVT)
                                                     0.3516   1.0000            1.3536 &   2.5802 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_18__11_ (net)
                               5   6.2306 
  I_SDRAM_TOP/I_SDRAM_IF/U4779/A2 (AO22X1_HVT)
                                            0.0000   0.3516   1.0000   0.0000   0.0001 &   2.5803 f
  I_SDRAM_TOP/I_SDRAM_IF/U4779/Y (AO22X1_HVT)        0.1694   1.0000            0.7684 &   3.3487 f
  I_SDRAM_TOP/I_SDRAM_IF/n2783 (net)
                               1   0.7518 
  I_SDRAM_TOP/I_SDRAM_IF/U4780/A2 (OR2X1_HVT)
                                            0.0000   0.1694   1.0000   0.0000   0.0000 &   3.3487 f
  I_SDRAM_TOP/I_SDRAM_IF/U4780/Y (OR2X1_HVT)         0.1801   1.0000            0.4549 &   3.8036 f
  I_SDRAM_TOP/I_SDRAM_IF/n3138 (net)
                               2   1.9437 
  I_SDRAM_TOP/I_SDRAM_IF/U4784/A2 (AO22X1_HVT)
                                            0.0083   0.1801   1.0000   0.0057   0.0058 &   3.8093 f
  I_SDRAM_TOP/I_SDRAM_IF/U4784/Y (AO22X1_HVT)        0.1935   1.0000            0.6532 &   4.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/N1259 (net)
                               1   1.5343 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__27_/D (SDFFARX1_RVT)
                                            0.0427   0.1935   1.0000   0.0307   0.0307 &   4.4932 f
  data arrival time                                                                        4.4932

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0569     5.1569
  clock reconvergence pessimism                                                 0.0975     5.2544
  clock uncertainty                                                            -0.1000     5.1544
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__27_/CLK (SDFFARX1_RVT)                       5.1544 r
  library setup time                                          1.0000           -0.6790     4.4754
  data required time                                                                       4.4754
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4754
  data arrival time                                                                       -4.4932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0178


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2170     3.2670
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2670 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/Q (SDFFNARX1_HVT)
                                                     0.3259   1.0000            1.2042 &   4.4712 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_984 (net)
                               5   5.0685 
  I_SDRAM_TOP/I_SDRAM_IF/U9975/A1 (OA22X1_HVT)
                                            0.0000   0.3259   1.0000   0.0000   0.0000 &   4.4712 f
  I_SDRAM_TOP/I_SDRAM_IF/U9975/Y (OA22X1_HVT)        0.2307   1.0000            0.8550 &   5.3263 f
  I_SDRAM_TOP/I_SDRAM_IF/n6676 (net)
                               1   0.9678 
  I_SDRAM_TOP/I_SDRAM_IF/U9976/A2 (AND2X1_RVT)
                                            0.0166   0.2307   1.0000   0.0115   0.0115 &   5.3378 f
  I_SDRAM_TOP/I_SDRAM_IF/U9976/Y (AND2X1_RVT)        0.0921   1.0000            0.3195 &   5.6573 f
  I_SDRAM_TOP/I_SDRAM_IF/n8080 (net)
                               2   2.4573 
  I_SDRAM_TOP/I_SDRAM_IF/U9980/A2 (AO22X1_LVT)
                                            0.0000   0.0921   1.0000   0.0000   0.0000 &   5.6573 f
  I_SDRAM_TOP/I_SDRAM_IF/U9980/Y (AO22X1_LVT)        0.0559   1.0000            0.1717 &   5.8290 f
  I_SDRAM_TOP/I_SDRAM_IF/N2543 (net)
                               1   1.3715 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000 &   5.8290 f
  data arrival time                                                                        5.8290

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1039     7.2539
  clock reconvergence pessimism                                                 0.0834     7.3372
  clock uncertainty                                                            -0.1000     7.2372
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK (SDFFNARX1_HVT)                       7.2372 f
  library setup time                                          1.0000           -1.4258     5.8114
  data required time                                                                       5.8114
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8114
  data arrival time                                                                       -5.8290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0176


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/CLK (SDFFNARX1_HVT)
                                                     0.0642                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/Q (SDFFNARX1_HVT)
                                                     0.3052   1.0000            1.1884 &   4.5157 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_659 (net)
                               5   4.4835 
  I_SDRAM_TOP/I_SDRAM_IF/U5722/A2 (AO22X1_HVT)
                                            0.0425   0.3052   1.0000   0.0292   0.0292 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/U5722/Y (AO22X1_HVT)        0.1813   1.0000            0.7440 &   5.2889 f
  I_SDRAM_TOP/I_SDRAM_IF/n3455 (net)
                               1   1.1301 
  I_SDRAM_TOP/I_SDRAM_IF/U5723/A2 (OR2X1_RVT)
                                            0.0000   0.1813   1.0000   0.0000   0.0000 &   5.2889 f
  I_SDRAM_TOP/I_SDRAM_IF/U5723/Y (OR2X1_RVT)         0.0800   1.0000            0.2647 &   5.5537 f
  I_SDRAM_TOP/I_SDRAM_IF/n3975 (net)
                               2   1.5565 
  I_SDRAM_TOP/I_SDRAM_IF/U5729/A2 (AO22X1_RVT)
                                            0.0000   0.0800   1.0000   0.0000   0.0000 &   5.5537 f
  I_SDRAM_TOP/I_SDRAM_IF/U5729/Y (AO22X1_RVT)        0.0910   1.0000            0.3096 &   5.8633 f
  I_SDRAM_TOP/I_SDRAM_IF/N3043 (net)
                               1   1.3561 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__6_/D (SDFFNARX1_HVT)
                                            0.0056   0.0910   1.0000   0.0039   0.0039 &   5.8672 f
  data arrival time                                                                        5.8672

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1516     7.3016
  clock reconvergence pessimism                                                 0.1000     7.4015
  clock uncertainty                                                            -0.1000     7.3015
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__6_/CLK (SDFFNARX1_HVT)                       7.3015 f
  library setup time                                          1.0000           -1.4516     5.8499
  data required time                                                                       5.8499
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8499
  data arrival time                                                                       -5.8672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0172


  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2095     1.2095
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 (SRAM2RW64x32)
                                                     0.1006                     0.0000     1.2095 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] (SRAM2RW64x32)
                                                     0.0352   1.0000            0.1127 &   1.3222 f
  I_SDRAM_TOP/net_sdram_if_wDQ[46] (net)
                               1   0.9888 
  I_SDRAM_TOP/sram_fixcell_49/A (NBUFFX4_HVT)
                                            0.0000   0.0352   1.0000   0.0000   0.0000 &   1.3222 f
  I_SDRAM_TOP/sram_fixcell_49/Y (NBUFFX4_HVT)        0.2300   1.0000            0.2941 &   1.6163 f
  I_SDRAM_TOP/sram_fixnet_49 (net)
                               1  11.7564 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D (SDFFNARX2_HVT)
                                            0.0000   0.2300   1.0000   0.0000   0.0011 &   1.6174 f
  data arrival time                                                                        1.6174

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1059     3.1559
  clock reconvergence pessimism                                                 0.0347     3.1906
  clock uncertainty                                                            -0.1000     3.0906
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK (SDFFNARX2_HVT)                      3.0906 f
  library setup time                                          1.0000           -1.4904     1.6001
  data required time                                                                       1.6001
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6001
  data arrival time                                                                       -1.6174
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0172


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2247     1.2247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__10_/CLK (SDFFARX2_HVT)
                                                     0.1120                     0.0000     1.2247 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__10_/Q (SDFFARX2_HVT)
                                                     0.2709   1.0000            1.4457 &   2.6704 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__10_ (net)
                               5   5.8216 
  I_SDRAM_TOP/I_SDRAM_IF/U4738/A2 (AO22X1_HVT)
                                            0.0000   0.2709   1.0000   0.0000   0.0001 &   2.6705 f
  I_SDRAM_TOP/I_SDRAM_IF/U4738/Y (AO22X1_HVT)        0.1780   1.0000            0.7117 &   3.3821 f
  I_SDRAM_TOP/I_SDRAM_IF/n2744 (net)
                               1   1.0294 
  I_SDRAM_TOP/I_SDRAM_IF/U4739/A2 (OR2X1_HVT)
                                            0.0000   0.1780   1.0000   0.0000   0.0000 &   3.3821 f
  I_SDRAM_TOP/I_SDRAM_IF/U4739/Y (OR2X1_HVT)         0.1769   1.0000            0.4567 &   3.8388 f
  I_SDRAM_TOP/I_SDRAM_IF/n2868 (net)
                               2   1.8395 
  I_SDRAM_TOP/I_SDRAM_IF/U4743/A2 (AO22X1_HVT)
                                            0.0148   0.1769   1.0000   0.0106   0.0106 &   3.8494 f
  I_SDRAM_TOP/I_SDRAM_IF/U4743/Y (AO22X1_HVT)        0.1954   1.0000            0.6526 &   4.5020 f
  I_SDRAM_TOP/I_SDRAM_IF/N846 (net)
                               1   1.5956 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__26_/D (SDFFARX1_RVT)
                                            0.0164   0.1954   1.0000   0.0113   0.0113 &   4.5133 f
  data arrival time                                                                        4.5133

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0597     5.1597
  clock reconvergence pessimism                                                 0.1154     5.2751
  clock uncertainty                                                            -0.1000     5.1751
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__26_/CLK (SDFFARX1_RVT)                        5.1751 r
  library setup time                                          1.0000           -0.6789     4.4961
  data required time                                                                       4.4961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4961
  data arrival time                                                                       -4.5133
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0172


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2774     3.3274
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__31_/CLK (SDFFNARX1_HVT)
                                                     0.0642                     0.0000     3.3274 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__31_/Q (SDFFNARX1_HVT)
                                                     0.2950   1.0000            1.1818 &   4.5091 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_592 (net)
                               5   4.1961 
  I_SDRAM_TOP/I_SDRAM_IF/U6863/A2 (AO22X1_HVT)
                                            0.0458   0.2950   1.0000   0.0316   0.0317 &   4.5408 f
  I_SDRAM_TOP/I_SDRAM_IF/U6863/Y (AO22X1_HVT)        0.1661   1.0000            0.7164 &   5.2572 f
  I_SDRAM_TOP/I_SDRAM_IF/n4109 (net)
                               1   0.6530 
  I_SDRAM_TOP/I_SDRAM_IF/U6865/A1 (OR2X1_RVT)
                                            0.0000   0.1661   1.0000   0.0000   0.0000 &   5.2572 f
  I_SDRAM_TOP/I_SDRAM_IF/U6865/Y (OR2X1_RVT)         0.0787   1.0000            0.3075 &   5.5647 f
  I_SDRAM_TOP/I_SDRAM_IF/n4644 (net)
                               2   1.6104 
  I_SDRAM_TOP/I_SDRAM_IF/U6869/A2 (AO22X1_RVT)
                                            0.0047   0.0787   1.0000   0.0032   0.0032 &   5.5679 f
  I_SDRAM_TOP/I_SDRAM_IF/U6869/Y (AO22X1_RVT)        0.0843   1.0000            0.2980 &   5.8660 f
  I_SDRAM_TOP/I_SDRAM_IF/N3218 (net)
                               1   0.8143 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/D (SDFFNARX1_HVT)
                                            0.0061   0.0843   1.0000   0.0042   0.0042 &   5.8702 f
  data arrival time                                                                        5.8702

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1515     7.3015
  clock reconvergence pessimism                                                 0.1000     7.4015
  clock uncertainty                                                            -0.1000     7.3015
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/CLK (SDFFNARX1_HVT)                      7.3015 f
  library setup time                                          1.0000           -1.4484     5.8530
  data required time                                                                       5.8530
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8530
  data arrival time                                                                       -5.8702
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0172


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614856800/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2198     1.2198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK (SDFFARX1_HVT)
                                                     0.1208                     0.0000     1.2198 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/Q (SDFFARX1_HVT)
                                                     0.3104   1.0000            1.3238 &   2.5435 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_34__0_ (net)
                               5   5.0949 
  I_SDRAM_TOP/I_SDRAM_IF/U11747/A2 (AO22X1_HVT)
                                            0.0219   0.3104   1.0000   0.0152   0.0152 &   2.5588 f
  I_SDRAM_TOP/I_SDRAM_IF/U11747/Y (AO22X1_HVT)       0.1687   1.0000            0.7328 &   3.2916 f
  I_SDRAM_TOP/I_SDRAM_IF/n8635 (net)
                               1   0.7318 
  I_SDRAM_TOP/I_SDRAM_IF/U11749/A1 (OR2X1_HVT)
                                            0.0091   0.1687   1.0000   0.0063   0.0063 &   3.2979 f
  I_SDRAM_TOP/I_SDRAM_IF/U11749/Y (OR2X1_HVT)        0.1835   1.0000            0.5177 &   3.8155 f
  I_SDRAM_TOP/I_SDRAM_IF/n8861 (net)
                               2   2.0450 
  I_SDRAM_TOP/I_SDRAM_IF/U11855/A2 (AO22X1_HVT)
                                            0.0133   0.1835   1.0000   0.0092   0.0092 &   3.8247 f
  I_SDRAM_TOP/I_SDRAM_IF/U11855/Y (AO22X1_HVT)       0.2048   1.0000            0.6682 &   4.4929 f
  I_SDRAM_TOP/I_SDRAM_IF/N2020 (net)
                               1   1.9002 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/D (SDFFARX1_RVT)
                                            0.0216   0.2048   1.0000   0.0150   0.0150 &   4.5079 f
  data arrival time                                                                        4.5079

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0555     5.1555
  clock reconvergence pessimism                                                 0.1158     5.2713
  clock uncertainty                                                            -0.1000     5.1713
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/CLK (SDFFARX1_RVT)                       5.1713 r
  library setup time                                          1.0000           -0.6805     4.4908
  data required time                                                                       4.4908
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4908
  data arrival time                                                                       -4.5079
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0171


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614056792/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2283     1.2283
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/CLK (SDFFARX1_HVT)
                                                     0.1090                     0.0000     1.2283 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/Q (SDFFARX1_HVT)
                                                     0.3327   1.0000            1.3287 &   2.5570 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_29__7_ (net)
                               5   5.7043 
  I_SDRAM_TOP/I_SDRAM_IF/U1115/A2 (AO22X1_HVT)
                                            0.0305   0.3327   1.0000   0.0211   0.0212 &   2.5782 f
  I_SDRAM_TOP/I_SDRAM_IF/U1115/Y (AO22X1_HVT)        0.1678   1.0000            0.7505 &   3.3287 f
  I_SDRAM_TOP/I_SDRAM_IF/n306 (net)
                               1   0.7059 
  I_SDRAM_TOP/I_SDRAM_IF/U1118/A1 (OR2X1_HVT)
                                            0.0000   0.1678   1.0000   0.0000   0.0000 &   3.3287 f
  I_SDRAM_TOP/I_SDRAM_IF/U1118/Y (OR2X1_HVT)         0.1825   1.0000            0.5163 &   3.8450 f
  I_SDRAM_TOP/I_SDRAM_IF/n2433 (net)
                               2   2.0169 
  I_SDRAM_TOP/I_SDRAM_IF/U4432/A2 (AO22X1_HVT)
                                            0.0376   0.1825   1.0000   0.0264   0.0264 &   3.8715 f
  I_SDRAM_TOP/I_SDRAM_IF/U4432/Y (AO22X1_HVT)        0.1822   1.0000            0.6429 &   4.5144 f
  I_SDRAM_TOP/I_SDRAM_IF/N1773 (net)
                               1   1.1669 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/D (SDFFARX1_RVT)
                                            0.0122   0.1822   1.0000   0.0084   0.0085 &   4.5228 f
  data arrival time                                                                        4.5228

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0622     5.1622
  clock reconvergence pessimism                                                 0.1167     5.2789
  clock uncertainty                                                            -0.1000     5.1789
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/CLK (SDFFARX1_RVT)                        5.1789 r
  library setup time                                          1.0000           -0.6731     4.5058
  data required time                                                                       4.5058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5058
  data arrival time                                                                       -4.5228
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0170


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0765     1.0765
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK (SDFFARX1_RVT)
                                                     0.0745                     0.0000     1.0765 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/QN (SDFFARX1_RVT)
                                                     0.1104   1.0000            0.3684 &   1.4449 r
  I_PCI_TOP/n110 (net)         1   0.7382 
  I_PCI_TOP/ZBUF_494_inst_33871/A (NBUFFX2_RVT)
                                            0.0000   0.1104   1.0000   0.0000   0.0000 &   1.4449 r
  I_PCI_TOP/ZBUF_494_inst_33871/Y (NBUFFX2_RVT)      0.2290   1.0000            0.2437 &   1.6887 r
  I_PCI_TOP/ZBUF_494_3188 (net)
                               5  13.8103 
  I_PCI_TOP/HFSINV_546_5675/A (INVX4_LVT)   0.0412   0.2290   1.0000   0.0295   0.0299 &   1.7186 r
  I_PCI_TOP/HFSINV_546_5675/Y (INVX4_LVT)            0.1292   1.0000            0.0929 &   1.8115 f
  I_PCI_TOP/HFSNET_209 (net)  12  20.0231 
  I_PCI_TOP/U1635/A2 (AND2X1_LVT)           0.0040   0.1294   1.0000   0.0027   0.0042 &   1.8156 f
  I_PCI_TOP/U1635/Y (AND2X1_LVT)                     0.0521   1.0000            0.1611 &   1.9768 f
  I_PCI_TOP/n1369 (net)        3   2.9869 
  I_PCI_TOP/U1637/A2 (XOR3X1_HVT)           0.0000   0.0521   1.0000   0.0000   0.0000 &   1.9768 f
  I_PCI_TOP/U1637/Y (XOR3X1_HVT)                     0.2944   1.0000            1.4228 &   3.3996 f
  I_PCI_TOP/n1379 (net)        1   2.9559 
  I_PCI_TOP/U1686/B (FADDX1_LVT)            0.0000   0.2944   1.0000   0.0000   0.0000 &   3.3996 f
  I_PCI_TOP/U1686/S (FADDX1_LVT)                     0.0914   1.0000            0.3519 &   3.7515 f
  I_PCI_TOP/n1383 (net)        1   2.9737 
  I_PCI_TOP/U1688/B (FADDX1_LVT)            0.0000   0.0914   1.0000   0.0000   0.0000 &   3.7516 f
  I_PCI_TOP/U1688/S (FADDX1_LVT)                     0.0524   1.0000            0.2474 &   3.9990 r
  I_PCI_TOP/n1338 (net)        1   0.8380 
  I_PCI_TOP/U1640/A (INVX0_RVT)             0.0000   0.0524   1.0000   0.0000   0.0000 &   3.9990 r
  I_PCI_TOP/U1640/Y (INVX0_RVT)                      0.0701   1.0000            0.0739 &   4.0729 f
  I_PCI_TOP/n1388 (net)        1   2.2918 
  I_PCI_TOP/U1691/B (FADDX1_LVT)            0.0000   0.0701   1.0000   0.0000   0.0000 &   4.0729 f
  I_PCI_TOP/U1691/CO (FADDX1_LVT)                    0.0682   1.0000            0.1602 &   4.2331 f
  I_PCI_TOP/n1443 (net)        1   2.2448 
  I_PCI_TOP/U1750/CI (FADDX1_LVT)           0.0008   0.0682   1.0000   0.0006   0.0006 &   4.2337 f
  I_PCI_TOP/U1750/CO (FADDX1_LVT)                    0.0806   1.0000            0.1733 &   4.4070 f
  I_PCI_TOP/n1563 (net)        1   3.4971 
  I_PCI_TOP/U1873/CI (FADDX1_LVT)           0.0056   0.0806   1.0000   0.0039   0.0040 &   4.4109 f
  I_PCI_TOP/U1873/CO (FADDX1_LVT)                    0.0700   1.0000            0.1658 &   4.5767 f
  I_PCI_TOP/n1674 (net)        1   2.1595 
  I_PCI_TOP/U1980/CI (FADDX1_LVT)           0.0027   0.0700   1.0000   0.0019   0.0019 &   4.5786 f
  I_PCI_TOP/U1980/CO (FADDX1_LVT)                    0.0739   1.0000            0.1675 &   4.7460 f
  I_PCI_TOP/n1798 (net)        1   2.8324 
  I_PCI_TOP/U2095/CI (FADDX1_LVT)           0.0067   0.0739   1.0000   0.0046   0.0047 &   4.7507 f
  I_PCI_TOP/U2095/CO (FADDX1_LVT)                    0.0694   1.0000            0.1654 &   4.9162 f
  I_PCI_TOP/n2151 (net)        1   2.4495 
  I_PCI_TOP/U2434/CI (FADDX1_LVT)           0.0000   0.0694   1.0000   0.0000   0.0000 &   4.9162 f
  I_PCI_TOP/U2434/CO (FADDX1_LVT)                    0.0705   1.0000            0.1635 &   5.0797 f
  I_PCI_TOP/n2440 (net)        1   2.4693 
  I_PCI_TOP/U2689/CI (FADDX1_LVT)           0.0063   0.0705   1.0000   0.0043   0.0043 &   5.0840 f
  I_PCI_TOP/U2689/CO (FADDX1_LVT)                    0.0735   1.0000            0.1693 &   5.2532 f
  I_PCI_TOP/n2581 (net)        1   2.9878 
  I_PCI_TOP/U2815/CI (FADDX1_LVT)           0.0030   0.0735   1.0000   0.0021   0.0022 &   5.2554 f
  I_PCI_TOP/U2815/CO (FADDX1_LVT)                    0.0698   1.0000            0.1657 &   5.4211 f
  I_PCI_TOP/n2843 (net)        1   2.4962 
  I_PCI_TOP/U3032/CI (FADDX1_LVT)           0.0062   0.0698   1.0000   0.0043   0.0043 &   5.4255 f
  I_PCI_TOP/U3032/CO (FADDX1_LVT)                    0.0652   1.0000            0.1579 &   5.5834 f
  I_PCI_TOP/n3004 (net)        1   1.9251 
  I_PCI_TOP/U3158/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   5.5834 f
  I_PCI_TOP/U3158/CO (FADDX1_LVT)                    0.0692   1.0000            0.1612 &   5.7446 f
  I_PCI_TOP/n3165 (net)        1   2.4391 
  I_PCI_TOP/U3283/CI (FADDX1_LVT)           0.0000   0.0692   1.0000   0.0000   0.0000 &   5.7446 f
  I_PCI_TOP/U3283/CO (FADDX1_LVT)                    0.0747   1.0000            0.1701 &   5.9148 f
  I_PCI_TOP/n3320 (net)        1   3.1370 
  I_PCI_TOP/U3397/CI (FADDX1_LVT)           0.0000   0.0747   1.0000   0.0000   0.0001 &   5.9148 f
  I_PCI_TOP/U3397/CO (FADDX1_LVT)                    0.0722   1.0000            0.1695 &   6.0843 f
  I_PCI_TOP/n3459 (net)        1   2.8119 
  I_PCI_TOP/U3499/CI (FADDX1_LVT)           0.0000   0.0722   1.0000   0.0000   0.0000 &   6.0844 f
  I_PCI_TOP/U3499/CO (FADDX1_LVT)                    0.0894   1.0000            0.1890 &   6.2733 f
  I_PCI_TOP/n3593 (net)        1   5.1356 
  I_PCI_TOP/U3600/B (FADDX1_LVT)            0.0053   0.0894   1.0000   0.0037   0.0038 &   6.2771 f
  I_PCI_TOP/U3600/CO (FADDX1_LVT)                    0.0635   1.0000            0.1630 &   6.4402 f
  I_PCI_TOP/n3716 (net)        1   1.6899 
  I_PCI_TOP/U3689/CI (FADDX1_LVT)           0.0000   0.0635   1.0000   0.0000   0.0000 &   6.4402 f
  I_PCI_TOP/U3689/CO (FADDX1_LVT)                    0.0650   1.0000            0.1548 &   6.5949 f
  I_PCI_TOP/n3871 (net)        1   1.9148 
  I_PCI_TOP/U3803/CI (FADDX1_LVT)           0.0000   0.0650   1.0000   0.0000   0.0000 &   6.5950 f
  I_PCI_TOP/U3803/CO (FADDX1_LVT)                    0.0710   1.0000            0.1635 &   6.7584 f
  I_PCI_TOP/n4012 (net)        1   2.6748 
  I_PCI_TOP/U3906/CI (FADDX1_LVT)           0.0041   0.0710   1.0000   0.0028   0.0028 &   6.7613 f
  I_PCI_TOP/U3906/CO (FADDX1_LVT)                    0.0723   1.0000            0.1679 &   6.9292 f
  I_PCI_TOP/n4148 (net)        1   2.8278 
  I_PCI_TOP/U4007/CI (FADDX1_LVT)           0.0031   0.0723   1.0000   0.0021   0.0022 &   6.9313 f
  I_PCI_TOP/U4007/CO (FADDX1_LVT)                    0.0676   1.0000            0.1615 &   7.0929 f
  I_PCI_TOP/n4404 (net)        1   2.1395 
  I_PCI_TOP/U4194/CI (FADDX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   7.0929 f
  I_PCI_TOP/U4194/CO (FADDX1_LVT)                    0.0642   1.0000            0.1553 &   7.2482 f
  I_PCI_TOP/n4482 (net)        1   1.8103 
  I_PCI_TOP/U4246/CI (FADDX1_LVT)           0.0000   0.0642   1.0000   0.0000   0.0000 &   7.2482 f
  I_PCI_TOP/U4246/CO (FADDX1_LVT)                    0.0638   1.0000            0.1527 &   7.4010 f
  I_PCI_TOP/n4546 (net)        1   1.7440 
  I_PCI_TOP/U4289/CI (FADDX1_LVT)           0.0000   0.0638   1.0000   0.0000   0.0000 &   7.4010 f
  I_PCI_TOP/U4289/CO (FADDX1_LVT)                    0.0647   1.0000            0.1537 &   7.5547 f
  I_PCI_TOP/n5900 (net)        1   1.8272 
  I_PCI_TOP/U5322/CI (FADDX1_LVT)           0.0000   0.0647   1.0000   0.0000   0.0000 &   7.5547 f
  I_PCI_TOP/U5322/S (FADDX1_LVT)                     0.0567   1.0000            0.2407 &   7.7954 r
  I_PCI_TOP/n4549 (net)        1   0.9810 
  I_PCI_TOP/U4290/A (INVX1_LVT)             0.0000   0.0567   1.0000   0.0000   0.0000 &   7.7954 r
  I_PCI_TOP/U4290/Y (INVX1_LVT)                      0.0307   1.0000            0.0260 &   7.8215 f
  I_PCI_TOP/I_PCI_CORE_N557 (net)
                               1   0.6523 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_/D (SDFFARX1_RVT)
                                            0.0000   0.0307   1.0000   0.0000   0.0000 &   7.8215 f
  data arrival time                                                                        7.8215

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9438     8.4438
  clock reconvergence pessimism                                                 0.0710     8.5148
  clock uncertainty                                                            -0.1000     8.4148
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__28_/CLK (SDFFARX1_RVT)                            8.4148 r
  library setup time                                          1.0000           -0.6103     7.8045
  data required time                                                                       7.8045
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.8045
  data arrival time                                                                       -7.8215
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0170


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2010     1.2010
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/CLK (SDFFARX1_HVT)
                                                     0.0958                     0.0000     1.2010 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/Q (SDFFARX1_HVT)
                                                     0.2927   1.0000            1.2944 &   2.4953 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__24_ (net)
                               5   4.5951 
  I_SDRAM_TOP/I_SDRAM_IF/U11884/A1 (OA22X1_HVT)
                                            0.0000   0.2927   1.0000   0.0000   0.0000 &   2.4954 f
  I_SDRAM_TOP/I_SDRAM_IF/U11884/Y (OA22X1_HVT)       0.2421   1.0000            0.8418 &   3.3372 f
  I_SDRAM_TOP/I_SDRAM_IF/n8918 (net)
                               1   1.3275 
  I_SDRAM_TOP/I_SDRAM_IF/U11885/A2 (AND2X1_HVT)
                                            0.0261   0.2421   1.0000   0.0181   0.0181 &   3.3553 f
  I_SDRAM_TOP/I_SDRAM_IF/U11885/Y (AND2X1_HVT)       0.1993   1.0000            0.4779 &   3.8332 f
  I_SDRAM_TOP/I_SDRAM_IF/n9275 (net)
                               2   2.2779 
  I_SDRAM_TOP/I_SDRAM_IF/U12055/A2 (AO22X1_HVT)
                                            0.0149   0.1993   1.0000   0.0103   0.0103 &   3.8435 f
  I_SDRAM_TOP/I_SDRAM_IF/U12055/Y (AO22X1_HVT)       0.1698   1.0000            0.6415 &   4.4850 f
  I_SDRAM_TOP/I_SDRAM_IF/N1628 (net)
                               1   0.7694 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_/D (SDFFARX1_RVT)
                                            0.0000   0.1698   1.0000   0.0000   0.0000 &   4.4850 f
  data arrival time                                                                        4.4850

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0572     5.1572
  clock reconvergence pessimism                                                 0.0703     5.2275
  clock uncertainty                                                            -0.1000     5.1275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__16_/CLK (SDFFARX1_RVT)                       5.1275 r
  library setup time                                          1.0000           -0.6594     4.4680
  data required time                                                                       4.4680
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4680
  data arrival time                                                                       -4.4850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0169


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2550     3.3050
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__2_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3050 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__2_/Q (SDFFNARX1_HVT)
                                                     0.3395   1.0000            1.2194 &   4.5244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_21 (net)
                               5   5.4539 
  I_SDRAM_TOP/I_SDRAM_IF/U9996/A2 (AO22X1_RVT)
                                            0.0270   0.3395   1.0000   0.0187   0.0187 &   4.5431 f
  I_SDRAM_TOP/I_SDRAM_IF/U9996/Y (AO22X1_RVT)        0.0843   1.0000            0.4998 &   5.0430 f
  I_SDRAM_TOP/I_SDRAM_IF/n6694 (net)
                               1   0.6021 
  I_SDRAM_TOP/I_SDRAM_IF/U9998/A1 (OR2X1_HVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0000 &   5.0430 f
  I_SDRAM_TOP/I_SDRAM_IF/U9998/Y (OR2X1_HVT)         0.2198   1.0000            0.4719 &   5.5149 f
  I_SDRAM_TOP/I_SDRAM_IF/n8132 (net)
                               2   3.1102 
  I_SDRAM_TOP/I_SDRAM_IF/U10002/A2 (AO22X1_LVT)
                                            0.0341   0.2198   1.0000   0.0235   0.0235 &   5.5385 f
  I_SDRAM_TOP/I_SDRAM_IF/U10002/Y (AO22X1_LVT)       0.0690   1.0000            0.2601 &   5.7985 f
  I_SDRAM_TOP/I_SDRAM_IF/N4171 (net)
                               1   1.3823 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/D (SDFFNARX1_HVT)
                                            0.0061   0.0690   1.0000   0.0042   0.0042 &   5.8028 f
  data arrival time                                                                        5.8028

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1134     7.2634
  clock reconvergence pessimism                                                 0.0696     7.3330
  clock uncertainty                                                            -0.1000     7.2330
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK (SDFFNARX1_HVT)                      7.2330 f
  library setup time                                          1.0000           -1.4469     5.7861
  data required time                                                                       5.7861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7861
  data arrival time                                                                       -5.8028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0167


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__20_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__20_/Q (SDFFNARX1_HVT)
                                                     0.3367   1.0000            1.2145 &   4.5394 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_469 (net)
                               5   5.3731 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41394/A2 (AO22X1_HVT)
                                            0.0456   0.3367   1.0000   0.0313   0.0313 &   4.5707 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41394/Y (AO22X1_HVT)
                                                     0.1725   1.0000            0.7599 &   5.3307 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22282 (net)
                               1   0.8495 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41393/A1 (OR2X1_LVT)
                                            0.0118   0.1725   1.0000   0.0081   0.0082 &   5.3388 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41393/Y (OR2X1_LVT)
                                                     0.0593   1.0000            0.1939 &   5.5327 f
  I_SDRAM_TOP/I_SDRAM_IF/n5650 (net)
                               2   1.7193 
  I_SDRAM_TOP/I_SDRAM_IF/U8851/A2 (AO22X1_RVT)
                                            0.0021   0.0593   1.0000   0.0015   0.0015 &   5.5342 f
  I_SDRAM_TOP/I_SDRAM_IF/U8851/Y (AO22X1_RVT)        0.0977   1.0000            0.3037 &   5.8379 f
  I_SDRAM_TOP/I_SDRAM_IF/N3397 (net)
                               1   1.9264 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__12_/D (SDFFNARX1_HVT)
                                            0.0036   0.0977   1.0000   0.0025   0.0025 &   5.8405 f
  data arrival time                                                                        5.8405

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1497     7.2997
  clock reconvergence pessimism                                                 0.0801     7.3798
  clock uncertainty                                                            -0.1000     7.2798
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__12_/CLK (SDFFNARX1_HVT)                      7.2798 f
  library setup time                                          1.0000           -1.4559     5.8240
  data required time                                                                       5.8240
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8240
  data arrival time                                                                       -5.8405
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2280     3.2780
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/CLK (SDFFNARX1_HVT)
                                                     0.0845                     0.0000     3.2780 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/Q (SDFFNARX1_HVT)
                                                     0.3786   1.0000            1.2519 &   4.5300 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_48 (net)
                               5   6.5557 
  I_SDRAM_TOP/I_SDRAM_IF/U7071/A2 (AO22X1_HVT)
                                            0.0000   0.3786   1.0000   0.0000   0.0001 &   4.5301 f
  I_SDRAM_TOP/I_SDRAM_IF/U7071/Y (AO22X1_HVT)        0.1819   1.0000            0.8065 &   5.3365 f
  I_SDRAM_TOP/I_SDRAM_IF/n4241 (net)
                               1   1.1397 
  I_SDRAM_TOP/I_SDRAM_IF/U7073/A1 (OR2X1_RVT)
                                            0.0072   0.1819   1.0000   0.0050   0.0050 &   5.3415 f
  I_SDRAM_TOP/I_SDRAM_IF/U7073/Y (OR2X1_RVT)         0.0801   1.0000            0.3184 &   5.6599 f
  I_SDRAM_TOP/I_SDRAM_IF/n9159 (net)
                               2   1.4954 
  I_SDRAM_TOP/I_SDRAM_IF/U12009/A2 (AO22X1_LVT)
                                            0.0000   0.0801   1.0000   0.0000   0.0000 &   5.6599 f
  I_SDRAM_TOP/I_SDRAM_IF/U12009/Y (AO22X1_LVT)       0.0468   1.0000            0.1551 &   5.8150 f
  I_SDRAM_TOP/I_SDRAM_IF/N4103 (net)
                               1   0.6089 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0468   1.0000   0.0000   0.0000 &   5.8150 f
  data arrival time                                                                        5.8150

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0940     7.2440
  clock reconvergence pessimism                                                 0.0834     7.3273
  clock uncertainty                                                            -0.1000     7.2273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/CLK (SDFFNARX1_HVT)                      7.2273 f
  library setup time                                          1.0000           -1.4289     5.7985
  data required time                                                                       5.7985
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7985
  data arrival time                                                                       -5.8150
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2590     3.3090
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/Q (SDFFNARX1_HVT)
                                                     0.3546   1.0000            1.2327 &   4.5417 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_247 (net)
                               5   5.8802 
  I_SDRAM_TOP/I_SDRAM_IF/U7123/A2 (AO22X1_HVT)
                                            0.0593   0.3546   1.0000   0.0413   0.0414 &   4.5830 f
  I_SDRAM_TOP/I_SDRAM_IF/U7123/Y (AO22X1_HVT)        0.1867   1.0000            0.7917 &   5.3747 f
  I_SDRAM_TOP/I_SDRAM_IF/n4276 (net)
                               1   1.3021 
  I_SDRAM_TOP/I_SDRAM_IF/U7125/A1 (OR2X1_HVT)
                                            0.0000   0.1867   1.0000   0.0000   0.0000 &   5.3747 f
  I_SDRAM_TOP/I_SDRAM_IF/U7125/Y (OR2X1_HVT)         0.1793   1.0000            0.5294 &   5.9041 f
  I_SDRAM_TOP/I_SDRAM_IF/n5141 (net)
                               2   1.9159 
  I_SDRAM_TOP/I_SDRAM_IF/U8261/A2 (AO22X1_HVT)
                                            0.0000   0.1793   1.0000   0.0000   0.0000 &   5.9041 f
  I_SDRAM_TOP/I_SDRAM_IF/U8261/Y (AO22X1_HVT)        0.1838   1.0000            0.6420 &   6.5461 f
  I_SDRAM_TOP/I_SDRAM_IF/N3772 (net)
                               1   1.2173 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__7_/D (SDFFNARX1_RVT)
                                            0.0316   0.1838   1.0000   0.0227   0.0227 &   6.5688 f
  data arrival time                                                                        6.5688

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1436     7.2936
  clock reconvergence pessimism                                                 0.0696     7.3632
  clock uncertainty                                                            -0.1000     7.2632
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__7_/CLK (SDFFNARX1_RVT)                       7.2632 f
  library setup time                                          1.0000           -0.7108     6.5524
  data required time                                                                       6.5524
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5524
  data arrival time                                                                       -6.5688
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2765     3.3265
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__7_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3265 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__7_/Q (SDFFNARX1_HVT)
                                                     0.3364   1.0000            1.2220 &   4.5485 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_457 (net)
                               5   5.3652 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41209/A2 (AO22X1_RVT)
                                            0.0296   0.3364   1.0000   0.0205   0.0206 &   4.5691 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41209/Y (AO22X1_RVT)
                                                     0.0884   1.0000            0.5086 &   5.0777 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22207 (net)
                               1   1.1219 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41208/A2 (OR2X1_HVT)
                                            0.0058   0.0884   1.0000   0.0040   0.0040 &   5.0817 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41208/Y (OR2X1_HVT)
                                                     0.1659   1.0000            0.3972 &   5.4789 f
  I_SDRAM_TOP/I_SDRAM_IF/n8403 (net)
                               2   1.4881 
  I_SDRAM_TOP/I_SDRAM_IF/U11628/A2 (AO22X1_RVT)
                                            0.0080   0.1659   1.0000   0.0055   0.0055 &   5.4845 f
  I_SDRAM_TOP/I_SDRAM_IF/U11628/Y (AO22X1_RVT)       0.0871   1.0000            0.3712 &   5.8556 f
  I_SDRAM_TOP/I_SDRAM_IF/N3388 (net)
                               1   1.0301 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0871   1.0000   0.0000   0.0000 &   5.8556 f
  data arrival time                                                                        5.8556

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0870     7.3833
  clock uncertainty                                                            -0.1000     7.2833
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__3_/CLK (SDFFNARX1_HVT)                       7.2833 f
  library setup time                                          1.0000           -1.4436     5.8398
  data required time                                                                       5.8398
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8398
  data arrival time                                                                       -5.8556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0159


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2550     3.3050
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3050 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/Q (SDFFNARX1_HVT)
                                                     0.3424   1.0000            1.2213 &   4.5263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_23 (net)
                               5   5.5354 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40944/A2 (AO22X1_RVT)
                                            0.0489   0.3424   1.0000   0.0329   0.0330 &   4.5593 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40944/Y (AO22X1_RVT)
                                                     0.0917   1.0000            0.5183 &   5.0776 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22103 (net)
                               1   1.3969 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40943/A1 (OR2X1_HVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   5.0776 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40943/Y (OR2X1_HVT)
                                                     0.1823   1.0000            0.4522 &   5.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/n7985 (net)
                               2   2.0147 
  I_SDRAM_TOP/I_SDRAM_IF/U9854/A2 (AO22X1_LVT)
                                            0.0549   0.1823   1.0000   0.0377   0.0377 &   5.5676 f
  I_SDRAM_TOP/I_SDRAM_IF/U9854/Y (AO22X1_LVT)        0.0630   1.0000            0.2336 &   5.8012 f
  I_SDRAM_TOP/I_SDRAM_IF/N4147 (net)
                               1   1.3137 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__2_/D (SDFFNARX1_HVT)
                                            0.0050   0.0630   1.0000   0.0035   0.0035 &   5.8047 f
  data arrival time                                                                        5.8047

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1134     7.2634
  clock reconvergence pessimism                                                 0.0696     7.3330
  clock uncertainty                                                            -0.1000     7.2330
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__2_/CLK (SDFFNARX1_HVT)                       7.2330 f
  library setup time                                          1.0000           -1.4441     5.7890
  data required time                                                                       5.7890
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7890
  data arrival time                                                                       -5.8047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0157


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2218     1.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__11_/CLK (SDFFARX1_HVT)
                                                     0.1259                     0.0000     1.2218 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__11_/Q (SDFFARX1_HVT)
                                                     0.2921   1.0000            1.3164 &   2.5381 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__11_ (net)
                               5   4.5919 
  I_SDRAM_TOP/I_SDRAM_IF/U2593/A2 (AO22X1_HVT)
                                            0.0302   0.2921   1.0000   0.0209   0.0210 &   2.5591 f
  I_SDRAM_TOP/I_SDRAM_IF/U2593/Y (AO22X1_HVT)        0.1734   1.0000            0.7235 &   3.2826 f
  I_SDRAM_TOP/I_SDRAM_IF/n1019 (net)
                               1   0.8798 
  I_SDRAM_TOP/I_SDRAM_IF/U2595/A1 (OR2X1_HVT)
                                            0.0125   0.1734   1.0000   0.0087   0.0087 &   3.2913 f
  I_SDRAM_TOP/I_SDRAM_IF/U2595/Y (OR2X1_HVT)         0.1978   1.0000            0.5316 &   3.8229 f
  I_SDRAM_TOP/I_SDRAM_IF/n3110 (net)
                               2   2.4676 
  I_SDRAM_TOP/I_SDRAM_IF/U2604/A2 (AO22X1_HVT)
                                            0.0090   0.1978   1.0000   0.0062   0.0063 &   3.8292 f
  I_SDRAM_TOP/I_SDRAM_IF/U2604/Y (AO22X1_HVT)        0.1770   1.0000            0.6498 &   4.4790 f
  I_SDRAM_TOP/I_SDRAM_IF/N1069 (net)
                               1   0.9965 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__27_/D (SDFFARX1_RVT)
                                            0.0189   0.1770   1.0000   0.0131   0.0131 &   4.4921 f
  data arrival time                                                                        4.4921

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0502     5.1502
  clock reconvergence pessimism                                                 0.0975     5.2477
  clock uncertainty                                                            -0.1000     5.1477
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__27_/CLK (SDFFARX1_RVT)                       5.1477 r
  library setup time                                          1.0000           -0.6712     4.4765
  data required time                                                                       4.4765
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4765
  data arrival time                                                                       -4.4921
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0156


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2572     3.3072
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK (SDFFNARX1_HVT)
                                                     0.0796                     0.0000     3.3072 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q (SDFFNARX1_HVT)
                                                     0.3760   1.0000            1.2466 &   4.5538 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_203 (net)
                               5   6.4821 
  I_SDRAM_TOP/I_SDRAM_IF/U8828/A1 (OA22X1_HVT)
                                            0.0000   0.3760   1.0000   0.0000   0.0001 &   4.5539 f
  I_SDRAM_TOP/I_SDRAM_IF/U8828/Y (OA22X1_HVT)        0.2317   1.0000            0.8988 &   5.4527 f
  I_SDRAM_TOP/I_SDRAM_IF/n5616 (net)
                               1   0.9987 
  I_SDRAM_TOP/I_SDRAM_IF/U8829/A2 (AND2X1_HVT)
                                            0.0468   0.2317   1.0000   0.0336   0.0336 &   5.4863 f
  I_SDRAM_TOP/I_SDRAM_IF/U8829/Y (AND2X1_HVT)        0.2306   1.0000            0.4925 &   5.9788 f
  I_SDRAM_TOP/I_SDRAM_IF/n6181 (net)
                               2   3.1940 
  I_SDRAM_TOP/I_SDRAM_IF/U8830/A4 (AO22X1_HVT)
                                            0.0163   0.2306   1.0000   0.0113   0.0113 &   5.9901 f
  I_SDRAM_TOP/I_SDRAM_IF/U8830/Y (AO22X1_HVT)        0.2357   1.0000            0.5300 &   6.5202 f
  I_SDRAM_TOP/I_SDRAM_IF/N3886 (net)
                               1   2.8494 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/D (SDFFNARX1_RVT)
                                            0.0191   0.2357   1.0000   0.0132   0.0133 &   6.5334 f
  data arrival time                                                                        6.5334

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1238     7.2738
  clock reconvergence pessimism                                                 0.0871     7.3610
  clock uncertainty                                                            -0.1000     7.2610
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/CLK (SDFFNARX1_RVT)                      7.2610 f
  library setup time                                          1.0000           -0.7431     6.5179
  data required time                                                                       6.5179
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5179
  data arrival time                                                                       -6.5334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0155


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2747     3.3247
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/CLK (SDFFNARX1_HVT)
                                                     0.0627                     0.0000     3.3247 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/Q (SDFFNARX1_HVT)
                                                     0.2616   1.0000            1.1522 &   4.4769 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_316 (net)
                               2   3.1728 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_inst_43473/A (NBUFFX4_LVT)
                                            0.0150   0.2616   1.0000   0.0104   0.0105 &   4.4873 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_inst_43473/Y (NBUFFX4_LVT)
                                                     0.0751   1.0000            0.2413 &   4.7286 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_4642 (net)
                               4   4.6384 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41074/A2 (AO22X1_RVT)
                                            0.0035   0.0751   1.0000   0.0024   0.0024 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41074/Y (AO22X1_RVT)
                                                     0.0880   1.0000            0.3013 &   5.0323 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22158 (net)
                               1   1.1013 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41073/A2 (OR2X1_HVT)
                                            0.0000   0.0880   1.0000   0.0000   0.0000 &   5.0323 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41073/Y (OR2X1_HVT)
                                                     0.1886   1.0000            0.4167 &   5.4490 f
  I_SDRAM_TOP/I_SDRAM_IF/n5648 (net)
                               2   2.2019 
  I_SDRAM_TOP/I_SDRAM_IF/U8850/A2 (AO22X1_RVT)
                                            0.0094   0.1886   1.0000   0.0065   0.0065 &   5.4556 f
  I_SDRAM_TOP/I_SDRAM_IF/U8850/Y (AO22X1_RVT)        0.0879   1.0000            0.3904 &   5.8459 f
  I_SDRAM_TOP/I_SDRAM_IF/N3690 (net)
                               1   1.0960 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0879   1.0000   0.0000   0.0000 &   5.8459 f
  data arrival time                                                                        5.8459

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1466     7.2966
  clock reconvergence pessimism                                                 0.0801     7.3767
  clock uncertainty                                                            -0.1000     7.2767
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK (SDFFNARX1_HVT)                      7.2767 f
  library setup time                                          1.0000           -1.4463     5.8304
  data required time                                                                       5.8304
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8304
  data arrival time                                                                       -5.8459
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0155


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__21_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__21_/Q (SDFFARX1_HVT)
                                                     0.3412   1.0000            1.3362 &   2.5595 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_16__21_ (net)
                               5   5.9418 
  I_SDRAM_TOP/I_SDRAM_IF/U2411/A2 (AO22X1_HVT)
                                            0.0278   0.3412   1.0000   0.0192   0.0193 &   2.5788 f
  I_SDRAM_TOP/I_SDRAM_IF/U2411/Y (AO22X1_HVT)        0.2084   1.0000            0.8040 &   3.3828 f
  I_SDRAM_TOP/I_SDRAM_IF/n926 (net)
                               1   2.0067 
  I_SDRAM_TOP/I_SDRAM_IF/U2412/A2 (OR2X1_HVT)
                                            0.0491   0.2084   1.0000   0.0347   0.0348 &   3.4176 f
  I_SDRAM_TOP/I_SDRAM_IF/U2412/Y (OR2X1_HVT)         0.1607   1.0000            0.4587 &   3.8762 f
  I_SDRAM_TOP/I_SDRAM_IF/n1958 (net)
                               2   1.3155 
  I_SDRAM_TOP/I_SDRAM_IF/U2416/A2 (AO22X1_HVT)
                                            0.0000   0.1607   1.0000   0.0000   0.0000 &   3.8762 f
  I_SDRAM_TOP/I_SDRAM_IF/U2416/Y (AO22X1_HVT)        0.1713   1.0000            0.6116 &   4.4878 f
  I_SDRAM_TOP/I_SDRAM_IF/N1154 (net)
                               1   0.8164 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/D (SDFFARX1_RVT)
                                            0.0199   0.1713   1.0000   0.0137   0.0138 &   4.5016 f
  data arrival time                                                                        4.5016

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0561     5.1561
  clock reconvergence pessimism                                                 0.0976     5.2537
  clock uncertainty                                                            -0.1000     5.1537
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/CLK (SDFFARX1_RVT)                       5.1537 r
  library setup time                                          1.0000           -0.6676     4.4861
  data required time                                                                       4.4861
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4861
  data arrival time                                                                       -4.5016
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0155


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__24_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__24_/Q (SDFFNARX1_HVT)
                                                     0.3355   1.0000            1.2125 &   4.5373 f
  I_SDRAM_TOP/I_SDRAM_IF/n15364 (net)
                               5   5.3387 
  I_SDRAM_TOP/I_SDRAM_IF/U11692/A3 (OA22X1_RVT)
                                            0.0255   0.3355   1.0000   0.0177   0.0177 &   4.5550 f
  I_SDRAM_TOP/I_SDRAM_IF/U11692/Y (OA22X1_RVT)       0.1069   1.0000            0.4926 &   5.0476 f
  I_SDRAM_TOP/I_SDRAM_IF/n8531 (net)
                               1   0.5281 
  I_SDRAM_TOP/I_SDRAM_IF/U11693/A2 (AND2X1_HVT)
                                            0.0000   0.1069   1.0000   0.0000   0.0000 &   5.0476 f
  I_SDRAM_TOP/I_SDRAM_IF/U11693/Y (AND2X1_HVT)       0.1934   1.0000            0.3674 &   5.4151 f
  I_SDRAM_TOP/I_SDRAM_IF/n8549 (net)
                               2   2.1344 
  I_SDRAM_TOP/I_SDRAM_IF/U11697/A2 (AO22X1_RVT)
                                            0.0000   0.1934   1.0000   0.0000   0.0000 &   5.4151 f
  I_SDRAM_TOP/I_SDRAM_IF/U11697/Y (AO22X1_RVT)       0.0978   1.0000            0.4088 &   5.8238 f
  I_SDRAM_TOP/I_SDRAM_IF/N2546 (net)
                               1   1.9176 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/D (SDFFNARX1_HVT)
                                            0.0167   0.0978   1.0000   0.0120   0.0120 &   5.8358 f
  data arrival time                                                                        5.8358

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1466     7.2966
  clock reconvergence pessimism                                                 0.0801     7.3767
  clock uncertainty                                                            -0.1000     7.2767
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK (SDFFNARX1_HVT)                       7.2767 f
  library setup time                                          1.0000           -1.4563     5.8204
  data required time                                                                       5.8204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8204
  data arrival time                                                                       -5.8358
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0154


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58526/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2721     3.3221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.3221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/Q (SDFFNARX1_HVT)
                                                     0.3272   1.0000            1.1996 &   4.5217 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_359 (net)
                               5   5.1050 
  I_SDRAM_TOP/I_SDRAM_IF/U9473/A2 (AO22X1_HVT)
                                            0.0576   0.3272   1.0000   0.0405   0.0406 &   4.5623 f
  I_SDRAM_TOP/I_SDRAM_IF/U9473/Y (AO22X1_HVT)        0.2132   1.0000            0.7960 &   5.3583 f
  I_SDRAM_TOP/I_SDRAM_IF/n6291 (net)
                               1   2.1530 
  I_SDRAM_TOP/I_SDRAM_IF/U9474/A2 (OR2X1_RVT)
                                            0.0919   0.2132   1.0000   0.0691   0.0692 &   5.4275 f
  I_SDRAM_TOP/I_SDRAM_IF/U9474/Y (OR2X1_RVT)         0.0846   1.0000            0.2885 &   5.7160 f
  I_SDRAM_TOP/I_SDRAM_IF/n6476 (net)
                               2   1.8722 
  I_SDRAM_TOP/I_SDRAM_IF/U9478/A2 (AO22X1_LVT)
                                            0.0000   0.0846   1.0000   0.0000   0.0000 &   5.7160 f
  I_SDRAM_TOP/I_SDRAM_IF/U9478/Y (AO22X1_LVT)        0.0479   1.0000            0.1619 &   5.8779 f
  I_SDRAM_TOP/I_SDRAM_IF/N3584 (net)
                               1   0.9101 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0479   1.0000   0.0000   0.0000 &   5.8779 f
  data arrival time                                                                        5.8779

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.0993     7.3966
  clock uncertainty                                                            -0.1000     7.2966
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__9_/CLK (SDFFNARX1_HVT)                       7.2966 f
  library setup time                                          1.0000           -1.4340     5.8626
  data required time                                                                       5.8626
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8626
  data arrival time                                                                       -5.8779
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0153


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2233     1.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__18_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2233 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__18_/Q (SDFFARX1_HVT)
                                                     0.3086   1.0000            1.3161 &   2.5394 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__18_ (net)
                               5   5.0405 
  I_SDRAM_TOP/I_SDRAM_IF/U1758/A2 (AO22X1_HVT)
                                            0.0363   0.3086   1.0000   0.0245   0.0245 &   2.5640 f
  I_SDRAM_TOP/I_SDRAM_IF/U1758/Y (AO22X1_HVT)        0.1755   1.0000            0.7402 &   3.3041 f
  I_SDRAM_TOP/I_SDRAM_IF/n593 (net)
                               1   0.9436 
  I_SDRAM_TOP/I_SDRAM_IF/U1762/A1 (OR2X1_HVT)
                                            0.0234   0.1755   1.0000   0.0165   0.0165 &   3.3206 f
  I_SDRAM_TOP/I_SDRAM_IF/U1762/Y (OR2X1_HVT)         0.1757   1.0000            0.5165 &   3.8371 f
  I_SDRAM_TOP/I_SDRAM_IF/n998 (net)
                               2   1.7998 
  I_SDRAM_TOP/I_SDRAM_IF/U1767/A2 (AO22X1_HVT)
                                            0.0132   0.1757   1.0000   0.0091   0.0091 &   3.8462 f
  I_SDRAM_TOP/I_SDRAM_IF/U1767/Y (AO22X1_HVT)        0.1762   1.0000            0.6305 &   4.4767 f
  I_SDRAM_TOP/I_SDRAM_IF/N1867 (net)
                               1   0.9709 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/D (SDFFARX1_RVT)
                                            0.0305   0.1762   1.0000   0.0218   0.0219 &   4.4986 f
  data arrival time                                                                        4.4986

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0560     5.1560
  clock reconvergence pessimism                                                 0.0976     5.2536
  clock uncertainty                                                            -0.1000     5.1536
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/CLK (SDFFARX1_RVT)                        5.1536 r
  library setup time                                          1.0000           -0.6702     4.4834
  data required time                                                                       4.4834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4834
  data arrival time                                                                       -4.4986
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0152


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58257/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2174     3.2674
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_/CLK (SDFFNARX1_HVT)
                                                     0.0683                     0.0000     3.2674 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_/Q (SDFFNARX1_HVT)
                                                     0.3527   1.0000            1.2227 &   4.4901 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_652 (net)
                               6   5.8236 
  I_SDRAM_TOP/I_SDRAM_IF/U6821/A2 (AO22X1_HVT)
                                            0.0424   0.3527   1.0000   0.0294   0.0296 &   4.5197 f
  I_SDRAM_TOP/I_SDRAM_IF/U6821/Y (AO22X1_HVT)        0.2177   1.0000            0.8213 &   5.3410 f
  I_SDRAM_TOP/I_SDRAM_IF/n4081 (net)
                               1   2.2916 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40981/A2 (OR2X1_LVT)
                                            0.0000   0.2177   1.0000   0.0000   0.0000 &   5.3410 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40981/Y (OR2X1_LVT)
                                                     0.0621   1.0000            0.1711 &   5.5121 f
  I_SDRAM_TOP/I_SDRAM_IF/n6147 (net)
                               2   1.8842 
  I_SDRAM_TOP/I_SDRAM_IF/U6828/A2 (AO22X1_RVT)
                                            0.0000   0.0621   1.0000   0.0000   0.0000 &   5.5121 f
  I_SDRAM_TOP/I_SDRAM_IF/U6828/Y (AO22X1_RVT)        0.0893   1.0000            0.2932 &   5.8053 f
  I_SDRAM_TOP/I_SDRAM_IF/N3066 (net)
                               1   1.2143 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/D (SDFFNARX1_HVT)
                                            0.0043   0.0893   1.0000   0.0030   0.0030 &   5.8083 f
  data arrival time                                                                        5.8083

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0944     7.2444
  clock reconvergence pessimism                                                 0.0973     7.3417
  clock uncertainty                                                            -0.1000     7.2417
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK (SDFFNARX1_HVT)                      7.2417 f
  library setup time                                          1.0000           -1.4486     5.7931
  data required time                                                                       5.7931
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7931
  data arrival time                                                                       -5.8083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0152


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58261/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/Q (SDFFNARX1_HVT)
                                                     0.3865   1.0000            1.2547 &   4.5803 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_727 (net)
                               5   6.7781 
  I_SDRAM_TOP/I_SDRAM_IF/U8085/A2 (AO22X1_HVT)
                                            0.0000   0.3865   1.0000   0.0000   0.0001 &   4.5803 f
  I_SDRAM_TOP/I_SDRAM_IF/U8085/Y (AO22X1_HVT)        0.1839   1.0000            0.8154 &   5.3957 f
  I_SDRAM_TOP/I_SDRAM_IF/n4999 (net)
                               1   1.2053 
  I_SDRAM_TOP/I_SDRAM_IF/U8087/A1 (OR2X1_RVT)
                                            0.0091   0.1839   1.0000   0.0063   0.0063 &   5.4020 f
  I_SDRAM_TOP/I_SDRAM_IF/U8087/Y (OR2X1_RVT)         0.0844   1.0000            0.3268 &   5.7288 f
  I_SDRAM_TOP/I_SDRAM_IF/n5178 (net)
                               2   1.9498 
  I_SDRAM_TOP/I_SDRAM_IF/U8092/A2 (AO22X1_LVT)
                                            0.0034   0.0844   1.0000   0.0024   0.0024 &   5.7311 f
  I_SDRAM_TOP/I_SDRAM_IF/U8092/Y (AO22X1_LVT)        0.0519   1.0000            0.1590 &   5.8901 f
  I_SDRAM_TOP/I_SDRAM_IF/N2949 (net)
                               1   0.6812 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000 &   5.8901 f
  data arrival time                                                                        5.8901

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1446     7.2946
  clock reconvergence pessimism                                                 0.1056     7.4002
  clock uncertainty                                                            -0.1000     7.3002
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__7_/CLK (SDFFNARX1_HVT)                       7.3002 f
  library setup time                                          1.0000           -1.4253     5.8749
  data required time                                                                       5.8749
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8749
  data arrival time                                                                       -5.8901
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0152


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58528/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK (SDFFNARX1_HVT)
                                                     0.0700                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/Q (SDFFNARX1_HVT)
                                                     0.3159   1.0000            1.1999 &   4.5270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_85 (net)
                               5   4.7879 
  I_SDRAM_TOP/I_SDRAM_IF/U9768/A2 (AO22X1_HVT)
                                            0.0000   0.3159   1.0000   0.0000   0.0000 &   4.5270 f
  I_SDRAM_TOP/I_SDRAM_IF/U9768/Y (AO22X1_HVT)        0.1800   1.0000            0.7517 &   5.2787 f
  I_SDRAM_TOP/I_SDRAM_IF/n6524 (net)
                               1   1.0867 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41342/A2 (OR2X1_RVT)
                                            0.0104   0.1800   1.0000   0.0072   0.0072 &   5.2860 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41342/Y (OR2X1_RVT)
                                                     0.0857   1.0000            0.2714 &   5.5573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_1036 (net)
                               2   2.0557 
  I_SDRAM_TOP/I_SDRAM_IF/U11283/A2 (AO22X1_RVT)
                                            0.0082   0.0857   1.0000   0.0056   0.0056 &   5.5629 f
  I_SDRAM_TOP/I_SDRAM_IF/U11283/Y (AO22X1_RVT)       0.0846   1.0000            0.3040 &   5.8669 f
  I_SDRAM_TOP/I_SDRAM_IF/N4058 (net)
                               1   0.8356 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__8_/D (SDFFNARX1_HVT)
                                            0.0057   0.0846   1.0000   0.0039   0.0039 &   5.8708 f
  data arrival time                                                                        5.8708

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1511     7.3011
  clock reconvergence pessimism                                                 0.1004     7.4014
  clock uncertainty                                                            -0.1000     7.3014
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__8_/CLK (SDFFNARX1_HVT)                       7.3014 f
  library setup time                                          1.0000           -1.4457     5.8558
  data required time                                                                       5.8558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8558
  data arrival time                                                                       -5.8708
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0151


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2170     3.2670
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2670 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/Q (SDFFNARX1_HVT)
                                                     0.3406   1.0000            1.2142 &   4.4812 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_590 (net)
                               5   5.4813 
  I_SDRAM_TOP/I_SDRAM_IF/U8162/A1 (OA22X1_HVT)
                                            0.0447   0.3406   1.0000   0.0306   0.0307 &   4.5119 f
  I_SDRAM_TOP/I_SDRAM_IF/U8162/Y (OA22X1_HVT)        0.2354   1.0000            0.8736 &   5.3856 f
  I_SDRAM_TOP/I_SDRAM_IF/n5073 (net)
                               1   1.1159 
  I_SDRAM_TOP/I_SDRAM_IF/U8164/A1 (AND2X1_RVT)
                                            0.0243   0.2354   1.0000   0.0168   0.0168 &   5.4024 f
  I_SDRAM_TOP/I_SDRAM_IF/U8164/Y (AND2X1_RVT)        0.0924   1.0000            0.3131 &   5.7155 f
  I_SDRAM_TOP/I_SDRAM_IF/n5949 (net)
                               2   2.4891 
  I_SDRAM_TOP/I_SDRAM_IF/U8165/A4 (AO22X1_LVT)
                                            0.0055   0.0924   1.0000   0.0038   0.0038 &   5.7193 f
  I_SDRAM_TOP/I_SDRAM_IF/U8165/Y (AO22X1_LVT)        0.0767   1.0000            0.1249 &   5.8442 f
  I_SDRAM_TOP/I_SDRAM_IF/N3224 (net)
                               1   1.3318 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0767   1.0000   0.0000   0.0000 &   5.8442 f
  data arrival time                                                                        5.8442

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.0696     7.3663
  clock uncertainty                                                            -0.1000     7.2663
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/CLK (SDFFNARX1_HVT)                      7.2663 f
  library setup time                                          1.0000           -1.4368     5.8294
  data required time                                                                       5.8294
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8294
  data arrival time                                                                       -5.8442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0148


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2672     1.2672
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_LVT)
                                                     0.0420                     0.0000     1.2672 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/Q (SDFFX2_LVT)
                                                     0.0460   1.0000            0.1719 &   1.4391 r
  I_RISC_CORE/Oprnd_B_1 (net)
                               7   8.2943 
  I_RISC_CORE/U516/A (NBUFFX4_HVT)          0.0000   0.0461   1.0000   0.0000   0.0005 &   1.4395 r
  I_RISC_CORE/U516/Y (NBUFFX4_HVT)                   0.0874   1.0000            0.1236 &   1.5631 r
  I_RISC_CORE/n1529 (net)     17  21.6607 
  I_RISC_CORE/U682/A3 (AND4X1_HVT)          0.0000   0.0875   1.0000   0.0000   0.0002 &   1.5633 r
  I_RISC_CORE/U682/Y (AND4X1_HVT)                    0.0677   1.0000            0.2268 &   1.7902 r
  I_RISC_CORE/n343 (net)       1   0.8131 
  I_RISC_CORE/U683/A3 (AO21X1_HVT)          0.0000   0.0677   1.0000   0.0000   0.0000 &   1.7902 r
  I_RISC_CORE/U683/Y (AO21X1_HVT)                    0.0648   1.0000            0.1092 &   1.8993 r
  I_RISC_CORE/n399 (net)       2   2.2376 
  I_RISC_CORE/U685/A3 (AO22X1_HVT)          0.0000   0.0648   1.0000   0.0000   0.0000 &   1.8994 r
  I_RISC_CORE/U685/Y (AO22X1_HVT)                    0.0776   1.0000            0.1539 &   2.0533 r
  I_RISC_CORE/n460 (net)       3   3.3174 
  I_RISC_CORE/U824/A1 (OR2X1_HVT)           0.0000   0.0776   1.0000   0.0000   0.0000 &   2.0533 r
  I_RISC_CORE/U824/Y (OR2X1_HVT)                     0.0359   1.0000            0.1130 &   2.1662 r
  I_RISC_CORE/n459 (net)       1   0.7901 
  I_RISC_CORE/U825/A3 (AO22X1_RVT)          0.0000   0.0359   1.0000   0.0000   0.0000 &   2.1663 r
  I_RISC_CORE/U825/Y (AO22X1_RVT)                    0.0565   1.0000            0.0913 &   2.2575 r
  I_RISC_CORE/n963 (net)       3   3.4133 
  I_RISC_CORE/U834/A1 (NAND2X0_HVT)         0.0000   0.0565   1.0000   0.0000   0.0000 &   2.2575 r
  I_RISC_CORE/U834/Y (NAND2X0_HVT)                   0.0704   1.0000            0.0773 &   2.3349 f
  I_RISC_CORE/n471 (net)       1   0.8681 
  I_RISC_CORE/U835/A4 (AO22X1_HVT)          0.0094   0.0704   1.0000   0.0067   0.0067 &   2.3416 f
  I_RISC_CORE/U835/Y (AO22X1_HVT)                    0.0530   1.0000            0.1211 &   2.4627 f
  I_RISC_CORE/n514 (net)       1   2.2599 
  I_RISC_CORE/U896/B (FADDX1_RVT)           0.0000   0.0530   1.0000   0.0000   0.0000 &   2.4627 f
  I_RISC_CORE/U896/S (FADDX1_RVT)                    0.0457   1.0000            0.1730 &   2.6357 r
  I_RISC_CORE/n517 (net)       1   1.6166 
  I_RISC_CORE/U897/A1 (NAND2X0_HVT)         0.0059   0.0457   1.0000   0.0040   0.0040 &   2.6397 r
  I_RISC_CORE/U897/Y (NAND2X0_HVT)                   0.1630   1.0000            0.1336 &   2.7733 f
  I_RISC_CORE/n522 (net)       1   3.0354 
  I_RISC_CORE/U901/A1 (AND4X1_RVT)          0.0185   0.1630   1.0000   0.0128   0.0129 &   2.7862 f
  I_RISC_CORE/U901/Y (AND4X1_RVT)                    0.0435   1.0000            0.1716 &   2.9578 f
  I_RISC_CORE/n559 (net)       1   0.9695 
  I_RISC_CORE/U945/A1 (NAND4X0_LVT)         0.0035   0.0435   1.0000   0.0024   0.0024 &   2.9602 f
  I_RISC_CORE/U945/Y (NAND4X0_LVT)                   0.0810   1.0000            0.0522 &   3.0124 r
  I_RISC_CORE/n572 (net)       1   1.9296 
  I_RISC_CORE/U955/A2 (NOR3X2_RVT)          0.0333   0.0810   1.0000   0.0242   0.0242 &   3.0366 r
  I_RISC_CORE/U955/Y (NOR3X2_RVT)                    0.0459   1.0000            0.1449 &   3.1816 f
  I_RISC_CORE/n1035_CDR1 (net)
                               2   7.5014 
  I_RISC_CORE/U956/A2 (NOR2X0_HVT)          0.0000   0.0459   1.0000   0.0000   0.0002 &   3.1818 f
  I_RISC_CORE/U956/Y (NOR2X0_HVT)                    0.0363   1.0000            0.1225 &   3.3043 r
  I_RISC_CORE/I_ALU_Result_11_ (net)
                               1   1.3942 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/D (SDFFX1_HVT)
                                            0.0056   0.0363   1.0000   0.0040   0.0040 &   3.3083 r
  data arrival time                                                                        3.3083

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1553     3.5553
  clock reconvergence pessimism                                                 0.0847     3.6400
  clock uncertainty                                                            -0.1000     3.5400
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.5400 r
  library setup time                                          1.0000           -0.2463     3.2937
  data required time                                                                       3.2937
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2937
  data arrival time                                                                       -3.3083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0147


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641157063/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_/CLK (SDFFNARX1_HVT)
                                                     0.0837                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_/Q (SDFFNARX1_HVT)
                                                     0.3227   1.0000            1.2148 &   4.5417 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_970 (net)
                               5   4.9816 
  I_SDRAM_TOP/I_SDRAM_IF/U11319/A1 (OA22X1_HVT)
                                            0.0000   0.3227   1.0000   0.0000   0.0000 &   4.5418 f
  I_SDRAM_TOP/I_SDRAM_IF/U11319/Y (OA22X1_HVT)       0.2234   1.0000            0.8408 &   5.3826 f
  I_SDRAM_TOP/I_SDRAM_IF/n7972 (net)
                               1   0.7436 
  I_SDRAM_TOP/I_SDRAM_IF/U11320/A2 (AND2X1_RVT)
                                            0.0210   0.2234   1.0000   0.0146   0.0146 &   5.3971 f
  I_SDRAM_TOP/I_SDRAM_IF/U11320/Y (AND2X1_RVT)       0.0908   1.0000            0.3129 &   5.7100 f
  I_SDRAM_TOP/I_SDRAM_IF/n8413 (net)
                               2   2.3654 
  I_SDRAM_TOP/I_SDRAM_IF/U11324/A2 (AO22X1_LVT)
                                            0.0086   0.0908   1.0000   0.0060   0.0060 &   5.7160 f
  I_SDRAM_TOP/I_SDRAM_IF/U11324/Y (AO22X1_LVT)       0.0538   1.0000            0.1743 &   5.8903 f
  I_SDRAM_TOP/I_SDRAM_IF/N2541 (net)
                               1   1.7437 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0538   1.0000   0.0000   0.0000 &   5.8903 f
  data arrival time                                                                        5.8903

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.1048     7.4008
  clock uncertainty                                                            -0.1000     7.3008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/CLK (SDFFNARX1_HVT)                       7.3008 f
  library setup time                                          1.0000           -1.4251     5.8757
  data required time                                                                       5.8757
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8757
  data arrival time                                                                       -5.8903
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0147


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2293     3.2793
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2793 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/Q (SDFFNARX1_HVT)
                                                     0.2621   1.0000            1.1655 &   4.4449 f
  I_SDRAM_TOP/I_SDRAM_IF/n17376 (net)
                               2   3.1878 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_32413/A (NBUFFX8_RVT)
                                            0.0248   0.2621   1.0000   0.0171   0.0172 &   4.4620 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_32413/Y (NBUFFX8_RVT)
                                                     0.0951   1.0000            0.3120 &   4.7740 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_2377 (net)
                               4  19.9119 
  I_SDRAM_TOP/I_SDRAM_IF/U10498/A2 (AO22X1_HVT)
                                            0.0000   0.0951   1.0000   0.0000   0.0012 &   4.7752 f
  I_SDRAM_TOP/I_SDRAM_IF/U10498/Y (AO22X1_HVT)       0.1789   1.0000            0.5675 &   5.3426 f
  I_SDRAM_TOP/I_SDRAM_IF/n7120 (net)
                               1   1.0562 
  I_SDRAM_TOP/I_SDRAM_IF/U10499/A2 (OR2X1_LVT)
                                            0.0000   0.1789   1.0000   0.0000   0.0000 &   5.3427 f
  I_SDRAM_TOP/I_SDRAM_IF/U10499/Y (OR2X1_LVT)        0.0642   1.0000            0.1684 &   5.5111 f
  I_SDRAM_TOP/I_SDRAM_IF/n8479 (net)
                               2   3.4327 
  I_SDRAM_TOP/I_SDRAM_IF/U10503/A2 (AO22X1_RVT)
                                            0.0049   0.0642   1.0000   0.0034   0.0034 &   5.5145 f
  I_SDRAM_TOP/I_SDRAM_IF/U10503/Y (AO22X1_RVT)       0.1023   1.0000            0.3127 &   5.8272 f
  I_SDRAM_TOP/I_SDRAM_IF/N4191 (net)
                               1   2.2973 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__14_/D (SDFFNARX1_HVT)
                                            0.0034   0.1023   1.0000   0.0024   0.0024 &   5.8296 f
  data arrival time                                                                        5.8296

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1439     7.2939
  clock reconvergence pessimism                                                 0.0696     7.3635
  clock uncertainty                                                            -0.1000     7.2635
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__14_/CLK (SDFFNARX1_HVT)                      7.2635 f
  library setup time                                          1.0000           -1.4484     5.8151
  data required time                                                                       5.8151
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8151
  data arrival time                                                                       -5.8296
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0145


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2121     1.2121
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__6_/CLK (SDFFARX1_HVT)
                                                     0.1056                     0.0000     1.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__6_/Q (SDFFARX1_HVT)
                                                     0.2672   1.0000            1.2850 &   2.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_18__6_ (net)
                               5   3.8819 
  I_SDRAM_TOP/I_SDRAM_IF/U2357/A2 (AO22X1_HVT)
                                            0.0225   0.2672   1.0000   0.0156   0.0156 &   2.5127 f
  I_SDRAM_TOP/I_SDRAM_IF/U2357/Y (AO22X1_HVT)        0.1723   1.0000            0.7011 &   3.2139 f
  I_SDRAM_TOP/I_SDRAM_IF/n900 (net)
                               1   0.8477 
  I_SDRAM_TOP/I_SDRAM_IF/U2360/A1 (OR2X1_HVT)
                                            0.0226   0.1723   1.0000   0.0158   0.0158 &   3.2297 f
  I_SDRAM_TOP/I_SDRAM_IF/U2360/Y (OR2X1_HVT)         0.2020   1.0000            0.5337 &   3.7633 f
  I_SDRAM_TOP/I_SDRAM_IF/n1449 (net)
                               2   2.5922 
  I_SDRAM_TOP/I_SDRAM_IF/U2366/A2 (AO22X1_HVT)
                                            0.0174   0.2020   1.0000   0.0121   0.0121 &   3.7754 f
  I_SDRAM_TOP/I_SDRAM_IF/U2366/Y (AO22X1_HVT)        0.2015   1.0000            0.6799 &   4.4553 f
  I_SDRAM_TOP/I_SDRAM_IF/N1262 (net)
                               1   1.7896 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__30_/D (SDFFARX1_RVT)
                                            0.0000   0.2015   1.0000   0.0000   0.0000 &   4.4553 f
  data arrival time                                                                        4.4553

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0555     5.1555
  clock reconvergence pessimism                                                 0.0703     5.2258
  clock uncertainty                                                            -0.1000     5.1258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__30_/CLK (SDFFARX1_RVT)                       5.1258 r
  library setup time                                          1.0000           -0.6849     4.4409
  data required time                                                                       4.4409
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4409
  data arrival time                                                                       -4.4553
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0144


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2696     3.3196
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3196 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/Q (SDFFNARX1_HVT)
                                                     0.3115   1.0000            1.2100 &   4.5296 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1046] (net)
                               5   4.6651 
  I_SDRAM_TOP/I_SDRAM_IF/U7839/A4 (AO22X1_HVT)
                                            0.0317   0.3115   1.0000   0.0219   0.0220 &   4.5516 f
  I_SDRAM_TOP/I_SDRAM_IF/U7839/Y (AO22X1_HVT)        0.1743   1.0000            0.5281 &   5.0797 f
  I_SDRAM_TOP/I_SDRAM_IF/n4795 (net)
                               1   0.9098 
  I_SDRAM_TOP/I_SDRAM_IF/U7841/A1 (OR2X1_HVT)
                                            0.0000   0.1743   1.0000   0.0000   0.0000 &   5.0797 f
  I_SDRAM_TOP/I_SDRAM_IF/U7841/Y (OR2X1_HVT)         0.1971   1.0000            0.5319 &   5.6116 f
  I_SDRAM_TOP/I_SDRAM_IF/n9247 (net)
                               2   2.4459 
  I_SDRAM_TOP/I_SDRAM_IF/U7845/A2 (AO22X1_LVT)
                                            0.0125   0.1971   1.0000   0.0087   0.0087 &   5.6203 f
  I_SDRAM_TOP/I_SDRAM_IF/U7845/Y (AO22X1_LVT)        0.0768   1.0000            0.2489 &   5.8692 f
  I_SDRAM_TOP/I_SDRAM_IF/N2453 (net)
                               1   1.8411 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_/D (SDFFNARX1_HVT)
                                            0.0039   0.0768   1.0000   0.0027   0.0027 &   5.8720 f
  data arrival time                                                                        5.8720

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1434     7.2934
  clock reconvergence pessimism                                                 0.0992     7.3926
  clock uncertainty                                                            -0.1000     7.2926
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_/CLK (SDFFNARX1_HVT)                       7.2926 f
  library setup time                                          1.0000           -1.4350     5.8576
  data required time                                                                       5.8576
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8576
  data arrival time                                                                       -5.8720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0144


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2275     3.2775
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__25_/CLK (SDFFNARX1_HVT)
                                                     0.0844                     0.0000     3.2775 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__25_/Q (SDFFNARX1_HVT)
                                                     0.1902   1.0000            1.0941 &   4.3716 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_288 (net)
                               1   0.9079 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_45899/A (NBUFFX2_RVT)
                                            0.0000   0.1902   1.0000   0.0000   0.0000 &   4.3716 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_45899/Y (NBUFFX2_RVT)
                                                     0.1036   1.0000            0.2735 &   4.6451 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_5511 (net)
                               4   6.9867 
  I_SDRAM_TOP/I_SDRAM_IF/U7573/A2 (AO22X1_HVT)
                                            0.0000   0.1036   1.0000   0.0000   0.0001 &   4.6452 f
  I_SDRAM_TOP/I_SDRAM_IF/U7573/Y (AO22X1_HVT)        0.1869   1.0000            0.5831 &   5.2283 f
  I_SDRAM_TOP/I_SDRAM_IF/n4576 (net)
                               1   1.3188 
  I_SDRAM_TOP/I_SDRAM_IF/U7575/A1 (OR2X1_RVT)
                                            0.0255   0.1869   1.0000   0.0180   0.0180 &   5.2463 f
  I_SDRAM_TOP/I_SDRAM_IF/U7575/Y (OR2X1_RVT)         0.1133   1.0000            0.3576 &   5.6039 f
  I_SDRAM_TOP/I_SDRAM_IF/n4739 (net)
                               2   4.4043 
  I_SDRAM_TOP/I_SDRAM_IF/U7579/A2 (AO22X1_LVT)
                                            0.0080   0.1133   1.0000   0.0055   0.0056 &   5.6095 f
  I_SDRAM_TOP/I_SDRAM_IF/U7579/Y (AO22X1_LVT)        0.0758   1.0000            0.1902 &   5.7997 f
  I_SDRAM_TOP/I_SDRAM_IF/N3723 (net)
                               1   1.7616 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000 &   5.7997 f
  data arrival time                                                                        5.7997

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0944     7.2444
  clock reconvergence pessimism                                                 0.0834     7.3278
  clock uncertainty                                                            -0.1000     7.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK (SDFFNARX1_HVT)                      7.2278 f
  library setup time                                          1.0000           -1.4422     5.7856
  data required time                                                                       5.7856
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7856
  data arrival time                                                                       -5.7997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0141


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/CLK (SDFFARX2_LVT)
                                                     0.0730                     0.0000     1.0787 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__22_/QN (SDFFARX2_LVT)
                                                     0.1549   1.0000            0.3302 &   1.4089 f
  I_PCI_TOP/mult_x_23_n821 (net)
                               6  11.1061 
  I_PCI_TOP/ZBUF_46_inst_31518/A (NBUFFX2_HVT)
                                            0.0056   0.1550   1.0000   0.0039   0.0050 &   1.4139 f
  I_PCI_TOP/ZBUF_46_inst_31518/Y (NBUFFX2_HVT)       0.2155   1.0000            0.3720 &   1.7859 f
  I_PCI_TOP/ZBUF_46_1925 (net)
                               3   5.5223 
  I_PCI_TOP/U2005/A1 (NOR2X1_HVT)           0.0257   0.2155   1.0000   0.0178   0.0179 &   1.8038 f
  I_PCI_TOP/U2005/Y (NOR2X1_HVT)                     0.2450   1.0000            0.6991 &   2.5028 r
  I_PCI_TOP/n1819 (net)        2   4.1940 
  I_PCI_TOP/U2123/A (FADDX1_HVT)            0.0038   0.2450   1.0000   0.0026   0.0026 &   2.5055 r
  I_PCI_TOP/U2123/CO (FADDX1_HVT)                    0.3861   1.0000            0.8841 &   3.3895 r
  I_PCI_TOP/n1965 (net)        1   2.8866 
  I_PCI_TOP/U2261/A (FADDX1_RVT)            0.0000   0.3861   1.0000   0.0000   0.0000 &   3.3896 r
  I_PCI_TOP/U2261/S (FADDX1_RVT)                     0.1530   1.0000            0.7102 &   4.0997 f
  I_PCI_TOP/n1967 (net)        1   2.3536 
  I_PCI_TOP/U2262/B (FADDX1_LVT)            0.0000   0.1530   1.0000   0.0000   0.0000 &   4.0998 f
  I_PCI_TOP/U2262/S (FADDX1_LVT)                     0.1029   1.0000            0.2671 &   4.3669 f
  I_PCI_TOP/n2024 (net)        1   2.8920 
  I_PCI_TOP/U2314/B (FADDX1_RVT)            0.0048   0.1029   1.0000   0.0033   0.0033 &   4.3702 f
  I_PCI_TOP/U2314/S (FADDX1_RVT)                     0.1298   1.0000            0.5299 &   4.9001 r
  I_PCI_TOP/n1832 (net)        1   2.0519 
  I_PCI_TOP/U2128/A (INVX0_LVT)             0.0095   0.1298   1.0000   0.0066   0.0066 &   4.9067 r
  I_PCI_TOP/U2128/Y (INVX0_LVT)                      0.0771   1.0000            0.0661 &   4.9728 f
  I_PCI_TOP/n2030 (net)        1   2.2105 
  I_PCI_TOP/U2317/A (FADDX1_LVT)            0.0000   0.0771   1.0000   0.0000   0.0000 &   4.9729 f
  I_PCI_TOP/U2317/CO (FADDX1_LVT)                    0.0779   1.0000            0.1972 &   5.1701 f
  I_PCI_TOP/n2847 (net)        1   3.4626 
  I_PCI_TOP/U3034/A (FADDX1_LVT)            0.0000   0.0779   1.0000   0.0000   0.0001 &   5.1701 f
  I_PCI_TOP/U3034/CO (FADDX1_LVT)                    0.0806   1.0000            0.1959 &   5.3661 f
  I_PCI_TOP/n2212 (net)        1   3.2823 
  I_PCI_TOP/U2485/CI (FADDX1_LVT)           0.0054   0.0806   1.0000   0.0038   0.0038 &   5.3699 f
  I_PCI_TOP/U2485/CO (FADDX1_LVT)                    0.0732   1.0000            0.1735 &   5.5434 f
  I_PCI_TOP/n2307 (net)        1   2.9260 
  I_PCI_TOP/U2566/CI (FADDX1_LVT)           0.0000   0.0732   1.0000   0.0000   0.0000 &   5.5434 f
  I_PCI_TOP/U2566/CO (FADDX1_LVT)                    0.0732   1.0000            0.1700 &   5.7135 f
  I_PCI_TOP/n2689 (net)        1   2.9356 
  I_PCI_TOP/U2901/CI (FADDX1_LVT)           0.0022   0.0732   1.0000   0.0015   0.0016 &   5.7150 f
  I_PCI_TOP/U2901/CO (FADDX1_LVT)                    0.0737   1.0000            0.1707 &   5.8858 f
  I_PCI_TOP/n3463 (net)        1   3.0066 
  I_PCI_TOP/U3501/CI (FADDX1_LVT)           0.0033   0.0737   1.0000   0.0023   0.0023 &   5.8881 f
  I_PCI_TOP/U3501/CO (FADDX1_LVT)                    0.0675   1.0000            0.1613 &   6.0494 f
  I_PCI_TOP/n3763 (net)        1   2.0439 
  I_PCI_TOP/U3727/CI (FADDX1_LVT)           0.0000   0.0675   1.0000   0.0000   0.0000 &   6.0494 f
  I_PCI_TOP/U3727/CO (FADDX1_LVT)                    0.0688   1.0000            0.1616 &   6.2110 f
  I_PCI_TOP/n3914 (net)        1   2.3729 
  I_PCI_TOP/U3836/B (FADDX1_LVT)            0.0000   0.0688   1.0000   0.0000   0.0000 &   6.2110 f
  I_PCI_TOP/U3836/CO (FADDX1_LVT)                    0.0678   1.0000            0.1587 &   6.3697 f
  I_PCI_TOP/n4058 (net)        1   2.1569 
  I_PCI_TOP/U3942/CI (FADDX1_LVT)           0.0000   0.0678   1.0000   0.0000   0.0000 &   6.3697 f
  I_PCI_TOP/U3942/CO (FADDX1_LVT)                    0.0716   1.0000            0.1655 &   6.5352 f
  I_PCI_TOP/n4184 (net)        1   2.7492 
  I_PCI_TOP/U4034/CI (FADDX1_LVT)           0.0047   0.0716   1.0000   0.0033   0.0033 &   6.5386 f
  I_PCI_TOP/U4034/CO (FADDX1_LVT)                    0.0740   1.0000            0.1704 &   6.7090 f
  I_PCI_TOP/n4322 (net)        1   3.0483 
  I_PCI_TOP/U4136/CI (FADDX1_LVT)           0.0051   0.0740   1.0000   0.0036   0.0036 &   6.7126 f
  I_PCI_TOP/U4136/CO (FADDX1_LVT)                    0.0647   1.0000            0.1591 &   6.8717 f
  I_PCI_TOP/n4412 (net)        1   1.8620 
  I_PCI_TOP/U4198/CI (FADDX1_LVT)           0.0000   0.0647   1.0000   0.0000   0.0000 &   6.8717 f
  I_PCI_TOP/U4198/CO (FADDX1_LVT)                    0.0652   1.0000            0.1526 &   7.0243 f
  I_PCI_TOP/n4486 (net)        1   1.7104 
  I_PCI_TOP/U4248/CI (FADDX1_LVT)           0.0000   0.0652   1.0000   0.0000   0.0000 &   7.0243 f
  I_PCI_TOP/U4248/CO (FADDX1_LVT)                    0.0635   1.0000            0.1515 &   7.1758 f
  I_PCI_TOP/n4550 (net)        1   1.6138 
  I_PCI_TOP/U4291/CI (FADDX1_LVT)           0.0000   0.0635   1.0000   0.0000   0.0000 &   7.1758 f
  I_PCI_TOP/U4291/CO (FADDX1_LVT)                    0.0646   1.0000            0.1528 &   7.3286 f
  I_PCI_TOP/n6596 (net)        1   1.7704 
  I_PCI_TOP/U5852/CI (FADDX1_LVT)           0.0000   0.0646   1.0000   0.0000   0.0000 &   7.3286 f
  I_PCI_TOP/U5852/S (FADDX1_LVT)                     0.0551   1.0000            0.2408 &   7.5694 r
  I_PCI_TOP/n6599 (net)        1   0.9904 
  I_PCI_TOP/U5853/A (INVX0_HVT)             0.0050   0.0551   1.0000   0.0035   0.0035 &   7.5729 r
  I_PCI_TOP/U5853/Y (INVX0_HVT)                      0.2085   1.0000            0.1539 &   7.7267 f
  I_PCI_TOP/I_PCI_CORE_N268 (net)
                               1   2.8618 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__27_/D (SDFFARX1_RVT)
                                            0.0325   0.2085   1.0000   0.0227   0.0228 &   7.7495 f
  data arrival time                                                                        7.7495

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9503     8.4503
  clock reconvergence pessimism                                                 0.0859     8.5362
  clock uncertainty                                                            -0.1000     8.4362
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__27_/CLK (SDFFARX1_RVT)                            8.4362 r
  library setup time                                          1.0000           -0.7008     7.7355
  data required time                                                                       7.7355
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.7355
  data arrival time                                                                       -7.7495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0141


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640957061/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/Q (SDFFNARX1_HVT)
                                                     0.3003   1.0000            1.1953 &   4.5223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_790 (net)
                               5   4.3473 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41444/A2 (AO22X1_RVT)
                                            0.0205   0.3003   1.0000   0.0142   0.0142 &   4.5365 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41444/Y (AO22X1_RVT)
                                                     0.0909   1.0000            0.4800 &   5.0164 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22304 (net)
                               1   1.1334 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41443/A1 (OR2X1_HVT)
                                            0.0000   0.0909   1.0000   0.0000   0.0000 &   5.0165 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41443/Y (OR2X1_HVT)
                                                     0.1942   1.0000            0.4598 &   5.4762 f
  I_SDRAM_TOP/I_SDRAM_IF/n5891 (net)
                               2   2.3632 
  I_SDRAM_TOP/I_SDRAM_IF/U8532/A2 (AO22X1_RVT)
                                            0.0145   0.1942   1.0000   0.0100   0.0100 &   5.4863 f
  I_SDRAM_TOP/I_SDRAM_IF/U8532/Y (AO22X1_RVT)        0.0832   1.0000            0.3871 &   5.8734 f
  I_SDRAM_TOP/I_SDRAM_IF/N2873 (net)
                               1   0.7366 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0832   1.0000   0.0000   0.0000 &   5.8734 f
  data arrival time                                                                        5.8734

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1457     7.2957
  clock reconvergence pessimism                                                 0.1055     7.4012
  clock uncertainty                                                            -0.1000     7.3012
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK (SDFFNARX1_HVT)                      7.3012 f
  library setup time                                          1.0000           -1.4417     5.8595
  data required time                                                                       5.8595
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8595
  data arrival time                                                                       -5.8734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0139


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2764     3.3264
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__15_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.3264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__15_/Q (SDFFNARX1_HVT)
                                                     0.3102   1.0000            1.2067 &   4.5331 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1093 (net)
                               5   4.6291 
  I_SDRAM_TOP/I_SDRAM_IF/U11914/A2 (AO22X1_HVT)
                                            0.0000   0.3102   1.0000   0.0000   0.0000 &   4.5331 f
  I_SDRAM_TOP/I_SDRAM_IF/U11914/Y (AO22X1_HVT)       0.1700   1.0000            0.7344 &   5.2675 f
  I_SDRAM_TOP/I_SDRAM_IF/n8972 (net)
                               1   0.7743 
  I_SDRAM_TOP/I_SDRAM_IF/U11915/A2 (OR2X1_RVT)
                                            0.0123   0.1700   1.0000   0.0085   0.0085 &   5.2760 f
  I_SDRAM_TOP/I_SDRAM_IF/U11915/Y (OR2X1_RVT)        0.0990   1.0000            0.2790 &   5.5550 f
  I_SDRAM_TOP/I_SDRAM_IF/n9223 (net)
                               2   3.1993 
  I_SDRAM_TOP/I_SDRAM_IF/U12034/A2 (AO22X2_LVT)
                                            0.0110   0.0990   1.0000   0.0074   0.0074 &   5.5624 f
  I_SDRAM_TOP/I_SDRAM_IF/U12034/Y (AO22X2_LVT)       0.0925   1.0000            0.2315 &   5.7939 f
  I_SDRAM_TOP/I_SDRAM_IF/N2347 (net)
                               1  11.1588 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0925   1.0000   0.0000   0.0009 &   5.7949 f
  data arrival time                                                                        5.7949

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1050     7.2550
  clock reconvergence pessimism                                                 0.0696     7.3246
  clock uncertainty                                                            -0.1000     7.2246
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__7_/CLK (SDFFNARX1_HVT)                        7.2246 f
  library setup time                                          1.0000           -1.4435     5.7810
  data required time                                                                       5.7810
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7810
  data arrival time                                                                       -5.7949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0138


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2273     3.2773
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__17_/CLK (SDFFNARX1_HVT)
                                                     0.0794                     0.0000     3.2773 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__17_/Q (SDFFNARX1_HVT)
                                                     0.3212   1.0000            1.2106 &   4.4879 f
  I_SDRAM_TOP/I_SDRAM_IF/n17738 (net)
                               5   4.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U7554/A2 (AO22X1_HVT)
                                            0.0360   0.3212   1.0000   0.0250   0.0250 &   4.5129 f
  I_SDRAM_TOP/I_SDRAM_IF/U7554/Y (AO22X1_HVT)        0.1859   1.0000            0.7626 &   5.2754 f
  I_SDRAM_TOP/I_SDRAM_IF/n4564 (net)
                               1   1.2776 
  I_SDRAM_TOP/I_SDRAM_IF/U7556/A1 (OR2X1_RVT)
                                            0.0651   0.1859   1.0000   0.0464   0.0464 &   5.3219 f
  I_SDRAM_TOP/I_SDRAM_IF/U7556/Y (OR2X1_RVT)         0.0850   1.0000            0.3290 &   5.6509 f
  I_SDRAM_TOP/I_SDRAM_IF/n5685 (net)
                               2   1.9922 
  I_SDRAM_TOP/I_SDRAM_IF/U8878/A2 (AO22X1_LVT)
                                            0.0038   0.0850   1.0000   0.0027   0.0027 &   5.6536 f
  I_SDRAM_TOP/I_SDRAM_IF/U8878/Y (AO22X1_LVT)        0.0747   1.0000            0.1625 &   5.8160 f
  I_SDRAM_TOP/I_SDRAM_IF/N4146 (net)
                               1   0.9410 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0747   1.0000   0.0000   0.0000 &   5.8161 f
  data arrival time                                                                        5.8161

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1037     7.2537
  clock reconvergence pessimism                                                 0.0834     7.3371
  clock uncertainty                                                            -0.1000     7.2371
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/CLK (SDFFNARX1_HVT)                       7.2371 f
  library setup time                                          1.0000           -1.4348     5.8023
  data required time                                                                       5.8023
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8023
  data arrival time                                                                       -5.8161
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0138


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2171     3.2671
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2671 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/Q (SDFFNARX1_HVT)
                                                     0.3127   1.0000            1.1956 &   4.4627 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_954 (net)
                               5   4.6968 
  I_SDRAM_TOP/I_SDRAM_IF/U8094/A2 (AO22X1_HVT)
                                            0.0236   0.3127   1.0000   0.0163   0.0164 &   4.4790 f
  I_SDRAM_TOP/I_SDRAM_IF/U8094/Y (AO22X1_HVT)        0.1655   1.0000            0.7306 &   5.2096 f
  I_SDRAM_TOP/I_SDRAM_IF/n5006 (net)
                               1   0.6349 
  I_SDRAM_TOP/I_SDRAM_IF/U8096/A1 (OR2X1_RVT)
                                            0.0000   0.1655   1.0000   0.0000   0.0000 &   5.2097 f
  I_SDRAM_TOP/I_SDRAM_IF/U8096/Y (OR2X1_RVT)         0.0827   1.0000            0.3101 &   5.5197 f
  I_SDRAM_TOP/I_SDRAM_IF/n5330 (net)
                               2   1.8099 
  I_SDRAM_TOP/I_SDRAM_IF/U8100/A2 (AO22X1_RVT)
                                            0.0000   0.0827   1.0000   0.0000   0.0000 &   5.5197 f
  I_SDRAM_TOP/I_SDRAM_IF/U8100/Y (AO22X1_RVT)        0.0826   1.0000            0.2981 &   5.8179 f
  I_SDRAM_TOP/I_SDRAM_IF/N2587 (net)
                               1   0.6821 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/D (SDFFNARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000 &   5.8179 f
  data arrival time                                                                        5.8179

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1071     7.2571
  clock reconvergence pessimism                                                 0.0834     7.3404
  clock uncertainty                                                            -0.1000     7.2404
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK (SDFFNARX1_HVT)                       7.2404 f
  library setup time                                          1.0000           -1.4360     5.8045
  data required time                                                                       5.8045
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8045
  data arrival time                                                                       -5.8179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0134


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2691     3.3191
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3191 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/Q (SDFFNARX1_HVT)
                                                     0.3425   1.0000            1.2261 &   4.5452 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_151 (net)
                               5   5.5391 
  I_SDRAM_TOP/I_SDRAM_IF/U7261/A2 (AO22X1_HVT)
                                            0.0000   0.3425   1.0000   0.0000   0.0001 &   4.5452 f
  I_SDRAM_TOP/I_SDRAM_IF/U7261/Y (AO22X1_HVT)        0.1749   1.0000            0.7679 &   5.3132 f
  I_SDRAM_TOP/I_SDRAM_IF/n4362 (net)
                               1   0.9223 
  I_SDRAM_TOP/I_SDRAM_IF/U7263/A1 (OR2X1_RVT)
                                            0.0064   0.1749   1.0000   0.0044   0.0044 &   5.3176 f
  I_SDRAM_TOP/I_SDRAM_IF/U7263/Y (OR2X1_RVT)         0.0925   1.0000            0.3278 &   5.6454 f
  I_SDRAM_TOP/I_SDRAM_IF/n4647 (net)
                               2   2.6273 
  I_SDRAM_TOP/I_SDRAM_IF/U7662/A2 (AO22X1_LVT)
                                            0.0000   0.0925   1.0000   0.0000   0.0000 &   5.6455 f
  I_SDRAM_TOP/I_SDRAM_IF/U7662/Y (AO22X1_LVT)        0.0757   1.0000            0.1712 &   5.8166 f
  I_SDRAM_TOP/I_SDRAM_IF/N3973 (net)
                               1   1.2882 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0757   1.0000   0.0000   0.0000 &   5.8166 f
  data arrival time                                                                        5.8166

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1228     7.2728
  clock reconvergence pessimism                                                 0.0696     7.3424
  clock uncertainty                                                            -0.1000     7.2424
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__18_/CLK (SDFFNARX1_HVT)                      7.2424 f
  library setup time                                          1.0000           -1.4392     5.8033
  data required time                                                                       5.8033
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8033
  data arrival time                                                                       -5.8166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0133


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_/CLK (SDFFNARX1_HVT)
                                                     0.0771                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__12_/Q (SDFFNARX1_HVT)
                                                     0.3032   1.0000            1.1971 &   4.5240 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_744 (net)
                               5   4.4316 
  I_SDRAM_TOP/I_SDRAM_IF/U6435/A2 (AO22X1_HVT)
                                            0.0000   0.3032   1.0000   0.0000   0.0000 &   4.5241 f
  I_SDRAM_TOP/I_SDRAM_IF/U6435/Y (AO22X1_HVT)        0.1767   1.0000            0.7373 &   5.2613 f
  I_SDRAM_TOP/I_SDRAM_IF/n3851 (net)
                               1   0.9822 
  I_SDRAM_TOP/I_SDRAM_IF/U6436/A2 (OR2X1_RVT)
                                            0.0130   0.1767   1.0000   0.0090   0.0090 &   5.2703 f
  I_SDRAM_TOP/I_SDRAM_IF/U6436/Y (OR2X1_RVT)         0.0867   1.0000            0.2704 &   5.5408 f
  I_SDRAM_TOP/I_SDRAM_IF/n4732 (net)
                               2   2.1433 
  I_SDRAM_TOP/I_SDRAM_IF/U6440/A2 (AO22X1_RVT)
                                            0.0071   0.0867   1.0000   0.0049   0.0049 &   5.5457 f
  I_SDRAM_TOP/I_SDRAM_IF/U6440/Y (AO22X1_RVT)        0.0873   1.0000            0.3092 &   5.8549 f
  I_SDRAM_TOP/I_SDRAM_IF/N2938 (net)
                               1   1.0390 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0873   1.0000   0.0000   0.0000 &   5.8549 f
  data arrival time                                                                        5.8549

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1469     7.2969
  clock reconvergence pessimism                                                 0.0894     7.3863
  clock uncertainty                                                            -0.1000     7.2863
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__28_/CLK (SDFFNARX1_HVT)                      7.2863 f
  library setup time                                          1.0000           -1.4445     5.8417
  data required time                                                                       5.8417
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8417
  data arrival time                                                                       -5.8549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0131


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2245     1.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__18_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2245 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__18_/Q (SDFFARX1_HVT)
                                                     0.2896   1.0000            1.3045 &   2.5290 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__18_ (net)
                               5   4.5173 
  I_SDRAM_TOP/I_SDRAM_IF/U4740/A1 (OA22X1_HVT)
                                            0.0000   0.2896   1.0000   0.0000   0.0000 &   2.5291 f
  I_SDRAM_TOP/I_SDRAM_IF/U4740/Y (OA22X1_HVT)        0.2425   1.0000            0.8396 &   3.3686 f
  I_SDRAM_TOP/I_SDRAM_IF/n2747 (net)
                               1   1.3372 
  I_SDRAM_TOP/I_SDRAM_IF/U4742/A1 (AND2X1_HVT)
                                            0.0255   0.2425   1.0000   0.0177   0.0177 &   3.3863 f
  I_SDRAM_TOP/I_SDRAM_IF/U4742/Y (AND2X1_HVT)        0.1918   1.0000            0.4560 &   3.8423 f
  I_SDRAM_TOP/I_SDRAM_IF/n2869 (net)
                               2   2.0645 
  I_SDRAM_TOP/I_SDRAM_IF/U4875/A2 (AO22X1_HVT)
                                            0.0000   0.1918   1.0000   0.0000   0.0000 &   3.8424 f
  I_SDRAM_TOP/I_SDRAM_IF/U4875/Y (AO22X1_HVT)        0.1802   1.0000            0.6484 &   4.4907 f
  I_SDRAM_TOP/I_SDRAM_IF/N830 (net)
                               1   1.1001 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__10_/D (SDFFARX1_RVT)
                                            0.0367   0.1802   1.0000   0.0263   0.0263 &   4.5171 f
  data arrival time                                                                        4.5171

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0598     5.1598
  clock reconvergence pessimism                                                 0.1154     5.2752
  clock uncertainty                                                            -0.1000     5.1752
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__10_/CLK (SDFFARX1_RVT)                        5.1752 r
  library setup time                                          1.0000           -0.6709     4.5043
  data required time                                                                       4.5043
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5043
  data arrival time                                                                       -4.5171
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0128


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__2_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__2_/Q (SDFFARX1_HVT)
                                                     0.3156   1.0000            1.3205 &   2.5447 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__2_ (net)
                               5   5.2345 
  I_SDRAM_TOP/I_SDRAM_IF/U10066/A2 (AO22X1_HVT)
                                            0.0157   0.3156   1.0000   0.0109   0.0109 &   2.5556 f
  I_SDRAM_TOP/I_SDRAM_IF/U10066/Y (AO22X1_HVT)       0.2317   1.0000            0.8013 &   3.3569 f
  I_SDRAM_TOP/I_SDRAM_IF/n6742 (net)
                               1   2.7209 
  I_SDRAM_TOP/I_SDRAM_IF/U10068/A1 (OR2X1_HVT)
                                            0.0521   0.2317   1.0000   0.0368   0.0369 &   3.3938 f
  I_SDRAM_TOP/I_SDRAM_IF/U10068/Y (OR2X1_HVT)        0.2023   1.0000            0.5837 &   3.9775 f
  I_SDRAM_TOP/I_SDRAM_IF/n7300 (net)
                               2   2.5930 
  I_SDRAM_TOP/I_SDRAM_IF/U10700/A4 (AO22X1_HVT)
                                            0.0000   0.2023   1.0000   0.0000   0.0000 &   3.9775 f
  I_SDRAM_TOP/I_SDRAM_IF/U10700/Y (AO22X1_HVT)       0.2002   1.0000            0.4831 &   4.4606 f
  I_SDRAM_TOP/I_SDRAM_IF/N727 (net)
                               1   1.7570 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__2_/D (SDFFARX1_RVT)
                                            0.0629   0.2002   1.0000   0.0454   0.0454 &   4.5060 f
  data arrival time                                                                        4.5060

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0593     5.1593
  clock reconvergence pessimism                                                 0.1154     5.2747
  clock uncertainty                                                            -0.1000     5.1747
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__2_/CLK (SDFFARX1_RVT)                         5.1747 r
  library setup time                                          1.0000           -0.6814     4.4933
  data required time                                                                       4.4933
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4933
  data arrival time                                                                       -4.5060
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0127


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2720     3.3220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_/CLK (SDFFNARX1_HVT)
                                                     0.0631                     0.0000     3.3220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_/Q (SDFFNARX1_HVT)
                                                     0.2067   1.0000            1.0980 &   4.4200 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_857 (net)
                               2   1.4316 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1455/A (NBUFFX2_LVT)
                                            0.0000   0.2067   1.0000   0.0000   0.0000 &   4.4200 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1455/Y (NBUFFX2_LVT)
                                                     0.0651   1.0000            0.1802 &   4.6002 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_886 (net)
                               4   4.8140 
  I_SDRAM_TOP/I_SDRAM_IF/U9926/A2 (AO22X1_HVT)
                                            0.0000   0.0651   1.0000   0.0000   0.0000 &   4.6002 f
  I_SDRAM_TOP/I_SDRAM_IF/U9926/Y (AO22X1_HVT)        0.1771   1.0000            0.5411 &   5.1414 f
  I_SDRAM_TOP/I_SDRAM_IF/n6633 (net)
                               1   0.9975 
  I_SDRAM_TOP/I_SDRAM_IF/U9927/A2 (OR2X1_HVT)
                                            0.0079   0.1771   1.0000   0.0054   0.0054 &   5.1468 f
  I_SDRAM_TOP/I_SDRAM_IF/U9927/Y (OR2X1_HVT)         0.1918   1.0000            0.4678 &   5.6146 f
  I_SDRAM_TOP/I_SDRAM_IF/n8027 (net)
                               2   2.2914 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41272/A2 (AO22X1_LVT)
                                            0.0226   0.1918   1.0000   0.0157   0.0157 &   5.6303 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41272/Y (AO22X1_LVT)
                                                     0.0542   1.0000            0.2369 &   5.8672 f
  I_SDRAM_TOP/I_SDRAM_IF/N2722 (net)
                               1   0.9872 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0542   1.0000   0.0000   0.0000 &   5.8672 f
  data arrival time                                                                        5.8672

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1490     7.2990
  clock reconvergence pessimism                                                 0.0891     7.3881
  clock uncertainty                                                            -0.1000     7.2881
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__2_/CLK (SDFFNARX1_HVT)                        7.2881 f
  library setup time                                          1.0000           -1.4336     5.8545
  data required time                                                                       5.8545
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8545
  data arrival time                                                                       -5.8672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0127


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2538     3.3038
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_/CLK (SDFFNARX1_HVT)
                                                     0.0753                     0.0000     3.3038 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_/Q (SDFFNARX1_HVT)
                                                     0.3436   1.0000            1.2221 &   4.5259 f
  I_SDRAM_TOP/I_SDRAM_IF/n17494 (net)
                               5   5.5674 
  I_SDRAM_TOP/I_SDRAM_IF/U5660/A2 (AO22X1_HVT)
                                            0.0563   0.3436   1.0000   0.0393   0.0393 &   4.5652 f
  I_SDRAM_TOP/I_SDRAM_IF/U5660/Y (AO22X1_HVT)        0.2131   1.0000            0.8098 &   5.3750 f
  I_SDRAM_TOP/I_SDRAM_IF/n3424 (net)
                               1   2.1503 
  I_SDRAM_TOP/I_SDRAM_IF/U5661/A2 (OR2X1_RVT)
                                            0.0390   0.2131   1.0000   0.0274   0.0274 &   5.4025 f
  I_SDRAM_TOP/I_SDRAM_IF/U5661/Y (OR2X1_RVT)         0.0814   1.0000            0.2840 &   5.6864 f
  I_SDRAM_TOP/I_SDRAM_IF/n4296 (net)
                               2   1.5778 
  I_SDRAM_TOP/I_SDRAM_IF/U5665/A2 (AO22X1_LVT)
                                            0.0000   0.0814   1.0000   0.0000   0.0000 &   5.6864 f
  I_SDRAM_TOP/I_SDRAM_IF/U5665/Y (AO22X1_LVT)        0.0543   1.0000            0.1601 &   5.8465 f
  I_SDRAM_TOP/I_SDRAM_IF/N3910 (net)
                               1   0.9467 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__18_/D (SDFFNARX1_HVT)
                                            0.0038   0.0543   1.0000   0.0026   0.0026 &   5.8491 f
  data arrival time                                                                        5.8491

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1262     7.2762
  clock reconvergence pessimism                                                 0.0871     7.3634
  clock uncertainty                                                            -0.1000     7.2634
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__18_/CLK (SDFFNARX1_HVT)                      7.2634 f
  library setup time                                          1.0000           -1.4269     5.8365
  data required time                                                                       5.8365
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8365
  data arrival time                                                                       -5.8491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0126


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613456786/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK (SDFFARX1_HVT)
                                                     0.1120                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/Q (SDFFARX1_HVT)
                                                     0.3562   1.0000            1.3454 &   2.5696 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__14_ (net)
                               5   6.3538 
  I_SDRAM_TOP/I_SDRAM_IF/U11423/A1 (OA22X1_HVT)
                                            0.0676   0.3562   1.0000   0.0434   0.0434 &   2.6130 f
  I_SDRAM_TOP/I_SDRAM_IF/U11423/Y (OA22X1_HVT)       0.2222   1.0000            0.8672 &   3.4802 f
  I_SDRAM_TOP/I_SDRAM_IF/n8124 (net)
                               1   0.7082 
  I_SDRAM_TOP/I_SDRAM_IF/U11424/A2 (AND2X1_HVT)
                                            0.0222   0.2222   1.0000   0.0154   0.0154 &   3.4956 f
  I_SDRAM_TOP/I_SDRAM_IF/U11424/Y (AND2X1_HVT)       0.2360   1.0000            0.4889 &   3.9845 f
  I_SDRAM_TOP/I_SDRAM_IF/n9290 (net)
                               2   3.3515 
  I_SDRAM_TOP/I_SDRAM_IF/U12059/A2 (AO22X1_HVT)
                                            0.0406   0.2360   1.0000   0.0291   0.0292 &   4.0136 f
  I_SDRAM_TOP/I_SDRAM_IF/U12059/Y (AO22X1_HVT)       0.2036   1.0000            0.7102 &   4.7238 f
  I_SDRAM_TOP/I_SDRAM_IF/N735 (net)
                               1   1.8558 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__10_/D (SDFFARX1_LVT)
                                            0.0556   0.2036   1.0000   0.0401   0.0401 &   4.7639 f
  data arrival time                                                                        4.7639

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0580     5.1580
  clock reconvergence pessimism                                                 0.1154     5.2734
  clock uncertainty                                                            -0.1000     5.1734
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__10_/CLK (SDFFARX1_LVT)                        5.1734 r
  library setup time                                          1.0000           -0.4221     4.7513
  data required time                                                                       4.7513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7513
  data arrival time                                                                       -4.7639
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0126


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2174     3.2674
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_/CLK (SDFFNARX1_HVT)
                                                     0.0683                     0.0000     3.2674 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_/Q (SDFFNARX1_HVT)
                                                     0.3527   1.0000            1.2227 &   4.4901 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_652 (net)
                               6   5.8236 
  I_SDRAM_TOP/I_SDRAM_IF/U7736/A2 (AO22X1_HVT)
                                            0.0424   0.3527   1.0000   0.0294   0.0296 &   4.5197 f
  I_SDRAM_TOP/I_SDRAM_IF/U7736/Y (AO22X1_HVT)        0.1805   1.0000            0.7832 &   5.3029 f
  I_SDRAM_TOP/I_SDRAM_IF/n4704 (net)
                               1   1.0993 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41050/A1 (OR2X1_RVT)
                                            0.0208   0.1805   1.0000   0.0144   0.0144 &   5.3173 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41050/Y (OR2X1_RVT)
                                                     0.0754   1.0000            0.3100 &   5.6274 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22148 (net)
                               1   1.0120 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41049/A2 (AO22X1_LVT)
                                            0.0047   0.0754   1.0000   0.0032   0.0033 &   5.6306 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41049/Y (AO22X1_LVT)
                                                     0.0774   1.0000            0.1663 &   5.7969 f
  I_SDRAM_TOP/I_SDRAM_IF/N3054 (net)
                               1   2.0435 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0774   1.0000   0.0000   0.0000 &   5.7969 f
  data arrival time                                                                        5.7969

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0940     7.2440
  clock reconvergence pessimism                                                 0.0834     7.3274
  clock uncertainty                                                            -0.1000     7.2274
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__17_/CLK (SDFFNARX1_HVT)                      7.2274 f
  library setup time                                          1.0000           -1.4431     5.7843
  data required time                                                                       5.7843
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7843
  data arrival time                                                                       -5.7969
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0126


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641257064/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/CLK (SDFFNARX1_HVT)
                                                     0.0657                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__14_/Q (SDFFNARX1_HVT)
                                                     0.3514   1.0000            1.2198 &   4.5446 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_828 (net)
                               5   5.7866 
  I_SDRAM_TOP/I_SDRAM_IF/U8332/A4 (AO22X1_HVT)
                                            0.0531   0.3514   1.0000   0.0370   0.0370 &   4.5816 f
  I_SDRAM_TOP/I_SDRAM_IF/U8332/Y (AO22X1_HVT)        0.1781   1.0000            0.5604 &   5.1420 f
  I_SDRAM_TOP/I_SDRAM_IF/n5202 (net)
                               1   1.0314 
  I_SDRAM_TOP/I_SDRAM_IF/U8334/A1 (OR2X1_HVT)
                                            0.0252   0.1781   1.0000   0.0178   0.0178 &   5.1598 f
  I_SDRAM_TOP/I_SDRAM_IF/U8334/Y (OR2X1_HVT)         0.1918   1.0000            0.5314 &   5.6912 f
  I_SDRAM_TOP/I_SDRAM_IF/n5469 (net)
                               2   2.2886 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41197/A4 (AO22X1_LVT)
                                            0.0110   0.1918   1.0000   0.0076   0.0076 &   5.6988 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41197/Y (AO22X1_LVT)
                                                     0.0574   1.0000            0.1775 &   5.8763 f
  I_SDRAM_TOP/I_SDRAM_IF/N2766 (net)
                               1   1.5897 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0574   1.0000   0.0000   0.0000 &   5.8763 f
  data arrival time                                                                        5.8763

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1487     7.2987
  clock reconvergence pessimism                                                 0.1003     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__14_/CLK (SDFFNARX1_HVT)                       7.2990 f
  library setup time                                          1.0000           -1.4351     5.8638
  data required time                                                                       5.8638
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8638
  data arrival time                                                                       -5.8763
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0125


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640057052/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__6_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__6_/Q (SDFFNARX1_HVT)
                                                     0.3464   1.0000            1.2240 &   4.5501 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_481 (net)
                               5   5.6464 
  I_SDRAM_TOP/I_SDRAM_IF/U9482/A2 (AO22X1_HVT)
                                            0.0297   0.3464   1.0000   0.0206   0.0206 &   4.5708 f
  I_SDRAM_TOP/I_SDRAM_IF/U9482/Y (AO22X1_HVT)        0.1845   1.0000            0.7822 &   5.3530 f
  I_SDRAM_TOP/I_SDRAM_IF/n6298 (net)
                               1   1.2289 
  I_SDRAM_TOP/I_SDRAM_IF/U9484/A1 (OR2X1_RVT)
                                            0.0195   0.1845   1.0000   0.0135   0.0135 &   5.3665 f
  I_SDRAM_TOP/I_SDRAM_IF/U9484/Y (OR2X1_RVT)         0.0857   1.0000            0.3285 &   5.6950 f
  I_SDRAM_TOP/I_SDRAM_IF/n9388 (net)
                               2   2.0451 
  I_SDRAM_TOP/I_SDRAM_IF/U12103/A2 (AO22X1_LVT)
                                            0.0033   0.0857   1.0000   0.0023   0.0023 &   5.6974 f
  I_SDRAM_TOP/I_SDRAM_IF/U12103/Y (AO22X1_LVT)       0.0755   1.0000            0.1753 &   5.8726 f
  I_SDRAM_TOP/I_SDRAM_IF/N3344 (net)
                               1   2.2856 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0755   1.0000   0.0000   0.0000 &   5.8727 f
  data arrival time                                                                        5.8727

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.1028     7.3995
  clock uncertainty                                                            -0.1000     7.2995
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK (SDFFNARX1_HVT)                      7.2995 f
  library setup time                                          1.0000           -1.4391     5.8604
  data required time                                                                       5.8604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8604
  data arrival time                                                                       -5.8727
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0122


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2737     3.3237
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3237 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/Q (SDFFNARX1_HVT)
                                                     0.3530   1.0000            1.2281 &   4.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_949 (net)
                               5   5.8340 
  I_SDRAM_TOP/I_SDRAM_IF/U5987/A2 (AO22X1_HVT)
                                            0.0263   0.3530   1.0000   0.0182   0.0183 &   4.5701 f
  I_SDRAM_TOP/I_SDRAM_IF/U5987/Y (AO22X1_HVT)        0.1770   1.0000            0.7794 &   5.3495 f
  I_SDRAM_TOP/I_SDRAM_IF/n3585 (net)
                               1   0.9843 
  I_SDRAM_TOP/I_SDRAM_IF/U5989/A1 (OR2X1_HVT)
                                            0.0276   0.1770   1.0000   0.0192   0.0192 &   5.3687 f
  I_SDRAM_TOP/I_SDRAM_IF/U5989/Y (OR2X1_HVT)         0.1871   1.0000            0.5272 &   5.8959 f
  I_SDRAM_TOP/I_SDRAM_IF/n4822 (net)
                               2   2.1521 
  I_SDRAM_TOP/I_SDRAM_IF/U7877/A2 (AO22X1_HVT)
                                            0.0153   0.1871   1.0000   0.0106   0.0106 &   5.9065 f
  I_SDRAM_TOP/I_SDRAM_IF/U7877/Y (AO22X1_HVT)        0.1939   1.0000            0.6593 &   6.5658 f
  I_SDRAM_TOP/I_SDRAM_IF/N2582 (net)
                               1   1.5457 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__20_/D (SDFFNARX1_RVT)
                                            0.0126   0.1939   1.0000   0.0087   0.0087 &   6.5745 f
  data arrival time                                                                        6.5745

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0894     7.3857
  clock uncertainty                                                            -0.1000     7.2857
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__20_/CLK (SDFFNARX1_RVT)                       7.2857 f
  library setup time                                          1.0000           -0.7233     6.5623
  data required time                                                                       6.5623
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5623
  data arrival time                                                                       -6.5745
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0122


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2754     3.3254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3254 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__24_/Q (SDFFNARX1_HVT)
                                                     0.3094   1.0000            1.1966 &   4.5220 f
  I_SDRAM_TOP/I_SDRAM_IF/n17489 (net)
                               5   4.6026 
  I_SDRAM_TOP/I_SDRAM_IF/U9203/A1 (OA22X1_HVT)
                                            0.0564   0.3094   1.0000   0.0396   0.0396 &   4.5617 f
  I_SDRAM_TOP/I_SDRAM_IF/U9203/Y (OA22X1_HVT)        0.2250   1.0000            0.8318 &   5.3935 f
  I_SDRAM_TOP/I_SDRAM_IF/n5994 (net)
                               1   0.7879 
  I_SDRAM_TOP/I_SDRAM_IF/U9204/A2 (AND2X1_RVT)
                                            0.0175   0.2250   1.0000   0.0121   0.0121 &   5.4056 f
  I_SDRAM_TOP/I_SDRAM_IF/U9204/Y (AND2X1_RVT)        0.0802   1.0000            0.3026 &   5.7082 f
  I_SDRAM_TOP/I_SDRAM_IF/n6143 (net)
                               2   1.5583 
  I_SDRAM_TOP/I_SDRAM_IF/U9209/A1 (AO22X1_LVT)
                                            0.0113   0.0802   1.0000   0.0080   0.0080 &   5.7162 f
  I_SDRAM_TOP/I_SDRAM_IF/U9209/Y (AO22X1_LVT)        0.0742   1.0000            0.1548 &   5.8710 f
  I_SDRAM_TOP/I_SDRAM_IF/N3433 (net)
                               1   0.9914 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0000 &   5.8710 f
  data arrival time                                                                        5.8710

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1466     7.2966
  clock reconvergence pessimism                                                 0.1025     7.3990
  clock uncertainty                                                            -0.1000     7.2990
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/CLK (SDFFNARX1_HVT)                      7.2990 f
  library setup time                                          1.0000           -1.4401     5.8590
  data required time                                                                       5.8590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8590
  data arrival time                                                                       -5.8710
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0121


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641557067/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2697     3.3197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/Q (SDFFNARX1_HVT)
                                                     0.2190   1.0000            1.1304 &   4.4500 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1015] (net)
                               2   1.8269 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88_1507/A (NBUFFX4_LVT)
                                            0.0000   0.2190   1.0000   0.0000   0.0000 &   4.4501 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88_1507/Y (NBUFFX4_LVT)
                                                     0.0655   1.0000            0.2115 &   4.6615 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_938 (net)
                               4   3.4702 
  I_SDRAM_TOP/I_SDRAM_IF/U7333/A2 (AO22X1_HVT)
                                            0.0000   0.0655   1.0000   0.0000   0.0000 &   4.6616 f
  I_SDRAM_TOP/I_SDRAM_IF/U7333/Y (AO22X1_HVT)        0.1717   1.0000            0.5344 &   5.1959 f
  I_SDRAM_TOP/I_SDRAM_IF/n4406 (net)
                               1   0.8284 
  I_SDRAM_TOP/I_SDRAM_IF/U7334/A2 (OR2X1_HVT)
                                            0.0345   0.1717   1.0000   0.0243   0.0243 &   5.2202 f
  I_SDRAM_TOP/I_SDRAM_IF/U7334/Y (OR2X1_HVT)         0.1645   1.0000            0.4416 &   5.6618 f
  I_SDRAM_TOP/I_SDRAM_IF/n4415 (net)
                               2   1.4407 
  I_SDRAM_TOP/I_SDRAM_IF/U7338/A2 (AO22X1_LVT)
                                            0.0052   0.1645   1.0000   0.0036   0.0036 &   5.6654 f
  I_SDRAM_TOP/I_SDRAM_IF/U7338/Y (AO22X1_LVT)        0.0510   1.0000            0.2178 &   5.8832 f
  I_SDRAM_TOP/I_SDRAM_IF/N2481 (net)
                               1   0.9610 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__14_/D (SDFFNARX1_HVT)
                                            0.0000   0.0510   1.0000   0.0000   0.0000 &   5.8832 f
  data arrival time                                                                        5.8832

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1445     7.2945
  clock reconvergence pessimism                                                 0.0992     7.3937
  clock uncertainty                                                            -0.1000     7.2937
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__14_/CLK (SDFFNARX1_HVT)                       7.2937 f
  library setup time                                          1.0000           -1.4225     5.8712
  data required time                                                                       5.8712
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8712
  data arrival time                                                                       -5.8832
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0120


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_/Q (SDFFNARX1_HVT)
                                                     0.3331   1.0000            1.2062 &   4.5332 f
  I_SDRAM_TOP/I_SDRAM_IF/n1753 (net)
                               5   5.2717 
  I_SDRAM_TOP/I_SDRAM_IF/U5887/A2 (AO22X1_HVT)
                                            0.0236   0.3331   1.0000   0.0163   0.0164 &   4.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/U5887/Y (AO22X1_HVT)        0.2044   1.0000            0.7928 &   5.3424 f
  I_SDRAM_TOP/I_SDRAM_IF/n3535 (net)
                               1   1.8761 
  I_SDRAM_TOP/I_SDRAM_IF/U5888/A2 (OR2X1_RVT)
                                            0.0710   0.2044   1.0000   0.0512   0.0512 &   5.3936 f
  I_SDRAM_TOP/I_SDRAM_IF/U5888/Y (OR2X1_RVT)         0.0831   1.0000            0.2815 &   5.6751 f
  I_SDRAM_TOP/I_SDRAM_IF/n9151 (net)
                               2   1.7564 
  I_SDRAM_TOP/I_SDRAM_IF/U5893/A2 (AO22X1_LVT)
                                            0.0073   0.0831   1.0000   0.0051   0.0051 &   5.6802 f
  I_SDRAM_TOP/I_SDRAM_IF/U5893/Y (AO22X1_LVT)        0.0694   1.0000            0.1656 &   5.8458 f
  I_SDRAM_TOP/I_SDRAM_IF/N3440 (net)
                               1   1.3946 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_/D (SDFFNARX1_HVT)
                                            0.0103   0.0694   1.0000   0.0073   0.0073 &   5.8531 f
  data arrival time                                                                        5.8531

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1450     7.2950
  clock reconvergence pessimism                                                 0.0801     7.3751
  clock uncertainty                                                            -0.1000     7.2751
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__23_/CLK (SDFFNARX1_HVT)                      7.2751 f
  library setup time                                          1.0000           -1.4339     5.8412
  data required time                                                                       5.8412
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8412
  data arrival time                                                                       -5.8531
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0119


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641957071/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2526     3.3026
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3026 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__2_/Q (SDFFNARX1_HVT)
                                                     0.3210   1.0000            1.2072 &   4.5098 f
  I_SDRAM_TOP/I_SDRAM_IF/n1771 (net)
                               5   4.9324 
  I_SDRAM_TOP/I_SDRAM_IF/U8339/A2 (AO22X1_HVT)
                                            0.0491   0.3210   1.0000   0.0334   0.0335 &   4.5433 f
  I_SDRAM_TOP/I_SDRAM_IF/U8339/Y (AO22X1_HVT)        0.1983   1.0000            0.7759 &   5.3192 f
  I_SDRAM_TOP/I_SDRAM_IF/n5206 (net)
                               1   1.6792 
  I_SDRAM_TOP/I_SDRAM_IF/U8341/A1 (OR2X1_RVT)
                                            0.0159   0.1983   1.0000   0.0110   0.0110 &   5.3302 f
  I_SDRAM_TOP/I_SDRAM_IF/U8341/Y (OR2X1_RVT)         0.0811   1.0000            0.3334 &   5.6636 f
  I_SDRAM_TOP/I_SDRAM_IF/n5209 (net)
                               2   1.6283 
  I_SDRAM_TOP/I_SDRAM_IF/U8345/A2 (AO22X1_LVT)
                                            0.0034   0.0811   1.0000   0.0023   0.0023 &   5.6660 f
  I_SDRAM_TOP/I_SDRAM_IF/U8345/Y (AO22X1_LVT)        0.0844   1.0000            0.1757 &   5.8417 f
  I_SDRAM_TOP/I_SDRAM_IF/N3878 (net)
                               1   2.7836 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0844   1.0000   0.0000   0.0001 &   5.8418 f
  data arrival time                                                                        5.8418

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1238     7.2738
  clock reconvergence pessimism                                                 0.0992     7.3730
  clock uncertainty                                                            -0.1000     7.2730
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__18_/CLK (SDFFNARX1_HVT)                      7.2730 f
  library setup time                                          1.0000           -1.4431     5.8299
  data required time                                                                       5.8299
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8299
  data arrival time                                                                       -5.8418
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0119


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2734     3.3234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.3234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/Q (SDFFNARX1_HVT)
                                                     0.3686   1.0000            1.2381 &   4.5615 f
  I_SDRAM_TOP/I_SDRAM_IF/n17390 (net)
                               5   6.2729 
  I_SDRAM_TOP/I_SDRAM_IF/U6191/A2 (AO22X1_HVT)
                                            0.0443   0.3686   1.0000   0.0300   0.0300 &   4.5916 f
  I_SDRAM_TOP/I_SDRAM_IF/U6191/Y (AO22X1_HVT)        0.1799   1.0000            0.7958 &   5.3874 f
  I_SDRAM_TOP/I_SDRAM_IF/n3703 (net)
                               1   1.0759 
  I_SDRAM_TOP/I_SDRAM_IF/U6193/A1 (OR2X1_RVT)
                                            0.0170   0.1799   1.0000   0.0118   0.0118 &   5.3992 f
  I_SDRAM_TOP/I_SDRAM_IF/U6193/Y (OR2X1_RVT)         0.0973   1.0000            0.3364 &   5.7356 f
  I_SDRAM_TOP/I_SDRAM_IF/n5033 (net)
                               2   3.0171 
  I_SDRAM_TOP/I_SDRAM_IF/U6194/A4 (AO22X1_LVT)
                                            0.0000   0.0973   1.0000   0.0000   0.0000 &   5.7357 f
  I_SDRAM_TOP/I_SDRAM_IF/U6194/Y (AO22X1_LVT)        0.0581   1.0000            0.1272 &   5.8629 f
  I_SDRAM_TOP/I_SDRAM_IF/N3104 (net)
                               1   1.2860 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0581   1.0000   0.0000   0.0000 &   5.8629 f
  data arrival time                                                                        5.8629

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0894     7.3843
  clock uncertainty                                                            -0.1000     7.2843
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__4_/CLK (SDFFNARX1_HVT)                       7.2843 f
  library setup time                                          1.0000           -1.4332     5.8510
  data required time                                                                       5.8510
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8510
  data arrival time                                                                       -5.8629
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0119


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2766     3.3266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/Q (SDFFNARX1_HVT)
                                                     0.3041   1.0000            1.2009 &   4.5274 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_473 (net)
                               5   4.4555 
  I_SDRAM_TOP/I_SDRAM_IF/U10564/A1 (OA22X1_HVT)
                                            0.0596   0.3041   1.0000   0.0428   0.0428 &   4.5702 f
  I_SDRAM_TOP/I_SDRAM_IF/U10564/Y (OA22X1_HVT)       0.2322   1.0000            0.8379 &   5.4082 f
  I_SDRAM_TOP/I_SDRAM_IF/n7183 (net)
                               1   0.9936 
  I_SDRAM_TOP/I_SDRAM_IF/U10565/A2 (AND2X1_LVT)
                                            0.0211   0.2322   1.0000   0.0146   0.0146 &   5.4228 f
  I_SDRAM_TOP/I_SDRAM_IF/U10565/Y (AND2X1_LVT)       0.0667   1.0000            0.2187 &   5.6415 f
  I_SDRAM_TOP/I_SDRAM_IF/n8520 (net)
                               2   2.7576 
  I_SDRAM_TOP/I_SDRAM_IF/U10566/A4 (AO22X1_RVT)
                                            0.0043   0.0667   1.0000   0.0030   0.0030 &   5.6445 f
  I_SDRAM_TOP/I_SDRAM_IF/U10566/Y (AO22X1_RVT)       0.0870   1.0000            0.2006 &   5.8451 f
  I_SDRAM_TOP/I_SDRAM_IF/N3412 (net)
                               1   1.0115 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/D (SDFFNARX1_HVT)
                                            0.0093   0.0870   1.0000   0.0064   0.0064 &   5.8516 f
  data arrival time                                                                        5.8516

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0870     7.3834
  clock uncertainty                                                            -0.1000     7.2834
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/CLK (SDFFNARX1_HVT)                      7.2834 f
  library setup time                                          1.0000           -1.4435     5.8398
  data required time                                                                       5.8398
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8398
  data arrival time                                                                       -5.8516
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0117


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2748     3.3248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/CLK (SDFFNARX1_HVT)
                                                     0.0713                     0.0000     3.3248 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__24_/Q (SDFFNARX1_HVT)
                                                     0.3505   1.0000            1.2235 &   4.5484 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_367 (net)
                               5   5.7634 
  I_SDRAM_TOP/I_SDRAM_IF/U7499/A2 (AO22X1_HVT)
                                            0.0351   0.3505   1.0000   0.0243   0.0244 &   4.5727 f
  I_SDRAM_TOP/I_SDRAM_IF/U7499/Y (AO22X1_HVT)        0.1806   1.0000            0.7814 &   5.3541 f
  I_SDRAM_TOP/I_SDRAM_IF/n4522 (net)
                               1   1.1007 
  I_SDRAM_TOP/I_SDRAM_IF/U7501/A1 (OR2X1_RVT)
                                            0.0262   0.1806   1.0000   0.0186   0.0186 &   5.3727 f
  I_SDRAM_TOP/I_SDRAM_IF/U7501/Y (OR2X1_RVT)         0.0870   1.0000            0.3268 &   5.6995 f
  I_SDRAM_TOP/I_SDRAM_IF/n4906 (net)
                               2   2.1652 
  I_SDRAM_TOP/I_SDRAM_IF/U7981/A2 (AO22X1_LVT)
                                            0.0000   0.0870   1.0000   0.0000   0.0000 &   5.6996 f
  I_SDRAM_TOP/I_SDRAM_IF/U7981/Y (AO22X1_LVT)        0.0756   1.0000            0.1610 &   5.8605 f
  I_SDRAM_TOP/I_SDRAM_IF/N3595 (net)
                               1   0.6984 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0756   1.0000   0.0000   0.0000 &   5.8605 f
  data arrival time                                                                        5.8605

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1479     7.2979
  clock reconvergence pessimism                                                 0.0894     7.3873
  clock uncertainty                                                            -0.1000     7.2873
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__20_/CLK (SDFFNARX1_HVT)                      7.2873 f
  library setup time                                          1.0000           -1.4384     5.8489
  data required time                                                                       5.8489
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8489
  data arrival time                                                                       -5.8605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0117


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2685     3.3185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/Q (SDFFNARX1_HVT)
                                                     0.2188   1.0000            1.1301 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1086] (net)
                               2   1.8213 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_89_2192/A (NBUFFX2_RVT)
                                            0.0000   0.2188   1.0000   0.0000   0.0000 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_89_2192/Y (NBUFFX2_RVT)
                                                     0.0906   1.0000            0.2823 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1623 (net)
                               4   4.6579 
  I_SDRAM_TOP/I_SDRAM_IF/U11975/A2 (AO22X1_HVT)
                                            0.0000   0.0906   1.0000   0.0000   0.0000 &   4.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/U11975/Y (AO22X1_HVT)       0.2021   1.0000            0.5892 &   5.3202 f
  I_SDRAM_TOP/I_SDRAM_IF/n9088 (net)
                               1   1.8202 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40789/A2 (OR2X1_RVT)
                                            0.0158   0.2021   1.0000   0.0110   0.0110 &   5.3312 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40789/Y (OR2X1_RVT)
                                                     0.0833   1.0000            0.2806 &   5.6118 f
  I_SDRAM_TOP/I_SDRAM_IF/n9215 (net)
                               2   1.7829 
  I_SDRAM_TOP/I_SDRAM_IF/U11977/A4 (AO22X2_LVT)
                                            0.0091   0.0833   1.0000   0.0063   0.0063 &   5.6181 f
  I_SDRAM_TOP/I_SDRAM_IF/U11977/Y (AO22X2_LVT)       0.1074   1.0000            0.1687 &   5.7869 f
  I_SDRAM_TOP/I_SDRAM_IF/N2346 (net)
                               1  10.5463 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.1075   1.0000   0.0000   0.0008 &   5.7877 f
  data arrival time                                                                        5.7877

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1067     7.2567
  clock reconvergence pessimism                                                 0.0696     7.3263
  clock uncertainty                                                            -0.1000     7.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__6_/CLK (SDFFNARX1_HVT)                        7.2263 f
  library setup time                                          1.0000           -1.4502     5.7761
  data required time                                                                       5.7761
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7761
  data arrival time                                                                       -5.7877
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0116


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2180     3.2680
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/CLK (SDFFNARX1_HVT)
                                                     0.0681                     0.0000     3.2680 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/Q (SDFFNARX1_HVT)
                                                     0.3125   1.0000            1.1963 &   4.4642 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_598 (net)
                               5   4.6912 
  I_SDRAM_TOP/I_SDRAM_IF/U6902/A2 (AO22X1_HVT)
                                            0.0282   0.3125   1.0000   0.0195   0.0195 &   4.4837 f
  I_SDRAM_TOP/I_SDRAM_IF/U6902/Y (AO22X1_HVT)        0.1788   1.0000            0.7475 &   5.2312 f
  I_SDRAM_TOP/I_SDRAM_IF/n4131 (net)
                               1   1.0485 
  I_SDRAM_TOP/I_SDRAM_IF/U6903/A2 (OR2X1_RVT)
                                            0.0344   0.1788   1.0000   0.0247   0.0247 &   5.2560 f
  I_SDRAM_TOP/I_SDRAM_IF/U6903/Y (OR2X1_RVT)         0.0854   1.0000            0.2704 &   5.5263 f
  I_SDRAM_TOP/I_SDRAM_IF/n4622 (net)
                               2   2.0295 
  I_SDRAM_TOP/I_SDRAM_IF/U6907/A2 (AO22X1_RVT)
                                            0.0053   0.0854   1.0000   0.0037   0.0037 &   5.5300 f
  I_SDRAM_TOP/I_SDRAM_IF/U6907/Y (AO22X1_RVT)        0.0863   1.0000            0.3065 &   5.8365 f
  I_SDRAM_TOP/I_SDRAM_IF/N3133 (net)
                               1   0.9590 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0863   1.0000   0.0000   0.0000 &   5.8365 f
  data arrival time                                                                        5.8365

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1466     7.2966
  clock reconvergence pessimism                                                 0.0696     7.3662
  clock uncertainty                                                            -0.1000     7.2662
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__1_/CLK (SDFFNARX1_HVT)                       7.2662 f
  library setup time                                          1.0000           -1.4411     5.8250
  data required time                                                                       5.8250
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8250
  data arrival time                                                                       -5.8365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0115


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2685     3.3185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__14_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__14_/Q (SDFFNARX1_HVT)
                                                     0.3366   1.0000            1.2264 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/n17732 (net)
                               5   5.3732 
  I_SDRAM_TOP/I_SDRAM_IF/U11944/A2 (AO22X1_RVT)
                                            0.0000   0.3366   1.0000   0.0000   0.0000 &   4.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/U11944/Y (AO22X1_RVT)       0.0819   1.0000            0.4979 &   5.0429 f
  I_SDRAM_TOP/I_SDRAM_IF/n9031 (net)
                               1   0.6219 
  I_SDRAM_TOP/I_SDRAM_IF/U11946/A1 (OR2X1_HVT)
                                            0.0000   0.0819   1.0000   0.0000   0.0000 &   5.0429 f
  I_SDRAM_TOP/I_SDRAM_IF/U11946/Y (OR2X1_HVT)        0.1749   1.0000            0.4372 &   5.4800 f
  I_SDRAM_TOP/I_SDRAM_IF/n9153 (net)
                               2   1.7767 
  I_SDRAM_TOP/I_SDRAM_IF/U11950/A2 (AO22X2_LVT)
                                            0.0472   0.1749   1.0000   0.0340   0.0340 &   5.5140 f
  I_SDRAM_TOP/I_SDRAM_IF/U11950/Y (AO22X2_LVT)       0.0844   1.0000            0.2816 &   5.7956 f
  I_SDRAM_TOP/I_SDRAM_IF/N2370 (net)
                               1  10.3244 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__30_/D (SDFFNARX1_HVT)
                                            0.0022   0.0845   1.0000   0.0015   0.0023 &   5.7979 f
  data arrival time                                                                        5.7979

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1067     7.2567
  clock reconvergence pessimism                                                 0.0696     7.3263
  clock uncertainty                                                            -0.1000     7.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__30_/CLK (SDFFNARX1_HVT)                       7.2263 f
  library setup time                                          1.0000           -1.4399     5.7864
  data required time                                                                       5.7864
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7864
  data arrival time                                                                       -5.7979
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0115


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2227     1.2227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/CLK (SDFFARX1_HVT)
                                                     0.1263                     0.0000     1.2227 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/Q (SDFFARX1_HVT)
                                                     0.3418   1.0000            1.3471 &   2.5697 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_25__31_ (net)
                               5   5.9605 
  I_SDRAM_TOP/I_SDRAM_IF/U12052/A2 (AO22X1_HVT)
                                            0.0217   0.3418   1.0000   0.0151   0.0151 &   2.5849 f
  I_SDRAM_TOP/I_SDRAM_IF/U12052/Y (AO22X1_HVT)       0.1705   1.0000            0.7616 &   3.3465 f
  I_SDRAM_TOP/I_SDRAM_IF/n9272 (net)
                               1   0.7877 
  I_SDRAM_TOP/I_SDRAM_IF/U12053/A2 (OR2X1_HVT)
                                            0.0000   0.1705   1.0000   0.0000   0.0000 &   3.3465 f
  I_SDRAM_TOP/I_SDRAM_IF/U12053/Y (OR2X1_HVT)        0.1899   1.0000            0.4627 &   3.8092 f
  I_SDRAM_TOP/I_SDRAM_IF/n9493 (net)
                               2   2.2363 
  I_SDRAM_TOP/I_SDRAM_IF/U12135/A2 (AO22X1_HVT)
                                            0.0136   0.1899   1.0000   0.0094   0.0094 &   3.8187 f
  I_SDRAM_TOP/I_SDRAM_IF/U12135/Y (AO22X1_HVT)       0.1877   1.0000            0.6549 &   4.4736 f
  I_SDRAM_TOP/I_SDRAM_IF/N1607 (net)
                               1   1.3435 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/D (SDFFARX1_RVT)
                                            0.0224   0.1877   1.0000   0.0155   0.0156 &   4.4892 f
  data arrival time                                                                        4.4892

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0557     5.1557
  clock reconvergence pessimism                                                 0.0975     5.2532
  clock uncertainty                                                            -0.1000     5.1532
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/CLK (SDFFARX1_RVT)                       5.1532 r
  library setup time                                          1.0000           -0.6755     4.4777
  data required time                                                                       4.4777
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4777
  data arrival time                                                                       -4.4892
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0115


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__6_/CLK (SDFFARX1_RVT)
                                                     0.1112                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__6_/Q (SDFFARX1_RVT)
                                                     0.1322   1.0000            0.5772 &   1.7968 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__6_ (net)
                               5   5.3853 
  I_SDRAM_TOP/I_SDRAM_IF/U3230/A2 (AO22X1_HVT)
                                            0.0140   0.1322   1.0000   0.0097   0.0097 &   1.8066 f
  I_SDRAM_TOP/I_SDRAM_IF/U3230/Y (AO22X1_HVT)        0.1653   1.0000            0.5798 &   2.3864 f
  I_SDRAM_TOP/I_SDRAM_IF/n1368 (net)
                               1   0.6223 
  I_SDRAM_TOP/I_SDRAM_IF/U3232/A1 (OR2X1_HVT)
                                            0.0000   0.1653   1.0000   0.0000   0.0000 &   2.3864 f
  I_SDRAM_TOP/I_SDRAM_IF/U3232/Y (OR2X1_HVT)         0.2245   1.0000            0.5433 &   2.9297 f
  I_SDRAM_TOP/I_SDRAM_IF/n2253 (net)
                               2   3.2460 
  I_SDRAM_TOP/I_SDRAM_IF/U4225/A2 (AO22X1_HVT)
                                            0.0236   0.2245   1.0000   0.0164   0.0164 &   2.9461 f
  I_SDRAM_TOP/I_SDRAM_IF/U4225/Y (AO22X1_HVT)        0.2290   1.0000            0.7226 &   3.6687 f
  I_SDRAM_TOP/I_SDRAM_IF/N1072 (net)
                               1   2.6403 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/D (SDFFARX2_HVT)
                                            0.0224   0.2290   1.0000   0.0155   0.0155 &   3.6842 f
  data arrival time                                                                        3.6842

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/CLK (SDFFARX2_HVT)                       5.1174 r
  library setup time                                          1.0000           -1.4446     3.6728
  data required time                                                                       3.6728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6728
  data arrival time                                                                       -3.6842
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0114


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2241     1.2241
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__13_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2241 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__13_/Q (SDFFARX1_HVT)
                                                     0.2827   1.0000            1.2953 &   2.5195 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__13_ (net)
                               5   4.3213 
  I_SDRAM_TOP/I_SDRAM_IF/U4467/A2 (AO22X1_HVT)
                                            0.0185   0.2827   1.0000   0.0128   0.0128 &   2.5323 f
  I_SDRAM_TOP/I_SDRAM_IF/U4467/Y (AO22X1_HVT)        0.1805   1.0000            0.7243 &   3.2565 f
  I_SDRAM_TOP/I_SDRAM_IF/n2459 (net)
                               1   1.1084 
  I_SDRAM_TOP/I_SDRAM_IF/U4469/A1 (OR2X1_HVT)
                                            0.0285   0.1805   1.0000   0.0203   0.0203 &   3.2769 f
  I_SDRAM_TOP/I_SDRAM_IF/U4469/Y (OR2X1_HVT)         0.2076   1.0000            0.5445 &   3.8214 f
  I_SDRAM_TOP/I_SDRAM_IF/n3183 (net)
                               2   2.7556 
  I_SDRAM_TOP/I_SDRAM_IF/U4474/A2 (AO22X1_HVT)
                                            0.0335   0.2076   1.0000   0.0233   0.0233 &   3.8447 f
  I_SDRAM_TOP/I_SDRAM_IF/U4474/Y (AO22X1_HVT)        0.1734   1.0000            0.6531 &   4.4978 f
  I_SDRAM_TOP/I_SDRAM_IF/N976 (net)
                               1   0.8824 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__29_/D (SDFFARX1_RVT)
                                            0.0067   0.1734   1.0000   0.0046   0.0046 &   4.5024 f
  data arrival time                                                                        4.5024

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0616     5.1616
  clock reconvergence pessimism                                                 0.0976     5.2592
  clock uncertainty                                                            -0.1000     5.1592
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__29_/CLK (SDFFARX1_RVT)                       5.1592 r
  library setup time                                          1.0000           -0.6680     4.4912
  data required time                                                                       4.4912
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4912
  data arrival time                                                                       -4.5024
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0113


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2708     3.3208
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3208 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_/Q (SDFFNARX1_HVT)
                                                     0.3287   1.0000            1.2171 &   4.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_191 (net)
                               5   5.1487 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41163/A2 (AO22X1_HVT)
                                            0.0000   0.3287   1.0000   0.0000   0.0000 &   4.5378 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41163/Y (AO22X1_HVT)
                                                     0.1772   1.0000            0.7593 &   5.2971 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22191 (net)
                               1   0.9943 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41162/A1 (OR2X1_RVT)
                                            0.0253   0.1772   1.0000   0.0179   0.0179 &   5.3150 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41162/Y (OR2X1_RVT)
                                                     0.1017   1.0000            0.3391 &   5.6541 f
  I_SDRAM_TOP/I_SDRAM_IF/n3710 (net)
                               2   3.4189 
  I_SDRAM_TOP/I_SDRAM_IF/U5783/A4 (AO22X1_LVT)
                                            0.0112   0.1017   1.0000   0.0078   0.0078 &   5.6619 f
  I_SDRAM_TOP/I_SDRAM_IF/U5783/Y (AO22X1_LVT)        0.0734   1.0000            0.1341 &   5.7960 f
  I_SDRAM_TOP/I_SDRAM_IF/N3881 (net)
                               1   1.7685 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__21_/D (SDFFNARX1_HVT)
                                            0.0113   0.0734   1.0000   0.0080   0.0080 &   5.8040 f
  data arrival time                                                                        5.8040

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1053     7.2553
  clock reconvergence pessimism                                                 0.0696     7.3249
  clock uncertainty                                                            -0.1000     7.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__21_/CLK (SDFFNARX1_HVT)                      7.2249 f
  library setup time                                          1.0000           -1.4320     5.7929
  data required time                                                                       5.7929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7929
  data arrival time                                                                       -5.8040
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0112


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2288     1.2288
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__27_/CLK (SDFFARX1_RVT)
                                                     0.1324                     0.0000     1.2288 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__27_/Q (SDFFARX1_RVT)
                                                     0.1368   1.0000            0.5941 &   1.8230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__27_ (net)
                               5   5.7327 
  I_SDRAM_TOP/I_SDRAM_IF/U3599/A2 (AO22X1_HVT)
                                            0.0000   0.1368   1.0000   0.0000   0.0000 &   1.8230 f
  I_SDRAM_TOP/I_SDRAM_IF/U3599/Y (AO22X1_HVT)        0.1916   1.0000            0.6154 &   2.4384 f
  I_SDRAM_TOP/I_SDRAM_IF/n1639 (net)
                               1   1.4748 
  I_SDRAM_TOP/I_SDRAM_IF/U3601/A1 (OR2X1_HVT)
                                            0.0336   0.1916   1.0000   0.0241   0.0241 &   2.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/U3601/Y (OR2X1_HVT)         0.1984   1.0000            0.5474 &   3.0100 f
  I_SDRAM_TOP/I_SDRAM_IF/n2688 (net)
                               2   2.4846 
  I_SDRAM_TOP/I_SDRAM_IF/U4693/A2 (AO22X1_HVT)
                                            0.0116   0.1984   1.0000   0.0081   0.0081 &   3.0180 f
  I_SDRAM_TOP/I_SDRAM_IF/U4693/Y (AO22X1_HVT)        0.2241   1.0000            0.6971 &   3.7152 f
  I_SDRAM_TOP/I_SDRAM_IF/N558 (net)
                               1   2.4932 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/D (SDFFARX1_HVT)
                                            0.0393   0.2241   1.0000   0.0277   0.0278 &   3.7429 f
  data arrival time                                                                        3.7429

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0564     5.1564
  clock reconvergence pessimism                                                 0.0929     5.2493
  clock uncertainty                                                            -0.1000     5.1493
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/CLK (SDFFARX1_HVT)                        5.1493 r
  library setup time                                          1.0000           -1.4175     3.7319
  data required time                                                                       3.7319
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7319
  data arrival time                                                                       -3.7429
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2726     3.3226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/Q (SDFFNARX1_HVT)
                                                     0.3452   1.0000            1.2114 &   4.5339 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_810 (net)
                               5   5.6141 
  I_SDRAM_TOP/I_SDRAM_IF/U8483/A2 (AO22X1_HVT)
                                            0.0000   0.3452   1.0000   0.0000   0.0000 &   4.5340 f
  I_SDRAM_TOP/I_SDRAM_IF/U8483/Y (AO22X1_HVT)        0.1998   1.0000            0.7980 &   5.3320 f
  I_SDRAM_TOP/I_SDRAM_IF/n5318 (net)
                               1   1.7267 
  I_SDRAM_TOP/I_SDRAM_IF/U8484/A2 (OR2X1_RVT)
                                            0.0236   0.1998   1.0000   0.0163   0.0164 &   5.3484 f
  I_SDRAM_TOP/I_SDRAM_IF/U8484/Y (OR2X1_RVT)         0.0807   1.0000            0.2758 &   5.6241 f
  I_SDRAM_TOP/I_SDRAM_IF/n5770 (net)
                               2   1.5589 
  I_SDRAM_TOP/I_SDRAM_IF/U8488/A2 (AO22X1_LVT)
                                            0.0036   0.0807   1.0000   0.0025   0.0025 &   5.6266 f
  I_SDRAM_TOP/I_SDRAM_IF/U8488/Y (AO22X1_LVT)        0.0570   1.0000            0.1654 &   5.7920 f
  I_SDRAM_TOP/I_SDRAM_IF/N2832 (net)
                               1   1.5427 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000 &   5.7920 f
  data arrival time                                                                        5.7920

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0948     7.2448
  clock reconvergence pessimism                                                 0.0696     7.3144
  clock uncertainty                                                            -0.1000     7.2144
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__17_/CLK (SDFFNARX1_HVT)                      7.2144 f
  library setup time                                          1.0000           -1.4335     5.7810
  data required time                                                                       5.7810
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7810
  data arrival time                                                                       -5.7920
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0110


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2248     1.2248
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/CLK (SDFFARX1_HVT)
                                                     0.1308                     0.0000     1.2248 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/Q (SDFFARX1_HVT)
                                                     0.2992   1.0000            1.3243 &   2.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__20_ (net)
                               5   4.7869 
  I_SDRAM_TOP/I_SDRAM_IF/U3249/A2 (AO22X1_HVT)
                                            0.0000   0.2992   1.0000   0.0000   0.0000 &   2.5491 f
  I_SDRAM_TOP/I_SDRAM_IF/U3249/Y (AO22X1_HVT)        0.2118   1.0000            0.7711 &   3.3203 f
  I_SDRAM_TOP/I_SDRAM_IF/n1382 (net)
                               1   2.1108 
  I_SDRAM_TOP/I_SDRAM_IF/U3251/A1 (OR2X1_HVT)
                                            0.0361   0.2118   1.0000   0.0253   0.0253 &   3.3456 f
  I_SDRAM_TOP/I_SDRAM_IF/U3251/Y (OR2X1_HVT)         0.1670   1.0000            0.5389 &   3.8845 f
  I_SDRAM_TOP/I_SDRAM_IF/n2712 (net)
                               2   1.5196 
  I_SDRAM_TOP/I_SDRAM_IF/U3255/A2 (AO22X1_HVT)
                                            0.0106   0.1670   1.0000   0.0073   0.0073 &   3.8919 f
  I_SDRAM_TOP/I_SDRAM_IF/U3255/Y (AO22X1_HVT)        0.1677   1.0000            0.6119 &   4.5037 f
  I_SDRAM_TOP/I_SDRAM_IF/N1299 (net)
                               1   0.7018 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/D (SDFFARX1_RVT)
                                            0.0000   0.1677   1.0000   0.0000   0.0000 &   4.5037 f
  data arrival time                                                                        4.5037

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0566     5.1566
  clock reconvergence pessimism                                                 0.0929     5.2495
  clock uncertainty                                                            -0.1000     5.1495
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/CLK (SDFFARX1_RVT)                        5.1495 r
  library setup time                                          1.0000           -0.6568     4.4928
  data required time                                                                       4.4928
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4928
  data arrival time                                                                       -4.5037
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0110


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2292     1.2292
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__25_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2292 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__25_/Q (SDFFARX1_HVT)
                                                     0.3443   1.0000            1.3456 &   2.5748 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__25_ (net)
                               5   6.0277 
  I_SDRAM_TOP/I_SDRAM_IF/U3052/A1 (OA22X1_HVT)
                                            0.0000   0.3443   1.0000   0.0000   0.0001 &   2.5748 f
  I_SDRAM_TOP/I_SDRAM_IF/U3052/Y (OA22X1_HVT)        0.2287   1.0000            0.8665 &   3.4414 f
  I_SDRAM_TOP/I_SDRAM_IF/n1264 (net)
                               1   0.8911 
  I_SDRAM_TOP/I_SDRAM_IF/U3053/A2 (AND2X1_HVT)
                                            0.0204   0.2287   1.0000   0.0142   0.0142 &   3.4555 f
  I_SDRAM_TOP/I_SDRAM_IF/U3053/Y (AND2X1_HVT)        0.1659   1.0000            0.4386 &   3.8942 f
  I_SDRAM_TOP/I_SDRAM_IF/n2940 (net)
                               2   1.2992 
  I_SDRAM_TOP/I_SDRAM_IF/U4970/A2 (AO22X1_HVT)
                                            0.0000   0.1659   1.0000   0.0000   0.0000 &   3.8942 f
  I_SDRAM_TOP/I_SDRAM_IF/U4970/Y (AO22X1_HVT)        0.1714   1.0000            0.6159 &   4.5101 f
  I_SDRAM_TOP/I_SDRAM_IF/N1498 (net)
                               1   0.8184 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__13_/D (SDFFARX1_RVT)
                                            0.0000   0.1714   1.0000   0.0000   0.0000 &   4.5101 f
  data arrival time                                                                        4.5101

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0630     5.1630
  clock reconvergence pessimism                                                 0.0976     5.2606
  clock uncertainty                                                            -0.1000     5.1606
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__13_/CLK (SDFFARX1_RVT)                       5.1606 r
  library setup time                                          1.0000           -0.6614     4.4992
  data required time                                                                       4.4992
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4992
  data arrival time                                                                       -4.5101
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0109


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2763     3.3263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/CLK (SDFFNARX1_HVT)
                                                     0.0836                     0.0000     3.3263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/Q (SDFFNARX1_HVT)
                                                     0.3053   1.0000            1.2035 &   4.5297 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1036] (net)
                               5   4.4914 
  I_SDRAM_TOP/I_SDRAM_IF/U9410/A1 (OA22X1_HVT)
                                            0.0226   0.3053   1.0000   0.0157   0.0157 &   4.5454 f
  I_SDRAM_TOP/I_SDRAM_IF/U9410/Y (OA22X1_HVT)        0.2225   1.0000            0.8248 &   5.3703 f
  I_SDRAM_TOP/I_SDRAM_IF/n6251 (net)
                               1   0.7186 
  I_SDRAM_TOP/I_SDRAM_IF/U9411/A2 (AND2X1_RVT)
                                            0.0000   0.2225   1.0000   0.0000   0.0000 &   5.3703 f
  I_SDRAM_TOP/I_SDRAM_IF/U9411/Y (AND2X1_RVT)        0.0890   1.0000            0.3104 &   5.6807 f
  I_SDRAM_TOP/I_SDRAM_IF/n6447 (net)
                               2   2.2215 
  I_SDRAM_TOP/I_SDRAM_IF/U9415/A2 (AO22X1_LVT)
                                            0.0000   0.0890   1.0000   0.0000   0.0000 &   5.6808 f
  I_SDRAM_TOP/I_SDRAM_IF/U9415/Y (AO22X1_LVT)        0.0670   1.0000            0.1671 &   5.8478 f
  I_SDRAM_TOP/I_SDRAM_IF/N2446 (net)
                               1   1.1086 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0670   1.0000   0.0000   0.0000 &   5.8478 f
  data arrival time                                                                        5.8478

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1403     7.2903
  clock reconvergence pessimism                                                 0.0801     7.3704
  clock uncertainty                                                            -0.1000     7.2704
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/CLK (SDFFNARX1_HVT)                       7.2704 f
  library setup time                                          1.0000           -1.4334     5.8370
  data required time                                                                       5.8370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8370
  data arrival time                                                                       -5.8478
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0109


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613556787/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2249     1.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__21_/CLK (SDFFARX2_HVT)
                                                     0.1069                     0.0000     1.2249 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__21_/Q (SDFFARX2_HVT)
                                                     0.2748   1.0000            1.4463 &   2.6712 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__21_ (net)
                               5   6.0916 
  I_SDRAM_TOP/I_SDRAM_IF/U2271/A2 (AO22X1_HVT)
                                            0.0000   0.2748   1.0000   0.0000   0.0001 &   2.6713 f
  I_SDRAM_TOP/I_SDRAM_IF/U2271/Y (AO22X1_HVT)        0.1804   1.0000            0.7175 &   3.3888 f
  I_SDRAM_TOP/I_SDRAM_IF/n852 (net)
                               1   1.1040 
  I_SDRAM_TOP/I_SDRAM_IF/U2272/A2 (OR2X1_HVT)
                                            0.0244   0.1804   1.0000   0.0171   0.0172 &   3.4060 f
  I_SDRAM_TOP/I_SDRAM_IF/U2272/Y (OR2X1_HVT)         0.1886   1.0000            0.4674 &   3.8733 f
  I_SDRAM_TOP/I_SDRAM_IF/n970 (net)
                               2   2.1969 
  I_SDRAM_TOP/I_SDRAM_IF/U2276/A2 (AO22X1_HVT)
                                            0.0288   0.1886   1.0000   0.0200   0.0200 &   3.8933 f
  I_SDRAM_TOP/I_SDRAM_IF/U2276/Y (AO22X1_HVT)        0.1663   1.0000            0.6279 &   4.5212 f
  I_SDRAM_TOP/I_SDRAM_IF/N489 (net)
                               1   0.6578 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__17_/D (SDFFARX1_RVT)
                                            0.0000   0.1663   1.0000   0.0000   0.0000 &   4.5212 f
  data arrival time                                                                        4.5212

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0593     5.1593
  clock reconvergence pessimism                                                 0.1170     5.2763
  clock uncertainty                                                            -0.1000     5.1763
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__17_/CLK (SDFFARX1_RVT)                        5.1763 r
  library setup time                                          1.0000           -0.6660     4.5104
  data required time                                                                       4.5104
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5104
  data arrival time                                                                       -4.5212
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0108


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640157053/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2738     3.3238
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK (SDFFNARX1_HVT)
                                                     0.0699                     0.0000     3.3238 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/Q (SDFFNARX1_HVT)
                                                     0.2242   1.0000            1.1238 &   4.4476 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_902 (net)
                               2   1.9979 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1536/A (NBUFFX4_LVT)
                                            0.0000   0.2242   1.0000   0.0000   0.0000 &   4.4476 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1536/Y (NBUFFX4_LVT)
                                                     0.0659   1.0000            0.2134 &   4.6610 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_967 (net)
                               4   3.1672 
  I_SDRAM_TOP/I_SDRAM_IF/U9271/A3 (OA22X1_HVT)
                                            0.0000   0.0659   1.0000   0.0000   0.0000 &   4.6610 f
  I_SDRAM_TOP/I_SDRAM_IF/U9271/Y (OA22X1_HVT)        0.2391   1.0000            0.5650 &   5.2260 f
  I_SDRAM_TOP/I_SDRAM_IF/n6064 (net)
                               1   1.2129 
  I_SDRAM_TOP/I_SDRAM_IF/U9273/A1 (AND2X1_RVT)
                                            0.0278   0.2391   1.0000   0.0192   0.0192 &   5.2452 f
  I_SDRAM_TOP/I_SDRAM_IF/U9273/Y (AND2X1_RVT)        0.0769   1.0000            0.2996 &   5.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/n6128 (net)
                               2   1.3176 
  I_SDRAM_TOP/I_SDRAM_IF/U9277/A2 (AO22X1_RVT)
                                            0.0000   0.0769   1.0000   0.0000   0.0000 &   5.5449 f
  I_SDRAM_TOP/I_SDRAM_IF/U9277/Y (AO22X1_RVT)        0.0884   1.0000            0.3033 &   5.8482 f
  I_SDRAM_TOP/I_SDRAM_IF/N2625 (net)
                               1   1.1366 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/D (SDFFNARX1_HVT)
                                            0.0176   0.0884   1.0000   0.0126   0.0126 &   5.8608 f
  data arrival time                                                                        5.8608

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.1026     7.3975
  clock uncertainty                                                            -0.1000     7.2975
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/CLK (SDFFNARX1_HVT)                        7.2975 f
  library setup time                                          1.0000           -1.4475     5.8500
  data required time                                                                       5.8500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8500
  data arrival time                                                                       -5.8608
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0108


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2290     1.2290
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__3_/CLK (SDFFARX1_HVT)
                                                     0.1324                     0.0000     1.2290 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__3_/Q (SDFFARX1_HVT)
                                                     0.2731   1.0000            1.3095 &   2.5385 f
  I_SDRAM_TOP/I_SDRAM_IF/n17773 (net)
                               5   4.0692 
  I_SDRAM_TOP/I_SDRAM_IF/U3106/A2 (AO22X1_HVT)
                                            0.0246   0.2731   1.0000   0.0170   0.0171 &   2.5556 f
  I_SDRAM_TOP/I_SDRAM_IF/U3106/Y (AO22X1_HVT)        0.1700   1.0000            0.7030 &   3.2586 f
  I_SDRAM_TOP/I_SDRAM_IF/n1294 (net)
                               1   0.7749 
  I_SDRAM_TOP/I_SDRAM_IF/U3108/A1 (OR2X1_HVT)
                                            0.0000   0.1700   1.0000   0.0000   0.0000 &   3.2586 f
  I_SDRAM_TOP/I_SDRAM_IF/U3108/Y (OR2X1_HVT)         0.1687   1.0000            0.5052 &   3.7638 f
  I_SDRAM_TOP/I_SDRAM_IF/n2393 (net)
                               2   1.5712 
  I_SDRAM_TOP/I_SDRAM_IF/U3112/A2 (AO22X1_HVT)
                                            0.0000   0.1687   1.0000   0.0000   0.0000 &   3.7638 f
  I_SDRAM_TOP/I_SDRAM_IF/U3112/Y (AO22X1_HVT)        0.2177   1.0000            0.6673 &   4.4311 f
  I_SDRAM_TOP/I_SDRAM_IF/N1421 (net)
                               1   2.3009 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__31_/D (SDFFARX1_RVT)
                                            0.0284   0.2177   1.0000   0.0193   0.0194 &   4.4505 f
  data arrival time                                                                        4.4505

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0470     5.1470
  clock reconvergence pessimism                                                 0.0929     5.2399
  clock uncertainty                                                            -0.1000     5.1399
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__31_/CLK (SDFFARX1_RVT)                       5.1399 r
  library setup time                                          1.0000           -0.7001     4.4399
  data required time                                                                       4.4399
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4399
  data arrival time                                                                       -4.4505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0107


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/Q (SDFFNARX1_HVT)
                                                     0.3004   1.0000            1.1880 &   4.4556 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_566 (net)
                               5   4.3486 
  I_SDRAM_TOP/I_SDRAM_IF/U5896/A2 (AO22X1_HVT)
                                            0.0000   0.3004   1.0000   0.0000   0.0000 &   4.4557 f
  I_SDRAM_TOP/I_SDRAM_IF/U5896/Y (AO22X1_HVT)        0.1701   1.0000            0.7262 &   5.1818 f
  I_SDRAM_TOP/I_SDRAM_IF/n3540 (net)
                               1   0.7771 
  I_SDRAM_TOP/I_SDRAM_IF/U5897/A2 (OR2X1_HVT)
                                            0.0000   0.1701   1.0000   0.0000   0.0000 &   5.1818 f
  I_SDRAM_TOP/I_SDRAM_IF/U5897/Y (OR2X1_HVT)         0.1745   1.0000            0.4500 &   5.6318 f
  I_SDRAM_TOP/I_SDRAM_IF/n5523 (net)
                               2   1.7628 
  I_SDRAM_TOP/I_SDRAM_IF/U8722/A3 (AO22X1_LVT)
                                            0.0160   0.1745   1.0000   0.0111   0.0111 &   5.6429 f
  I_SDRAM_TOP/I_SDRAM_IF/U8722/Y (AO22X1_LVT)        0.0736   1.0000            0.1546 &   5.7975 f
  I_SDRAM_TOP/I_SDRAM_IF/N3200 (net)
                               1   0.8769 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0736   1.0000   0.0000   0.0000 &   5.7975 f
  data arrival time                                                                        5.7975

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0949     7.2449
  clock reconvergence pessimism                                                 0.0834     7.3282
  clock uncertainty                                                            -0.1000     7.2282
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/CLK (SDFFNARX1_HVT)                       7.2282 f
  library setup time                                          1.0000           -1.4413     5.7870
  data required time                                                                       5.7870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7870
  data arrival time                                                                       -5.7975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0106


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2169     3.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/CLK (SDFFNARX1_HVT)
                                                     0.0675                     0.0000     3.2669 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/Q (SDFFNARX1_HVT)
                                                     0.2944   1.0000            1.1839 &   4.4508 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_757 (net)
                               5   4.1811 
  I_SDRAM_TOP/I_SDRAM_IF/U5501/A2 (AO22X1_HVT)
                                            0.0000   0.2944   1.0000   0.0000   0.0000 &   4.4509 f
  I_SDRAM_TOP/I_SDRAM_IF/U5501/Y (AO22X1_HVT)        0.1645   1.0000            0.7138 &   5.1646 f
  I_SDRAM_TOP/I_SDRAM_IF/n3354 (net)
                               1   0.6025 
  I_SDRAM_TOP/I_SDRAM_IF/U5505/A1 (OR2X1_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000 &   5.1646 f
  I_SDRAM_TOP/I_SDRAM_IF/U5505/Y (OR2X1_RVT)         0.1021   1.0000            0.3292 &   5.4938 f
  I_SDRAM_TOP/I_SDRAM_IF/n4059 (net)
                               2   3.4345 
  I_SDRAM_TOP/I_SDRAM_IF/U5510/A2 (AO22X1_RVT)
                                            0.0054   0.1021   1.0000   0.0038   0.0038 &   5.4976 f
  I_SDRAM_TOP/I_SDRAM_IF/U5510/Y (AO22X1_RVT)        0.0890   1.0000            0.3237 &   5.8213 f
  I_SDRAM_TOP/I_SDRAM_IF/N2931 (net)
                               1   1.1853 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_/D (SDFFNARX1_HVT)
                                            0.0039   0.0890   1.0000   0.0027   0.0027 &   5.8241 f
  data arrival time                                                                        5.8241

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1473     7.2973
  clock reconvergence pessimism                                                 0.0696     7.3669
  clock uncertainty                                                            -0.1000     7.2669
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_/CLK (SDFFNARX1_HVT)                      7.2669 f
  library setup time                                          1.0000           -1.4534     5.8136
  data required time                                                                       5.8136
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8136
  data arrival time                                                                       -5.8241
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2306     1.2306
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2306 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/Q (SDFFARX1_HVT)
                                                     0.2326   1.0000            1.3845 &   2.6151 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_32__19_ (net)
                               1   2.1659 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/A (INVX1_HVT)
                                            0.0061   0.2326   1.0000   0.0043   0.0044 &   2.6195 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_735/Y (INVX1_HVT)
                                                     0.1520   1.0000            0.2300 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_167 (net)
                               2   1.9102 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/A (INVX0_LVT)
                                            0.0000   0.1520   1.0000   0.0000   0.0000 &   2.8495 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734/Y (INVX0_LVT)
                                                     0.1528   1.0000            0.1776 &   3.0271 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_166 (net)
                               4   4.9941 
  I_SDRAM_TOP/I_SDRAM_IF/U4606/A3 (OA22X1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0001 &   3.0272 r
  I_SDRAM_TOP/I_SDRAM_IF/U4606/Y (OA22X1_HVT)        0.1987   1.0000            0.5059 &   3.5330 r
  I_SDRAM_TOP/I_SDRAM_IF/n2570 (net)
                               1   0.6526 
  I_SDRAM_TOP/I_SDRAM_IF/U4607/A2 (AND2X1_HVT)
                                            0.0090   0.1987   1.0000   0.0062   0.0062 &   3.5393 r
  I_SDRAM_TOP/I_SDRAM_IF/U4607/Y (AND2X1_HVT)        0.1894   1.0000            0.4878 &   4.0271 r
  I_SDRAM_TOP/I_SDRAM_IF/n2991 (net)
                               2   1.8353 
  I_SDRAM_TOP/I_SDRAM_IF/U4608/A4 (AO22X1_HVT)
                                            0.0178   0.1894   1.0000   0.0123   0.0123 &   4.0394 r
  I_SDRAM_TOP/I_SDRAM_IF/U4608/Y (AO22X1_HVT)        0.2986   1.0000            0.6182 &   4.6576 r
  I_SDRAM_TOP/I_SDRAM_IF/N1924 (net)
                               1   3.2622 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__27_/D (SDFFARX1_RVT)
                                            0.0386   0.2986   1.0000   0.0270   0.0271 &   4.6847 r
  data arrival time                                                                        4.6847

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0609     5.1609
  clock reconvergence pessimism                                                 0.0976     5.2585
  clock uncertainty                                                            -0.1000     5.1585
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__27_/CLK (SDFFARX1_RVT)                       5.1585 r
  library setup time                                          1.0000           -0.4843     4.6742
  data required time                                                                       4.6742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.6742
  data arrival time                                                                       -4.6847
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58263/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/CLK (SDFFNARX1_HVT)
                                                     0.0769                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/Q (SDFFNARX1_HVT)
                                                     0.3734   1.0000            1.2428 &   4.5698 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_716 (net)
                               5   6.4096 
  I_SDRAM_TOP/I_SDRAM_IF/U9255/A1 (OA22X1_HVT)
                                            0.0294   0.3734   1.0000   0.0204   0.0205 &   4.5903 f
  I_SDRAM_TOP/I_SDRAM_IF/U9255/Y (OA22X1_HVT)        0.2317   1.0000            0.8954 &   5.4857 f
  I_SDRAM_TOP/I_SDRAM_IF/n6049 (net)
                               1   0.9747 
  I_SDRAM_TOP/I_SDRAM_IF/U9256/A2 (AND2X1_RVT)
                                            0.0000   0.2317   1.0000   0.0000   0.0000 &   5.4857 f
  I_SDRAM_TOP/I_SDRAM_IF/U9256/Y (AND2X1_RVT)        0.0773   1.0000            0.3041 &   5.7898 f
  I_SDRAM_TOP/I_SDRAM_IF/n6192 (net)
                               2   1.3321 
  I_SDRAM_TOP/I_SDRAM_IF/U9374/A4 (AO22X1_LVT)
                                            0.0000   0.0773   1.0000   0.0000   0.0000 &   5.7898 f
  I_SDRAM_TOP/I_SDRAM_IF/U9374/Y (AO22X1_LVT)        0.0583   1.0000            0.1159 &   5.9057 f
  I_SDRAM_TOP/I_SDRAM_IF/N2958 (net)
                               1   1.2858 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/D (SDFFNARX2_HVT)
                                            0.0000   0.0583   1.0000   0.0000   0.0000 &   5.9057 f
  data arrival time                                                                        5.9057

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1484     7.2984
  clock reconvergence pessimism                                                 0.1028     7.4013
  clock uncertainty                                                            -0.1000     7.3013
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK (SDFFNARX2_HVT)                      7.3013 f
  library setup time                                          1.0000           -1.4060     5.8953
  data required time                                                                       5.8953
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8953
  data arrival time                                                                       -5.9057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58259/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2749     3.3249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/CLK (SDFFNARX1_HVT)
                                                     0.0715                     0.0000     3.3249 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/Q (SDFFNARX1_HVT)
                                                     0.2992   1.0000            1.1901 &   4.5150 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_335 (net)
                               5   4.3168 
  I_SDRAM_TOP/I_SDRAM_IF/U9014/A1 (OA22X1_HVT)
                                            0.0193   0.2992   1.0000   0.0133   0.0134 &   4.5284 f
  I_SDRAM_TOP/I_SDRAM_IF/U9014/Y (OA22X1_HVT)        0.2283   1.0000            0.8287 &   5.3571 f
  I_SDRAM_TOP/I_SDRAM_IF/n5846 (net)
                               1   0.8938 
  I_SDRAM_TOP/I_SDRAM_IF/U9015/A2 (AND2X1_LVT)
                                            0.0105   0.2283   1.0000   0.0072   0.0073 &   5.3643 f
  I_SDRAM_TOP/I_SDRAM_IF/U9015/Y (AND2X1_LVT)        0.0634   1.0000            0.2114 &   5.5757 f
  I_SDRAM_TOP/I_SDRAM_IF/n5897 (net)
                               2   2.1675 
  I_SDRAM_TOP/I_SDRAM_IF/U9020/A2 (AO22X1_RVT)
                                            0.0050   0.0634   1.0000   0.0034   0.0035 &   5.5792 f
  I_SDRAM_TOP/I_SDRAM_IF/U9020/Y (AO22X1_RVT)        0.0855   1.0000            0.2851 &   5.8643 f
  I_SDRAM_TOP/I_SDRAM_IF/N3607 (net)
                               1   0.7664 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000 &   5.8643 f
  data arrival time                                                                        5.8643

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1467     7.2967
  clock reconvergence pessimism                                                 0.1025     7.3992
  clock uncertainty                                                            -0.1000     7.2992
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/CLK (SDFFNARX1_HVT)                       7.2992 f
  library setup time                                          1.0000           -1.4453     5.8539
  data required time                                                                       5.8539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8539
  data arrival time                                                                       -5.8643
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__29_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__29_/Q (SDFFARX1_HVT)
                                                     0.2833   1.0000            1.2957 &   2.5199 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__29_ (net)
                               5   4.3394 
  I_SDRAM_TOP/I_SDRAM_IF/U3349/A2 (AO22X1_HVT)
                                            0.0000   0.2833   1.0000   0.0000   0.0000 &   2.5199 f
  I_SDRAM_TOP/I_SDRAM_IF/U3349/Y (AO22X1_HVT)        0.2206   1.0000            0.7649 &   3.2848 f
  I_SDRAM_TOP/I_SDRAM_IF/n1446 (net)
                               1   2.3794 
  I_SDRAM_TOP/I_SDRAM_IF/U3352/A1 (OR2X1_HVT)
                                            0.0356   0.2206   1.0000   0.0254   0.0255 &   3.3103 f
  I_SDRAM_TOP/I_SDRAM_IF/U3352/Y (OR2X1_HVT)         0.1762   1.0000            0.5548 &   3.8651 f
  I_SDRAM_TOP/I_SDRAM_IF/n2345 (net)
                               2   1.8119 
  I_SDRAM_TOP/I_SDRAM_IF/U3356/A2 (AO22X1_HVT)
                                            0.0186   0.1762   1.0000   0.0129   0.0129 &   3.8780 f
  I_SDRAM_TOP/I_SDRAM_IF/U3356/Y (AO22X1_HVT)        0.1710   1.0000            0.6239 &   4.5019 f
  I_SDRAM_TOP/I_SDRAM_IF/N972 (net)
                               1   0.8062 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__25_/D (SDFFARX1_RVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000 &   4.5019 f
  data arrival time                                                                        4.5019

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0607     5.1607
  clock reconvergence pessimism                                                 0.0976     5.2583
  clock uncertainty                                                            -0.1000     5.1583
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__25_/CLK (SDFFARX1_RVT)                       5.1583 r
  library setup time                                          1.0000           -0.6668     4.4915
  data required time                                                                       4.4915
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4915
  data arrival time                                                                       -4.5019
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/CLK (SDFFNARX1_RVT)
                                                     0.0673                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/Q (SDFFNARX1_RVT)
                                                     0.1334   1.0000            0.5455 &   3.8705 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1017] (net)
                               5   4.7815 
  I_SDRAM_TOP/I_SDRAM_IF/U9247/A1 (OA22X1_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000 &   3.8705 f
  I_SDRAM_TOP/I_SDRAM_IF/U9247/Y (OA22X1_HVT)        0.2380   1.0000            0.7019 &   4.5724 f
  I_SDRAM_TOP/I_SDRAM_IF/n6039 (net)
                               1   1.1779 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_41026/A1 (NAND2X0_RVT)
                                            0.0000   0.2380   1.0000   0.0000   0.0000 &   4.5724 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_41026/Y (NAND2X0_RVT)
                                                     0.1473   1.0000            0.2473 &   4.8198 r
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22137 (net)
                               1   0.6990 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41025/A (INVX0_HVT)
                                            0.0000   0.1473   1.0000   0.0000   0.0000 &   4.8198 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41025/Y (INVX0_HVT)
                                                     0.0925   1.0000            0.1488 &   4.9686 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22138 (net)
                               1   0.6624 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41024/A3 (OA21X1_HVT)
                                            0.0033   0.0925   1.0000   0.0023   0.0023 &   4.9708 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41024/Y (OA21X1_HVT)
                                                     0.2266   1.0000            0.4152 &   5.3861 f
  I_SDRAM_TOP/I_SDRAM_IF/n6170 (net)
                               2   2.1413 
  I_SDRAM_TOP/I_SDRAM_IF/U9359/A2 (AO22X1_RVT)
                                            0.0395   0.2266   1.0000   0.0283   0.0284 &   5.4144 f
  I_SDRAM_TOP/I_SDRAM_IF/U9359/Y (AO22X1_RVT)        0.0912   1.0000            0.4219 &   5.8364 f
  I_SDRAM_TOP/I_SDRAM_IF/N2451 (net)
                               1   1.1734 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/D (SDFFNARX1_HVT)
                                            0.0081   0.0912   1.0000   0.0056   0.0057 &   5.8420 f
  data arrival time                                                                        5.8420

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1451     7.2951
  clock reconvergence pessimism                                                 0.0801     7.3752
  clock uncertainty                                                            -0.1000     7.2752
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK (SDFFNARX1_HVT)                       7.2752 f
  library setup time                                          1.0000           -1.4434     5.8318
  data required time                                                                       5.8318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8318
  data arrival time                                                                       -5.8420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0102


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2745     3.3245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/CLK (SDFFNARX1_HVT)
                                                     0.0712                     0.0000     3.3245 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/Q (SDFFNARX1_HVT)
                                                     0.3722   1.0000            1.2377 &   4.5621 f
  I_SDRAM_TOP/I_SDRAM_IF/n17488 (net)
                               5   6.3732 
  I_SDRAM_TOP/I_SDRAM_IF/U6582/A2 (AO22X1_HVT)
                                            0.0000   0.3722   1.0000   0.0000   0.0001 &   4.5622 f
  I_SDRAM_TOP/I_SDRAM_IF/U6582/Y (AO22X1_HVT)        0.1750   1.0000            0.7931 &   5.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/n3942 (net)
                               1   0.9233 
  I_SDRAM_TOP/I_SDRAM_IF/U6584/A1 (OR2X1_RVT)
                                            0.0099   0.1750   1.0000   0.0068   0.0068 &   5.3621 f
  I_SDRAM_TOP/I_SDRAM_IF/U6584/Y (OR2X1_RVT)         0.0886   1.0000            0.3242 &   5.6863 f
  I_SDRAM_TOP/I_SDRAM_IF/n4989 (net)
                               2   2.3108 
  I_SDRAM_TOP/I_SDRAM_IF/U8075/A2 (AO22X1_LVT)
                                            0.0104   0.0886   1.0000   0.0070   0.0071 &   5.6933 f
  I_SDRAM_TOP/I_SDRAM_IF/U8075/Y (AO22X1_LVT)        0.0625   1.0000            0.1654 &   5.8587 f
  I_SDRAM_TOP/I_SDRAM_IF/N3773 (net)
                               1   0.9706 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__8_/D (SDFFNARX1_HVT)
                                            0.0032   0.0625   1.0000   0.0022   0.0022 &   5.8610 f
  data arrival time                                                                        5.8610

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1448     7.2948
  clock reconvergence pessimism                                                 0.0894     7.3842
  clock uncertainty                                                            -0.1000     7.2842
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__8_/CLK (SDFFNARX1_HVT)                       7.2842 f
  library setup time                                          1.0000           -1.4335     5.8508
  data required time                                                                       5.8508
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8508
  data arrival time                                                                       -5.8610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0102


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2773     3.3273
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/CLK (SDFFNARX1_HVT)
                                                     0.0701                     0.0000     3.3273 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/Q (SDFFNARX1_HVT)
                                                     0.3069   1.0000            1.1940 &   4.5214 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_616 (net)
                               5   4.5320 
  I_SDRAM_TOP/I_SDRAM_IF/U7290/A2 (AO22X1_HVT)
                                            0.0312   0.3069   1.0000   0.0216   0.0216 &   4.5430 f
  I_SDRAM_TOP/I_SDRAM_IF/U7290/Y (AO22X1_HVT)        0.1816   1.0000            0.7458 &   5.2889 f
  I_SDRAM_TOP/I_SDRAM_IF/n4378 (net)
                               1   1.1417 
  I_SDRAM_TOP/I_SDRAM_IF/U7291/A2 (OR2X1_RVT)
                                            0.0126   0.1816   1.0000   0.0087   0.0087 &   5.2976 f
  I_SDRAM_TOP/I_SDRAM_IF/U7291/Y (OR2X1_RVT)         0.0771   1.0000            0.2610 &   5.5586 f
  I_SDRAM_TOP/I_SDRAM_IF/n5634 (net)
                               2   1.2956 
  I_SDRAM_TOP/I_SDRAM_IF/U8838/A2 (AO22X1_RVT)
                                            0.0000   0.0771   1.0000   0.0000   0.0000 &   5.5586 f
  I_SDRAM_TOP/I_SDRAM_IF/U8838/Y (AO22X1_RVT)        0.0846   1.0000            0.2922 &   5.8507 f
  I_SDRAM_TOP/I_SDRAM_IF/N3152 (net)
                               1   0.6117 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0846   1.0000   0.0000   0.0000 &   5.8507 f
  data arrival time                                                                        5.8507

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.0891     7.3879
  clock uncertainty                                                            -0.1000     7.2879
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK (SDFFNARX1_HVT)                      7.2879 f
  library setup time                                          1.0000           -1.4472     5.8407
  data required time                                                                       5.8407
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8407
  data arrival time                                                                       -5.8507
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0101


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58261/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__15_/CLK (SDFFNARX1_HVT)
                                                     0.0813                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__15_/Q (SDFFNARX1_HVT)
                                                     0.3585   1.0000            1.2364 &   4.5620 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_719 (net)
                               5   5.9884 
  I_SDRAM_TOP/I_SDRAM_IF/U8794/A2 (AO22X1_HVT)
                                            0.0455   0.3585   1.0000   0.0310   0.0311 &   4.5931 f
  I_SDRAM_TOP/I_SDRAM_IF/U8794/Y (AO22X1_HVT)        0.1887   1.0000            0.7971 &   5.3902 f
  I_SDRAM_TOP/I_SDRAM_IF/n5585 (net)
                               1   1.3663 
  I_SDRAM_TOP/I_SDRAM_IF/U8795/A2 (OR2X1_LVT)
                                            0.0222   0.1887   1.0000   0.0153   0.0154 &   5.4055 f
  I_SDRAM_TOP/I_SDRAM_IF/U8795/Y (OR2X1_LVT)         0.0576   1.0000            0.1605 &   5.5661 f
  I_SDRAM_TOP/I_SDRAM_IF/n5815 (net)
                               2   1.9503 
  I_SDRAM_TOP/I_SDRAM_IF/U8977/A2 (AO22X1_RVT)
                                            0.0016   0.0576   1.0000   0.0011   0.0011 &   5.5672 f
  I_SDRAM_TOP/I_SDRAM_IF/U8977/Y (AO22X1_RVT)        0.0890   1.0000            0.2893 &   5.8565 f
  I_SDRAM_TOP/I_SDRAM_IF/N2973 (net)
                               1   1.1827 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__31_/D (SDFFNARX1_HVT)
                                            0.0150   0.0890   1.0000   0.0107   0.0107 &   5.8672 f
  data arrival time                                                                        5.8672

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1446     7.2946
  clock reconvergence pessimism                                                 0.1056     7.4002
  clock uncertainty                                                            -0.1000     7.3002
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__31_/CLK (SDFFNARX1_HVT)                      7.3002 f
  library setup time                                          1.0000           -1.4427     5.8575
  data required time                                                                       5.8575
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8575
  data arrival time                                                                       -5.8672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0097


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2189     1.2189
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/CLK (SDFFARX2_HVT)
                                                     0.1111                     0.0000     1.2189 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/Q (SDFFARX2_HVT)
                                                     0.3085   1.0000            1.6501 &   2.8690 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_9__31_ (net)
                               5   6.7130 
  I_SDRAM_TOP/I_SDRAM_IF/U4623/A2 (AO22X1_HVT)
                                            0.0000   0.3085   1.0000   0.0000   0.0001 &   2.8691 r
  I_SDRAM_TOP/I_SDRAM_IF/U4623/Y (AO22X1_HVT)        0.2332   1.0000            0.7373 &   3.6064 r
  I_SDRAM_TOP/I_SDRAM_IF/n2584 (net)
                               1   1.4778 
  I_SDRAM_TOP/I_SDRAM_IF/U4624/A2 (OR2X1_HVT)
                                            0.0000   0.2332   1.0000   0.0000   0.0000 &   3.6064 r
  I_SDRAM_TOP/I_SDRAM_IF/U4624/Y (OR2X1_HVT)         0.2837   1.0000            0.4572 &   4.0636 r
  I_SDRAM_TOP/I_SDRAM_IF/n2857 (net)
                               2   4.4645 
  I_SDRAM_TOP/I_SDRAM_IF/U4628/A2 (AO22X1_HVT)
                                            0.0140   0.2837   1.0000   0.0097   0.0098 &   4.0734 r
  I_SDRAM_TOP/I_SDRAM_IF/U4628/Y (AO22X1_HVT)        0.2365   1.0000            0.7216 &   4.7950 r
  I_SDRAM_TOP/I_SDRAM_IF/N847 (net)
                               1   1.5684 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__27_/D (SDFFARX1_LVT)
                                            0.0505   0.2365   1.0000   0.0363   0.0363 &   4.8313 r
  data arrival time                                                                        4.8313

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__27_/CLK (SDFFARX1_LVT)                        5.1174 r
  library setup time                                          1.0000           -0.2957     4.8216
  data required time                                                                       4.8216
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8216
  data arrival time                                                                       -4.8313
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0096


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2723     3.3223
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__24_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__24_/Q (SDFFNARX1_HVT)
                                                     0.3493   1.0000            1.2140 &   4.5363 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_201 (net)
                               5   5.7274 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41161/A2 (AO22X1_HVT)
                                            0.0000   0.3493   1.0000   0.0000   0.0001 &   4.5363 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41161/Y (AO22X1_HVT)
                                                     0.1951   1.0000            0.7963 &   5.3326 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22190 (net)
                               1   1.5753 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41160/A1 (OR2X1_RVT)
                                            0.0423   0.1951   1.0000   0.0304   0.0304 &   5.3630 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41160/Y (OR2X1_RVT)
                                                     0.0849   1.0000            0.3362 &   5.6993 f
  I_SDRAM_TOP/I_SDRAM_IF/n9065 (net)
                               2   1.9830 
  I_SDRAM_TOP/I_SDRAM_IF/U6268/A2 (AO22X1_LVT)
                                            0.0074   0.0849   1.0000   0.0051   0.0051 &   5.7044 f
  I_SDRAM_TOP/I_SDRAM_IF/U6268/Y (AO22X1_LVT)        0.0460   1.0000            0.1595 &   5.8639 f
  I_SDRAM_TOP/I_SDRAM_IF/N3880 (net)
                               1   0.6993 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__20_/D (SDFFNARX1_HVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0000 &   5.8639 f
  data arrival time                                                                        5.8639

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1478     7.2978
  clock reconvergence pessimism                                                 0.0891     7.3869
  clock uncertainty                                                            -0.1000     7.2869
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__20_/CLK (SDFFNARX1_HVT)                      7.2869 f
  library setup time                                          1.0000           -1.4326     5.8543
  data required time                                                                       5.8543
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8543
  data arrival time                                                                       -5.8639
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0096


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2008     1.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__12_/CLK (SDFFARX1_HVT)
                                                     0.0956                     0.0000     1.2008 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__12_/Q (SDFFARX1_HVT)
                                                     0.2937   1.0000            1.2948 &   2.4956 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_28__12_ (net)
                               5   4.6212 
  I_SDRAM_TOP/I_SDRAM_IF/U3757/A2 (AO22X1_HVT)
                                            0.0576   0.2937   1.0000   0.0387   0.0387 &   2.5343 f
  I_SDRAM_TOP/I_SDRAM_IF/U3757/Y (AO22X1_HVT)        0.1840   1.0000            0.7374 &   3.2717 f
  I_SDRAM_TOP/I_SDRAM_IF/n1898 (net)
                               1   1.2208 
  I_SDRAM_TOP/I_SDRAM_IF/U3759/A1 (OR2X1_HVT)
                                            0.0433   0.1840   1.0000   0.0311   0.0311 &   3.3028 f
  I_SDRAM_TOP/I_SDRAM_IF/U3759/Y (OR2X1_HVT)         0.1557   1.0000            0.5049 &   3.8077 f
  I_SDRAM_TOP/I_SDRAM_IF/n7837 (net)
                               2   1.1568 
  I_SDRAM_TOP/I_SDRAM_IF/U3763/A2 (AO22X1_HVT)
                                            0.0000   0.1557   1.0000   0.0000   0.0000 &   3.8077 f
  I_SDRAM_TOP/I_SDRAM_IF/U3763/Y (AO22X1_HVT)        0.1899   1.0000            0.6291 &   4.4369 f
  I_SDRAM_TOP/I_SDRAM_IF/N1735 (net)
                               1   1.4187 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__28_/D (SDFFARX1_RVT)
                                            0.0352   0.1899   1.0000   0.0253   0.0253 &   4.4622 f
  data arrival time                                                                        4.4622

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0555     5.1555
  clock reconvergence pessimism                                                 0.0703     5.2258
  clock uncertainty                                                            -0.1000     5.1258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__28_/CLK (SDFFARX1_RVT)                       5.1258 r
  library setup time                                          1.0000           -0.6726     4.4531
  data required time                                                                       4.4531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4531
  data arrival time                                                                       -4.4622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0090


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2752     3.3252
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__14_/CLK (SDFFNARX1_HVT)
                                                     0.0761                     0.0000     3.3252 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__14_/Q (SDFFNARX1_HVT)
                                                     0.3303   1.0000            1.2140 &   4.5392 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_544 (net)
                               5   5.1926 
  I_SDRAM_TOP/I_SDRAM_IF/U8812/A1 (OA22X1_HVT)
                                            0.0393   0.3303   1.0000   0.0272   0.0273 &   4.5664 f
  I_SDRAM_TOP/I_SDRAM_IF/U8812/Y (OA22X1_HVT)        0.2437   1.0000            0.8753 &   5.4418 f
  I_SDRAM_TOP/I_SDRAM_IF/n5602 (net)
                               1   1.3752 
  I_SDRAM_TOP/I_SDRAM_IF/U8814/A1 (AND2X1_LVT)
                                            0.0712   0.2437   1.0000   0.0514   0.0514 &   5.4932 f
  I_SDRAM_TOP/I_SDRAM_IF/U8814/Y (AND2X1_LVT)        0.0638   1.0000            0.2053 &   5.6984 f
  I_SDRAM_TOP/I_SDRAM_IF/n5927 (net)
                               2   1.7409 
  I_SDRAM_TOP/I_SDRAM_IF/U9126/A2 (AO22X1_LVT)
                                            0.0000   0.0638   1.0000   0.0000   0.0000 &   5.6984 f
  I_SDRAM_TOP/I_SDRAM_IF/U9126/Y (AO22X1_LVT)        0.0499   1.0000            0.1482 &   5.8467 f
  I_SDRAM_TOP/I_SDRAM_IF/N3237 (net)
                               1   0.9815 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0499   1.0000   0.0000   0.0000 &   5.8467 f
  data arrival time                                                                        5.8467

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0801     7.3668
  clock uncertainty                                                            -0.1000     7.2668
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/CLK (SDFFNARX1_HVT)                      7.2668 f
  library setup time                                          1.0000           -1.4290     5.8377
  data required time                                                                       5.8377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8377
  data arrival time                                                                       -5.8467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0089


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2527     3.3027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3027 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__9_/Q (SDFFNARX1_HVT)
                                                     0.3352   1.0000            1.2165 &   4.5193 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_217 (net)
                               5   5.3326 
  I_SDRAM_TOP/I_SDRAM_IF/U6640/A2 (AO22X1_HVT)
                                            0.0313   0.3352   1.0000   0.0217   0.0217 &   4.5410 f
  I_SDRAM_TOP/I_SDRAM_IF/U6640/Y (AO22X1_HVT)        0.1850   1.0000            0.7734 &   5.3144 f
  I_SDRAM_TOP/I_SDRAM_IF/n3978 (net)
                               1   1.2462 
  I_SDRAM_TOP/I_SDRAM_IF/U6642/A1 (OR2X1_RVT)
                                            0.0182   0.1850   1.0000   0.0126   0.0126 &   5.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/U6642/Y (OR2X1_RVT)         0.0972   1.0000            0.3404 &   5.6674 f
  I_SDRAM_TOP/I_SDRAM_IF/n4767 (net)
                               2   3.0118 
  I_SDRAM_TOP/I_SDRAM_IF/U7816/A4 (AO22X1_LVT)
                                            0.0083   0.0972   1.0000   0.0056   0.0056 &   5.6730 f
  I_SDRAM_TOP/I_SDRAM_IF/U7816/Y (AO22X1_LVT)        0.0524   1.0000            0.1340 &   5.8070 f
  I_SDRAM_TOP/I_SDRAM_IF/N3806 (net)
                               1   2.0524 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__9_/D (SDFFNARX1_HVT)
                                            0.0017   0.0524   1.0000   0.0012   0.0012 &   5.8082 f
  data arrival time                                                                        5.8082

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1037     7.2537
  clock reconvergence pessimism                                                 0.0696     7.3233
  clock uncertainty                                                            -0.1000     7.2233
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__9_/CLK (SDFFNARX1_HVT)                       7.2233 f
  library setup time                                          1.0000           -1.4240     5.7994
  data required time                                                                       5.7994
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7994
  data arrival time                                                                       -5.8082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0089


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640157053/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2732     3.3232
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3232 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/Q (SDFFNARX1_HVT)
                                                     0.3917   1.0000            1.2493 &   4.5724 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_926 (net)
                               5   6.9247 
  I_SDRAM_TOP/I_SDRAM_IF/U7365/A2 (AO22X1_HVT)
                                            0.0530   0.3917   1.0000   0.0364   0.0365 &   4.6089 f
  I_SDRAM_TOP/I_SDRAM_IF/U7365/Y (AO22X1_HVT)        0.1708   1.0000            0.8041 &   5.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/n4429 (net)
                               1   0.7939 
  I_SDRAM_TOP/I_SDRAM_IF/U7367/A1 (OR2X1_HVT)
                                            0.0000   0.1708   1.0000   0.0000   0.0000 &   5.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/U7367/Y (OR2X1_HVT)         0.1645   1.0000            0.5020 &   5.9151 f
  I_SDRAM_TOP/I_SDRAM_IF/n9101 (net)
                               2   1.4391 
  I_SDRAM_TOP/I_SDRAM_IF/U7371/A2 (AO22X1_HVT)
                                            0.0130   0.1645   1.0000   0.0090   0.0090 &   5.9241 f
  I_SDRAM_TOP/I_SDRAM_IF/U7371/Y (AO22X1_HVT)        0.2004   1.0000            0.6478 &   6.5719 f
  I_SDRAM_TOP/I_SDRAM_IF/N2590 (net)
                               1   1.7603 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__28_/D (SDFFNARX1_RVT)
                                            0.0128   0.2004   1.0000   0.0089   0.0089 &   6.5808 f
  data arrival time                                                                        6.5808

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.1026     7.3988
  clock uncertainty                                                            -0.1000     7.2988
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__28_/CLK (SDFFNARX1_RVT)                       7.2988 f
  library setup time                                          1.0000           -0.7268     6.5721
  data required time                                                                       6.5721
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.5721
  data arrival time                                                                       -6.5808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0087


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2318     3.2818
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__5_/CLK (SDFFNARX1_HVT)
                                                     0.0904                     0.0000     3.2818 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__5_/Q (SDFFNARX1_HVT)
                                                     0.3600   1.0000            1.2443 &   4.5262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_455 (net)
                               5   6.0315 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40776/A2 (AO22X1_HVT)
                                            0.0000   0.3600   1.0000   0.0000   0.0001 &   4.5262 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40776/Y (AO22X1_HVT)
                                                     0.1699   1.0000            0.7762 &   5.3024 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22039 (net)
                               1   0.7680 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40775/A1 (OR2X1_RVT)
                                            0.0000   0.1699   1.0000   0.0000   0.0000 &   5.3024 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40775/Y (OR2X1_RVT)
                                                     0.0809   1.0000            0.3107 &   5.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/n4603 (net)
                               2   1.6174 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41111/A2 (AO22X1_LVT)
                                            0.0000   0.0809   1.0000   0.0000   0.0000 &   5.6131 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41111/Y (AO22X1_LVT)
                                                     0.0697   1.0000            0.1827 &   5.7957 f
  I_SDRAM_TOP/I_SDRAM_IF/N3386 (net)
                               1   3.7343 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__1_/D (SDFFNARX1_HVT)
                                            0.0019   0.0697   1.0000   0.0013   0.0014 &   5.7971 f
  data arrival time                                                                        5.7971

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0946     7.2446
  clock reconvergence pessimism                                                 0.0834     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__1_/CLK (SDFFNARX1_HVT)                       7.2279 f
  library setup time                                          1.0000           -1.4394     5.7886
  data required time                                                                       5.7886
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7886
  data arrival time                                                                       -5.7971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0085


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2285     1.2285
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__10_/CLK (SDFFARX2_HVT)
                                                     0.1113                     0.0000     1.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__10_/Q (SDFFARX2_HVT)
                                                     0.3540   1.0000            1.6869 &   2.9154 r
  I_SDRAM_TOP/I_SDRAM_IF/dftopt12 (net)
                               5   9.6648 
  I_SDRAM_TOP/I_SDRAM_IF/U10053/A2 (AO22X1_HVT)
                                            0.0000   0.3540   1.0000   0.0000   0.0002 &   2.9156 r
  I_SDRAM_TOP/I_SDRAM_IF/U10053/Y (AO22X1_HVT)       0.2508   1.0000            0.7878 &   3.7034 r
  I_SDRAM_TOP/I_SDRAM_IF/n6733 (net)
                               1   1.9486 
  I_SDRAM_TOP/I_SDRAM_IF/U10054/A2 (OR2X1_HVT)
                                            0.0639   0.2508   1.0000   0.0433   0.0434 &   3.7467 r
  I_SDRAM_TOP/I_SDRAM_IF/U10054/Y (OR2X1_HVT)        0.1835   1.0000            0.4152 &   4.1620 r
  I_SDRAM_TOP/I_SDRAM_IF/n7267 (net)
                               2   1.9210 
  I_SDRAM_TOP/I_SDRAM_IF/U10058/A2 (AO22X1_HVT)
                                            0.0490   0.1835   1.0000   0.0345   0.0346 &   4.1965 r
  I_SDRAM_TOP/I_SDRAM_IF/U10058/Y (AO22X1_HVT)       0.2315   1.0000            0.6409 &   4.8374 r
  I_SDRAM_TOP/I_SDRAM_IF/N2283 (net)
                               1   1.4337 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/D (SDFFARX1_LVT)
                                            0.0497   0.2315   1.0000   0.0357   0.0357 &   4.8731 r
  data arrival time                                                                        4.8731

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0582     5.1582
  clock reconvergence pessimism                                                 0.0976     5.2558
  clock uncertainty                                                            -0.1000     5.1558
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/CLK (SDFFARX1_LVT)                        5.1558 r
  library setup time                                          1.0000           -0.2911     4.8647
  data required time                                                                       4.8647
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8647
  data arrival time                                                                       -4.8731
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0084


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0779     1.0779
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/CLK (SDFFARX1_LVT)
                                                     0.0764                     0.0000     1.0779 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__12_/QN (SDFFARX1_LVT)
                                                     0.1279   1.0000            0.3003 &   1.3782 r
  I_PCI_TOP/mult_x_31_n799 (net)
                               2   3.7388 
  I_PCI_TOP/U263/A (INVX4_HVT)              0.0102   0.1279   1.0000   0.0071   0.0071 &   1.3853 r
  I_PCI_TOP/U263/Y (INVX4_HVT)                       0.2352   1.0000            0.2126 &   1.5979 f
  I_PCI_TOP/n3329 (net)       15  19.6718 
  I_PCI_TOP/U3606/A2 (AND2X1_HVT)           0.0224   0.2359   1.0000   0.0155   0.0179 &   1.6157 f
  I_PCI_TOP/U3606/Y (AND2X1_HVT)                     0.2252   1.0000            0.4919 &   2.1076 f
  I_PCI_TOP/n3788 (net)        3   3.0355 
  I_PCI_TOP/U3747/A1 (OR2X1_HVT)            0.0000   0.2252   1.0000   0.0000   0.0000 &   2.1076 f
  I_PCI_TOP/U3747/Y (OR2X1_HVT)                      0.1469   1.0000            0.5302 &   2.6378 f
  I_PCI_TOP/n3786 (net)        1   0.8664 
  I_PCI_TOP/U3748/A3 (AO22X1_RVT)           0.0124   0.1469   1.0000   0.0086   0.0086 &   2.6464 f
  I_PCI_TOP/U3748/Y (AO22X1_RVT)                     0.1014   1.0000            0.2576 &   2.9040 f
  I_PCI_TOP/n3942 (net)        1   2.2172 
  I_PCI_TOP/U3857/B (FADDX1_HVT)            0.0000   0.1014   1.0000   0.0000   0.0000 &   2.9040 f
  I_PCI_TOP/U3857/S (FADDX1_HVT)                     0.3008   1.0000            1.0815 &   3.9856 r
  I_PCI_TOP/n3935 (net)        1   2.2566 
  I_PCI_TOP/U3849/A (FADDX1_HVT)            0.0000   0.3008   1.0000   0.0000   0.0000 &   3.9856 r
  I_PCI_TOP/U3849/S (FADDX1_HVT)                     0.2989   1.0000            1.2999 &   5.2855 f
  I_PCI_TOP/n3919 (net)        1   2.2094 
  I_PCI_TOP/U3838/B (FADDX1_HVT)            0.0000   0.2989   1.0000   0.0000   0.0000 &   5.2855 f
  I_PCI_TOP/U3838/S (FADDX1_HVT)                     0.2707   1.0000            1.1558 &   6.4413 r
  I_PCI_TOP/n3802 (net)        1   1.2753 
  I_PCI_TOP/U3754/A (INVX0_LVT)             0.0891   0.2707   1.0000   0.0643   0.0643 &   6.5056 r
  I_PCI_TOP/U3754/Y (INVX0_LVT)                      0.1305   1.0000            0.0828 &   6.5884 f
  I_PCI_TOP/n3949 (net)        1   2.3716 
  I_PCI_TOP/U3860/B (FADDX1_LVT)            0.0090   0.1305   1.0000   0.0063   0.0063 &   6.5947 f
  I_PCI_TOP/U3860/CO (FADDX1_LVT)                    0.0668   1.0000            0.1877 &   6.7824 f
  I_PCI_TOP/n4090 (net)        1   2.0570 
  I_PCI_TOP/U3965/CI (FADDX1_LVT)           0.0000   0.0668   1.0000   0.0000   0.0000 &   6.7824 f
  I_PCI_TOP/U3965/CO (FADDX1_LVT)                    0.0663   1.0000            0.1563 &   6.9387 f
  I_PCI_TOP/n4352 (net)        1   1.9090 
  I_PCI_TOP/U4158/CI (FADDX1_LVT)           0.0000   0.0663   1.0000   0.0000   0.0000 &   6.9387 f
  I_PCI_TOP/U4158/CO (FADDX1_LVT)                    0.0662   1.0000            0.1577 &   7.0964 f
  I_PCI_TOP/n4438 (net)        1   2.0410 
  I_PCI_TOP/U4216/CI (FADDX1_LVT)           0.0054   0.0662   1.0000   0.0037   0.0037 &   7.1001 f
  I_PCI_TOP/U4216/CO (FADDX1_LVT)                    0.0626   1.0000            0.1522 &   7.2523 f
  I_PCI_TOP/n4508 (net)        1   1.6332 
  I_PCI_TOP/U4263/CI (FADDX1_LVT)           0.0000   0.0626   1.0000   0.0000   0.0000 &   7.2523 f
  I_PCI_TOP/U4263/CO (FADDX1_LVT)                    0.0622   1.0000            0.1497 &   7.4020 f
  I_PCI_TOP/n5224 (net)        1   1.5731 
  I_PCI_TOP/U4806/CI (FADDX1_LVT)           0.0000   0.0622   1.0000   0.0000   0.0000 &   7.4020 f
  I_PCI_TOP/U4806/CO (FADDX1_LVT)                    0.0707   1.0000            0.1618 &   7.5638 f
  I_PCI_TOP/n7274 (net)        1   2.6369 
  I_PCI_TOP/U6365/CI (FADDX1_LVT)           0.0000   0.0707   1.0000   0.0000   0.0000 &   7.5639 f
  I_PCI_TOP/U6365/CO (FADDX1_LVT)                    0.0726   1.0000            0.1544 &   7.7183 f
  I_PCI_TOP/n7290 (net)        1   1.6348 
  I_PCI_TOP/U6374/CI (FADDX1_LVT)           0.0000   0.0726   1.0000   0.0000   0.0000 &   7.7183 f
  I_PCI_TOP/U6374/S (FADDX1_LVT)                     0.0620   1.0000            0.2414 &   7.9597 r
  I_PCI_TOP/n7277 (net)        1   0.7616 
  I_PCI_TOP/U6366/A (INVX0_HVT)             0.0000   0.0620   1.0000   0.0000   0.0000 &   7.9597 r
  I_PCI_TOP/U6366/Y (INVX0_HVT)                      0.0960   1.0000            0.1002 &   8.0599 f
  I_PCI_TOP/I_PCI_CORE_N526 (net)
                               1   1.0504 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__29_/D (SDFFARX1_LVT)
                                            0.0052   0.0960   1.0000   0.0036   0.0036 &   8.0635 f
  data arrival time                                                                        8.0635

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9555     8.4555
  clock reconvergence pessimism                                                 0.0710     8.5265
  clock uncertainty                                                            -0.1000     8.4265
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__29_/CLK (SDFFARX1_LVT)                            8.4265 r
  library setup time                                          1.0000           -0.3712     8.0553
  data required time                                                                       8.0553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       8.0553
  data arrival time                                                                       -8.0635
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0083


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640557057/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/Q (SDFFNARX1_HVT)
                                                     0.2321   1.0000            1.1262 &   4.4531 f
  I_SDRAM_TOP/I_SDRAM_IF/n17822 (net)
                               2   2.2479 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189/A (NBUFFX2_LVT)
                                            0.0378   0.2321   1.0000   0.0270   0.0270 &   4.4802 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189/Y (NBUFFX2_LVT)
                                                     0.0657   1.0000            0.1851 &   4.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_4556 (net)
                               4   3.2019 
  I_SDRAM_TOP/I_SDRAM_IF/U527/A4 (AO22X1_HVT)
                                            0.0000   0.0657   1.0000   0.0000   0.0000 &   4.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/U527/Y (AO22X1_HVT)         0.1761   1.0000            0.3743 &   5.0395 f
  I_SDRAM_TOP/I_SDRAM_IF/n113 (net)
                               1   0.9655 
  I_SDRAM_TOP/I_SDRAM_IF/U529/A1 (OR2X1_HVT)
                                            0.0236   0.1761   1.0000   0.0165   0.0165 &   5.0560 f
  I_SDRAM_TOP/I_SDRAM_IF/U529/Y (OR2X1_HVT)          0.1531   1.0000            0.4958 &   5.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/n115 (net)
                               1   1.0751 
  I_SDRAM_TOP/I_SDRAM_IF/U530/A6 (AO222X1_RVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000 &   5.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/U530/Y (AO222X1_RVT)        0.1030   1.0000            0.2832 &   5.8350 f
  I_SDRAM_TOP/I_SDRAM_IF/N3309 (net)
                               1   1.0094 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__19_/D (SDFFNARX1_HVT)
                                            0.0226   0.1030   1.0000   0.0162   0.0163 &   5.8513 f
  data arrival time                                                                        5.8513

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1510     7.3010
  clock reconvergence pessimism                                                 0.0998     7.4008
  clock uncertainty                                                            -0.1000     7.3008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__19_/CLK (SDFFNARX1_HVT)                      7.3008 f
  library setup time                                          1.0000           -1.4576     5.8432
  data required time                                                                       5.8432
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8432
  data arrival time                                                                       -5.8513
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0081


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2292     1.2292
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2292 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/Q (SDFFARX1_HVT)
                                                     0.3180   1.0000            1.3295 &   2.5587 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_23__5_ (net)
                               5   5.3039 
  I_SDRAM_TOP/I_SDRAM_IF/U3043/A2 (AO22X1_HVT)
                                            0.0000   0.3180   1.0000   0.0000   0.0001 &   2.5587 f
  I_SDRAM_TOP/I_SDRAM_IF/U3043/Y (AO22X1_HVT)        0.1707   1.0000            0.7419 &   3.3006 f
  I_SDRAM_TOP/I_SDRAM_IF/n1262 (net)
                               1   0.7957 
  I_SDRAM_TOP/I_SDRAM_IF/U3046/A1 (OR2X1_HVT)
                                            0.0000   0.1707   1.0000   0.0000   0.0000 &   3.3006 f
  I_SDRAM_TOP/I_SDRAM_IF/U3046/Y (OR2X1_HVT)         0.1993   1.0000            0.5304 &   3.8310 f
  I_SDRAM_TOP/I_SDRAM_IF/n2939 (net)
                               2   2.5090 
  I_SDRAM_TOP/I_SDRAM_IF/U3054/A2 (AO22X1_HVT)
                                            0.0163   0.1993   1.0000   0.0113   0.0113 &   3.8423 f
  I_SDRAM_TOP/I_SDRAM_IF/U3054/Y (AO22X1_HVT)        0.1776   1.0000            0.6517 &   4.4940 f
  I_SDRAM_TOP/I_SDRAM_IF/N1514 (net)
                               1   1.0159 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__29_/D (SDFFARX1_RVT)
                                            0.0143   0.1776   1.0000   0.0099   0.0099 &   4.5039 f
  data arrival time                                                                        4.5039

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0630     5.1630
  clock reconvergence pessimism                                                 0.0976     5.2605
  clock uncertainty                                                            -0.1000     5.1605
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__29_/CLK (SDFFARX1_RVT)                       5.1605 r
  library setup time                                          1.0000           -0.6646     4.4959
  data required time                                                                       4.4959
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4959
  data arrival time                                                                       -4.5039
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2261     1.2261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__7_/CLK (SDFFARX1_HVT)
                                                     0.1273                     0.0000     1.2261 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__7_/Q (SDFFARX1_HVT)
                                                     0.2995   1.0000            1.3219 &   2.5479 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__7_ (net)
                               5   4.7960 
  I_SDRAM_TOP/I_SDRAM_IF/U4233/A2 (AO22X1_HVT)
                                            0.0358   0.2995   1.0000   0.0242   0.0243 &   2.5722 f
  I_SDRAM_TOP/I_SDRAM_IF/U4233/Y (AO22X1_HVT)        0.1647   1.0000            0.7183 &   3.2905 f
  I_SDRAM_TOP/I_SDRAM_IF/n2259 (net)
                               1   0.6088 
  I_SDRAM_TOP/I_SDRAM_IF/U4235/A1 (OR2X1_HVT)
                                            0.0000   0.1647   1.0000   0.0000   0.0000 &   3.2905 f
  I_SDRAM_TOP/I_SDRAM_IF/U4235/Y (OR2X1_HVT)         0.1771   1.0000            0.5088 &   3.7994 f
  I_SDRAM_TOP/I_SDRAM_IF/n2508 (net)
                               2   1.8481 
  I_SDRAM_TOP/I_SDRAM_IF/U4239/A2 (AO22X1_HVT)
                                            0.0096   0.1771   1.0000   0.0067   0.0067 &   3.8060 f
  I_SDRAM_TOP/I_SDRAM_IF/U4239/Y (AO22X1_HVT)        0.1972   1.0000            0.6548 &   4.4608 f
  I_SDRAM_TOP/I_SDRAM_IF/N1045 (net)
                               1   1.6550 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__3_/D (SDFFARX1_RVT)
                                            0.0186   0.1972   1.0000   0.0128   0.0129 &   4.4736 f
  data arrival time                                                                        4.4736

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0501     5.1501
  clock reconvergence pessimism                                                 0.0975     5.2476
  clock uncertainty                                                            -0.1000     5.1476
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__3_/CLK (SDFFARX1_RVT)                        5.1476 r
  library setup time                                          1.0000           -0.6819     4.4657
  data required time                                                                       4.4657
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4657
  data arrival time                                                                       -4.4736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2680     3.3180
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK (SDFFNARX1_HVT)
                                                     0.0868                     0.0000     3.3180 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/Q (SDFFNARX1_HVT)
                                                     0.3662   1.0000            1.2457 &   4.5637 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1074] (net)
                               5   6.2066 
  I_SDRAM_TOP/I_SDRAM_IF/U9606/A1 (OA22X1_HVT)
                                            0.1105   0.3662   1.0000   0.0756   0.0756 &   4.6393 f
  I_SDRAM_TOP/I_SDRAM_IF/U9606/Y (OA22X1_HVT)        0.2303   1.0000            0.8873 &   5.5266 f
  I_SDRAM_TOP/I_SDRAM_IF/n6368 (net)
                               1   0.9348 
  I_SDRAM_TOP/I_SDRAM_IF/U9607/A2 (AND2X1_LVT)
                                            0.0154   0.2303   1.0000   0.0106   0.0106 &   5.5372 f
  I_SDRAM_TOP/I_SDRAM_IF/U9607/Y (AND2X1_LVT)        0.0602   1.0000            0.2069 &   5.7441 f
  I_SDRAM_TOP/I_SDRAM_IF/n6915 (net)
                               2   1.6318 
  I_SDRAM_TOP/I_SDRAM_IF/U10288/A4 (AO22X1_LVT)
                                            0.0000   0.0602   1.0000   0.0000   0.0000 &   5.7441 f
  I_SDRAM_TOP/I_SDRAM_IF/U10288/Y (AO22X1_LVT)       0.0544   1.0000            0.1130 &   5.8571 f
  I_SDRAM_TOP/I_SDRAM_IF/N2398 (net)
                               1   2.0396 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/D (SDFFNARX1_HVT)
                                            0.0026   0.0544   1.0000   0.0018   0.0018 &   5.8589 f
  data arrival time                                                                        5.8589

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1404     7.2904
  clock reconvergence pessimism                                                 0.0878     7.3782
  clock uncertainty                                                            -0.1000     7.2782
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK (SDFFNARX1_HVT)                       7.2782 f
  library setup time                                          1.0000           -1.4271     5.8511
  data required time                                                                       5.8511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8511
  data arrival time                                                                       -5.8589
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2207     1.2207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__0_/CLK (SDFFARX1_HVT)
                                                     0.1293                     0.0000     1.2207 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__0_/Q (SDFFARX1_HVT)
                                                     0.3495   1.0000            1.3539 &   2.5747 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__0_ (net)
                               5   6.1724 
  I_SDRAM_TOP/I_SDRAM_IF/U1078/A2 (AO22X1_HVT)
                                            0.0241   0.3495   1.0000   0.0167   0.0168 &   2.5915 f
  I_SDRAM_TOP/I_SDRAM_IF/U1078/Y (AO22X1_HVT)        0.1715   1.0000            0.7694 &   3.3609 f
  I_SDRAM_TOP/I_SDRAM_IF/n294 (net)
                               1   0.8178 
  I_SDRAM_TOP/I_SDRAM_IF/U1081/A1 (OR2X1_HVT)
                                            0.0000   0.1715   1.0000   0.0000   0.0000 &   3.3609 f
  I_SDRAM_TOP/I_SDRAM_IF/U1081/Y (OR2X1_HVT)         0.1729   1.0000            0.5105 &   3.8714 f
  I_SDRAM_TOP/I_SDRAM_IF/n2720 (net)
                               2   1.7102 
  I_SDRAM_TOP/I_SDRAM_IF/U1087/A2 (AO22X1_HVT)
                                            0.0000   0.1729   1.0000   0.0000   0.0000 &   3.8714 f
  I_SDRAM_TOP/I_SDRAM_IF/U1087/Y (AO22X1_HVT)        0.1748   1.0000            0.6263 &   4.4978 f
  I_SDRAM_TOP/I_SDRAM_IF/N975 (net)
                               1   0.9278 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/D (SDFFARX1_RVT)
                                            0.0000   0.1748   1.0000   0.0000   0.0000 &   4.4978 f
  data arrival time                                                                        4.4978

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0568     5.1568
  clock reconvergence pessimism                                                 0.0929     5.2498
  clock uncertainty                                                            -0.1000     5.1498
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/CLK (SDFFARX1_RVT)                       5.1498 r
  library setup time                                          1.0000           -0.6598     4.4899
  data required time                                                                       4.4899
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4899
  data arrival time                                                                       -4.4978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0078


  Startpoint: I_PARSER/out_bus_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.5888     1.5888
  I_PARSER/out_bus_reg_7_/CLK (SDFFARX1_HVT)         0.1225                     0.0000     1.5888 r
  I_PARSER/out_bus_reg_7_/QN (SDFFARX1_HVT)          0.3680   1.0000            0.8692 &   2.4581 f
  I_PARSER/n31 (net)           1   3.6640 
  I_PARSER/HFSINV_156_3093/A (INVX1_LVT)    0.0809   0.3680   1.0000   0.0563   0.0564 &   2.5144 f
  I_PARSER/HFSINV_156_3093/Y (INVX1_LVT)             0.2140   1.0000            0.2711 &   2.7856 r
  I_PARSER/risc_Instrn_lo[7] (net)
                               3   5.9856 
  I_RISC_CORE/Instrn_7__UPF_LS/A (LSUPX4_RVT)
                                            0.0049   0.2140   1.0000   0.0034   0.0035 &   2.7891 r
  I_RISC_CORE/Instrn_7__UPF_LS/Y (LSUPX4_RVT)        0.0665   1.0000            0.4044 &   3.1935 r
  I_RISC_CORE/n[1353] (net)    1  17.9590 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (SDFFX1_HVT)
                                            0.0032   0.0668   1.0000   0.0022   0.0061 &   3.1996 r
  data arrival time                                                                        3.1996

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1529     3.5529
  clock reconvergence pessimism                                                 0.0014     3.5543
  clock uncertainty                                                            -0.1000     3.4543
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)                           3.4543 r
  library setup time                                          1.0000           -0.2624     3.1919
  data required time                                                                       3.1919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1919
  data arrival time                                                                       -3.1996
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0077


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2758     3.3258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__19_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__19_/Q (SDFFNARX1_HVT)
                                                     0.2258   1.0000            1.1339 &   4.4598 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_751 (net)
                               2   2.0456 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_47_1934/A (NBUFFX4_LVT)
                                            0.0000   0.2258   1.0000   0.0000   0.0000 &   4.4598 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_47_1934/Y (NBUFFX4_LVT)
                                                     0.0678   1.0000            0.2182 &   4.6780 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1365 (net)
                               4   4.1025 
  I_SDRAM_TOP/I_SDRAM_IF/U5243/A2 (AO22X1_HVT)
                                            0.0000   0.0678   1.0000   0.0000   0.0000 &   4.6780 f
  I_SDRAM_TOP/I_SDRAM_IF/U5243/Y (AO22X1_HVT)        0.1684   1.0000            0.5320 &   5.2100 f
  I_SDRAM_TOP/I_SDRAM_IF/n3234 (net)
                               1   0.7273 
  I_SDRAM_TOP/I_SDRAM_IF/U5244/A2 (OR2X1_HVT)
                                            0.0000   0.1684   1.0000   0.0000   0.0000 &   5.2100 f
  I_SDRAM_TOP/I_SDRAM_IF/U5244/Y (OR2X1_HVT)         0.1605   1.0000            0.4360 &   5.6461 f
  I_SDRAM_TOP/I_SDRAM_IF/n5371 (net)
                               2   1.3125 
  I_SDRAM_TOP/I_SDRAM_IF/U8548/A2 (AO22X1_LVT)
                                            0.0054   0.1605   1.0000   0.0038   0.0038 &   5.6498 f
  I_SDRAM_TOP/I_SDRAM_IF/U8548/Y (AO22X1_LVT)        0.0522   1.0000            0.2124 &   5.8623 f
  I_SDRAM_TOP/I_SDRAM_IF/N2913 (net)
                               1   0.7485 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_/D (SDFFNARX1_HVT)
                                            0.0017   0.0522   1.0000   0.0012   0.0012 &   5.8634 f
  data arrival time                                                                        5.8634

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0870     7.3829
  clock uncertainty                                                            -0.1000     7.2829
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_/CLK (SDFFNARX1_HVT)                       7.2829 f
  library setup time                                          1.0000           -1.4271     5.8558
  data required time                                                                       5.8558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8558
  data arrival time                                                                       -5.8634
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0077


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640757059/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2730     3.3230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__8_/CLK (SDFFNARX1_HVT)
                                                     0.0608                     0.0000     3.3230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__8_/Q (SDFFNARX1_HVT)
                                                     0.2986   1.0000            1.1816 &   4.5046 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_166 (net)
                               5   4.2981 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41129/A2 (AO22X1_HVT)
                                            0.0000   0.2986   1.0000   0.0000   0.0000 &   4.5046 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41129/Y (AO22X1_HVT)
                                                     0.1690   1.0000            0.7233 &   5.2279 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22177 (net)
                               1   0.7440 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41128/A1 (OR2X1_RVT)
                                            0.0000   0.1690   1.0000   0.0000   0.0000 &   5.2279 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41128/Y (OR2X1_RVT)
                                                     0.0852   1.0000            0.3159 &   5.5438 f
  I_SDRAM_TOP/I_SDRAM_IF/n5761 (net)
                               2   2.0163 
  I_SDRAM_TOP/I_SDRAM_IF/U8926/A2 (AO22X1_RVT)
                                            0.0120   0.0852   1.0000   0.0085   0.0085 &   5.5523 f
  I_SDRAM_TOP/I_SDRAM_IF/U8926/Y (AO22X1_RVT)        0.0838   1.0000            0.3022 &   5.8545 f
  I_SDRAM_TOP/I_SDRAM_IF/N3896 (net)
                               1   0.7749 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/D (SDFFNARX1_HVT)
                                            0.0000   0.0838   1.0000   0.0000   0.0000 &   5.8545 f
  data arrival time                                                                        5.8545

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1479     7.2979
  clock reconvergence pessimism                                                 0.0994     7.3974
  clock uncertainty                                                            -0.1000     7.2974
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__4_/CLK (SDFFNARX1_HVT)                       7.2974 f
  library setup time                                          1.0000           -1.4505     5.8469
  data required time                                                                       5.8469
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8469
  data arrival time                                                                       -5.8545
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0076


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2590     3.3090
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__31_/Q (SDFFNARX1_HVT)
                                                     0.3575   1.0000            1.2345 &   4.5435 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_264 (net)
                               5   5.9614 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40948/A2 (AO22X1_HVT)
                                            0.0479   0.3575   1.0000   0.0327   0.0327 &   4.5762 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40948/Y (AO22X1_HVT)
                                                     0.1855   1.0000            0.7927 &   5.3690 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22105 (net)
                               1   1.2612 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40947/A1 (OR2X1_RVT)
                                            0.0225   0.1855   1.0000   0.0156   0.0157 &   5.3846 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40947/Y (OR2X1_RVT)
                                                     0.0845   1.0000            0.3269 &   5.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/n5859 (net)
                               2   1.8751 
  I_SDRAM_TOP/I_SDRAM_IF/U9035/A4 (AO22X1_LVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0000 &   5.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/U9035/Y (AO22X1_LVT)        0.0744   1.0000            0.1214 &   5.8329 f
  I_SDRAM_TOP/I_SDRAM_IF/N3776 (net)
                               1   1.4353 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/D (SDFFNARX1_HVT)
                                            0.0043   0.0744   1.0000   0.0030   0.0030 &   5.8359 f
  data arrival time                                                                        5.8359

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1429     7.2929
  clock reconvergence pessimism                                                 0.0696     7.3625
  clock uncertainty                                                            -0.1000     7.2625
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/CLK (SDFFNARX1_HVT)                      7.2625 f
  library setup time                                          1.0000           -1.4340     5.8285
  data required time                                                                       5.8285
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8285
  data arrival time                                                                       -5.8359
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0074


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2096     1.2096
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__18_/CLK (SDFFARX1_HVT)
                                                     0.0920                     0.0000     1.2096 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__18_/Q (SDFFARX1_HVT)
                                                     0.1926   1.0000            1.2086 &   2.4182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_13__18_ (net)
                               1   1.5440 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_138_908/A (INVX1_HVT)
                                            0.0116   0.1926   1.0000   0.0081   0.0081 &   2.4263 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_138_908/Y (INVX1_HVT)
                                                     0.2006   1.0000            0.2357 &   2.6620 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_340 (net)
                               2   3.1352 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_907/A (INVX0_LVT)
                                            0.0376   0.2006   1.0000   0.0270   0.0270 &   2.6890 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_907/Y (INVX0_LVT)
                                                     0.1221   1.0000            0.1026 &   2.7916 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_339 (net)
                               4   3.9096 
  I_SDRAM_TOP/I_SDRAM_IF/U2784/A2 (AO22X1_HVT)
                                            0.0000   0.1221   1.0000   0.0000   0.0000 &   2.7917 f
  I_SDRAM_TOP/I_SDRAM_IF/U2784/Y (AO22X1_HVT)        0.1875   1.0000            0.5989 &   3.3905 f
  I_SDRAM_TOP/I_SDRAM_IF/n1116 (net)
                               1   1.3395 
  I_SDRAM_TOP/I_SDRAM_IF/U2786/A1 (OR2X1_HVT)
                                            0.0252   0.1875   1.0000   0.0177   0.0177 &   3.4082 f
  I_SDRAM_TOP/I_SDRAM_IF/U2786/Y (OR2X1_HVT)         0.2642   1.0000            0.5876 &   3.9958 f
  I_SDRAM_TOP/I_SDRAM_IF/n1662 (net)
                               2   4.3655 
  I_SDRAM_TOP/I_SDRAM_IF/U3633/A2 (AO22X1_HVT)
                                            0.0414   0.2642   1.0000   0.0276   0.0277 &   4.0235 f
  I_SDRAM_TOP/I_SDRAM_IF/U3633/Y (AO22X1_HVT)        0.1781   1.0000            0.7061 &   4.7296 f
  I_SDRAM_TOP/I_SDRAM_IF/N1024 (net)
                               1   1.0324 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__14_/D (SDFFARX1_LVT)
                                            0.0000   0.1781   1.0000   0.0000   0.0000 &   4.7296 f
  data arrival time                                                                        4.7296

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0463     5.1463
  clock reconvergence pessimism                                                 0.0929     5.2392
  clock uncertainty                                                            -0.1000     5.1392
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__14_/CLK (SDFFARX1_LVT)                       5.1392 r
  library setup time                                          1.0000           -0.4168     4.7225
  data required time                                                                       4.7225
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7225
  data arrival time                                                                       -4.7296
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0071


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2278     1.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__13_/CLK (SDFFARX1_HVT)
                                                     0.1112                     0.0000     1.2278 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__13_/Q (SDFFARX1_HVT)
                                                     0.3215   1.0000            1.3235 &   2.5513 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__13_ (net)
                               5   5.3952 
  I_SDRAM_TOP/I_SDRAM_IF/U2229/A2 (AO22X1_HVT)
                                            0.0366   0.3215   1.0000   0.0254   0.0254 &   2.5767 f
  I_SDRAM_TOP/I_SDRAM_IF/U2229/Y (AO22X1_HVT)        0.2056   1.0000            0.7842 &   3.3609 f
  I_SDRAM_TOP/I_SDRAM_IF/n830 (net)
                               1   1.9149 
  I_SDRAM_TOP/I_SDRAM_IF/U2230/A2 (OR2X1_HVT)
                                            0.0206   0.2056   1.0000   0.0143   0.0143 &   3.3752 f
  I_SDRAM_TOP/I_SDRAM_IF/U2230/Y (OR2X1_HVT)         0.1629   1.0000            0.4591 &   3.8343 f
  I_SDRAM_TOP/I_SDRAM_IF/n1468 (net)
                               2   1.3848 
  I_SDRAM_TOP/I_SDRAM_IF/U2234/A2 (AO22X1_HVT)
                                            0.0109   0.1629   1.0000   0.0076   0.0076 &   3.8419 f
  I_SDRAM_TOP/I_SDRAM_IF/U2234/Y (AO22X1_HVT)        0.1806   1.0000            0.6249 &   4.4668 f
  I_SDRAM_TOP/I_SDRAM_IF/N481 (net)
                               1   1.1121 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__9_/D (SDFFARX1_RVT)
                                            0.0326   0.1806   1.0000   0.0234   0.0234 &   4.4901 f
  data arrival time                                                                        4.4901

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0590     5.1590
  clock reconvergence pessimism                                                 0.0976     5.2566
  clock uncertainty                                                            -0.1000     5.1566
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__9_/CLK (SDFFARX1_RVT)                         5.1566 r
  library setup time                                          1.0000           -0.6735     4.4831
  data required time                                                                       4.4831
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4831
  data arrival time                                                                       -4.4901
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0071


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_/CLK (SDFFARX1_HVT)
                                                     0.1303                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__28_/Q (SDFFARX1_HVT)
                                                     0.2070   1.0000            1.3667 &   2.5886 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_7__28_ (net)
                               1   1.3730 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_138_1388/A (INVX1_HVT)
                                            0.0000   0.2070   1.0000   0.0000   0.0000 &   2.5886 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_138_1388/Y (INVX1_HVT)
                                                     0.1628   1.0000            0.2237 &   2.8123 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_819 (net)
                               2   2.4422 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1386/A (INVX0_LVT)
                                            0.0168   0.1628   1.0000   0.0113   0.0113 &   2.8236 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1386/Y (INVX0_LVT)
                                                     0.1505   1.0000            0.1808 &   3.0044 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_817 (net)
                               4   4.7391 
  I_SDRAM_TOP/I_SDRAM_IF/U827/A2 (AO22X1_HVT)
                                            0.0000   0.1505   1.0000   0.0000   0.0000 &   3.0044 r
  I_SDRAM_TOP/I_SDRAM_IF/U827/Y (AO22X1_HVT)         0.2320   1.0000            0.6162 &   3.6207 r
  I_SDRAM_TOP/I_SDRAM_IF/n210 (net)
                               1   1.4468 
  I_SDRAM_TOP/I_SDRAM_IF/U830/A1 (OR2X1_HVT)
                                            0.0522   0.2320   1.0000   0.0375   0.0375 &   3.6582 r
  I_SDRAM_TOP/I_SDRAM_IF/U830/Y (OR2X1_HVT)          0.2031   1.0000            0.4335 &   4.0918 r
  I_SDRAM_TOP/I_SDRAM_IF/n1947 (net)
                               2   2.4202 
  I_SDRAM_TOP/I_SDRAM_IF/U838/A2 (AO22X1_HVT)
                                            0.0000   0.2031   1.0000   0.0000   0.0000 &   4.0918 r
  I_SDRAM_TOP/I_SDRAM_IF/U838/Y (AO22X1_HVT)         0.2844   1.0000            0.6988 &   4.7906 r
  I_SDRAM_TOP/I_SDRAM_IF/N749 (net)
                               1   2.8654 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/D (SDFFARX1_LVT)
                                            0.0582   0.2844   1.0000   0.0418   0.0419 &   4.8325 r
  data arrival time                                                                        4.8325

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0470     5.1470
  clock reconvergence pessimism                                                 0.0929     5.2400
  clock uncertainty                                                            -0.1000     5.1400
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/CLK (SDFFARX1_LVT)                        5.1400 r
  library setup time                                          1.0000           -0.3145     4.8255
  data required time                                                                       4.8255
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.8255
  data arrival time                                                                       -4.8325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0069


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/Q (SDFFNARX1_HVT)
                                                     0.3003   1.0000            1.1953 &   4.5223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_790 (net)
                               5   4.3473 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41135/A2 (AO22X1_RVT)
                                            0.0205   0.3003   1.0000   0.0142   0.0142 &   4.5365 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41135/Y (AO22X1_RVT)
                                                     0.0837   1.0000            0.4723 &   5.0088 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22180 (net)
                               1   0.7709 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41134/A1 (OR2X1_HVT)
                                            0.0000   0.0837   1.0000   0.0000   0.0000 &   5.0088 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41134/Y (OR2X1_HVT)
                                                     0.1693   1.0000            0.4333 &   5.4422 f
  I_SDRAM_TOP/I_SDRAM_IF/n5762 (net)
                               2   1.5948 
  I_SDRAM_TOP/I_SDRAM_IF/U7651/A2 (AO22X1_RVT)
                                            0.0263   0.1693   1.0000   0.0187   0.0187 &   5.4609 f
  I_SDRAM_TOP/I_SDRAM_IF/U7651/Y (AO22X1_RVT)        0.0869   1.0000            0.3736 &   5.8345 f
  I_SDRAM_TOP/I_SDRAM_IF/N2861 (net)
                               1   1.0155 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__14_/D (SDFFNARX1_HVT)
                                            0.0032   0.0869   1.0000   0.0022   0.0022 &   5.8367 f
  data arrival time                                                                        5.8367

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1488     7.2988
  clock reconvergence pessimism                                                 0.0801     7.3789
  clock uncertainty                                                            -0.1000     7.2789
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__14_/CLK (SDFFNARX1_HVT)                      7.2789 f
  library setup time                                          1.0000           -1.4492     5.8298
  data required time                                                                       5.8298
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8298
  data arrival time                                                                       -5.8367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0069


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2755     3.3255
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/CLK (SDFFNARX1_HVT)
                                                     0.0807                     0.0000     3.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/Q (SDFFNARX1_HVT)
                                                     0.2899   1.0000            1.1911 &   4.5167 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_913 (net)
                               5   4.0560 
  I_SDRAM_TOP/I_SDRAM_IF/U5290/A2 (AO22X1_HVT)
                                            0.0168   0.2899   1.0000   0.0116   0.0117 &   4.5283 f
  I_SDRAM_TOP/I_SDRAM_IF/U5290/Y (AO22X1_HVT)        0.1900   1.0000            0.7407 &   5.2690 f
  I_SDRAM_TOP/I_SDRAM_IF/n3253 (net)
                               1   1.4144 
  I_SDRAM_TOP/I_SDRAM_IF/U5291/A2 (OR2X1_RVT)
                                            0.0265   0.1900   1.0000   0.0187   0.0187 &   5.2877 f
  I_SDRAM_TOP/I_SDRAM_IF/U5291/Y (OR2X1_RVT)         0.0797   1.0000            0.2690 &   5.5567 f
  I_SDRAM_TOP/I_SDRAM_IF/n4248 (net)
                               2   1.4965 
  I_SDRAM_TOP/I_SDRAM_IF/U5297/A2 (AO22X1_RVT)
                                            0.0093   0.0797   1.0000   0.0064   0.0064 &   5.5631 f
  I_SDRAM_TOP/I_SDRAM_IF/U5297/Y (AO22X1_RVT)        0.0860   1.0000            0.3017 &   5.8649 f
  I_SDRAM_TOP/I_SDRAM_IF/N2640 (net)
                               1   0.9430 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0860   1.0000   0.0000   0.0000 &   5.8649 f
  data arrival time                                                                        5.8649

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.1055     7.3998
  clock uncertainty                                                            -0.1000     7.2998
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__15_/CLK (SDFFNARX1_HVT)                       7.2998 f
  library setup time                                          1.0000           -1.4417     5.8581
  data required time                                                                       5.8581
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8581
  data arrival time                                                                       -5.8649
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2305     1.2305
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__21_/CLK (SDFFARX1_HVT)
                                                     0.1223                     0.0000     1.2305 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__21_/Q (SDFFARX1_HVT)
                                                     0.3415   1.0000            1.3440 &   2.5745 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__21_ (net)
                               5   5.9525 
  I_SDRAM_TOP/I_SDRAM_IF/U2974/A2 (AO22X1_HVT)
                                            0.0000   0.3415   1.0000   0.0000   0.0001 &   2.5745 f
  I_SDRAM_TOP/I_SDRAM_IF/U2974/Y (AO22X1_HVT)        0.1885   1.0000            0.7826 &   3.3571 f
  I_SDRAM_TOP/I_SDRAM_IF/n1221 (net)
                               1   1.3615 
  I_SDRAM_TOP/I_SDRAM_IF/U2976/A1 (OR2X1_HVT)
                                            0.0096   0.1885   1.0000   0.0067   0.0067 &   3.3638 f
  I_SDRAM_TOP/I_SDRAM_IF/U2976/Y (OR2X1_HVT)         0.1702   1.0000            0.5224 &   3.8862 f
  I_SDRAM_TOP/I_SDRAM_IF/n1567 (net)
                               2   1.6250 
  I_SDRAM_TOP/I_SDRAM_IF/U3506/A2 (AO22X1_HVT)
                                            0.0067   0.1702   1.0000   0.0046   0.0046 &   3.8908 f
  I_SDRAM_TOP/I_SDRAM_IF/U3506/Y (AO22X1_HVT)        0.1686   1.0000            0.6158 &   4.5066 f
  I_SDRAM_TOP/I_SDRAM_IF/N1300 (net)
                               1   0.7300 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__5_/D (SDFFARX1_RVT)
                                            0.0000   0.1686   1.0000   0.0000   0.0000 &   4.5066 f
  data arrival time                                                                        4.5066

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0626     5.1626
  clock reconvergence pessimism                                                 0.0976     5.2602
  clock uncertainty                                                            -0.1000     5.1602
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__5_/CLK (SDFFARX1_RVT)                        5.1602 r
  library setup time                                          1.0000           -0.6604     4.4998
  data required time                                                                       4.4998
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4998
  data arrival time                                                                       -4.5066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2735     3.3235
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__24_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3235 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__24_/Q (SDFFNARX1_HVT)
                                                     0.3042   1.0000            1.1920 &   4.5155 f
  I_SDRAM_TOP/I_SDRAM_IF/n17416 (net)
                               5   4.4569 
  I_SDRAM_TOP/I_SDRAM_IF/U5606/A4 (AO22X1_HVT)
                                            0.0500   0.3042   1.0000   0.0351   0.0351 &   4.5506 f
  I_SDRAM_TOP/I_SDRAM_IF/U5606/Y (AO22X1_HVT)        0.1668   1.0000            0.5138 &   5.0644 f
  I_SDRAM_TOP/I_SDRAM_IF/n3403 (net)
                               1   0.6709 
  I_SDRAM_TOP/I_SDRAM_IF/U5608/A1 (OR2X1_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000 &   5.0644 f
  I_SDRAM_TOP/I_SDRAM_IF/U5608/Y (OR2X1_HVT)         0.1666   1.0000            0.5006 &   5.5650 f
  I_SDRAM_TOP/I_SDRAM_IF/n5730 (net)
                               2   1.5074 
  I_SDRAM_TOP/I_SDRAM_IF/U8911/A4 (AO22X1_RVT)
                                            0.0125   0.1666   1.0000   0.0087   0.0087 &   5.5737 f
  I_SDRAM_TOP/I_SDRAM_IF/U8911/Y (AO22X1_RVT)        0.0901   1.0000            0.2669 &   5.8406 f
  I_SDRAM_TOP/I_SDRAM_IF/N2780 (net)
                               1   1.2814 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__28_/D (SDFFNARX1_HVT)
                                            0.0094   0.0901   1.0000   0.0063   0.0063 &   5.8469 f
  data arrival time                                                                        5.8469

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1464     7.2964
  clock reconvergence pessimism                                                 0.0894     7.3858
  clock uncertainty                                                            -0.1000     7.2858
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__28_/CLK (SDFFNARX1_HVT)                       7.2858 f
  library setup time                                          1.0000           -1.4457     5.8401
  data required time                                                                       5.8401
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8401
  data arrival time                                                                       -5.8469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640157053/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2744     3.3244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/Q (SDFFNARX1_HVT)
                                                     0.2236   1.0000            1.1230 &   4.4474 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_873 (net)
                               2   1.9809 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1467/A (NBUFFX4_LVT)
                                            0.0000   0.2236   1.0000   0.0000   0.0000 &   4.4474 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1467/Y (NBUFFX4_LVT)
                                                     0.0665   1.0000            0.2148 &   4.6623 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_898 (net)
                               4   3.5963 
  I_SDRAM_TOP/I_SDRAM_IF/U6073/A2 (AO22X1_HVT)
                                            0.0000   0.0665   1.0000   0.0000   0.0000 &   4.6623 f
  I_SDRAM_TOP/I_SDRAM_IF/U6073/Y (AO22X1_HVT)        0.1700   1.0000            0.5330 &   5.1953 f
  I_SDRAM_TOP/I_SDRAM_IF/n3631 (net)
                               1   0.7758 
  I_SDRAM_TOP/I_SDRAM_IF/U6074/A2 (OR2X1_HVT)
                                            0.0000   0.1700   1.0000   0.0000   0.0000 &   5.1953 f
  I_SDRAM_TOP/I_SDRAM_IF/U6074/Y (OR2X1_HVT)         0.2100   1.0000            0.4764 &   5.6717 f
  I_SDRAM_TOP/I_SDRAM_IF/n5003 (net)
                               2   2.8243 
  I_SDRAM_TOP/I_SDRAM_IF/U8093/A4 (AO22X1_LVT)
                                            0.0266   0.2100   1.0000   0.0185   0.0186 &   5.6903 f
  I_SDRAM_TOP/I_SDRAM_IF/U8093/Y (AO22X1_LVT)        0.0570   1.0000            0.1803 &   5.8706 f
  I_SDRAM_TOP/I_SDRAM_IF/N2665 (net)
                               1   1.0951 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/D (SDFFNARX1_HVT)
                                            0.0022   0.0570   1.0000   0.0015   0.0015 &   5.8722 f
  data arrival time                                                                        5.8722

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1455     7.2955
  clock reconvergence pessimism                                                 0.1026     7.3980
  clock uncertainty                                                            -0.1000     7.2980
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK (SDFFNARX1_HVT)                        7.2980 f
  library setup time                                          1.0000           -1.4327     5.8654
  data required time                                                                       5.8654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8654
  data arrival time                                                                       -5.8722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2279     1.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__25_/CLK (SDFFARX1_HVT)
                                                     0.1112                     0.0000     1.2279 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__25_/Q (SDFFARX1_HVT)
                                                     0.3099   1.0000            1.3164 &   2.5442 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__25_ (net)
                               5   5.0764 
  I_SDRAM_TOP/I_SDRAM_IF/U2128/A2 (AO22X1_HVT)
                                            0.0262   0.3099   1.0000   0.0181   0.0181 &   2.5623 f
  I_SDRAM_TOP/I_SDRAM_IF/U2128/Y (AO22X1_HVT)        0.1715   1.0000            0.7360 &   3.2983 f
  I_SDRAM_TOP/I_SDRAM_IF/n778 (net)
                               1   0.8189 
  I_SDRAM_TOP/I_SDRAM_IF/U2130/A1 (OR2X1_HVT)
                                            0.0085   0.1715   1.0000   0.0059   0.0059 &   3.3042 f
  I_SDRAM_TOP/I_SDRAM_IF/U2130/Y (OR2X1_HVT)         0.1738   1.0000            0.5114 &   3.8157 f
  I_SDRAM_TOP/I_SDRAM_IF/n993 (net)
                               2   1.7426 
  I_SDRAM_TOP/I_SDRAM_IF/U2134/A2 (AO22X1_HVT)
                                            0.0089   0.1738   1.0000   0.0062   0.0062 &   3.8218 f
  I_SDRAM_TOP/I_SDRAM_IF/U2134/Y (AO22X1_HVT)        0.1856   1.0000            0.6394 &   4.4613 f
  I_SDRAM_TOP/I_SDRAM_IF/N493 (net)
                               1   1.2768 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__21_/D (SDFFARX1_RVT)
                                            0.0371   0.1856   1.0000   0.0258   0.0259 &   4.4871 f
  data arrival time                                                                        4.4871

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0591     5.1591
  clock reconvergence pessimism                                                 0.0976     5.2567
  clock uncertainty                                                            -0.1000     5.1567
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__21_/CLK (SDFFARX1_RVT)                        5.1567 r
  library setup time                                          1.0000           -0.6762     4.4805
  data required time                                                                       4.4805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4805
  data arrival time                                                                       -4.4871
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0066


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2745     3.3245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/CLK (SDFFNARX1_HVT)
                                                     0.0712                     0.0000     3.3245 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/Q (SDFFNARX1_HVT)
                                                     0.3763   1.0000            1.2404 &   4.5648 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_259 (net)
                               6   6.4886 
  I_SDRAM_TOP/I_SDRAM_IF/U9153/A3 (OA22X1_HVT)
                                            0.0562   0.3763   1.0000   0.0402   0.0405 &   4.6054 f
  I_SDRAM_TOP/I_SDRAM_IF/U9153/Y (OA22X1_HVT)        0.2264   1.0000            0.8093 &   5.4146 f
  I_SDRAM_TOP/I_SDRAM_IF/n5952 (net)
                               1   0.8255 
  I_SDRAM_TOP/I_SDRAM_IF/U9154/A2 (AND2X1_RVT)
                                            0.0126   0.2264   1.0000   0.0087   0.0087 &   5.4233 f
  I_SDRAM_TOP/I_SDRAM_IF/U9154/Y (AND2X1_RVT)        0.0845   1.0000            0.3085 &   5.7319 f
  I_SDRAM_TOP/I_SDRAM_IF/n6217 (net)
                               2   1.8649 
  I_SDRAM_TOP/I_SDRAM_IF/U9155/A4 (AO22X1_LVT)
                                            0.0028   0.0845   1.0000   0.0019   0.0019 &   5.7338 f
  I_SDRAM_TOP/I_SDRAM_IF/U9155/Y (AO22X1_LVT)        0.0607   1.0000            0.1137 &   5.8475 f
  I_SDRAM_TOP/I_SDRAM_IF/N3765 (net)
                               1   0.6755 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0607   1.0000   0.0000   0.0000 &   5.8475 f
  data arrival time                                                                        5.8475

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1492     7.2992
  clock reconvergence pessimism                                                 0.0801     7.3793
  clock uncertainty                                                            -0.1000     7.2793
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/CLK (SDFFNARX1_HVT)                       7.2793 f
  library setup time                                          1.0000           -1.4383     5.8409
  data required time                                                                       5.8409
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8409
  data arrival time                                                                       -5.8475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0066


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2726     3.3226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.3226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/Q (SDFFNARX1_HVT)
                                                     0.3452   1.0000            1.2114 &   4.5339 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_810 (net)
                               5   5.6141 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40784/A1 (OA22X1_HVT)
                                            0.0000   0.3452   1.0000   0.0000   0.0000 &   4.5340 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40784/Y (OA22X1_HVT)
                                                     0.2284   1.0000            0.8670 &   5.4010 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22042 (net)
                               1   0.8848 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40783/A2 (AND2X1_LVT)
                                            0.0426   0.2284   1.0000   0.0305   0.0305 &   5.4316 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40783/Y (AND2X1_LVT)
                                                     0.0603   1.0000            0.2067 &   5.6382 f
  I_SDRAM_TOP/I_SDRAM_IF/n5921 (net)
                               2   1.7084 
  I_SDRAM_TOP/I_SDRAM_IF/U9118/A2 (AO22X1_LVT)
                                            0.0000   0.0603   1.0000   0.0000   0.0000 &   5.6383 f
  I_SDRAM_TOP/I_SDRAM_IF/U9118/Y (AO22X1_LVT)        0.0557   1.0000            0.1489 &   5.7872 f
  I_SDRAM_TOP/I_SDRAM_IF/N2828 (net)
                               1   1.3019 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0557   1.0000   0.0000   0.0000 &   5.7872 f
  data arrival time                                                                        5.7872

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0941     7.2441
  clock reconvergence pessimism                                                 0.0696     7.3137
  clock uncertainty                                                            -0.1000     7.2137
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/CLK (SDFFNARX1_HVT)                      7.2137 f
  library setup time                                          1.0000           -1.4330     5.7807
  data required time                                                                       5.7807
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7807
  data arrival time                                                                       -5.7872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0064


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640557057/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2769     3.3269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/Q (SDFFNARX1_HVT)
                                                     0.2321   1.0000            1.1262 &   4.4531 f
  I_SDRAM_TOP/I_SDRAM_IF/n17822 (net)
                               2   2.2479 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189/A (NBUFFX2_LVT)
                                            0.0378   0.2321   1.0000   0.0270   0.0270 &   4.4802 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189/Y (NBUFFX2_LVT)
                                                     0.0657   1.0000            0.1851 &   4.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_4556 (net)
                               4   3.2019 
  I_SDRAM_TOP/I_SDRAM_IF/U7238/A2 (AO22X1_HVT)
                                            0.0000   0.0657   1.0000   0.0000   0.0000 &   4.6652 f
  I_SDRAM_TOP/I_SDRAM_IF/U7238/Y (AO22X1_HVT)        0.1714   1.0000            0.5342 &   5.1995 f
  I_SDRAM_TOP/I_SDRAM_IF/n4347 (net)
                               1   0.8197 
  I_SDRAM_TOP/I_SDRAM_IF/U7239/A2 (OR2X1_HVT)
                                            0.0000   0.1714   1.0000   0.0000   0.0000 &   5.1995 f
  I_SDRAM_TOP/I_SDRAM_IF/U7239/Y (OR2X1_HVT)         0.1631   1.0000            0.4402 &   5.6397 f
  I_SDRAM_TOP/I_SDRAM_IF/n6008 (net)
                               2   1.3982 
  I_SDRAM_TOP/I_SDRAM_IF/U7243/A2 (AO22X1_LVT)
                                            0.0000   0.1631   1.0000   0.0000   0.0000 &   5.6397 f
  I_SDRAM_TOP/I_SDRAM_IF/U7243/Y (AO22X1_LVT)        0.0754   1.0000            0.2202 &   5.8598 f
  I_SDRAM_TOP/I_SDRAM_IF/N3317 (net)
                               1   1.2914 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/D (SDFFNARX1_HVT)
                                            0.0039   0.0754   1.0000   0.0027   0.0027 &   5.8625 f
  data arrival time                                                                        5.8625

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1512     7.3012
  clock reconvergence pessimism                                                 0.0998     7.4010
  clock uncertainty                                                            -0.1000     7.3010
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK (SDFFNARX1_HVT)                      7.3010 f
  library setup time                                          1.0000           -1.4447     5.8563
  data required time                                                                       5.8563
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8563
  data arrival time                                                                       -5.8625
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0062


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2224     1.2224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__3_/CLK (SDFFARX2_HVT)
                                                     0.1260                     0.0000     1.2224 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__3_/Q (SDFFARX2_HVT)
                                                     0.3275   1.0000            1.6786 &   2.9009 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__3_ (net)
                               5   7.9403 
  I_SDRAM_TOP/I_SDRAM_IF/U1313/A4 (AO22X1_HVT)
                                            0.0266   0.3275   1.0000   0.0184   0.0185 &   2.9195 r
  I_SDRAM_TOP/I_SDRAM_IF/U1313/Y (AO22X1_HVT)        0.2343   1.0000            0.6762 &   3.5957 r
  I_SDRAM_TOP/I_SDRAM_IF/n380 (net)
                               1   1.5076 
  I_SDRAM_TOP/I_SDRAM_IF/U1314/A2 (OR2X1_HVT)
                                            0.0558   0.2343   1.0000   0.0401   0.0401 &   3.6358 r
  I_SDRAM_TOP/I_SDRAM_IF/U1314/Y (OR2X1_HVT)         0.1910   1.0000            0.4073 &   4.0431 r
  I_SDRAM_TOP/I_SDRAM_IF/n2440 (net)
                               2   2.1139 
  I_SDRAM_TOP/I_SDRAM_IF/U1319/A2 (AO22X1_HVT)
                                            0.0233   0.1910   1.0000   0.0166   0.0166 &   4.0597 r
  I_SDRAM_TOP/I_SDRAM_IF/U1319/Y (AO22X1_HVT)        0.2210   1.0000            0.6368 &   4.6965 r
  I_SDRAM_TOP/I_SDRAM_IF/N934 (net)
                               1   1.1517 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/D (SDFFARX1_RVT)
                                            0.0261   0.2210   1.0000   0.0181   0.0181 &   4.7146 r
  data arrival time                                                                        4.7146

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0558     5.1558
  clock reconvergence pessimism                                                 0.0975     5.2533
  clock uncertainty                                                            -0.1000     5.1533
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/CLK (SDFFARX1_RVT)                       5.1533 r
  library setup time                                          1.0000           -0.4446     4.7087
  data required time                                                                       4.7087
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.7087
  data arrival time                                                                       -4.7146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0059


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2121     1.2121
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__18_/CLK (SDFFARX1_HVT)
                                                     0.1056                     0.0000     1.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__18_/Q (SDFFARX1_HVT)
                                                     0.2931   1.0000            1.3019 &   2.5140 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_18__18_ (net)
                               5   4.6108 
  I_SDRAM_TOP/I_SDRAM_IF/U2362/A2 (AO22X1_HVT)
                                            0.0337   0.2931   1.0000   0.0227   0.0227 &   2.5367 f
  I_SDRAM_TOP/I_SDRAM_IF/U2362/Y (AO22X1_HVT)        0.1734   1.0000            0.7245 &   3.2612 f
  I_SDRAM_TOP/I_SDRAM_IF/n904 (net)
                               1   0.8821 
  I_SDRAM_TOP/I_SDRAM_IF/U2365/A1 (OR2X1_HVT)
                                            0.0138   0.1734   1.0000   0.0095   0.0095 &   3.2707 f
  I_SDRAM_TOP/I_SDRAM_IF/U2365/Y (OR2X1_HVT)         0.1800   1.0000            0.5189 &   3.7897 f
  I_SDRAM_TOP/I_SDRAM_IF/n1450 (net)
                               2   1.9419 
  I_SDRAM_TOP/I_SDRAM_IF/U3357/A2 (AO22X1_HVT)
                                            0.0238   0.1800   1.0000   0.0167   0.0167 &   3.8064 f
  I_SDRAM_TOP/I_SDRAM_IF/U3357/Y (AO22X1_HVT)        0.1793   1.0000            0.6377 &   4.4441 f
  I_SDRAM_TOP/I_SDRAM_IF/N1246 (net)
                               1   1.0716 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/D (SDFFARX1_RVT)
                                            0.0000   0.1793   1.0000   0.0000   0.0000 &   4.4441 f
  data arrival time                                                                        4.4441

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0477     5.1477
  clock reconvergence pessimism                                                 0.0703     5.2180
  clock uncertainty                                                            -0.1000     5.1180
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/CLK (SDFFARX1_RVT)                       5.1180 r
  library setup time                                          1.0000           -0.6798     4.4382
  data required time                                                                       4.4382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4382
  data arrival time                                                                       -4.4441
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0058


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640757059/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2725     3.3225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/CLK (SDFFNARX1_HVT)
                                                     0.0607                     0.0000     3.3225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/Q (SDFFNARX1_HVT)
                                                     0.3122   1.0000            1.1904 &   4.5129 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_173 (net)
                               5   4.6809 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40849/A2 (AO22X1_RVT)
                                            0.0000   0.3122   1.0000   0.0000   0.0000 &   4.5130 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40849/Y (AO22X1_RVT)
                                                     0.0921   1.0000            0.4857 &   4.9987 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22066 (net)
                               1   0.9402 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40848/A1 (OR2X1_HVT)
                                            0.0045   0.0921   1.0000   0.0031   0.0031 &   5.0018 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40848/Y (OR2X1_HVT)
                                                     0.1703   1.0000            0.4414 &   5.4432 f
  I_SDRAM_TOP/I_SDRAM_IF/n4853 (net)
                               2   1.6299 
  I_SDRAM_TOP/I_SDRAM_IF/U7912/A2 (AO22X1_RVT)
                                            0.0312   0.1703   1.0000   0.0224   0.0224 &   5.4655 f
  I_SDRAM_TOP/I_SDRAM_IF/U7912/Y (AO22X1_RVT)        0.0924   1.0000            0.3825 &   5.8481 f
  I_SDRAM_TOP/I_SDRAM_IF/N3904 (net)
                               1   1.4734 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0924   1.0000   0.0000   0.0000 &   5.8481 f
  data arrival time                                                                        5.8481

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1479     7.2979
  clock reconvergence pessimism                                                 0.0994     7.3973
  clock uncertainty                                                            -0.1000     7.2973
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__12_/CLK (SDFFNARX1_HVT)                      7.2973 f
  library setup time                                          1.0000           -1.4544     5.8429
  data required time                                                                       5.8429
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8429
  data arrival time                                                                       -5.8481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/Q (SDFFNARX1_HVT)
                                                     0.3371   1.0000            1.2220 &   4.5477 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_929 (net)
                               5   5.3850 
  I_SDRAM_TOP/I_SDRAM_IF/U9396/A2 (AO22X1_HVT)
                                            0.0554   0.3371   1.0000   0.0389   0.0390 &   4.5867 f
  I_SDRAM_TOP/I_SDRAM_IF/U9396/Y (AO22X1_HVT)        0.1717   1.0000            0.7592 &   5.3458 f
  I_SDRAM_TOP/I_SDRAM_IF/n6238 (net)
                               1   0.8237 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40760/A2 (OR2X1_RVT)
                                            0.0000   0.1717   1.0000   0.0000   0.0000 &   5.3458 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40760/Y (OR2X1_RVT)
                                                     0.0939   1.0000            0.2749 &   5.6207 f
  I_SDRAM_TOP/I_SDRAM_IF/n6438 (net)
                               2   2.7684 
  I_SDRAM_TOP/I_SDRAM_IF/U9697/A4 (AO22X1_RVT)
                                            0.0050   0.0939   1.0000   0.0035   0.0035 &   5.6242 f
  I_SDRAM_TOP/I_SDRAM_IF/U9697/Y (AO22X1_RVT)        0.0905   1.0000            0.2218 &   5.8461 f
  I_SDRAM_TOP/I_SDRAM_IF/N2577 (net)
                               1   1.3112 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0905   1.0000   0.0000   0.0000 &   5.8461 f
  data arrival time                                                                        5.8461

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1462     7.2962
  clock reconvergence pessimism                                                 0.0870     7.3833
  clock uncertainty                                                            -0.1000     7.2833
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_/CLK (SDFFNARX1_HVT)                       7.2833 f
  library setup time                                          1.0000           -1.4423     5.8410
  data required time                                                                       5.8410
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8410
  data arrival time                                                                       -5.8461
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0051


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__3_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__3_/Q (SDFFNARX1_HVT)
                                                     0.3258   1.0000            1.2147 &   4.5403 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_868 (net)
                               5   5.0671 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40946/A2 (AO22X1_HVT)
                                            0.0423   0.3258   1.0000   0.0296   0.0296 &   4.5699 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40946/Y (AO22X1_HVT)
                                                     0.2105   1.0000            0.7926 &   5.3625 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22104 (net)
                               1   2.0708 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40945/A1 (OR2X1_RVT)
                                            0.0726   0.2105   1.0000   0.0504   0.0504 &   5.4130 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40945/Y (OR2X1_RVT)
                                                     0.0783   1.0000            0.3400 &   5.7530 f
  I_SDRAM_TOP/I_SDRAM_IF/n5356 (net)
                               2   1.4180 
  I_SDRAM_TOP/I_SDRAM_IF/U7933/A4 (AO22X1_LVT)
                                            0.0000   0.0783   1.0000   0.0000   0.0000 &   5.7530 f
  I_SDRAM_TOP/I_SDRAM_IF/U7933/Y (AO22X1_LVT)        0.0660   1.0000            0.1191 &   5.8721 f
  I_SDRAM_TOP/I_SDRAM_IF/N2672 (net)
                               1   1.5828 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0660   1.0000   0.0000   0.0000 &   5.8721 f
  data arrival time                                                                        5.8721

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.1055     7.3997
  clock uncertainty                                                            -0.1000     7.2997
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__15_/CLK (SDFFNARX1_HVT)                       7.2997 f
  library setup time                                          1.0000           -1.4326     5.8671
  data required time                                                                       5.8671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8671
  data arrival time                                                                       -5.8721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0050


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2776     3.3276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_/CLK (SDFFNARX1_HVT)
                                                     0.0700                     0.0000     3.3276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__25_/Q (SDFFNARX1_HVT)
                                                     0.3450   1.0000            1.2189 &   4.5465 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_181 (net)
                               5   5.6071 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40813/A2 (AO22X1_HVT)
                                            0.0000   0.3450   1.0000   0.0000   0.0001 &   4.5466 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40813/Y (AO22X1_HVT)
                                                     0.1917   1.0000            0.7890 &   5.3356 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22054 (net)
                               1   1.4653 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40812/A1 (OR2X1_RVT)
                                            0.0280   0.1917   1.0000   0.0199   0.0199 &   5.3554 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40812/Y (OR2X1_RVT)
                                                     0.0832   1.0000            0.3303 &   5.6858 f
  I_SDRAM_TOP/I_SDRAM_IF/n4742 (net)
                               2   1.7702 
  I_SDRAM_TOP/I_SDRAM_IF/U7783/A2 (AO22X1_LVT)
                                            0.0000   0.0832   1.0000   0.0000   0.0000 &   5.6858 f
  I_SDRAM_TOP/I_SDRAM_IF/U7783/Y (AO22X1_LVT)        0.0735   1.0000            0.1598 &   5.8456 f
  I_SDRAM_TOP/I_SDRAM_IF/N3901 (net)
                               1   0.8257 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0735   1.0000   0.0000   0.0000 &   5.8456 f
  data arrival time                                                                        5.8456

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1460     7.2960
  clock reconvergence pessimism                                                 0.0801     7.3761
  clock uncertainty                                                            -0.1000     7.2761
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__9_/CLK (SDFFNARX1_HVT)                       7.2761 f
  library setup time                                          1.0000           -1.4354     5.8407
  data required time                                                                       5.8407
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8407
  data arrival time                                                                       -5.8456
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0049


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2088     1.2088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__2_/CLK (SDFFARX1_HVT)
                                                     0.0885                     0.0000     1.2088 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__2_/Q (SDFFARX1_HVT)
                                                     0.2056   1.0000            1.2206 &   2.4293 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__2_ (net)
                               1   1.9675 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_118_1142/A (INVX1_HVT)
                                            0.0000   0.2056   1.0000   0.0000   0.0000 &   2.4294 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_118_1142/Y (INVX1_HVT)
                                                     0.1664   1.0000            0.2277 &   2.6571 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_574 (net)
                               2   2.2459 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1141/A (INVX0_LVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000 &   2.6571 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1141/Y (INVX0_LVT)
                                                     0.1078   1.0000            0.0952 &   2.7522 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_573 (net)
                               4   3.8518 
  I_SDRAM_TOP/I_SDRAM_IF/U2930/A2 (AO22X1_HVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0000 &   2.7523 f
  I_SDRAM_TOP/I_SDRAM_IF/U2930/Y (AO22X1_HVT)        0.1845   1.0000            0.5839 &   3.3362 f
  I_SDRAM_TOP/I_SDRAM_IF/n1197 (net)
                               1   1.2405 
  I_SDRAM_TOP/I_SDRAM_IF/U2933/A1 (OR2X1_HVT)
                                            0.0000   0.1845   1.0000   0.0000   0.0000 &   3.3362 f
  I_SDRAM_TOP/I_SDRAM_IF/U2933/Y (OR2X1_HVT)         0.1687   1.0000            0.5175 &   3.8537 f
  I_SDRAM_TOP/I_SDRAM_IF/n2343 (net)
                               2   1.5758 
  I_SDRAM_TOP/I_SDRAM_IF/U2938/A2 (AO22X1_HVT)
                                            0.0082   0.1687   1.0000   0.0057   0.0057 &   3.8594 f
  I_SDRAM_TOP/I_SDRAM_IF/U2938/Y (AO22X1_HVT)        0.1716   1.0000            0.6185 &   4.4780 f
  I_SDRAM_TOP/I_SDRAM_IF/N945 (net)
                               1   0.8255 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/D (SDFFARX1_RVT)
                                            0.0204   0.1716   1.0000   0.0137   0.0137 &   4.4917 f
  data arrival time                                                                        4.4917

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0603     5.1603
  clock reconvergence pessimism                                                 0.0929     5.2532
  clock uncertainty                                                            -0.1000     5.1532
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/CLK (SDFFARX1_RVT)                       5.1532 r
  library setup time                                          1.0000           -0.6664     4.4869
  data required time                                                                       4.4869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4869
  data arrival time                                                                       -4.4917
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__18_/Q (SDFFNARX1_HVT)
                                                     0.3423   1.0000            1.2213 &   4.5474 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_491 (net)
                               5   5.5315 
  I_SDRAM_TOP/I_SDRAM_IF/U9886/A2 (AO22X1_HVT)
                                            0.0505   0.3423   1.0000   0.0347   0.0347 &   4.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/U9886/Y (AO22X1_HVT)        0.1746   1.0000            0.7674 &   5.3496 f
  I_SDRAM_TOP/I_SDRAM_IF/n6606 (net)
                               1   0.9141 
  I_SDRAM_TOP/I_SDRAM_IF/U9888/A1 (OR2X1_RVT)
                                            0.0106   0.1746   1.0000   0.0074   0.0074 &   5.3570 f
  I_SDRAM_TOP/I_SDRAM_IF/U9888/Y (OR2X1_RVT)         0.0876   1.0000            0.3225 &   5.6795 f
  I_SDRAM_TOP/I_SDRAM_IF/n8019 (net)
                               2   2.1969 
  I_SDRAM_TOP/I_SDRAM_IF/U11351/A2 (AO22X1_LVT)
                                            0.0094   0.0876   1.0000   0.0065   0.0065 &   5.6860 f
  I_SDRAM_TOP/I_SDRAM_IF/U11351/Y (AO22X1_LVT)       0.0690   1.0000            0.1664 &   5.8524 f
  I_SDRAM_TOP/I_SDRAM_IF/N3336 (net)
                               1   1.1417 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__14_/D (SDFFNARX1_HVT)
                                            0.0059   0.0690   1.0000   0.0041   0.0041 &   5.8565 f
  data arrival time                                                                        5.8565

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1476     7.2976
  clock reconvergence pessimism                                                 0.0894     7.3870
  clock uncertainty                                                            -0.1000     7.2870
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__14_/CLK (SDFFNARX1_HVT)                      7.2870 f
  library setup time                                          1.0000           -1.4353     5.8517
  data required time                                                                       5.8517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8517
  data arrival time                                                                       -5.8565
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/Q (SDFFNARX1_HVT)
                                                     0.3353   1.0000            1.2127 &   4.5403 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_108 (net)
                               5   5.3331 
  I_SDRAM_TOP/I_SDRAM_IF/U9042/A1 (OA22X1_HVT)
                                            0.0372   0.3353   1.0000   0.0252   0.0252 &   4.5655 f
  I_SDRAM_TOP/I_SDRAM_IF/U9042/Y (OA22X1_HVT)        0.2245   1.0000            0.8527 &   5.4182 f
  I_SDRAM_TOP/I_SDRAM_IF/n5865 (net)
                               1   0.7697 
  I_SDRAM_TOP/I_SDRAM_IF/U9044/A1 (AND2X1_RVT)
                                            0.0117   0.2245   1.0000   0.0081   0.0081 &   5.4263 f
  I_SDRAM_TOP/I_SDRAM_IF/U9044/Y (AND2X1_RVT)        0.0935   1.0000            0.3055 &   5.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/n5908 (net)
                               2   2.5547 
  I_SDRAM_TOP/I_SDRAM_IF/U9045/A4 (AO22X1_LVT)
                                            0.0000   0.0935   1.0000   0.0000   0.0000 &   5.7318 f
  I_SDRAM_TOP/I_SDRAM_IF/U9045/Y (AO22X1_LVT)        0.0511   1.0000            0.1243 &   5.8561 f
  I_SDRAM_TOP/I_SDRAM_IF/N4003 (net)
                               1   1.1995 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0511   1.0000   0.0000   0.0000 &   5.8561 f
  data arrival time                                                                        5.8561

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1475     7.2975
  clock reconvergence pessimism                                                 0.0891     7.3865
  clock uncertainty                                                            -0.1000     7.2865
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/CLK (SDFFNARX1_HVT)                      7.2865 f
  library setup time                                          1.0000           -1.4351     5.8514
  data required time                                                                       5.8514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8514
  data arrival time                                                                       -5.8561
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0047


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2770     3.3270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.3270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__7_/Q (SDFFNARX1_HVT)
                                                     0.3331   1.0000            1.2062 &   4.5332 f
  I_SDRAM_TOP/I_SDRAM_IF/n1753 (net)
                               5   5.2717 
  I_SDRAM_TOP/I_SDRAM_IF/U8276/A2 (AO22X1_HVT)
                                            0.0236   0.3331   1.0000   0.0163   0.0164 &   4.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/U8276/Y (AO22X1_HVT)        0.1905   1.0000            0.7776 &   5.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/n5151 (net)
                               1   1.4261 
  I_SDRAM_TOP/I_SDRAM_IF/U8278/A1 (OR2X1_RVT)
                                            0.0070   0.1905   1.0000   0.0048   0.0048 &   5.3321 f
  I_SDRAM_TOP/I_SDRAM_IF/U8278/Y (OR2X1_RVT)         0.0910   1.0000            0.3391 &   5.6711 f
  I_SDRAM_TOP/I_SDRAM_IF/n9193 (net)
                               2   2.5282 
  I_SDRAM_TOP/I_SDRAM_IF/U8282/A2 (AO22X1_LVT)
                                            0.0027   0.0910   1.0000   0.0019   0.0019 &   5.6730 f
  I_SDRAM_TOP/I_SDRAM_IF/U8282/Y (AO22X1_LVT)        0.0558   1.0000            0.1759 &   5.8490 f
  I_SDRAM_TOP/I_SDRAM_IF/N3420 (net)
                               1   1.9015 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_/D (SDFFNARX1_HVT)
                                            0.0049   0.0558   1.0000   0.0034   0.0034 &   5.8524 f
  data arrival time                                                                        5.8524

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0801     7.3750
  clock uncertainty                                                            -0.1000     7.2750
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_/CLK (SDFFNARX1_HVT)                       7.2750 f
  library setup time                                          1.0000           -1.4273     5.8477
  data required time                                                                       5.8477
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8477
  data arrival time                                                                       -5.8524
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0047


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_58732/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2584     3.3084
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/CLK (SDFFNARX1_HVT)
                                                     0.0798                     0.0000     3.3084 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/Q (SDFFNARX1_HVT)
                                                     0.3566   1.0000            1.2340 &   4.5424 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_33 (net)
                               5   5.9343 
  I_SDRAM_TOP/I_SDRAM_IF/U6020/A2 (AO22X1_HVT)
                                            0.0000   0.3566   1.0000   0.0000   0.0001 &   4.5425 f
  I_SDRAM_TOP/I_SDRAM_IF/U6020/Y (AO22X1_HVT)        0.1756   1.0000            0.7806 &   5.3231 f
  I_SDRAM_TOP/I_SDRAM_IF/n3603 (net)
                               1   0.9409 
  I_SDRAM_TOP/I_SDRAM_IF/U6022/A1 (OR2X1_RVT)
                                            0.0131   0.1756   1.0000   0.0091   0.0091 &   5.3322 f
  I_SDRAM_TOP/I_SDRAM_IF/U6022/Y (OR2X1_RVT)         0.0937   1.0000            0.3295 &   5.6617 f
  I_SDRAM_TOP/I_SDRAM_IF/n3850 (net)
                               2   2.7263 
  I_SDRAM_TOP/I_SDRAM_IF/U6433/A2 (AO22X1_LVT)
                                            0.0080   0.0937   1.0000   0.0056   0.0056 &   5.6673 f
  I_SDRAM_TOP/I_SDRAM_IF/U6433/Y (AO22X1_LVT)        0.0559   1.0000            0.1665 &   5.8338 f
  I_SDRAM_TOP/I_SDRAM_IF/N4148 (net)
                               1   0.7671 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/D (SDFFNARX1_HVT)
                                            0.0025   0.0559   1.0000   0.0017   0.0017 &   5.8355 f
  data arrival time                                                                        5.8355

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1235     7.2735
  clock reconvergence pessimism                                                 0.0871     7.3606
  clock uncertainty                                                            -0.1000     7.2606
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/CLK (SDFFNARX1_HVT)                       7.2606 f
  library setup time                                          1.0000           -1.4298     5.8309
  data required time                                                                       5.8309
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8309
  data arrival time                                                                       -5.8355
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58257/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_/CLK (SDFFNARX1_HVT)
                                                     0.0682                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_/Q (SDFFNARX1_HVT)
                                                     0.3298   1.0000            1.2076 &   4.4752 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_658 (net)
                               5   5.1793 
  I_SDRAM_TOP/I_SDRAM_IF/U7733/A4 (AO22X1_HVT)
                                            0.0276   0.3298   1.0000   0.0185   0.0185 &   4.4937 f
  I_SDRAM_TOP/I_SDRAM_IF/U7733/Y (AO22X1_HVT)        0.1822   1.0000            0.5496 &   5.0433 f
  I_SDRAM_TOP/I_SDRAM_IF/n4702 (net)
                               1   1.1668 
  I_SDRAM_TOP/I_SDRAM_IF/U7735/A1 (OR2X1_HVT)
                                            0.0000   0.1822   1.0000   0.0000   0.0000 &   5.0433 f
  I_SDRAM_TOP/I_SDRAM_IF/U7735/Y (OR2X1_HVT)         0.1780   1.0000            0.5246 &   5.5679 f
  I_SDRAM_TOP/I_SDRAM_IF/n5581 (net)
                               2   1.8811 
  I_SDRAM_TOP/I_SDRAM_IF/U7739/A2 (AO22X1_LVT)
                                            0.0000   0.1780   1.0000   0.0000   0.0000 &   5.5679 f
  I_SDRAM_TOP/I_SDRAM_IF/U7739/Y (AO22X1_LVT)        0.0752   1.0000            0.2341 &   5.8019 f
  I_SDRAM_TOP/I_SDRAM_IF/N3038 (net)
                               1   1.6739 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__1_/D (SDFFNARX1_HVT)
                                            0.0035   0.0752   1.0000   0.0024   0.0025 &   5.8044 f
  data arrival time                                                                        5.8044

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0945     7.2445
  clock reconvergence pessimism                                                 0.0973     7.3418
  clock uncertainty                                                            -0.1000     7.2418
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__1_/CLK (SDFFNARX1_HVT)                       7.2418 f
  library setup time                                          1.0000           -1.4420     5.7998
  data required time                                                                       5.7998
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7998
  data arrival time                                                                       -5.8044
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2752     3.3252
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_/CLK (SDFFNARX1_HVT)
                                                     0.0762                     0.0000     3.3252 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_/Q (SDFFNARX1_HVT)
                                                     0.3429   1.0000            1.2223 &   4.5475 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_538 (net)
                               5   5.5482 
  I_SDRAM_TOP/I_SDRAM_IF/U8031/A2 (AO22X1_HVT)
                                            0.0216   0.3429   1.0000   0.0149   0.0150 &   4.5625 f
  I_SDRAM_TOP/I_SDRAM_IF/U8031/Y (AO22X1_HVT)        0.1663   1.0000            0.7571 &   5.3195 f
  I_SDRAM_TOP/I_SDRAM_IF/n4954 (net)
                               1   0.6577 
  I_SDRAM_TOP/I_SDRAM_IF/U8033/A1 (OR2X1_RVT)
                                            0.0000   0.1663   1.0000   0.0000   0.0000 &   5.3195 f
  I_SDRAM_TOP/I_SDRAM_IF/U8033/Y (OR2X1_RVT)         0.0774   1.0000            0.3028 &   5.6224 f
  I_SDRAM_TOP/I_SDRAM_IF/n5594 (net)
                               2   1.2873 
  I_SDRAM_TOP/I_SDRAM_IF/U8034/A4 (AO22X1_RVT)
                                            0.0000   0.0774   1.0000   0.0000   0.0000 &   5.6224 f
  I_SDRAM_TOP/I_SDRAM_IF/U8034/Y (AO22X1_RVT)        0.0845   1.0000            0.2033 &   5.8257 f
  I_SDRAM_TOP/I_SDRAM_IF/N3233 (net)
                               1   0.8288 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0000 &   5.8257 f
  data arrival time                                                                        5.8257

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1367     7.2867
  clock reconvergence pessimism                                                 0.0801     7.3668
  clock uncertainty                                                            -0.1000     7.2668
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__6_/CLK (SDFFNARX1_HVT)                       7.2668 f
  library setup time                                          1.0000           -1.4454     5.8214
  data required time                                                                       5.8214
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8214
  data arrival time                                                                       -5.8257
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0043


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641657068/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2171     3.2671
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__1_/CLK (SDFFNARX1_HVT)
                                                     0.0671                     0.0000     3.2671 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__1_/Q (SDFFNARX1_HVT)
                                                     0.3323   1.0000            1.2084 &   4.4755 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_927 (net)
                               5   5.2489 
  I_SDRAM_TOP/I_SDRAM_IF/U8269/A2 (AO22X1_HVT)
                                            0.0298   0.3323   1.0000   0.0207   0.0207 &   4.4962 f
  I_SDRAM_TOP/I_SDRAM_IF/U8269/Y (AO22X1_HVT)        0.1756   1.0000            0.7603 &   5.2565 f
  I_SDRAM_TOP/I_SDRAM_IF/n5147 (net)
                               1   0.9461 
  I_SDRAM_TOP/I_SDRAM_IF/U8271/A1 (OR2X1_RVT)
                                            0.0271   0.1756   1.0000   0.0193   0.0193 &   5.2758 f
  I_SDRAM_TOP/I_SDRAM_IF/U8271/Y (OR2X1_RVT)         0.0797   1.0000            0.3142 &   5.5900 f
  I_SDRAM_TOP/I_SDRAM_IF/n9229 (net)
                               2   1.5492 
  I_SDRAM_TOP/I_SDRAM_IF/U12036/A4 (AO22X1_RVT)
                                            0.0070   0.0797   1.0000   0.0049   0.0049 &   5.5949 f
  I_SDRAM_TOP/I_SDRAM_IF/U12036/Y (AO22X1_RVT)       0.0840   1.0000            0.2038 &   5.7987 f
  I_SDRAM_TOP/I_SDRAM_IF/N2563 (net)
                               1   0.7832 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__1_/D (SDFFNARX1_HVT)
                                            0.0000   0.0840   1.0000   0.0000   0.0000 &   5.7987 f
  data arrival time                                                                        5.7987

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0944     7.2444
  clock reconvergence pessimism                                                 0.0965     7.3409
  clock uncertainty                                                            -0.1000     7.2409
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__1_/CLK (SDFFNARX1_HVT)                        7.2409 f
  library setup time                                          1.0000           -1.4464     5.7944
  data required time                                                                       5.7944
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7944
  data arrival time                                                                       -5.7987
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0042


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2737     3.3237
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/CLK (SDFFNARX1_HVT)
                                                     0.0752                     0.0000     3.3237 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/Q (SDFFNARX1_HVT)
                                                     0.3530   1.0000            1.2281 &   4.5518 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_949 (net)
                               5   5.8340 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40911/A2 (AO22X1_HVT)
                                            0.0263   0.3530   1.0000   0.0182   0.0183 &   4.5701 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40911/Y (AO22X1_HVT)
                                                     0.1757   1.0000            0.7778 &   5.3479 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22090 (net)
                               1   0.9459 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40910/A1 (OR2X1_LVT)
                                            0.0000   0.1757   1.0000   0.0000   0.0000 &   5.3479 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40910/Y (OR2X1_LVT)
                                                     0.0525   1.0000            0.1942 &   5.5421 f
  I_SDRAM_TOP/I_SDRAM_IF/n8949 (net)
                               2   1.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U7732/A2 (AO22X1_RVT)
                                            0.0000   0.0525   1.0000   0.0000   0.0000 &   5.5421 f
  I_SDRAM_TOP/I_SDRAM_IF/U7732/Y (AO22X1_RVT)        0.0925   1.0000            0.2908 &   5.8329 f
  I_SDRAM_TOP/I_SDRAM_IF/N2570 (net)
                               1   1.4834 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__8_/D (SDFFNARX1_HVT)
                                            0.0108   0.0925   1.0000   0.0075   0.0075 &   5.8404 f
  data arrival time                                                                        5.8404

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0894     7.3857
  clock uncertainty                                                            -0.1000     7.2857
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__8_/CLK (SDFFNARX1_HVT)                        7.2857 f
  library setup time                                          1.0000           -1.4494     5.8363
  data required time                                                                       5.8363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8363
  data arrival time                                                                       -5.8404
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0041


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613656788/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2141     1.2141
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__29_/CLK (SDFFARX1_HVT)
                                                     0.0883                     0.0000     1.2141 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__29_/Q (SDFFARX1_HVT)
                                                     0.3320   1.0000            1.3130 &   2.5271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_26__29_ (net)
                               5   5.6791 
  I_SDRAM_TOP/I_SDRAM_IF/U803/A2 (AO22X1_HVT)
                                            0.0693   0.3320   1.0000   0.0486   0.0486 &   2.5757 f
  I_SDRAM_TOP/I_SDRAM_IF/U803/Y (AO22X1_HVT)         0.1760   1.0000            0.7606 &   3.3363 f
  I_SDRAM_TOP/I_SDRAM_IF/n201 (net)
                               1   0.9585 
  I_SDRAM_TOP/I_SDRAM_IF/U804/A2 (OR2X1_HVT)
                                            0.0096   0.1760   1.0000   0.0067   0.0067 &   3.3430 f
  I_SDRAM_TOP/I_SDRAM_IF/U804/Y (OR2X1_HVT)          0.1725   1.0000            0.4515 &   3.7945 f
  I_SDRAM_TOP/I_SDRAM_IF/n7883 (net)
                               2   1.6971 
  I_SDRAM_TOP/I_SDRAM_IF/U11259/A2 (AO22X1_HVT)
                                            0.0137   0.1725   1.0000   0.0095   0.0095 &   3.8040 f
  I_SDRAM_TOP/I_SDRAM_IF/U11259/Y (AO22X1_HVT)       0.1943   1.0000            0.6477 &   4.4517 f
  I_SDRAM_TOP/I_SDRAM_IF/N1637 (net)
                               1   1.5590 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/D (SDFFARX1_RVT)
                                            0.0400   0.1943   1.0000   0.0283   0.0283 &   4.4800 f
  data arrival time                                                                        4.4800

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0496     5.1496
  clock reconvergence pessimism                                                 0.1158     5.2653
  clock uncertainty                                                            -0.1000     5.1653
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/CLK (SDFFARX1_RVT)                       5.1653 r
  library setup time                                          1.0000           -0.6894     4.4759
  data required time                                                                       4.4759
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4759
  data arrival time                                                                       -4.4800
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0041


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2207     1.2207
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/CLK (SDFFARX1_HVT)
                                                     0.1292                     0.0000     1.2207 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/Q (SDFFARX1_HVT)
                                                     0.2076   1.0000            1.2517 &   2.4725 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__28_ (net)
                               2   2.0260 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1410/A (INVX1_HVT)
                                            0.0000   0.2076   1.0000   0.0000   0.0000 &   2.4725 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1410/Y (INVX1_HVT)
                                                     0.1562   1.0000            0.2238 &   2.6962 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_841 (net)
                               2   1.9828 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1409/A (INVX0_LVT)
                                            0.0000   0.1562   1.0000   0.0000   0.0000 &   2.6963 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1409/Y (INVX0_LVT)
                                                     0.0808   1.0000            0.0595 &   2.7557 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_840 (net)
                               2   1.6957 
  I_SDRAM_TOP/I_SDRAM_IF/U3818/A2 (AO22X1_HVT)
                                            0.0028   0.0808   1.0000   0.0019   0.0019 &   2.7577 f
  I_SDRAM_TOP/I_SDRAM_IF/U3818/Y (AO22X1_HVT)        0.1981   1.0000            0.5769 &   3.3345 f
  I_SDRAM_TOP/I_SDRAM_IF/n1950 (net)
                               1   1.6889 
  I_SDRAM_TOP/I_SDRAM_IF/U3820/A1 (OR2X1_HVT)
                                            0.0408   0.1981   1.0000   0.0280   0.0280 &   3.3625 f
  I_SDRAM_TOP/I_SDRAM_IF/U3820/Y (OR2X1_HVT)         0.1638   1.0000            0.5243 &   3.8869 f
  I_SDRAM_TOP/I_SDRAM_IF/n7822 (net)
                               2   1.4147 
  I_SDRAM_TOP/I_SDRAM_IF/U3824/A2 (AO22X1_HVT)
                                            0.0150   0.1638   1.0000   0.0104   0.0104 &   3.8973 f
  I_SDRAM_TOP/I_SDRAM_IF/U3824/Y (AO22X1_HVT)        0.1646   1.0000            0.6050 &   4.5023 f
  I_SDRAM_TOP/I_SDRAM_IF/N971 (net)
                               1   0.6028 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/D (SDFFARX1_RVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000 &   4.5023 f
  data arrival time                                                                        4.5023

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0599     5.1599
  clock reconvergence pessimism                                                 0.0929     5.2528
  clock uncertainty                                                            -0.1000     5.1528
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/CLK (SDFFARX1_RVT)                       5.1528 r
  library setup time                                          1.0000           -0.6546     4.4983
  data required time                                                                       4.4983
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4983
  data arrival time                                                                       -4.5023
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0041


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2295     3.2795
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.2795 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/Q (SDFFNARX1_HVT)
                                                     0.2338   1.0000            1.1399 &   4.4194 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_6 (net)
                               2   2.2987 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_26971/A (NBUFFX4_RVT)
                                            0.0000   0.2338   1.0000   0.0000   0.0000 &   4.4194 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_26971/Y (NBUFFX4_RVT)
                                                     0.1203   1.0000            0.3201 &   4.7395 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_72 (net)
                               4  17.3202 
  I_SDRAM_TOP/I_SDRAM_IF/U9800/A2 (AO22X1_RVT)
                                            0.0000   0.1203   1.0000   0.0000   0.0009 &   4.7404 f
  I_SDRAM_TOP/I_SDRAM_IF/U9800/Y (AO22X1_RVT)        0.0875   1.0000            0.3356 &   5.0760 f
  I_SDRAM_TOP/I_SDRAM_IF/n6544 (net)
                               1   1.0575 
  I_SDRAM_TOP/I_SDRAM_IF/U9801/A2 (OR2X1_HVT)
                                            0.0058   0.0875   1.0000   0.0040   0.0040 &   5.0800 f
  I_SDRAM_TOP/I_SDRAM_IF/U9801/Y (OR2X1_HVT)         0.2296   1.0000            0.4445 &   5.5245 f
  I_SDRAM_TOP/I_SDRAM_IF/n7981 (net)
                               2   3.3950 
  I_SDRAM_TOP/I_SDRAM_IF/U9805/A2 (AO22X1_LVT)
                                            0.0317   0.2296   1.0000   0.0223   0.0224 &   5.5469 f
  I_SDRAM_TOP/I_SDRAM_IF/U9805/Y (AO22X1_LVT)        0.0623   1.0000            0.2732 &   5.8201 f
  I_SDRAM_TOP/I_SDRAM_IF/N4180 (net)
                               1   2.0494 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0623   1.0000   0.0000   0.0000 &   5.8201 f
  data arrival time                                                                        5.8201

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1274     7.2774
  clock reconvergence pessimism                                                 0.0696     7.3470
  clock uncertainty                                                            -0.1000     7.2470
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/CLK (SDFFNARX1_HVT)                       7.2470 f
  library setup time                                          1.0000           -1.4308     5.8162
  data required time                                                                       5.8162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8162
  data arrival time                                                                       -5.8201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0039


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2731     3.3231
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__20_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.3231 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__20_/Q (SDFFNARX1_HVT)
                                                     0.3739   1.0000            1.2376 &   4.5607 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_668 (net)
                               5   6.4213 
  I_SDRAM_TOP/I_SDRAM_IF/U7558/A2 (AO22X1_HVT)
                                            0.0354   0.3739   1.0000   0.0245   0.0246 &   4.5853 f
  I_SDRAM_TOP/I_SDRAM_IF/U7558/Y (AO22X1_HVT)        0.1875   1.0000            0.8087 &   5.3940 f
  I_SDRAM_TOP/I_SDRAM_IF/n4566 (net)
                               1   1.3246 
  I_SDRAM_TOP/I_SDRAM_IF/U7560/A1 (OR2X1_RVT)
                                            0.0223   0.1875   1.0000   0.0154   0.0155 &   5.4095 f
  I_SDRAM_TOP/I_SDRAM_IF/U7560/Y (OR2X1_RVT)         0.0791   1.0000            0.3213 &   5.7308 f
  I_SDRAM_TOP/I_SDRAM_IF/n5752 (net)
                               2   1.3934 
  I_SDRAM_TOP/I_SDRAM_IF/U8922/A4 (AO22X1_LVT)
                                            0.0000   0.0791   1.0000   0.0000   0.0000 &   5.7308 f
  I_SDRAM_TOP/I_SDRAM_IF/U8922/Y (AO22X1_LVT)        0.0788   1.0000            0.1156 &   5.8464 f
  I_SDRAM_TOP/I_SDRAM_IF/N3057 (net)
                               1   1.1406 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_/D (SDFFNARX1_HVT)
                                            0.0035   0.0788   1.0000   0.0024   0.0024 &   5.8489 f
  data arrival time                                                                        5.8489

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1463     7.2963
  clock reconvergence pessimism                                                 0.0894     7.3857
  clock uncertainty                                                            -0.1000     7.2857
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_/CLK (SDFFNARX1_HVT)                      7.2857 f
  library setup time                                          1.0000           -1.4406     5.8450
  data required time                                                                       5.8450
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8450
  data arrival time                                                                       -5.8489
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0038


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613856790/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2204     1.2204
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__14_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__14_/Q (SDFFARX1_HVT)
                                                     0.3042   1.0000            1.3089 &   2.5293 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_2__14_ (net)
                               5   4.9155 
  I_SDRAM_TOP/I_SDRAM_IF/U4301/A1 (OA22X1_HVT)
                                            0.0463   0.3042   1.0000   0.0320   0.0320 &   2.5613 f
  I_SDRAM_TOP/I_SDRAM_IF/U4301/Y (OA22X1_HVT)        0.2252   1.0000            0.8277 &   3.3890 f
  I_SDRAM_TOP/I_SDRAM_IF/n2311 (net)
                               1   0.7938 
  I_SDRAM_TOP/I_SDRAM_IF/U4302/A2 (AND2X1_HVT)
                                            0.0146   0.2252   1.0000   0.0101   0.0101 &   3.3991 f
  I_SDRAM_TOP/I_SDRAM_IF/U4302/Y (AND2X1_HVT)        0.1799   1.0000            0.4487 &   3.8478 f
  I_SDRAM_TOP/I_SDRAM_IF/n3223 (net)
                               2   1.7131 
  I_SDRAM_TOP/I_SDRAM_IF/U5234/A2 (AO22X1_HVT)
                                            0.0180   0.1799   1.0000   0.0124   0.0125 &   3.8603 f
  I_SDRAM_TOP/I_SDRAM_IF/U5234/Y (AO22X1_HVT)        0.1742   1.0000            0.6312 &   4.4915 f
  I_SDRAM_TOP/I_SDRAM_IF/N482 (net)
                               1   0.9064 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__10_/D (SDFFARX1_RVT)
                                            0.0198   0.1742   1.0000   0.0137   0.0137 &   4.5052 f
  data arrival time                                                                        4.5052

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0565     5.1565
  clock reconvergence pessimism                                                 0.1154     5.2719
  clock uncertainty                                                            -0.1000     5.1719
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__10_/CLK (SDFFARX1_RVT)                        5.1719 r
  library setup time                                          1.0000           -0.6704     4.5015
  data required time                                                                       4.5015
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5015
  data arrival time                                                                       -4.5052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0038


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2724     3.3224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__25_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.3224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__25_/Q (SDFFNARX1_HVT)
                                                     0.3132   1.0000            1.1905 &   4.5129 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_785 (net)
                               6   4.7108 
  I_SDRAM_TOP/I_SDRAM_IF/U6538/A2 (AO22X1_HVT)
                                            0.0000   0.3132   1.0000   0.0000   0.0002 &   4.5131 f
  I_SDRAM_TOP/I_SDRAM_IF/U6538/Y (AO22X1_HVT)        0.1909   1.0000            0.7613 &   5.2744 f
  I_SDRAM_TOP/I_SDRAM_IF/n3912 (net)
                               1   1.4410 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40757/A1 (OR2X1_LVT)
                                            0.0255   0.1909   1.0000   0.0179   0.0179 &   5.2923 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40757/Y (OR2X1_LVT)
                                                     0.0524   1.0000            0.1944 &   5.4866 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22032 (net)
                               1   0.6229 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40756/A2 (AO22X1_RVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000 &   5.4866 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40756/Y (AO22X1_RVT)
                                                     0.0874   1.0000            0.2830 &   5.7696 f
  I_SDRAM_TOP/I_SDRAM_IF/N2864 (net)
                               1   1.0479 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0000 &   5.7696 f
  data arrival time                                                                        5.7696

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0942     7.2442
  clock reconvergence pessimism                                                 0.0696     7.3138
  clock uncertainty                                                            -0.1000     7.2138
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__17_/CLK (SDFFNARX1_HVT)                      7.2138 f
  library setup time                                          1.0000           -1.4479     5.7659
  data required time                                                                       5.7659
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7659
  data arrival time                                                                       -5.7696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0038


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642057072/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2588     3.3088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK (SDFFNARX1_HVT)
                                                     0.0797                     0.0000     3.3088 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/Q (SDFFNARX1_HVT)
                                                     0.3612   1.0000            1.2369 &   4.5457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_100 (net)
                               5   6.0637 
  I_SDRAM_TOP/I_SDRAM_IF/U10458/A2 (AO22X1_HVT)
                                            0.0368   0.3612   1.0000   0.0255   0.0255 &   4.5712 f
  I_SDRAM_TOP/I_SDRAM_IF/U10458/Y (AO22X1_HVT)       0.1768   1.0000            0.7860 &   5.3572 f
  I_SDRAM_TOP/I_SDRAM_IF/n7088 (net)
                               1   0.9774 
  I_SDRAM_TOP/I_SDRAM_IF/U10460/A1 (OR2X1_RVT)
                                            0.0000   0.1768   1.0000   0.0000   0.0000 &   5.3572 f
  I_SDRAM_TOP/I_SDRAM_IF/U10460/Y (OR2X1_RVT)        0.0881   1.0000            0.3252 &   5.6825 f
  I_SDRAM_TOP/I_SDRAM_IF/n8446 (net)
                               2   2.2828 
  I_SDRAM_TOP/I_SDRAM_IF/U11648/A2 (AO22X1_LVT)
                                            0.0063   0.0881   1.0000   0.0043   0.0044 &   5.6868 f
  I_SDRAM_TOP/I_SDRAM_IF/U11648/Y (AO22X1_LVT)       0.0514   1.0000            0.1664 &   5.8533 f
  I_SDRAM_TOP/I_SDRAM_IF/N4069 (net)
                               1   1.1091 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__19_/D (SDFFNARX1_HVT)
                                            0.0028   0.0514   1.0000   0.0019   0.0019 &   5.8552 f
  data arrival time                                                                        5.8552

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1275     7.2775
  clock reconvergence pessimism                                                 0.0994     7.3769
  clock uncertainty                                                            -0.1000     7.2769
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__19_/CLK (SDFFNARX1_HVT)                      7.2769 f
  library setup time                                          1.0000           -1.4254     5.8515
  data required time                                                                       5.8515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8515
  data arrival time                                                                       -5.8552
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0037


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2730     3.3230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_/CLK (SDFFNARX1_HVT)
                                                     0.0608                     0.0000     3.3230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_/Q (SDFFNARX1_HVT)
                                                     0.3421   1.0000            1.2101 &   4.5331 f
  I_SDRAM_TOP/I_SDRAM_IF/n1794 (net)
                               5   5.5246 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40955/A1 (OA22X1_RVT)
                                            0.0190   0.3421   1.0000   0.0131   0.0132 &   4.5463 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40955/Y (OA22X1_RVT)
                                                     0.1129   1.0000            0.5476 &   5.0939 f
  I_SDRAM_TOP/I_SDRAM_IF/n5895 (net)
                               1   0.5365 
  I_SDRAM_TOP/I_SDRAM_IF/U9088/A2 (AND2X1_HVT)
                                            0.0000   0.1129   1.0000   0.0000   0.0000 &   5.0939 f
  I_SDRAM_TOP/I_SDRAM_IF/U9088/Y (AND2X1_HVT)        0.1824   1.0000            0.3628 &   5.4568 f
  I_SDRAM_TOP/I_SDRAM_IF/n6152 (net)
                               2   1.8106 
  I_SDRAM_TOP/I_SDRAM_IF/U9345/A2 (AO22X1_RVT)
                                            0.0000   0.1824   1.0000   0.0000   0.0000 &   5.4568 f
  I_SDRAM_TOP/I_SDRAM_IF/U9345/Y (AO22X1_RVT)        0.0838   1.0000            0.3787 &   5.8355 f
  I_SDRAM_TOP/I_SDRAM_IF/N3227 (net)
                               1   0.7795 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0838   1.0000   0.0000   0.0000 &   5.8355 f
  data arrival time                                                                        5.8355

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0801     7.3750
  clock uncertainty                                                            -0.1000     7.2750
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK (SDFFNARX1_HVT)                       7.2750 f
  library setup time                                          1.0000           -1.4433     5.8318
  data required time                                                                       5.8318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8318
  data arrival time                                                                       -5.8355
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0037


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58525/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/Q (SDFFNARX1_HVT)
                                                     0.3017   1.0000            1.1962 &   4.5233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_795 (net)
                               5   4.3882 
  I_SDRAM_TOP/I_SDRAM_IF/U6619/A2 (AO22X1_HVT)
                                            0.0190   0.3017   1.0000   0.0132   0.0132 &   4.5365 f
  I_SDRAM_TOP/I_SDRAM_IF/U6619/Y (AO22X1_HVT)        0.1723   1.0000            0.7301 &   5.2667 f
  I_SDRAM_TOP/I_SDRAM_IF/n3963 (net)
                               1   0.8445 
  I_SDRAM_TOP/I_SDRAM_IF/U6620/A2 (OR2X1_RVT)
                                            0.0000   0.1723   1.0000   0.0000   0.0000 &   5.2667 f
  I_SDRAM_TOP/I_SDRAM_IF/U6620/Y (OR2X1_RVT)         0.0874   1.0000            0.2686 &   5.5353 f
  I_SDRAM_TOP/I_SDRAM_IF/n5414 (net)
                               2   2.2138 
  I_SDRAM_TOP/I_SDRAM_IF/U8599/A2 (AO22X1_RVT)
                                            0.0000   0.0874   1.0000   0.0000   0.0000 &   5.5353 f
  I_SDRAM_TOP/I_SDRAM_IF/U8599/Y (AO22X1_RVT)        0.0836   1.0000            0.3036 &   5.8389 f
  I_SDRAM_TOP/I_SDRAM_IF/N2846 (net)
                               1   0.7615 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_/D (SDFFNARX1_HVT)
                                            0.0086   0.0836   1.0000   0.0059   0.0059 &   5.8448 f
  data arrival time                                                                        5.8448

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.0870     7.3814
  clock uncertainty                                                            -0.1000     7.2814
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_/CLK (SDFFNARX1_HVT)                      7.2814 f
  library setup time                                          1.0000           -1.4402     5.8412
  data required time                                                                       5.8412
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8412
  data arrival time                                                                       -5.8448
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0037


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2774     3.3274
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3274 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/Q (SDFFNARX1_HVT)
                                                     0.3206   1.0000            1.1986 &   4.5259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_730 (net)
                               5   4.9188 
  I_SDRAM_TOP/I_SDRAM_IF/U11683/A2 (AO22X1_HVT)
                                            0.0000   0.3206   1.0000   0.0000   0.0000 &   4.5260 f
  I_SDRAM_TOP/I_SDRAM_IF/U11683/Y (AO22X1_HVT)       0.1744   1.0000            0.7489 &   5.2749 f
  I_SDRAM_TOP/I_SDRAM_IF/n8512 (net)
                               1   0.9095 
  I_SDRAM_TOP/I_SDRAM_IF/U11684/A2 (OR2X1_RVT)
                                            0.0134   0.1744   1.0000   0.0093   0.0093 &   5.2842 f
  I_SDRAM_TOP/I_SDRAM_IF/U11684/Y (OR2X1_RVT)        0.0834   1.0000            0.2655 &   5.5496 f
  I_SDRAM_TOP/I_SDRAM_IF/n9458 (net)
                               2   1.8730 
  I_SDRAM_TOP/I_SDRAM_IF/U12126/A2 (AO22X1_RVT)
                                            0.0044   0.0834   1.0000   0.0031   0.0031 &   5.5527 f
  I_SDRAM_TOP/I_SDRAM_IF/U12126/Y (AO22X1_RVT)       0.0830   1.0000            0.2995 &   5.8522 f
  I_SDRAM_TOP/I_SDRAM_IF/N2964 (net)
                               1   0.7164 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/D (SDFFNARX1_HVT)
                                            0.0076   0.0830   1.0000   0.0053   0.0053 &   5.8574 f
  data arrival time                                                                        5.8574

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1518     7.3018
  clock reconvergence pessimism                                                 0.1000     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK (SDFFNARX1_HVT)                      7.3017 f
  library setup time                                          1.0000           -1.4479     5.8538
  data required time                                                                       5.8538
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8538
  data arrival time                                                                       -5.8574
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0036


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58495/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0782     1.0782
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__2_/CLK (SDFFARX2_LVT)
                                                     0.0724                     0.0000     1.0782 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__2_/QN (SDFFARX2_LVT)
                                                     0.1536   1.0000            0.3283 &   1.4065 f
  I_PCI_TOP/mult_x_23_n809 (net)
                               7  10.8377 
  I_PCI_TOP/ZBUF_108_inst_35243/A (NBUFFX2_RVT)
                                            0.0000   0.1536   1.0000   0.0000   0.0010 &   1.4075 f
  I_PCI_TOP/ZBUF_108_inst_35243/Y (NBUFFX2_RVT)      0.1312   1.0000            0.2666 &   1.6741 f
  I_PCI_TOP/ZBUF_108_3907 (net)
                               6  11.2380 
  I_PCI_TOP/U2465/A2 (OR2X1_HVT)            0.0078   0.1313   1.0000   0.0054   0.0066 &   1.6807 f
  I_PCI_TOP/U2465/Y (OR2X1_HVT)                      0.2818   1.0000            0.4998 &   2.1806 f
  I_PCI_TOP/n2605 (net)        4   4.8207 
  I_PCI_TOP/U2466/A2 (NOR2X1_RVT)           0.0133   0.2818   1.0000   0.0092   0.0092 &   2.1898 f
  I_PCI_TOP/U2466/Y (NOR2X1_RVT)                     0.1914   1.0000            0.4440 &   2.6338 r
  I_PCI_TOP/n2600 (net)        3   6.0190 
  I_PCI_TOP/U2467/A (INVX1_HVT)             0.0081   0.1914   1.0000   0.0056   0.0057 &   2.6395 r
  I_PCI_TOP/U2467/Y (INVX1_HVT)                      0.1082   1.0000            0.1727 &   2.8122 f
  I_PCI_TOP/n2182 (net)        1   0.8465 
  I_PCI_TOP/U2469/A1 (AND2X1_HVT)           0.0028   0.1082   1.0000   0.0020   0.0020 &   2.8142 f
  I_PCI_TOP/U2469/Y (AND2X1_HVT)                     0.1924   1.0000            0.3491 &   3.1632 f
  I_PCI_TOP/n2299 (net)        1   2.0840 
  I_PCI_TOP/U2562/A (FADDX1_LVT)            0.0000   0.1924   1.0000   0.0000   0.0000 &   3.1632 f
  I_PCI_TOP/U2562/CO (FADDX1_LVT)                    0.0971   1.0000            0.2683 &   3.4315 f
  I_PCI_TOP/n2614 (net)        1   2.8919 
  I_PCI_TOP/U2836/CI (FADDX1_LVT)           0.0039   0.0971   1.0000   0.0027   0.0027 &   3.4342 f
  I_PCI_TOP/U2836/CO (FADDX1_LVT)                    0.0716   1.0000            0.1790 &   3.6133 f
  I_PCI_TOP/n2655 (net)        1   2.6830 
  I_PCI_TOP/U2870/CI (FADDX1_HVT)           0.0025   0.0716   1.0000   0.0017   0.0018 &   3.6151 f
  I_PCI_TOP/U2870/S (FADDX1_HVT)                     0.2996   1.0000            1.1287 &   4.7438 r
  I_PCI_TOP/n2677 (net)        1   2.2137 
  I_PCI_TOP/U2894/B (FADDX1_LVT)            0.0000   0.2996   1.0000   0.0000   0.0000 &   4.7438 r
  I_PCI_TOP/U2894/CO (FADDX1_LVT)                    0.0902   1.0000            0.2141 &   4.9579 r
  I_PCI_TOP/n3720 (net)        1   2.4203 
  I_PCI_TOP/U3691/CI (FADDX1_HVT)           0.0000   0.0902   1.0000   0.0000   0.0000 &   4.9580 r
  I_PCI_TOP/U3691/S (FADDX1_HVT)                     0.2638   1.0000            1.0621 &   6.0201 f
  I_PCI_TOP/n2679 (net)        1   1.0455 
  I_PCI_TOP/U2895/A (INVX1_LVT)             0.0344   0.2638   1.0000   0.0241   0.0241 &   6.0441 f
  I_PCI_TOP/U2895/Y (INVX1_LVT)                      0.1369   1.0000            0.1699 &   6.2140 r
  I_PCI_TOP/n3764 (net)        1   2.3812 
  I_PCI_TOP/U3727/B (FADDX1_LVT)            0.0000   0.1369   1.0000   0.0000   0.0000 &   6.2141 r
  I_PCI_TOP/U3727/CO (FADDX1_LVT)                    0.0821   1.0000            0.1743 &   6.3884 r
  I_PCI_TOP/n3914 (net)        1   2.4222 
  I_PCI_TOP/U3836/B (FADDX1_LVT)            0.0000   0.0821   1.0000   0.0000   0.0000 &   6.3884 r
  I_PCI_TOP/U3836/CO (FADDX1_LVT)                    0.0748   1.0000            0.1518 &   6.5402 r
  I_PCI_TOP/n4058 (net)        1   2.2043 
  I_PCI_TOP/U3942/CI (FADDX1_LVT)           0.0000   0.0748   1.0000   0.0000   0.0000 &   6.5402 r
  I_PCI_TOP/U3942/CO (FADDX1_LVT)                    0.0826   1.0000            0.1509 &   6.6912 r
  I_PCI_TOP/n4184 (net)        1   2.7966 
  I_PCI_TOP/U4034/CI (FADDX1_LVT)           0.0060   0.0826   1.0000   0.0041   0.0042 &   6.6954 r
  I_PCI_TOP/U4034/S (FADDX1_LVT)                     0.0821   1.0000            0.1466 &   6.8419 r
  I_PCI_TOP/n4061 (net)        1   3.2663 
  I_PCI_TOP/U3943/A (INVX0_HVT)             0.0152   0.0821   1.0000   0.0109   0.0110 &   6.8530 r
  I_PCI_TOP/U3943/Y (INVX0_HVT)                      0.1646   1.0000            0.1501 &   7.0031 f
  I_PCI_TOP/I_PCI_CORE_N263 (net)
                               1   2.1405 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__22_/D (SDFFARX1_HVT)
                                            0.0356   0.1646   1.0000   0.0252   0.0253 &   7.0283 f
  data arrival time                                                                        7.0283

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9465     8.4465
  clock reconvergence pessimism                                                 0.0859     8.5324
  clock uncertainty                                                            -0.1000     8.4324
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__22_/CLK (SDFFARX1_HVT)                            8.4324 r
  library setup time                                          1.0000           -1.4076     7.0248
  data required time                                                                       7.0248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.0248
  data arrival time                                                                       -7.0283
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0035


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2744     3.3244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__28_/CLK (SDFFNARX1_HVT)
                                                     0.0712                     0.0000     3.3244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__28_/Q (SDFFNARX1_HVT)
                                                     0.3239   1.0000            1.2061 &   4.5305 f
  I_SDRAM_TOP/I_SDRAM_IF/n17820 (net)
                               5   5.0116 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40803/A2 (AO22X1_HVT)
                                            0.0306   0.3239   1.0000   0.0212   0.0212 &   4.5517 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40803/Y (AO22X1_HVT)
                                                     0.1952   1.0000            0.7750 &   5.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22051 (net)
                               1   1.5801 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40802/A1 (OR2X1_RVT)
                                            0.0306   0.1952   1.0000   0.0211   0.0212 &   5.3479 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40802/Y (OR2X1_RVT)
                                                     0.0852   1.0000            0.3367 &   5.6846 f
  I_SDRAM_TOP/I_SDRAM_IF/n4988 (net)
                               2   2.0135 
  I_SDRAM_TOP/I_SDRAM_IF/U6585/A2 (AO22X1_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000 &   5.6846 f
  I_SDRAM_TOP/I_SDRAM_IF/U6585/Y (AO22X1_LVT)        0.0642   1.0000            0.1660 &   5.8506 f
  I_SDRAM_TOP/I_SDRAM_IF/N3789 (net)
                               1   1.2797 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_/D (SDFFNARX1_HVT)
                                            0.0042   0.0642   1.0000   0.0029   0.0029 &   5.8536 f
  data arrival time                                                                        5.8536

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1449     7.2949
  clock reconvergence pessimism                                                 0.0894     7.3842
  clock uncertainty                                                            -0.1000     7.2842
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_/CLK (SDFFNARX1_HVT)                      7.2842 f
  library setup time                                          1.0000           -1.4342     5.8500
  data required time                                                                       5.8500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8500
  data arrival time                                                                       -5.8536
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0035


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2698     3.3198
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/CLK (SDFFNARX1_HVT)
                                                     0.0869                     0.0000     3.3198 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/Q (SDFFNARX1_HVT)
                                                     0.2309   1.0000            1.1426 &   4.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_322 (net)
                               2   2.2062 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_111_1589/A (NBUFFX2_LVT)
                                            0.0000   0.2309   1.0000   0.0000   0.0000 &   4.4625 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_111_1589/Y (NBUFFX2_LVT)
                                                     0.0657   1.0000            0.1849 &   4.6474 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1020 (net)
                               4   3.2782 
  I_SDRAM_TOP/I_SDRAM_IF/U9813/A2 (AO22X1_HVT)
                                            0.0000   0.0657   1.0000   0.0000   0.0000 &   4.6474 f
  I_SDRAM_TOP/I_SDRAM_IF/U9813/Y (AO22X1_HVT)        0.1718   1.0000            0.5348 &   5.1822 f
  I_SDRAM_TOP/I_SDRAM_IF/n6556 (net)
                               1   0.8336 
  I_SDRAM_TOP/I_SDRAM_IF/U9815/A1 (OR2X1_HVT)
                                            0.0000   0.1718   1.0000   0.0000   0.0000 &   5.1822 f
  I_SDRAM_TOP/I_SDRAM_IF/U9815/Y (OR2X1_HVT)         0.1669   1.0000            0.5052 &   5.6874 f
  I_SDRAM_TOP/I_SDRAM_IF/n8060 (net)
                               2   1.5172 
  I_SDRAM_TOP/I_SDRAM_IF/U11382/A4 (AO22X1_LVT)
                                            0.0086   0.1669   1.0000   0.0060   0.0060 &   5.6934 f
  I_SDRAM_TOP/I_SDRAM_IF/U11382/Y (AO22X1_LVT)       0.0483   1.0000            0.1582 &   5.8516 f
  I_SDRAM_TOP/I_SDRAM_IF/N3681 (net)
                               1   0.8945 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D (SDFFNARX1_HVT)
                                            0.0000   0.0483   1.0000   0.0000   0.0000 &   5.8516 f
  data arrival time                                                                        5.8516

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1489     7.2989
  clock reconvergence pessimism                                                 0.0801     7.3790
  clock uncertainty                                                            -0.1000     7.2790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/CLK (SDFFNARX1_HVT)                      7.2790 f
  library setup time                                          1.0000           -1.4309     5.8482
  data required time                                                                       5.8482
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8482
  data arrival time                                                                       -5.8516
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0034


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2775     3.3275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/Q (SDFFNARX1_HVT)
                                                     0.3095   1.0000            1.1958 &   4.5233 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_127 (net)
                               5   4.6051 
  I_SDRAM_TOP/I_SDRAM_IF/U5787/A4 (AO22X1_HVT)
                                            0.0000   0.3095   1.0000   0.0000   0.0000 &   4.5234 f
  I_SDRAM_TOP/I_SDRAM_IF/U5787/Y (AO22X1_HVT)        0.1743   1.0000            0.5268 &   5.0501 f
  I_SDRAM_TOP/I_SDRAM_IF/n3490 (net)
                               1   0.9105 
  I_SDRAM_TOP/I_SDRAM_IF/U5789/A1 (OR2X1_HVT)
                                            0.0179   0.1743   1.0000   0.0124   0.0124 &   5.0625 f
  I_SDRAM_TOP/I_SDRAM_IF/U5789/Y (OR2X1_HVT)         0.1980   1.0000            0.5326 &   5.5951 f
  I_SDRAM_TOP/I_SDRAM_IF/n4824 (net)
                               2   2.4721 
  I_SDRAM_TOP/I_SDRAM_IF/U7878/A2 (AO22X1_LVT)
                                            0.0095   0.1980   1.0000   0.0066   0.0066 &   5.6017 f
  I_SDRAM_TOP/I_SDRAM_IF/U7878/Y (AO22X1_LVT)        0.0731   1.0000            0.2455 &   5.8472 f
  I_SDRAM_TOP/I_SDRAM_IF/N3999 (net)
                               1   1.4306 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0731   1.0000   0.0000   0.0000 &   5.8472 f
  data arrival time                                                                        5.8472

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1489     7.2989
  clock reconvergence pessimism                                                 0.0891     7.3880
  clock uncertainty                                                            -0.1000     7.2880
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__12_/CLK (SDFFNARX1_HVT)                      7.2880 f
  library setup time                                          1.0000           -1.4442     5.8438
  data required time                                                                       5.8438
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8438
  data arrival time                                                                       -5.8472
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0034


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2724     3.3224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.3224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__21_/Q (SDFFNARX1_HVT)
                                                     0.2270   1.0000            1.1189 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_781 (net)
                               2   2.0887 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_133_inst_43522/A (NBUFFX4_RVT)
                                            0.0000   0.2270   1.0000   0.0000   0.0000 &   4.4413 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_133_inst_43522/Y (NBUFFX4_RVT)
                                                     0.0794   1.0000            0.2724 &   4.7137 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_133_4657 (net)
                               4   3.7518 
  I_SDRAM_TOP/I_SDRAM_IF/U6851/A1 (OA22X1_HVT)
                                            0.0057   0.0794   1.0000   0.0040   0.0040 &   4.7177 f
  I_SDRAM_TOP/I_SDRAM_IF/U6851/Y (OA22X1_HVT)        0.2243   1.0000            0.6375 &   5.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/n4102 (net)
                               1   0.7672 
  I_SDRAM_TOP/I_SDRAM_IF/U6853/A1 (AND2X1_RVT)
                                            0.0000   0.2243   1.0000   0.0000   0.0000 &   5.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/U6853/Y (AND2X1_RVT)        0.0900   1.0000            0.3022 &   5.6574 f
  I_SDRAM_TOP/I_SDRAM_IF/n6229 (net)
                               2   2.2970 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41460/A4 (AO22X1_LVT)
                                            0.0055   0.0900   1.0000   0.0038   0.0038 &   5.6612 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41460/Y (AO22X1_LVT)
                                                     0.0549   1.0000            0.1220 &   5.7832 f
  I_SDRAM_TOP/I_SDRAM_IF/N2876 (net)
                               1   1.1572 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__29_/D (SDFFNARX1_HVT)
                                            0.0018   0.0549   1.0000   0.0012   0.0012 &   5.7844 f
  data arrival time                                                                        5.7844

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0942     7.2442
  clock reconvergence pessimism                                                 0.0696     7.3138
  clock uncertainty                                                            -0.1000     7.2138
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__29_/CLK (SDFFNARX1_HVT)                      7.2138 f
  library setup time                                          1.0000           -1.4326     5.7812
  data required time                                                                       5.7812
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7812
  data arrival time                                                                       -5.7844
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0032


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2721     3.3221
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__2_/CLK (SDFFNARX1_HVT)
                                                     0.0633                     0.0000     3.3221 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__2_/Q (SDFFNARX1_HVT)
                                                     0.3417   1.0000            1.2117 &   4.5338 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_843 (net)
                               5   5.5124 
  I_SDRAM_TOP/I_SDRAM_IF/U9462/A4 (AO22X1_HVT)
                                            0.0593   0.3417   1.0000   0.0414   0.0415 &   4.5752 f
  I_SDRAM_TOP/I_SDRAM_IF/U9462/Y (AO22X1_HVT)        0.1791   1.0000            0.5546 &   5.1298 f
  I_SDRAM_TOP/I_SDRAM_IF/n6285 (net)
                               1   1.0630 
  I_SDRAM_TOP/I_SDRAM_IF/U9463/A2 (OR2X1_HVT)
                                            0.0128   0.1791   1.0000   0.0089   0.0089 &   5.1387 f
  I_SDRAM_TOP/I_SDRAM_IF/U9463/Y (OR2X1_HVT)         0.1727   1.0000            0.4534 &   5.5921 f
  I_SDRAM_TOP/I_SDRAM_IF/n6475 (net)
                               2   1.7048 
  I_SDRAM_TOP/I_SDRAM_IF/U9727/A2 (AO22X1_LVT)
                                            0.0155   0.1727   1.0000   0.0107   0.0107 &   5.6029 f
  I_SDRAM_TOP/I_SDRAM_IF/U9727/Y (AO22X1_LVT)        0.0671   1.0000            0.2372 &   5.8401 f
  I_SDRAM_TOP/I_SDRAM_IF/N2742 (net)
                               1   2.4880 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0671   1.0000   0.0000   0.0000 &   5.8401 f
  data arrival time                                                                        5.8401

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1404     7.2904
  clock reconvergence pessimism                                                 0.0801     7.3705
  clock uncertainty                                                            -0.1000     7.2705
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__22_/CLK (SDFFNARX1_HVT)                       7.2705 f
  library setup time                                          1.0000           -1.4334     5.8371
  data required time                                                                       5.8371
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8371
  data arrival time                                                                       -5.8401
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0030


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2291     1.2291
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__19_/CLK (SDFFARX1_HVT)
                                                     0.1324                     0.0000     1.2291 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__19_/Q (SDFFARX1_HVT)
                                                     0.3069   1.0000            1.3302 &   2.5593 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_21__19_ (net)
                               5   5.0005 
  I_SDRAM_TOP/I_SDRAM_IF/U2778/A2 (AO22X1_HVT)
                                            0.0000   0.3069   1.0000   0.0000   0.0000 &   2.5593 f
  I_SDRAM_TOP/I_SDRAM_IF/U2778/Y (AO22X1_HVT)        0.1760   1.0000            0.7395 &   3.2988 f
  I_SDRAM_TOP/I_SDRAM_IF/n1111 (net)
                               1   0.9601 
  I_SDRAM_TOP/I_SDRAM_IF/U2779/A2 (OR2X1_HVT)
                                            0.0000   0.1760   1.0000   0.0000   0.0000 &   3.2988 f
  I_SDRAM_TOP/I_SDRAM_IF/U2779/Y (OR2X1_HVT)         0.1761   1.0000            0.4548 &   3.7536 f
  I_SDRAM_TOP/I_SDRAM_IF/n2218 (net)
                               2   1.8131 
  I_SDRAM_TOP/I_SDRAM_IF/U4177/A2 (AO22X1_HVT)
                                            0.0145   0.1761   1.0000   0.0101   0.0101 &   3.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/U4177/Y (AO22X1_HVT)        0.2106   1.0000            0.6677 &   4.4313 f
  I_SDRAM_TOP/I_SDRAM_IF/N1393 (net)
                               1   2.0859 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/D (SDFFARX1_RVT)
                                            0.0229   0.2106   1.0000   0.0159   0.0159 &   4.4472 f
  data arrival time                                                                        4.4472

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0469     5.1469
  clock reconvergence pessimism                                                 0.0929     5.2399
  clock uncertainty                                                            -0.1000     5.1399
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/CLK (SDFFARX1_RVT)                        5.1399 r
  library setup time                                          1.0000           -0.6957     4.4442
  data required time                                                                       4.4442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4442
  data arrival time                                                                       -4.4472
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0030


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58256/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2176     3.2676
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__25_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2676 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__25_/Q (SDFFNARX1_HVT)
                                                     0.2248   1.0000            1.1227 &   4.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_555 (net)
                               2   2.0174 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1867/A (NBUFFX2_LVT)
                                            0.0213   0.2248   1.0000   0.0147   0.0147 &   4.4051 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1867/Y (NBUFFX2_LVT)
                                                     0.0644   1.0000            0.1817 &   4.5868 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1298 (net)
                               4   3.2313 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41007/A2 (AO22X1_HVT)
                                            0.0000   0.0644   1.0000   0.0000   0.0000 &   4.5868 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41007/Y (AO22X1_HVT)
                                                     0.1654   1.0000            0.5253 &   5.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22129 (net)
                               1   0.6324 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41006/A1 (OR2X1_HVT)
                                            0.0000   0.1654   1.0000   0.0000   0.0000 &   5.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41006/Y (OR2X1_HVT)
                                                     0.1765   1.0000            0.5088 &   5.6210 f
  I_SDRAM_TOP/I_SDRAM_IF/n5785 (net)
                               2   1.8284 
  I_SDRAM_TOP/I_SDRAM_IF/U8943/A4 (AO22X1_LVT)
                                            0.0274   0.1765   1.0000   0.0192   0.0192 &   5.6402 f
  I_SDRAM_TOP/I_SDRAM_IF/U8943/Y (AO22X1_LVT)        0.0546   1.0000            0.1720 &   5.8123 f
  I_SDRAM_TOP/I_SDRAM_IF/N3232 (net)
                               1   1.7531 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/D (SDFFNARX1_HVT)
                                            0.0000   0.0546   1.0000   0.0000   0.0000 &   5.8123 f
  data arrival time                                                                        5.8123

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0948     7.2448
  clock reconvergence pessimism                                                 0.0969     7.3417
  clock uncertainty                                                            -0.1000     7.2417
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/CLK (SDFFNARX1_HVT)                       7.2417 f
  library setup time                                          1.0000           -1.4323     5.8094
  data required time                                                                       5.8094
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8094
  data arrival time                                                                       -5.8123
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0029


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594256582/Y
  Path Group: group_pclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0919     1.0919
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_/CLK (SDFFARX2_LVT)
                                                     0.1028                     0.0000     1.0919 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__1_/QN (SDFFARX2_LVT)
                                                     0.1926   1.0000            0.3735 &   1.4654 r
  I_PCI_TOP/mult_x_27_n810 (net)
                              12  14.2594 
  I_PCI_TOP/U152/A2 (OR2X1_HVT)             0.0093   0.1925   1.0000   0.0064   0.0065 &   1.4719 r
  I_PCI_TOP/U152/Y (OR2X1_HVT)                       0.3491   1.0000            0.4590 &   1.9309 r
  I_PCI_TOP/n1169 (net)        5   6.0820 
  I_PCI_TOP/U169/A (INVX0_HVT)              0.0330   0.3491   1.0000   0.0229   0.0229 &   1.9538 r
  I_PCI_TOP/U169/Y (INVX0_HVT)                       0.1985   1.0000            0.3124 &   2.2661 f
  I_PCI_TOP/n1251 (net)        2   1.5136 
  I_PCI_TOP/U170/A1 (AO21X1_HVT)            0.0146   0.1985   1.0000   0.0101   0.0101 &   2.2762 f
  I_PCI_TOP/U170/Y (AO21X1_HVT)                      0.1934   1.0000            0.6184 &   2.8946 f
  I_PCI_TOP/n96 (net)          1   1.2014 
  I_PCI_TOP/U171/A2 (AND3X1_LVT)            0.0250   0.1934   1.0000   0.0177   0.0178 &   2.9124 f
  I_PCI_TOP/U171/Y (AND3X1_LVT)                      0.0624   1.0000            0.2219 &   3.1342 f
  I_PCI_TOP/n1139 (net)        1   2.1964 
  I_PCI_TOP/U1401/A (FADDX1_RVT)            0.0000   0.0624   1.0000   0.0000   0.0000 &   3.1342 f
  I_PCI_TOP/U1401/CO (FADDX1_RVT)                    0.1314   1.0000            0.3298 &   3.4640 f
  I_PCI_TOP/n1134 (net)        1   1.6994 
  I_PCI_TOP/U1400/CI (FADDX1_RVT)           0.0000   0.1314   1.0000   0.0000   0.0000 &   3.4640 f
  I_PCI_TOP/U1400/CO (FADDX1_RVT)                    0.1386   1.0000            0.3644 &   3.8284 f
  I_PCI_TOP/n118 (net)         1   2.1401 
  I_PCI_TOP/U178/CI (FADDX1_LVT)            0.0000   0.1386   1.0000   0.0000   0.0000 &   3.8284 f
  I_PCI_TOP/U178/CO (FADDX1_LVT)                     0.0693   1.0000            0.1937 &   4.0221 f
  I_PCI_TOP/n115 (net)         1   2.1501 
  I_PCI_TOP/U177/CI (FADDX1_LVT)            0.0000   0.0693   1.0000   0.0000   0.0000 &   4.0221 f
  I_PCI_TOP/U177/CO (FADDX1_LVT)                     0.0674   1.0000            0.1607 &   4.1829 f
  I_PCI_TOP/n104 (net)         1   2.2004 
  I_PCI_TOP/U176/CI (FADDX1_LVT)            0.0046   0.0674   1.0000   0.0032   0.0032 &   4.1861 f
  I_PCI_TOP/U176/CO (FADDX1_LVT)                     0.0667   1.0000            0.1589 &   4.3449 f
  I_PCI_TOP/n775 (net)         1   2.1042 
  I_PCI_TOP/U1058/CI (FADDX1_LVT)           0.0047   0.0667   1.0000   0.0033   0.0033 &   4.3482 f
  I_PCI_TOP/U1058/CO (FADDX1_LVT)                    0.0701   1.0000            0.1629 &   4.5112 f
  I_PCI_TOP/n864 (net)         1   2.5458 
  I_PCI_TOP/U1143/CI (FADDX1_LVT)           0.0000   0.0701   1.0000   0.0000   0.0000 &   4.5112 f
  I_PCI_TOP/U1143/CO (FADDX1_LVT)                    0.0689   1.0000            0.1630 &   4.6743 f
  I_PCI_TOP/n975 (net)         1   2.3943 
  I_PCI_TOP/U1249/CI (FADDX1_LVT)           0.0077   0.0689   1.0000   0.0054   0.0054 &   4.6796 f
  I_PCI_TOP/U1249/CO (FADDX1_LVT)                    0.0676   1.0000            0.1608 &   4.8404 f
  I_PCI_TOP/n4586 (net)        1   2.2253 
  I_PCI_TOP/U4325/CI (FADDX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   4.8405 f
  I_PCI_TOP/U4325/CO (FADDX1_LVT)                    0.0623   1.0000            0.1525 &   4.9930 f
  I_PCI_TOP/n5132 (net)        1   1.6068 
  I_PCI_TOP/U4768/CI (FADDX1_LVT)           0.0000   0.0623   1.0000   0.0000   0.0000 &   4.9930 f
  I_PCI_TOP/U4768/CO (FADDX1_LVT)                    0.0880   1.0000            0.1828 &   5.1758 f
  I_PCI_TOP/n5206 (net)        1   4.9452 
  I_PCI_TOP/U4794/B (FADDX1_LVT)            0.0085   0.0880   1.0000   0.0059   0.0060 &   5.1819 f
  I_PCI_TOP/U4794/CO (FADDX1_LVT)                    0.0680   1.0000            0.1641 &   5.3459 f
  I_PCI_TOP/n5203 (net)        1   1.8186 
  I_PCI_TOP/U4793/CI (FADDX1_LVT)           0.0000   0.0680   1.0000   0.0000   0.0000 &   5.3459 f
  I_PCI_TOP/U4793/CO (FADDX1_LVT)                    0.0668   1.0000            0.1562 &   5.5022 f
  I_PCI_TOP/n5202 (net)        1   1.8656 
  I_PCI_TOP/U4792/CI (FADDX1_LVT)           0.0000   0.0668   1.0000   0.0000   0.0000 &   5.5022 f
  I_PCI_TOP/U4792/CO (FADDX1_LVT)                    0.0666   1.0000            0.1567 &   5.6589 f
  I_PCI_TOP/n5199 (net)        1   1.9440 
  I_PCI_TOP/U4791/CI (FADDX1_LVT)           0.0000   0.0666   1.0000   0.0000   0.0000 &   5.6589 f
  I_PCI_TOP/U4791/CO (FADDX1_LVT)                    0.0657   1.0000            0.1572 &   5.8161 f
  I_PCI_TOP/n5194 (net)        1   1.9822 
  I_PCI_TOP/U4790/CI (FADDX1_LVT)           0.0000   0.0657   1.0000   0.0000   0.0000 &   5.8161 f
  I_PCI_TOP/U4790/CO (FADDX1_LVT)                    0.0687   1.0000            0.1607 &   5.9768 f
  I_PCI_TOP/n5191 (net)        1   2.3733 
  I_PCI_TOP/U4789/CI (FADDX1_LVT)           0.0080   0.0687   1.0000   0.0055   0.0055 &   5.9823 f
  I_PCI_TOP/U4789/CO (FADDX1_LVT)                    0.0697   1.0000            0.1634 &   6.1458 f
  I_PCI_TOP/n5188 (net)        1   2.4977 
  I_PCI_TOP/U4788/CI (FADDX1_LVT)           0.0061   0.0697   1.0000   0.0042   0.0043 &   6.1501 f
  I_PCI_TOP/U4788/CO (FADDX1_LVT)                    0.0714   1.0000            0.1632 &   6.3132 f
  I_PCI_TOP/n5185 (net)        1   2.4221 
  I_PCI_TOP/U4787/CI (FADDX1_LVT)           0.0000   0.0714   1.0000   0.0000   0.0000 &   6.3133 f
  I_PCI_TOP/U4787/CO (FADDX1_LVT)                    0.0667   1.0000            0.1577 &   6.4710 f
  I_PCI_TOP/n5182 (net)        1   1.8532 
  I_PCI_TOP/U4786/CI (FADDX1_LVT)           0.0000   0.0667   1.0000   0.0000   0.0000 &   6.4710 f
  I_PCI_TOP/U4786/CO (FADDX1_LVT)                    0.0934   1.0000            0.1650 &   6.6360 f
  I_PCI_TOP/n5179 (net)        1   2.7530 
  I_PCI_TOP/U4785/CI (FADDX1_LVT)           0.0000   0.0934   1.0000   0.0000   0.0000 &   6.6361 f
  I_PCI_TOP/U4785/CO (FADDX1_LVT)                    0.0894   1.0000            0.1722 &   6.8083 f
  I_PCI_TOP/n5176 (net)        1   2.1886 
  I_PCI_TOP/U4784/CI (FADDX1_LVT)           0.0046   0.0894   1.0000   0.0032   0.0032 &   6.8115 f
  I_PCI_TOP/U4784/CO (FADDX1_LVT)                    0.0921   1.0000            0.1702 &   6.9817 f
  I_PCI_TOP/n5173 (net)        1   2.1795 
  I_PCI_TOP/U4783/CI (FADDX1_LVT)           0.0040   0.0921   1.0000   0.0028   0.0028 &   6.9845 f
  I_PCI_TOP/U4783/CO (FADDX1_LVT)                    0.0742   1.0000            0.1677 &   7.1523 f
  I_PCI_TOP/n5170 (net)        1   1.8560 
  I_PCI_TOP/U4782/CI (FADDX1_LVT)           0.0000   0.0742   1.0000   0.0000   0.0000 &   7.1523 f
  I_PCI_TOP/U4782/CO (FADDX1_LVT)                    0.0918   1.0000            0.1644 &   7.3166 f
  I_PCI_TOP/n5167 (net)        1   2.3262 
  I_PCI_TOP/U4781/CI (FADDX1_LVT)           0.0000   0.0918   1.0000   0.0000   0.0000 &   7.3166 f
  I_PCI_TOP/U4781/CO (FADDX1_LVT)                    0.0939   1.0000            0.1742 &   7.4909 f
  I_PCI_TOP/n5164 (net)        1   2.4634 
  I_PCI_TOP/U4780/CI (FADDX1_LVT)           0.0048   0.0939   1.0000   0.0033   0.0033 &   7.4942 f
  I_PCI_TOP/U4780/CO (FADDX1_LVT)                    0.0902   1.0000            0.1720 &   7.6662 f
  I_PCI_TOP/n5161 (net)        1   2.1484 
  I_PCI_TOP/U4779/CI (FADDX1_LVT)           0.0000   0.0902   1.0000   0.0000   0.0000 &   7.6662 f
  I_PCI_TOP/U4779/S (FADDX1_LVT)                     0.0743   1.0000            0.1726 &   7.8389 f
  I_PCI_TOP/I_PCI_CORE_N397 (net)
                               1   0.8807 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_/D (SDFFARX1_RVT)
                                            0.0000   0.0743   1.0000   0.0000   0.0000 &   7.8389 f
  data arrival time                                                                        7.8389

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.9549     8.4549
  clock reconvergence pessimism                                                 0.1032     8.5581
  clock uncertainty                                                            -0.1000     8.4581
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_/CLK (SDFFARX1_RVT)                            8.4581 r
  library setup time                                          1.0000           -0.6221     7.8360
  data required time                                                                       7.8360
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.8360
  data arrival time                                                                       -7.8389
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2286     3.2786
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK (SDFFNARX1_HVT)
                                                     0.0796                     0.0000     3.2786 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/Q (SDFFNARX1_HVT)
                                                     0.2031   1.0000            1.1062 &   4.3848 f
  I_SDRAM_TOP/I_SDRAM_IF/n6671 (net)
                               1   1.3161 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_88_inst_79306/A (NBUFFX4_HVT)
                                            0.0000   0.2031   1.0000   0.0000   0.0000 &   4.3848 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_88_inst_79306/Y (NBUFFX4_HVT)
                                                     0.3687   1.0000            0.5016 &   4.8864 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_88_24 (net)
                               5  26.1912 
  I_SDRAM_TOP/I_SDRAM_IF/U6395/A4 (AO22X1_HVT)
                                            0.0000   0.3689   1.0000   0.0000   0.0070 &   4.8934 f
  I_SDRAM_TOP/I_SDRAM_IF/U6395/Y (AO22X1_HVT)        0.1811   1.0000            0.5755 &   5.4690 f
  I_SDRAM_TOP/I_SDRAM_IF/n3825 (net)
                               1   1.1283 
  I_SDRAM_TOP/I_SDRAM_IF/U6397/A1 (OR2X1_LVT)
                                            0.0183   0.1811   1.0000   0.0127   0.0127 &   5.4816 f
  I_SDRAM_TOP/I_SDRAM_IF/U6397/Y (OR2X1_LVT)         0.0567   1.0000            0.2028 &   5.6845 f
  I_SDRAM_TOP/I_SDRAM_IF/n5740 (net)
                               2   2.1787 
  I_SDRAM_TOP/I_SDRAM_IF/U6401/A2 (AO22X1_LVT)
                                            0.0020   0.0567   1.0000   0.0014   0.0014 &   5.6859 f
  I_SDRAM_TOP/I_SDRAM_IF/U6401/Y (AO22X1_LVT)        0.0694   1.0000            0.1440 &   5.8299 f
  I_SDRAM_TOP/I_SDRAM_IF/N4185 (net)
                               1   1.0525 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__8_/D (SDFFNARX1_HVT)
                                            0.0069   0.0694   1.0000   0.0048   0.0048 &   5.8347 f
  data arrival time                                                                        5.8347

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1461     7.2961
  clock reconvergence pessimism                                                 0.0696     7.3657
  clock uncertainty                                                            -0.1000     7.2657
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__8_/CLK (SDFFNARX1_HVT)                       7.2657 f
  library setup time                                          1.0000           -1.4336     5.8321
  data required time                                                                       5.8321
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8321
  data arrival time                                                                       -5.8347
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0026


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2714     3.3214
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__17_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.3214 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__17_/Q (SDFFNARX1_HVT)
                                                     0.3155   1.0000            1.2085 &   4.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_637 (net)
                               5   4.7784 
  I_SDRAM_TOP/I_SDRAM_IF/U7608/A2 (AO22X1_HVT)
                                            0.0255   0.3155   1.0000   0.0177   0.0177 &   4.5476 f
  I_SDRAM_TOP/I_SDRAM_IF/U7608/Y (AO22X1_HVT)        0.1841   1.0000            0.7558 &   5.3034 f
  I_SDRAM_TOP/I_SDRAM_IF/n4599 (net)
                               1   1.2198 
  I_SDRAM_TOP/I_SDRAM_IF/U7610/A1 (OR2X1_RVT)
                                            0.0000   0.1841   1.0000   0.0000   0.0000 &   5.3034 f
  I_SDRAM_TOP/I_SDRAM_IF/U7610/Y (OR2X1_RVT)         0.0779   1.0000            0.3185 &   5.6219 f
  I_SDRAM_TOP/I_SDRAM_IF/n5018 (net)
                               2   1.3883 
  I_SDRAM_TOP/I_SDRAM_IF/U7614/A2 (AO22X1_LVT)
                                            0.0031   0.0779   1.0000   0.0021   0.0021 &   5.6241 f
  I_SDRAM_TOP/I_SDRAM_IF/U7614/Y (AO22X1_LVT)        0.0469   1.0000            0.1613 &   5.7854 f
  I_SDRAM_TOP/I_SDRAM_IF/N3101 (net)
                               1   1.3279 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_/D (SDFFNARX1_HVT)
                                            0.0037   0.0469   1.0000   0.0026   0.0026 &   5.7880 f
  data arrival time                                                                        5.7880

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0944     7.2444
  clock reconvergence pessimism                                                 0.0696     7.3140
  clock uncertainty                                                            -0.1000     7.2140
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__1_/CLK (SDFFNARX1_HVT)                       7.2140 f
  library setup time                                          1.0000           -1.4286     5.7854
  data required time                                                                       5.7854
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7854
  data arrival time                                                                       -5.7880
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0026


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2226     1.2226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__10_/CLK (SDFFARX1_RVT)
                                                     0.1113                     0.0000     1.2226 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__10_/Q (SDFFARX1_RVT)
                                                     0.0795   1.0000            0.5249 &   1.7476 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_30__10_ (net)
                               1   1.2459 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_133_1006/A (INVX1_LVT)
                                            0.0000   0.0795   1.0000   0.0000   0.0000 &   1.7476 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_133_1006/Y (INVX1_LVT)
                                                     0.0751   1.0000            0.0894 &   1.8370 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_438 (net)
                               2   3.3237 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1004/A (INVX0_RVT)
                                            0.0086   0.0751   1.0000   0.0059   0.0060 &   1.8429 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1004/Y (INVX0_RVT)
                                                     0.1164   1.0000            0.1141 &   1.9570 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_436 (net)
                               4   4.1777 
  I_SDRAM_TOP/I_SDRAM_IF/U4499/A2 (AO22X1_HVT)
                                            0.0000   0.1164   1.0000   0.0000   0.0000 &   1.9570 f
  I_SDRAM_TOP/I_SDRAM_IF/U4499/Y (AO22X1_HVT)        0.1920   1.0000            0.5992 &   2.5562 f
  I_SDRAM_TOP/I_SDRAM_IF/n2490 (net)
                               1   1.4889 
  I_SDRAM_TOP/I_SDRAM_IF/U4501/A1 (OR2X1_HVT)
                                            0.0084   0.1920   1.0000   0.0058   0.0058 &   2.5620 f
  I_SDRAM_TOP/I_SDRAM_IF/U4501/Y (OR2X1_HVT)         0.1595   1.0000            0.5153 &   3.0773 f
  I_SDRAM_TOP/I_SDRAM_IF/n2788 (net)
                               2   1.2810 
  I_SDRAM_TOP/I_SDRAM_IF/U4785/A2 (AO22X1_HVT)
                                            0.0086   0.1595   1.0000   0.0059   0.0059 &   3.0833 f
  I_SDRAM_TOP/I_SDRAM_IF/U4785/Y (AO22X1_HVT)        0.2097   1.0000            0.6533 &   3.7366 f
  I_SDRAM_TOP/I_SDRAM_IF/N1808 (net)
                               1   2.0598 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__6_/D (SDFFARX1_HVT)
                                            0.0235   0.2097   1.0000   0.0163   0.0163 &   3.7529 f
  data arrival time                                                                        3.7529

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0608     5.1608
  clock reconvergence pessimism                                                 0.0976     5.2583
  clock uncertainty                                                            -0.1000     5.1583
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__6_/CLK (SDFFARX1_HVT)                        5.1583 r
  library setup time                                          1.0000           -1.4077     3.7506
  data required time                                                                       3.7506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7506
  data arrival time                                                                       -3.7529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0023


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2276     1.2276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/CLK (SDFFARX2_RVT)
                                                     0.1112                     0.0000     1.2276 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/Q (SDFFARX2_RVT)
                                                     0.1246   1.0000            0.6234 &   1.8509 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__5_ (net)
                               5   7.1106 
  I_SDRAM_TOP/I_SDRAM_IF/U10035/A2 (AO22X1_HVT)
                                            0.0065   0.1246   1.0000   0.0045   0.0046 &   1.8555 f
  I_SDRAM_TOP/I_SDRAM_IF/U10035/Y (AO22X1_HVT)       0.2160   1.0000            0.6296 &   2.4851 f
  I_SDRAM_TOP/I_SDRAM_IF/n6720 (net)
                               1   2.2548 
  I_SDRAM_TOP/I_SDRAM_IF/U10036/A2 (OR2X1_HVT)
                                            0.0264   0.2160   1.0000   0.0179   0.0179 &   2.5030 f
  I_SDRAM_TOP/I_SDRAM_IF/U10036/Y (OR2X1_HVT)        0.1895   1.0000            0.4880 &   2.9910 f
  I_SDRAM_TOP/I_SDRAM_IF/n7264 (net)
                               2   2.2175 
  I_SDRAM_TOP/I_SDRAM_IF/U10648/A2 (AO22X1_HVT)
                                            0.0308   0.1895   1.0000   0.0205   0.0205 &   3.0115 f
  I_SDRAM_TOP/I_SDRAM_IF/U10648/Y (AO22X1_HVT)       0.2144   1.0000            0.6818 &   3.6933 f
  I_SDRAM_TOP/I_SDRAM_IF/N556 (net)
                               1   2.1983 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__21_/D (SDFFARX2_HVT)
                                            0.0556   0.2144   1.0000   0.0379   0.0380 &   3.7313 f
  data arrival time                                                                        3.7313

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0592     5.1592
  clock reconvergence pessimism                                                 0.0976     5.2568
  clock uncertainty                                                            -0.1000     5.1568
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__21_/CLK (SDFFARX2_HVT)                        5.1568 r
  library setup time                                          1.0000           -1.4276     3.7291
  data required time                                                                       3.7291
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7291
  data arrival time                                                                       -3.7313
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0021


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2097     1.2097
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     1.2097 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/Q (SDFFARX1_HVT)
                                                     0.2944   1.0000            1.2932 &   2.5030 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__0_ (net)
                               5   4.6382 
  I_SDRAM_TOP/I_SDRAM_IF/U1826/A2 (AO22X1_HVT)
                                            0.0000   0.2944   1.0000   0.0000   0.0000 &   2.5030 f
  I_SDRAM_TOP/I_SDRAM_IF/U1826/Y (AO22X1_HVT)        0.1724   1.0000            0.7242 &   3.2272 f
  I_SDRAM_TOP/I_SDRAM_IF/n625 (net)
                               1   0.8499 
  I_SDRAM_TOP/I_SDRAM_IF/U1828/A1 (OR2X1_HVT)
                                            0.0080   0.1724   1.0000   0.0055   0.0055 &   3.2327 f
  I_SDRAM_TOP/I_SDRAM_IF/U1828/Y (OR2X1_HVT)         0.2252   1.0000            0.5498 &   3.7825 f
  I_SDRAM_TOP/I_SDRAM_IF/n1489 (net)
                               2   3.2695 
  I_SDRAM_TOP/I_SDRAM_IF/U3409/A2 (AO22X1_HVT)
                                            0.0000   0.2252   1.0000   0.0000   0.0000 &   3.7826 f
  I_SDRAM_TOP/I_SDRAM_IF/U3409/Y (AO22X1_HVT)        0.1852   1.0000            0.6815 &   4.4640 f
  I_SDRAM_TOP/I_SDRAM_IF/N595 (net)
                               1   1.2633 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__28_/D (SDFFARX2_RVT)
                                            0.0145   0.1852   1.0000   0.0101   0.0101 &   4.4741 f
  data arrival time                                                                        4.4741

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0572     5.1572
  clock reconvergence pessimism                                                 0.0929     5.2501
  clock uncertainty                                                            -0.1000     5.1501
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__28_/CLK (SDFFARX2_RVT)                        5.1501 r
  library setup time                                          1.0000           -0.6781     4.4721
  data required time                                                                       4.4721
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4721
  data arrival time                                                                       -4.4741
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0021


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643257084/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2682     3.3182
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK (SDFFNARX1_HVT)
                                                     0.0814                     0.0000     3.3182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/Q (SDFFNARX1_HVT)
                                                     0.3323   1.0000            1.2193 &   4.5375 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_35 (net)
                               5   5.2505 
  I_SDRAM_TOP/I_SDRAM_IF/U10000/A3 (OA22X1_HVT)
                                            0.0000   0.3323   1.0000   0.0000   0.0000 &   4.5375 f
  I_SDRAM_TOP/I_SDRAM_IF/U10000/Y (OA22X1_HVT)       0.2271   1.0000            0.7729 &   5.3104 f
  I_SDRAM_TOP/I_SDRAM_IF/n6695 (net)
                               1   0.8344 
  I_SDRAM_TOP/I_SDRAM_IF/U10001/A2 (AND2X1_RVT)
                                            0.0342   0.2271   1.0000   0.0243   0.0243 &   5.3348 f
  I_SDRAM_TOP/I_SDRAM_IF/U10001/Y (AND2X1_RVT)       0.0877   1.0000            0.3126 &   5.6473 f
  I_SDRAM_TOP/I_SDRAM_IF/n8133 (net)
                               2   2.1141 
  I_SDRAM_TOP/I_SDRAM_IF/U11427/A2 (AO22X1_LVT)
                                            0.0000   0.0877   1.0000   0.0000   0.0000 &   5.6473 f
  I_SDRAM_TOP/I_SDRAM_IF/U11427/Y (AO22X1_LVT)       0.0646   1.0000            0.1609 &   5.8082 f
  I_SDRAM_TOP/I_SDRAM_IF/N4155 (net)
                               1   0.6499 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0646   1.0000   0.0000   0.0000 &   5.8082 f
  data arrival time                                                                        5.8082

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1134     7.2634
  clock reconvergence pessimism                                                 0.0878     7.3512
  clock uncertainty                                                            -0.1000     7.2512
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/CLK (SDFFNARX1_HVT)                      7.2512 f
  library setup time                                          1.0000           -1.4448     5.8064
  data required time                                                                       5.8064
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8064
  data arrival time                                                                       -5.8082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0019


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614756799/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2250     1.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2250 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/Q (SDFFARX1_HVT)
                                                     0.1876   1.0000            1.2130 &   2.4379 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_36__28_ (net)
                               1   1.3846 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1043/A (INVX1_HVT)
                                            0.0260   0.1876   1.0000   0.0180   0.0180 &   2.4559 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1043/Y (INVX1_HVT)
                                                     0.1577   1.0000            0.2114 &   2.6672 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_475 (net)
                               2   2.1379 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042/A (INVX0_LVT)
                                            0.0180   0.1577   1.0000   0.0125   0.0125 &   2.6797 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042/Y (INVX0_LVT)
                                                     0.0977   1.0000            0.0839 &   2.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_474 (net)
                               4   3.2077 
  I_SDRAM_TOP/I_SDRAM_IF/U3810/A2 (AO22X1_HVT)
                                            0.0000   0.0977   1.0000   0.0000   0.0000 &   2.7637 f
  I_SDRAM_TOP/I_SDRAM_IF/U3810/Y (AO22X1_HVT)        0.1704   1.0000            0.5588 &   3.3225 f
  I_SDRAM_TOP/I_SDRAM_IF/n1940 (net)
                               1   0.7876 
  I_SDRAM_TOP/I_SDRAM_IF/U3812/A1 (OR2X1_HVT)
                                            0.0098   0.1704   1.0000   0.0068   0.0068 &   3.3292 f
  I_SDRAM_TOP/I_SDRAM_IF/U3812/Y (OR2X1_HVT)         0.1764   1.0000            0.5129 &   3.8421 f
  I_SDRAM_TOP/I_SDRAM_IF/n1955 (net)
                               2   1.8212 
  I_SDRAM_TOP/I_SDRAM_IF/U3825/A2 (AO22X1_HVT)
                                            0.0129   0.1764   1.0000   0.0089   0.0089 &   3.8510 f
  I_SDRAM_TOP/I_SDRAM_IF/U3825/Y (AO22X1_HVT)        0.1851   1.0000            0.6410 &   4.4920 f
  I_SDRAM_TOP/I_SDRAM_IF/N2099 (net)
                               1   1.2599 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/D (SDFFARX1_RVT)
                                            0.0135   0.1851   1.0000   0.0094   0.0094 &   4.5013 f
  data arrival time                                                                        4.5013

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0591     5.1591
  clock reconvergence pessimism                                                 0.1169     5.2760
  clock uncertainty                                                            -0.1000     5.1760
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/CLK (SDFFARX1_RVT)                       5.1760 r
  library setup time                                          1.0000           -0.6765     4.4995
  data required time                                                                       4.4995
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4995
  data arrival time                                                                       -4.5013
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2267     1.2267
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__27_/CLK (SDFFARX1_HVT)
                                                     0.1272                     0.0000     1.2267 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__27_/Q (SDFFARX1_HVT)
                                                     0.3138   1.0000            1.3306 &   2.5572 f
  I_SDRAM_TOP/I_SDRAM_IF/n17497 (net)
                               5   5.1906 
  I_SDRAM_TOP/I_SDRAM_IF/U10979/A2 (AO22X1_HVT)
                                            0.0000   0.3138   1.0000   0.0000   0.0000 &   2.5573 f
  I_SDRAM_TOP/I_SDRAM_IF/U10979/Y (AO22X1_HVT)       0.2157   1.0000            0.7868 &   3.3440 f
  I_SDRAM_TOP/I_SDRAM_IF/n7555 (net)
                               1   2.2313 
  I_SDRAM_TOP/I_SDRAM_IF/U10981/A1 (OR2X1_HVT)
                                            0.0248   0.2157   1.0000   0.0172   0.0172 &   3.3612 f
  I_SDRAM_TOP/I_SDRAM_IF/U10981/Y (OR2X1_HVT)        0.1766   1.0000            0.5513 &   3.9125 f
  I_SDRAM_TOP/I_SDRAM_IF/n8872 (net)
                               2   1.8306 
  I_SDRAM_TOP/I_SDRAM_IF/U11859/A4 (AO22X1_HVT)
                                            0.0000   0.1766   1.0000   0.0000   0.0000 &   3.9125 f
  I_SDRAM_TOP/I_SDRAM_IF/U11859/Y (AO22X1_HVT)       0.2486   1.0000            0.5061 &   4.4186 f
  I_SDRAM_TOP/I_SDRAM_IF/N1587 (net)
                               1   3.2425 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/D (SDFFARX1_RVT)
                                            0.0406   0.2486   1.0000   0.0282   0.0282 &   4.4469 f
  data arrival time                                                                        4.4469

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0553     5.1553
  clock reconvergence pessimism                                                 0.0975     5.2528
  clock uncertainty                                                            -0.1000     5.1528
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/CLK (SDFFARX1_RVT)                        5.1528 r
  library setup time                                          1.0000           -0.7077     4.4451
  data required time                                                                       4.4451
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4451
  data arrival time                                                                       -4.4469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58256/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2166     3.2666
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/CLK (SDFFNARX1_HVT)
                                                     0.0677                     0.0000     3.2666 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__21_/Q (SDFFNARX1_HVT)
                                                     0.3564   1.0000            1.2247 &   4.4913 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_523 (net)
                               5   5.9294 
  I_SDRAM_TOP/I_SDRAM_IF/U5916/A2 (AO22X1_HVT)
                                            0.0644   0.3564   1.0000   0.0453   0.0453 &   4.5366 f
  I_SDRAM_TOP/I_SDRAM_IF/U5916/Y (AO22X1_HVT)        0.1974   1.0000            0.8049 &   5.3415 f
  I_SDRAM_TOP/I_SDRAM_IF/n3554 (net)
                               1   1.6483 
  I_SDRAM_TOP/I_SDRAM_IF/U5919/A1 (OR2X1_RVT)
                                            0.0348   0.1974   1.0000   0.0250   0.0250 &   5.3665 f
  I_SDRAM_TOP/I_SDRAM_IF/U5919/Y (OR2X1_RVT)         0.0811   1.0000            0.3326 &   5.6991 f
  I_SDRAM_TOP/I_SDRAM_IF/n4759 (net)
                               2   1.6216 
  I_SDRAM_TOP/I_SDRAM_IF/U7807/A4 (AO22X1_LVT)
                                            0.0037   0.0811   1.0000   0.0026   0.0026 &   5.7017 f
  I_SDRAM_TOP/I_SDRAM_IF/U7807/Y (AO22X1_LVT)        0.0443   1.0000            0.1143 &   5.8159 f
  I_SDRAM_TOP/I_SDRAM_IF/N3311 (net)
                               1   0.8901 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0443   1.0000   0.0000   0.0000 &   5.8159 f
  data arrival time                                                                        5.8159

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0947     7.2447
  clock reconvergence pessimism                                                 0.0969     7.3416
  clock uncertainty                                                            -0.1000     7.2416
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/CLK (SDFFNARX1_HVT)                      7.2416 f
  library setup time                                          1.0000           -1.4274     5.8142
  data required time                                                                       5.8142
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8142
  data arrival time                                                                       -5.8159
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0017


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615256804/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2227     1.2227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/CLK (SDFFARX1_HVT)
                                                     0.1263                     0.0000     1.2227 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/Q (SDFFARX1_HVT)
                                                     0.3418   1.0000            1.3471 &   2.5697 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_25__31_ (net)
                               5   5.9605 
  I_SDRAM_TOP/I_SDRAM_IF/U11528/A4 (AO22X1_HVT)
                                            0.0217   0.3418   1.0000   0.0151   0.0151 &   2.5849 f
  I_SDRAM_TOP/I_SDRAM_IF/U11528/Y (AO22X1_HVT)       0.1749   1.0000            0.5499 &   3.1348 f
  I_SDRAM_TOP/I_SDRAM_IF/n8267 (net)
                               1   0.9284 
  I_SDRAM_TOP/I_SDRAM_IF/U11530/A1 (OR2X1_HVT)
                                            0.0129   0.1749   1.0000   0.0090   0.0090 &   3.1438 f
  I_SDRAM_TOP/I_SDRAM_IF/U11530/Y (OR2X1_HVT)        0.1975   1.0000            0.5327 &   3.6764 f
  I_SDRAM_TOP/I_SDRAM_IF/n8660 (net)
                               2   2.4565 
  I_SDRAM_TOP/I_SDRAM_IF/U11760/A2 (AO22X1_HVT)
                                            0.0069   0.1975   1.0000   0.0048   0.0048 &   3.6813 f
  I_SDRAM_TOP/I_SDRAM_IF/U11760/Y (AO22X1_HVT)       0.2658   1.0000            0.7305 &   4.4117 f
  I_SDRAM_TOP/I_SDRAM_IF/N1599 (net)
                               1   3.7666 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__19_/D (SDFFARX1_RVT)
                                            0.0770   0.2658   1.0000   0.0530   0.0531 &   4.4649 f
  data arrival time                                                                        4.4649

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0578     5.1578
  clock reconvergence pessimism                                                 0.1160     5.2738
  clock uncertainty                                                            -0.1000     5.1738
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__19_/CLK (SDFFARX1_RVT)                       5.1738 r
  library setup time                                          1.0000           -0.7106     4.4632
  data required time                                                                       4.4632
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4632
  data arrival time                                                                       -4.4649
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0017


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2776     3.3276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_/CLK (SDFFNARX1_HVT)
                                                     0.0772                     0.0000     3.3276 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__15_/Q (SDFFNARX1_HVT)
                                                     0.3760   1.0000            1.2447 &   4.5723 f
  I_SDRAM_TOP/I_SDRAM_IF/n17410 (net)
                               5   6.4811 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41173/A2 (AO22X1_HVT)
                                            0.0607   0.3760   1.0000   0.0406   0.0406 &   4.6130 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41173/Y (AO22X1_HVT)
                                                     0.1734   1.0000            0.7942 &   5.4072 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22195 (net)
                               1   0.8744 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41172/A1 (OR2X1_RVT)
                                            0.0093   0.1734   1.0000   0.0064   0.0064 &   5.4136 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41172/Y (OR2X1_RVT)
                                                     0.0814   1.0000            0.3149 &   5.7285 f
  I_SDRAM_TOP/I_SDRAM_IF/n5725 (net)
                               2   1.7093 
  I_SDRAM_TOP/I_SDRAM_IF/U8859/A4 (AO22X1_LVT)
                                            0.0037   0.0814   1.0000   0.0025   0.0026 &   5.7310 f
  I_SDRAM_TOP/I_SDRAM_IF/U8859/Y (AO22X1_LVT)        0.0650   1.0000            0.1119 &   5.8429 f
  I_SDRAM_TOP/I_SDRAM_IF/N3495 (net)
                               1   0.6622 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0650   1.0000   0.0000   0.0000 &   5.8429 f
  data arrival time                                                                        5.8429

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1508     7.3008
  clock reconvergence pessimism                                                 0.0801     7.3809
  clock uncertainty                                                            -0.1000     7.2809
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__15_/CLK (SDFFNARX1_HVT)                      7.2809 f
  library setup time                                          1.0000           -1.4397     5.8412
  data required time                                                                       5.8412
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8412
  data arrival time                                                                       -5.8429
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0017


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2750     3.3250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_/CLK (SDFFNARX1_HVT)
                                                     0.0658                     0.0000     3.3250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__6_/Q (SDFFNARX1_HVT)
                                                     0.2637   1.0000            1.1565 &   4.4814 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_871 (net)
                               2   3.2381 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1581/A (NBUFFX4_LVT)
                                            0.0480   0.2637   1.0000   0.0345   0.0345 &   4.5159 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1581/Y (NBUFFX4_LVT)
                                                     0.0742   1.0000            0.2394 &   4.7554 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_1012 (net)
                               4   3.8591 
  I_SDRAM_TOP/I_SDRAM_IF/U8688/A2 (AO22X1_HVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0000 &   4.7554 f
  I_SDRAM_TOP/I_SDRAM_IF/U8688/Y (AO22X1_HVT)        0.1738   1.0000            0.5442 &   5.2996 f
  I_SDRAM_TOP/I_SDRAM_IF/n5494 (net)
                               1   0.8927 
  I_SDRAM_TOP/I_SDRAM_IF/U8690/A1 (OR2X1_RVT)
                                            0.0000   0.1738   1.0000   0.0000   0.0000 &   5.2996 f
  I_SDRAM_TOP/I_SDRAM_IF/U8690/Y (OR2X1_RVT)         0.0840   1.0000            0.3177 &   5.6172 f
  I_SDRAM_TOP/I_SDRAM_IF/n5818 (net)
                               2   1.8795 
  I_SDRAM_TOP/I_SDRAM_IF/U8979/A4 (AO22X1_RVT)
                                            0.0070   0.0840   1.0000   0.0048   0.0048 &   5.6221 f
  I_SDRAM_TOP/I_SDRAM_IF/U8979/Y (AO22X1_RVT)        0.0848   1.0000            0.2078 &   5.8298 f
  I_SDRAM_TOP/I_SDRAM_IF/N2663 (net)
                               1   0.8504 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/D (SDFFNARX1_HVT)
                                            0.0074   0.0848   1.0000   0.0051   0.0051 &   5.8350 f
  data arrival time                                                                        5.8350

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1459     7.2959
  clock reconvergence pessimism                                                 0.0801     7.3760
  clock uncertainty                                                            -0.1000     7.2760
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/CLK (SDFFNARX1_HVT)                        7.2760 f
  library setup time                                          1.0000           -1.4425     5.8335
  data required time                                                                       5.8335
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8335
  data arrival time                                                                       -5.8350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0015


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__14_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__14_/Q (SDFFNARX1_HVT)
                                                     0.3094   1.0000            1.1912 &   4.5184 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_691 (net)
                               5   4.6025 
  I_SDRAM_TOP/I_SDRAM_IF/U7197/A1 (OA22X1_HVT)
                                            0.0388   0.3094   1.0000   0.0274   0.0274 &   4.5458 f
  I_SDRAM_TOP/I_SDRAM_IF/U7197/Y (OA22X1_HVT)        0.2287   1.0000            0.8372 &   5.3830 f
  I_SDRAM_TOP/I_SDRAM_IF/n4324 (net)
                               1   0.8917 
  I_SDRAM_TOP/I_SDRAM_IF/U7199/A1 (AND2X1_RVT)
                                            0.0398   0.2287   1.0000   0.0285   0.0285 &   5.4115 f
  I_SDRAM_TOP/I_SDRAM_IF/U7199/Y (AND2X1_RVT)        0.0798   1.0000            0.2949 &   5.7065 f
  I_SDRAM_TOP/I_SDRAM_IF/n9310 (net)
                               2   1.5249 
  I_SDRAM_TOP/I_SDRAM_IF/U12068/A2 (AO22X1_LVT)
                                            0.0026   0.0798   1.0000   0.0018   0.0018 &   5.7083 f
  I_SDRAM_TOP/I_SDRAM_IF/U12068/Y (AO22X1_LVT)       0.0523   1.0000            0.1614 &   5.8697 f
  I_SDRAM_TOP/I_SDRAM_IF/N3015 (net)
                               1   1.1870 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.0523   1.0000   0.0000   0.0000 &   5.8697 f
  data arrival time                                                                        5.8697

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1517     7.3017
  clock reconvergence pessimism                                                 0.1000     7.4017
  clock uncertainty                                                            -0.1000     7.3017
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/CLK (SDFFNARX1_HVT)                      7.3017 f
  library setup time                                          1.0000           -1.4333     5.8683
  data required time                                                                       5.8683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8683
  data arrival time                                                                       -5.8697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0013


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616456816/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2288     1.2288
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/CLK (SDFFARX1_RVT)
                                                     0.1324                     0.0000     1.2288 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/Q (SDFFARX1_RVT)
                                                     0.1211   1.0000            0.5818 &   1.8106 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__3_ (net)
                               5   4.5334 
  I_SDRAM_TOP/I_SDRAM_IF/U2007/A2 (AO22X1_HVT)
                                            0.0000   0.1211   1.0000   0.0000   0.0000 &   1.8106 f
  I_SDRAM_TOP/I_SDRAM_IF/U2007/Y (AO22X1_HVT)        0.1839   1.0000            0.5941 &   2.4048 f
  I_SDRAM_TOP/I_SDRAM_IF/n711 (net)
                               1   1.2217 
  I_SDRAM_TOP/I_SDRAM_IF/U2011/A1 (OR2X1_HVT)
                                            0.0341   0.1839   1.0000   0.0244   0.0244 &   2.4292 f
  I_SDRAM_TOP/I_SDRAM_IF/U2011/Y (OR2X1_HVT)         0.2544   1.0000            0.5791 &   3.0083 f
  I_SDRAM_TOP/I_SDRAM_IF/n2302 (net)
                               2   4.1078 
  I_SDRAM_TOP/I_SDRAM_IF/U4291/A2 (AO22X1_HVT)
                                            0.0284   0.2544   1.0000   0.0196   0.0197 &   3.0280 f
  I_SDRAM_TOP/I_SDRAM_IF/U4291/Y (AO22X1_HVT)        0.1881   1.0000            0.7087 &   3.7367 f
  I_SDRAM_TOP/I_SDRAM_IF/N566 (net)
                               1   1.3547 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/D (SDFFARX1_HVT)
                                            0.0220   0.1881   1.0000   0.0152   0.0152 &   3.7519 f
  data arrival time                                                                        3.7519

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0563     5.1563
  clock reconvergence pessimism                                                 0.0929     5.2493
  clock uncertainty                                                            -0.1000     5.1493
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/CLK (SDFFARX1_HVT)                        5.1493 r
  library setup time                                          1.0000           -1.3985     3.7508
  data required time                                                                       3.7508
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7508
  data arrival time                                                                       -3.7519
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__6_/CLK (SDFFARX1_RVT)
                                                     0.1112                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__6_/Q (SDFFARX1_RVT)
                                                     0.1322   1.0000            0.5772 &   1.7968 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_14__6_ (net)
                               5   5.3853 
  I_SDRAM_TOP/I_SDRAM_IF/U2240/A2 (AO22X1_HVT)
                                            0.0140   0.1322   1.0000   0.0097   0.0097 &   1.8066 f
  I_SDRAM_TOP/I_SDRAM_IF/U2240/Y (AO22X1_HVT)        0.1722   1.0000            0.5892 &   2.3958 f
  I_SDRAM_TOP/I_SDRAM_IF/n838 (net)
                               1   0.8439 
  I_SDRAM_TOP/I_SDRAM_IF/U2244/A1 (OR2X1_HVT)
                                            0.0000   0.1722   1.0000   0.0000   0.0000 &   2.3958 f
  I_SDRAM_TOP/I_SDRAM_IF/U2244/Y (OR2X1_HVT)         0.2124   1.0000            0.5409 &   2.9367 f
  I_SDRAM_TOP/I_SDRAM_IF/n2497 (net)
                               2   2.8965 
  I_SDRAM_TOP/I_SDRAM_IF/U4511/A2 (AO22X1_HVT)
                                            0.0095   0.2124   1.0000   0.0066   0.0066 &   2.9433 f
  I_SDRAM_TOP/I_SDRAM_IF/U4511/Y (AO22X1_HVT)        0.2410   1.0000            0.7226 &   3.6658 f
  I_SDRAM_TOP/I_SDRAM_IF/N1044 (net)
                               1   3.0094 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/D (SDFFARX1_HVT)
                                            0.0248   0.2410   1.0000   0.0172   0.0173 &   3.6831 f
  data arrival time                                                                        3.6831

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0471     5.1471
  clock reconvergence pessimism                                                 0.0703     5.2174
  clock uncertainty                                                            -0.1000     5.1174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/CLK (SDFFARX1_HVT)                        5.1174 r
  library setup time                                          1.0000           -1.4352     3.6821
  data required time                                                                       3.6821
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6821
  data arrival time                                                                       -3.6831
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2771     3.3271
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_/CLK (SDFFNARX1_HVT)
                                                     0.0644                     0.0000     3.3271 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_/Q (SDFFNARX1_HVT)
                                                     0.2840   1.0000            1.1737 &   4.5007 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_722 (net)
                               5   3.8739 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41422/A2 (AO22X1_HVT)
                                            0.0000   0.2840   1.0000   0.0000   0.0000 &   4.5008 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41422/Y (AO22X1_HVT)
                                                     0.1732   1.0000            0.7165 &   5.2173 f
  I_SDRAM_TOP/I_SDRAM_IF/popt_net_22294 (net)
                               1   0.8767 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41421/A1 (OR2X1_RVT)
                                            0.0095   0.1732   1.0000   0.0066   0.0066 &   5.2239 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41421/Y (OR2X1_RVT)
                                                     0.0816   1.0000            0.3149 &   5.5388 f
  I_SDRAM_TOP/I_SDRAM_IF/n6865 (net)
                               2   1.7263 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41313/A2 (AO22X1_RVT)
                                            0.0000   0.0816   1.0000   0.0000   0.0000 &   5.5388 f
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41313/Y (AO22X1_RVT)
                                                     0.0824   1.0000            0.2970 &   5.8358 f
  I_SDRAM_TOP/I_SDRAM_IF/N2944 (net)
                               1   0.6683 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0824   1.0000   0.0000   0.0000 &   5.8358 f
  data arrival time                                                                        5.8358

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1469     7.2969
  clock reconvergence pessimism                                                 0.0801     7.3770
  clock uncertainty                                                            -0.1000     7.2770
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__2_/CLK (SDFFNARX1_HVT)                       7.2770 f
  library setup time                                          1.0000           -1.4420     5.8350
  data required time                                                                       5.8350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8350
  data arrival time                                                                       -5.8358
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0009


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2745     3.3245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/CLK (SDFFNARX1_HVT)
                                                     0.0712                     0.0000     3.3245 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/Q (SDFFNARX1_HVT)
                                                     0.3722   1.0000            1.2377 &   4.5621 f
  I_SDRAM_TOP/I_SDRAM_IF/n17488 (net)
                               5   6.3732 
  I_SDRAM_TOP/I_SDRAM_IF/U7547/A2 (AO22X1_HVT)
                                            0.0000   0.3722   1.0000   0.0000   0.0001 &   4.5622 f
  I_SDRAM_TOP/I_SDRAM_IF/U7547/Y (AO22X1_HVT)        0.1732   1.0000            0.7907 &   5.3529 f
  I_SDRAM_TOP/I_SDRAM_IF/n4560 (net)
                               1   0.8675 
  I_SDRAM_TOP/I_SDRAM_IF/U7549/A1 (OR2X1_RVT)
                                            0.0141   0.1732   1.0000   0.0097   0.0097 &   5.3626 f
  I_SDRAM_TOP/I_SDRAM_IF/U7549/Y (OR2X1_RVT)         0.0790   1.0000            0.3113 &   5.6739 f
  I_SDRAM_TOP/I_SDRAM_IF/n4845 (net)
                               2   1.4821 
  I_SDRAM_TOP/I_SDRAM_IF/U7908/A2 (AO22X1_LVT)
                                            0.0000   0.0790   1.0000   0.0000   0.0000 &   5.6739 f
  I_SDRAM_TOP/I_SDRAM_IF/U7908/Y (AO22X1_LVT)        0.0661   1.0000            0.1650 &   5.8389 f
  I_SDRAM_TOP/I_SDRAM_IF/N3777 (net)
                               1   1.6275 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__12_/D (SDFFNARX1_HVT)
                                            0.0000   0.0661   1.0000   0.0000   0.0000 &   5.8389 f
  data arrival time                                                                        5.8389

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1489     7.2989
  clock reconvergence pessimism                                                 0.0801     7.3790
  clock uncertainty                                                            -0.1000     7.2790
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__12_/CLK (SDFFNARX1_HVT)                      7.2790 f
  library setup time                                          1.0000           -1.4409     5.8381
  data required time                                                                       5.8381
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8381
  data arrival time                                                                       -5.8389
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0008


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2757     3.3257
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__12_/CLK (SDFFNARX1_HVT)
                                                     0.0755                     0.0000     3.3257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__12_/Q (SDFFNARX1_HVT)
                                                     0.2918   1.0000            1.1884 &   4.5141 f
  I_SDRAM_TOP/I_SDRAM_IF/n1779 (net)
                               5   4.1091 
  I_SDRAM_TOP/I_SDRAM_IF/U6498/A2 (AO22X1_HVT)
                                            0.0000   0.2918   1.0000   0.0000   0.0000 &   4.5141 f
  I_SDRAM_TOP/I_SDRAM_IF/U6498/Y (AO22X1_HVT)        0.1859   1.0000            0.7378 &   5.2519 f
  I_SDRAM_TOP/I_SDRAM_IF/n3888 (net)
                               1   1.2797 
  I_SDRAM_TOP/I_SDRAM_IF/U6499/A2 (OR2X1_RVT)
                                            0.0198   0.1859   1.0000   0.0137   0.0137 &   5.2656 f
  I_SDRAM_TOP/I_SDRAM_IF/U6499/Y (OR2X1_RVT)         0.0867   1.0000            0.2757 &   5.5413 f
  I_SDRAM_TOP/I_SDRAM_IF/n4467 (net)
                               2   2.1226 
  I_SDRAM_TOP/I_SDRAM_IF/U7429/A2 (AO22X1_RVT)
                                            0.0047   0.0867   1.0000   0.0032   0.0033 &   5.5445 f
  I_SDRAM_TOP/I_SDRAM_IF/U7429/Y (AO22X1_RVT)        0.0822   1.0000            0.3007 &   5.8452 f
  I_SDRAM_TOP/I_SDRAM_IF/N2875 (net)
                               1   0.6580 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_/D (SDFFNARX1_HVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000 &   5.8452 f
  data arrival time                                                                        5.8452

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1472     7.2972
  clock reconvergence pessimism                                                 0.0894     7.3866
  clock uncertainty                                                            -0.1000     7.2866
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__28_/CLK (SDFFNARX1_HVT)                      7.2866 f
  library setup time                                          1.0000           -1.4420     5.8445
  data required time                                                                       5.8445
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8445
  data arrival time                                                                       -5.8452
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0006


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_58416/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2761     3.3261
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/CLK (SDFFNARX1_HVT)
                                                     0.0754                     0.0000     3.3261 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/Q (SDFFNARX1_HVT)
                                                     0.3752   1.0000            1.2428 &   4.5689 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_495 (net)
                               5   6.4590 
  I_SDRAM_TOP/I_SDRAM_IF/U9480/A2 (AO22X1_HVT)
                                            0.0501   0.3752   1.0000   0.0352   0.0353 &   4.6042 f
  I_SDRAM_TOP/I_SDRAM_IF/U9480/Y (AO22X1_HVT)        0.1828   1.0000            0.8047 &   5.4088 f
  I_SDRAM_TOP/I_SDRAM_IF/n6295 (net)
                               1   1.1715 
  I_SDRAM_TOP/I_SDRAM_IF/U9481/A2 (OR2X1_RVT)
                                            0.0355   0.1828   1.0000   0.0255   0.0255 &   5.4344 f
  I_SDRAM_TOP/I_SDRAM_IF/U9481/Y (OR2X1_RVT)         0.0792   1.0000            0.2645 &   5.6988 f
  I_SDRAM_TOP/I_SDRAM_IF/n9386 (net)
                               2   1.4790 
  I_SDRAM_TOP/I_SDRAM_IF/U9485/A2 (AO22X1_LVT)
                                            0.0000   0.0792   1.0000   0.0000   0.0000 &   5.6988 f
  I_SDRAM_TOP/I_SDRAM_IF/U9485/Y (AO22X1_LVT)        0.0659   1.0000            0.1548 &   5.8537 f
  I_SDRAM_TOP/I_SDRAM_IF/N3328 (net)
                               1   0.6401 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0659   1.0000   0.0000   0.0000 &   5.8537 f
  data arrival time                                                                        5.8537

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1476     7.2976
  clock reconvergence pessimism                                                 0.0894     7.3869
  clock uncertainty                                                            -0.1000     7.2869
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__6_/CLK (SDFFNARX1_HVT)                       7.2869 f
  library setup time                                          1.0000           -1.4339     5.8531
  data required time                                                                       5.8531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8531
  data arrival time                                                                       -5.8537
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0006


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2219     1.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__1_/CLK (SDFFARX1_HVT)
                                                     0.1238                     0.0000     1.2219 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__1_/Q (SDFFARX1_HVT)
                                                     0.2750   1.0000            1.3043 &   2.5262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_38__1_ (net)
                               5   4.1201 
  I_SDRAM_TOP/I_SDRAM_IF/U11483/A4 (AO22X1_HVT)
                                            0.0155   0.2750   1.0000   0.0107   0.0108 &   2.5370 f
  I_SDRAM_TOP/I_SDRAM_IF/U11483/Y (AO22X1_HVT)       0.1974   1.0000            0.5271 &   3.0641 f
  I_SDRAM_TOP/I_SDRAM_IF/n8217 (net)
                               1   1.6643 
  I_SDRAM_TOP/I_SDRAM_IF/U11485/A1 (OR2X1_HVT)
                                            0.0304   0.1974   1.0000   0.0216   0.0217 &   3.0858 f
  I_SDRAM_TOP/I_SDRAM_IF/U11485/Y (OR2X1_HVT)        0.2479   1.0000            0.5865 &   3.6723 f
  I_SDRAM_TOP/I_SDRAM_IF/n8583 (net)
                               2   3.9309 
  I_SDRAM_TOP/I_SDRAM_IF/U11719/A2 (AO22X1_HVT)
                                            0.0471   0.2479   1.0000   0.0330   0.0330 &   3.7053 f
  I_SDRAM_TOP/I_SDRAM_IF/U11719/Y (AO22X1_HVT)       0.2182   1.0000            0.7331 &   4.4384 f
  I_SDRAM_TOP/I_SDRAM_IF/N2203 (net)
                               1   2.3071 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__21_/D (SDFFARX1_RVT)
                                            0.0180   0.2182   1.0000   0.0125   0.0125 &   4.4509 f
  data arrival time                                                                        4.4509

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0596     5.1596
  clock reconvergence pessimism                                                 0.0826     5.2422
  clock uncertainty                                                            -0.1000     5.1422
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__21_/CLK (SDFFARX1_RVT)                       5.1422 r
  library setup time                                          1.0000           -0.6918     4.4504
  data required time                                                                       4.4504
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4504
  data arrival time                                                                       -4.4509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0006


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2197     1.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_/CLK (SDFFARX1_RVT)
                                                     0.1058                     0.0000     1.2197 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__23_/Q (SDFFARX1_RVT)
                                                     0.1249   1.0000            0.5680 &   1.7877 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__23_ (net)
                               5   4.8247 
  I_SDRAM_TOP/I_SDRAM_IF/U11243/A1 (OA22X1_HVT)
                                            0.0000   0.1249   1.0000   0.0000   0.0000 &   1.7877 f
  I_SDRAM_TOP/I_SDRAM_IF/U11243/Y (OA22X1_HVT)       0.2304   1.0000            0.6840 &   2.4718 f
  I_SDRAM_TOP/I_SDRAM_IF/n7863 (net)
                               1   0.9305 
  I_SDRAM_TOP/I_SDRAM_IF/U11245/A1 (AND2X1_HVT)
                                            0.0147   0.2304   1.0000   0.0102   0.0102 &   2.4820 f
  I_SDRAM_TOP/I_SDRAM_IF/U11245/Y (AND2X1_HVT)       0.2144   1.0000            0.4621 &   2.9441 f
  I_SDRAM_TOP/I_SDRAM_IF/n8102 (net)
                               2   2.7220 
  I_SDRAM_TOP/I_SDRAM_IF/U11404/A2 (AO22X1_HVT)
                                            0.0182   0.2144   1.0000   0.0126   0.0126 &   2.9567 f
  I_SDRAM_TOP/I_SDRAM_IF/U11404/Y (AO22X1_HVT)       0.2366   1.0000            0.7206 &   3.6774 f
  I_SDRAM_TOP/I_SDRAM_IF/N451 (net)
                               1   2.8754 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__11_/D (SDFFARX1_HVT)
                                            0.0379   0.2366   1.0000   0.0262   0.0263 &   3.7037 f
  data arrival time                                                                        3.7037

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0527     5.1527
  clock reconvergence pessimism                                                 0.0703     5.2230
  clock uncertainty                                                            -0.1000     5.1230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__11_/CLK (SDFFARX1_HVT)                        5.1230 r
  library setup time                                          1.0000           -1.4198     3.7032
  data required time                                                                       3.7032
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7032
  data arrival time                                                                       -3.7037
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0005


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2174     3.2674
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/CLK (SDFFNARX1_HVT)
                                                     0.0683                     0.0000     3.2674 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/Q (SDFFNARX1_HVT)
                                                     0.2893   1.0000            1.1811 &   4.4485 f
  I_SDRAM_TOP/I_SDRAM_IF/n17442 (net)
                               2   4.0361 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_inst_6295/A (NBUFFX4_LVT)
                                            0.0217   0.2893   1.0000   0.0150   0.0151 &   4.4636 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_inst_6295/Y (NBUFFX4_LVT)
                                                     0.0791   1.0000            0.2520 &   4.7156 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_13 (net)
                               4   3.9752 
  I_SDRAM_TOP/I_SDRAM_IF/U7444/A2 (AO22X1_HVT)
                                            0.0000   0.0791   1.0000   0.0000   0.0000 &   4.7157 f
  I_SDRAM_TOP/I_SDRAM_IF/U7444/Y (AO22X1_HVT)        0.1774   1.0000            0.5529 &   5.2685 f
  I_SDRAM_TOP/I_SDRAM_IF/n4477 (net)
                               1   1.0072 
  I_SDRAM_TOP/I_SDRAM_IF/U7446/A1 (OR2X1_RVT)
                                            0.0213   0.1774   1.0000   0.0148   0.0148 &   5.2834 f
  I_SDRAM_TOP/I_SDRAM_IF/U7446/Y (OR2X1_RVT)         0.0972   1.0000            0.3344 &   5.6178 f
  I_SDRAM_TOP/I_SDRAM_IF/n5164 (net)
                               2   3.0140 
  I_SDRAM_TOP/I_SDRAM_IF/U7450/A2 (AO22X1_LVT)
                                            0.0029   0.0972   1.0000   0.0020   0.0020 &   5.6198 f
  I_SDRAM_TOP/I_SDRAM_IF/U7450/Y (AO22X1_LVT)        0.0490   1.0000            0.1783 &   5.7981 f
  I_SDRAM_TOP/I_SDRAM_IF/N3022 (net)
                               1   1.6969 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__17_/D (SDFFNARX1_HVT)
                                            0.0000   0.0490   1.0000   0.0000   0.0000 &   5.7981 f
  data arrival time                                                                        5.7981

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0942     7.2442
  clock reconvergence pessimism                                                 0.0834     7.3276
  clock uncertainty                                                            -0.1000     7.2276
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__17_/CLK (SDFFNARX1_HVT)                      7.2276 f
  library setup time                                          1.0000           -1.4297     5.7979
  data required time                                                                       5.7979
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7979
  data arrival time                                                                       -5.7981
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0003


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640357055/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.2756     3.3256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__7_/CLK (SDFFNARX1_HVT)
                                                     0.0808                     0.0000     3.3256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__7_/Q (SDFFNARX1_HVT)
                                                     0.3248   1.0000            1.2140 &   4.5396 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_901 (net)
                               5   5.0390 
  I_SDRAM_TOP/I_SDRAM_IF/U9007/A2 (AO22X1_HVT)
                                            0.0000   0.3248   1.0000   0.0000   0.0000 &   4.5397 f
  I_SDRAM_TOP/I_SDRAM_IF/U9007/Y (AO22X1_HVT)        0.1923   1.0000            0.7725 &   5.3122 f
  I_SDRAM_TOP/I_SDRAM_IF/n5842 (net)
                               1   1.4835 
  I_SDRAM_TOP/I_SDRAM_IF/U9009/A1 (OR2X1_LVT)
                                            0.0501   0.1923   1.0000   0.0361   0.0361 &   5.3483 f
  I_SDRAM_TOP/I_SDRAM_IF/U9009/Y (OR2X1_LVT)         0.0572   1.0000            0.2106 &   5.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/n9180 (net)
                               2   2.3024 
  I_SDRAM_TOP/I_SDRAM_IF/U12018/A2 (AO22X1_RVT)
                                            0.0000   0.0572   1.0000   0.0000   0.0000 &   5.5590 f
  I_SDRAM_TOP/I_SDRAM_IF/U12018/Y (AO22X1_RVT)       0.0920   1.0000            0.2935 &   5.8525 f
  I_SDRAM_TOP/I_SDRAM_IF/N2648 (net)
                               1   1.4398 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/D (SDFFNARX1_HVT)
                                            0.0046   0.0920   1.0000   0.0032   0.0032 &   5.8556 f
  data arrival time                                                                        5.8556

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.1443     7.2943
  clock reconvergence pessimism                                                 0.1055     7.3998
  clock uncertainty                                                            -0.1000     7.2998
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK (SDFFNARX1_HVT)                       7.2998 f
  library setup time                                          1.0000           -1.4443     5.8555
  data required time                                                                       5.8555
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8555
  data arrival time                                                                       -5.8556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0001


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58247/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2242     1.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__29_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__29_/Q (SDFFARX1_HVT)
                                                     0.2833   1.0000            1.2957 &   2.5199 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_12__29_ (net)
                               5   4.3394 
  I_SDRAM_TOP/I_SDRAM_IF/U4472/A1 (OA22X1_HVT)
                                            0.0000   0.2833   1.0000   0.0000   0.0000 &   2.5199 f
  I_SDRAM_TOP/I_SDRAM_IF/U4472/Y (OA22X1_HVT)        0.2159   1.0000            0.7959 &   3.3159 f
  I_SDRAM_TOP/I_SDRAM_IF/n2461 (net)
                               1   0.5167 
  I_SDRAM_TOP/I_SDRAM_IF/U4473/A2 (AND2X1_HVT)
                                            0.0000   0.2159   1.0000   0.0000   0.0000 &   3.3159 f
  I_SDRAM_TOP/I_SDRAM_IF/U4473/Y (AND2X1_HVT)        0.2538   1.0000            0.4968 &   3.8127 f
  I_SDRAM_TOP/I_SDRAM_IF/n3184 (net)
                               2   3.8702 
  I_SDRAM_TOP/I_SDRAM_IF/U5210/A2 (AO22X1_HVT)
                                            0.0000   0.2538   1.0000   0.0000   0.0001 &   3.8128 f
  I_SDRAM_TOP/I_SDRAM_IF/U5210/Y (AO22X1_HVT)        0.1665   1.0000            0.6821 &   4.4949 f
  I_SDRAM_TOP/I_SDRAM_IF/N960 (net)
                               1   0.6656 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__13_/D (SDFFARX1_RVT)
                                            0.0000   0.1665   1.0000   0.0000   0.0000 &   4.4949 f
  data arrival time                                                                        4.4949

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              1.0616     5.1616
  clock reconvergence pessimism                                                 0.0976     5.2592
  clock uncertainty                                                            -0.1000     5.1592
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__13_/CLK (SDFFARX1_RVT)                       5.1592 r
  library setup time                                          1.0000           -0.6644     4.4948
  data required time                                                                       4.4948
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4948
  data arrival time                                                                       -4.4949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0001


1
