#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 21 20:52:59 2021
# Process ID: 13456
# Current directory: C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1
# Command line: vivado.exe -log alarm_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alarm_clock.tcl
# Log file: C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1/alarm_clock.vds
# Journal file: C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alarm_clock.tcl -notrace
Command: synth_design -top alarm_clock -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8892 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 564.098 ; gain = 185.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alarm_clock' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:47]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd:4' bound to instance 'create_1s_clock' of component 'clk_div' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:80]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd:11]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'counter_minute' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'alarm_min' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'counter_hour' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'alarm_hour' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'alarm_on' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'flag' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
WARNING: [Synth 8-614] signal 'stop_alarm' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:82]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:167]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (2#1) [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:9]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:172]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:182]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:186]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:195]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element counter_buzzer_reg was removed.  [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'alarm_clock' (3#1) [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 627.711 ; gain = 249.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 627.711 ; gain = 249.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 627.711 ; gain = 249.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Synth 8-327] inferring latch for variable 'alarm_reg' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'STATE_reg' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_hour_reg' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_min_reg' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 627.711 ; gain = 249.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alarm_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'counter_hour_reg[31:0]' into 'counter_hour_reg[31:0]' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:96]
INFO: [Synth 8-4471] merging register 'counter_second_reg[31:0]' into 'counter_second_reg[31:0]' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:98]
INFO: [Synth 8-4471] merging register 'counter_minute_reg[31:0]' into 'counter_minute_reg[31:0]' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/alarm_clock.vhd:97]
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[8]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[9]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[10]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[11]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[12]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[13]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[14]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[15]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[16]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[17]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[18]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[19]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[20]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[21]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[22]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[23]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[24]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[25]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[26]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[27]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[28]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[29]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[30]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[31]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[6]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[7]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[8]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[9]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[10]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[11]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[12]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[13]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[14]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[15]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[16]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[17]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[18]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[19]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[20]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[21]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[22]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[23]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[24]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[25]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[26]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[27]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[28]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[29]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[30]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alarm_hour_reg[31] )
WARNING: [Synth 8-3332] Sequential element (alarm_hour_reg[31]) is unused and will be removed from module alarm_clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 949.496 ; gain = 571.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 956.164 ; gain = 577.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    97|
|3     |LUT1   |     7|
|4     |LUT2   |   498|
|5     |LUT3   |    44|
|6     |LUT4   |    24|
|7     |LUT5   |    22|
|8     |LUT6   |    48|
|9     |FDRE   |   125|
|10    |LD     |    18|
|11    |IBUF   |    21|
|12    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------+------+
|      |Instance          |Module  |Cells |
+------+------------------+--------+------+
|1     |top               |        |   949|
|2     |  create_1s_clock |clk_div |    47|
+------+------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 956.344 ; gain = 578.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.934 ; gain = 721.520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1/alarm_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alarm_clock_utilization_synth.rpt -pb alarm_clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 20:53:22 2021...
