// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hog,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=6.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.250000,HLS_SYN_LAT=1787,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=16,HLS_SYN_FF=3859,HLS_SYN_LUT=5249}" *)

module hog (
        ap_clk,
        ap_rst_n,
        m_axi_INPUT_IMAGE_AWVALID,
        m_axi_INPUT_IMAGE_AWREADY,
        m_axi_INPUT_IMAGE_AWADDR,
        m_axi_INPUT_IMAGE_AWID,
        m_axi_INPUT_IMAGE_AWLEN,
        m_axi_INPUT_IMAGE_AWSIZE,
        m_axi_INPUT_IMAGE_AWBURST,
        m_axi_INPUT_IMAGE_AWLOCK,
        m_axi_INPUT_IMAGE_AWCACHE,
        m_axi_INPUT_IMAGE_AWPROT,
        m_axi_INPUT_IMAGE_AWQOS,
        m_axi_INPUT_IMAGE_AWREGION,
        m_axi_INPUT_IMAGE_AWUSER,
        m_axi_INPUT_IMAGE_WVALID,
        m_axi_INPUT_IMAGE_WREADY,
        m_axi_INPUT_IMAGE_WDATA,
        m_axi_INPUT_IMAGE_WSTRB,
        m_axi_INPUT_IMAGE_WLAST,
        m_axi_INPUT_IMAGE_WID,
        m_axi_INPUT_IMAGE_WUSER,
        m_axi_INPUT_IMAGE_ARVALID,
        m_axi_INPUT_IMAGE_ARREADY,
        m_axi_INPUT_IMAGE_ARADDR,
        m_axi_INPUT_IMAGE_ARID,
        m_axi_INPUT_IMAGE_ARLEN,
        m_axi_INPUT_IMAGE_ARSIZE,
        m_axi_INPUT_IMAGE_ARBURST,
        m_axi_INPUT_IMAGE_ARLOCK,
        m_axi_INPUT_IMAGE_ARCACHE,
        m_axi_INPUT_IMAGE_ARPROT,
        m_axi_INPUT_IMAGE_ARQOS,
        m_axi_INPUT_IMAGE_ARREGION,
        m_axi_INPUT_IMAGE_ARUSER,
        m_axi_INPUT_IMAGE_RVALID,
        m_axi_INPUT_IMAGE_RREADY,
        m_axi_INPUT_IMAGE_RDATA,
        m_axi_INPUT_IMAGE_RLAST,
        m_axi_INPUT_IMAGE_RID,
        m_axi_INPUT_IMAGE_RUSER,
        m_axi_INPUT_IMAGE_RRESP,
        m_axi_INPUT_IMAGE_BVALID,
        m_axi_INPUT_IMAGE_BREADY,
        m_axi_INPUT_IMAGE_BRESP,
        m_axi_INPUT_IMAGE_BID,
        m_axi_INPUT_IMAGE_BUSER,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt,
        s_axi_SPECS_AWVALID,
        s_axi_SPECS_AWREADY,
        s_axi_SPECS_AWADDR,
        s_axi_SPECS_WVALID,
        s_axi_SPECS_WREADY,
        s_axi_SPECS_WDATA,
        s_axi_SPECS_WSTRB,
        s_axi_SPECS_ARVALID,
        s_axi_SPECS_ARREADY,
        s_axi_SPECS_ARADDR,
        s_axi_SPECS_RVALID,
        s_axi_SPECS_RREADY,
        s_axi_SPECS_RDATA,
        s_axi_SPECS_RRESP,
        s_axi_SPECS_BVALID,
        s_axi_SPECS_BREADY,
        s_axi_SPECS_BRESP
);

parameter    ap_ST_fsm_state1 = 12'b1;
parameter    ap_ST_fsm_state2 = 12'b10;
parameter    ap_ST_fsm_state3 = 12'b100;
parameter    ap_ST_fsm_pp0_stage0 = 12'b1000;
parameter    ap_ST_fsm_state28 = 12'b10000;
parameter    ap_ST_fsm_pp1_stage0 = 12'b100000;
parameter    ap_ST_fsm_state53 = 12'b1000000;
parameter    ap_ST_fsm_state54 = 12'b10000000;
parameter    ap_ST_fsm_state55 = 12'b100000000;
parameter    ap_ST_fsm_state56 = 12'b1000000000;
parameter    ap_ST_fsm_pp2_stage0 = 12'b10000000000;
parameter    ap_ST_fsm_state65 = 12'b100000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_SPECS_DATA_WIDTH = 32;
parameter    C_S_AXI_SPECS_ADDR_WIDTH = 5;
parameter    C_M_AXI_INPUT_IMAGE_ID_WIDTH = 1;
parameter    C_M_AXI_INPUT_IMAGE_ADDR_WIDTH = 32;
parameter    C_M_AXI_INPUT_IMAGE_DATA_WIDTH = 32;
parameter    C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_IMAGE_WUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_IMAGE_RUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_IMAGE_BUSER_WIDTH = 1;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_INPUT_IMAGE_USER_VALUE = 0;
parameter    C_M_AXI_INPUT_IMAGE_PROT_VALUE = 0;
parameter    C_M_AXI_INPUT_IMAGE_CACHE_VALUE = 3;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv26_3FFFFF2 = 26'b11111111111111111111110010;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_F = 5'b1111;
parameter    ap_const_lv5_E = 5'b1110;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv5_B = 5'b1011;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv10_264 = 10'b1001100100;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv6_22 = 6'b100010;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv10_22 = 10'b100010;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv33_21 = 33'b100001;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv7_48 = 7'b1001000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv8_48 = 8'b1001000;
parameter    ap_const_lv22_788 = 22'b11110001000;
parameter    ap_const_lv8_0 = 8'b00000000;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (C_S_AXI_CONTROL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_SPECS_WSTRB_WIDTH = (C_S_AXI_SPECS_DATA_WIDTH / ap_const_int64_8);
parameter C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH = (C_M_AXI_INPUT_IMAGE_DATA_WIDTH / ap_const_int64_8);
parameter C_M_AXI_WSTRB_WIDTH = (C_M_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_INPUT_IMAGE_AWVALID;
input   m_axi_INPUT_IMAGE_AWREADY;
output  [C_M_AXI_INPUT_IMAGE_ADDR_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_AWADDR;
output  [C_M_AXI_INPUT_IMAGE_ID_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_AWID;
output  [7:0] m_axi_INPUT_IMAGE_AWLEN;
output  [2:0] m_axi_INPUT_IMAGE_AWSIZE;
output  [1:0] m_axi_INPUT_IMAGE_AWBURST;
output  [1:0] m_axi_INPUT_IMAGE_AWLOCK;
output  [3:0] m_axi_INPUT_IMAGE_AWCACHE;
output  [2:0] m_axi_INPUT_IMAGE_AWPROT;
output  [3:0] m_axi_INPUT_IMAGE_AWQOS;
output  [3:0] m_axi_INPUT_IMAGE_AWREGION;
output  [C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_AWUSER;
output   m_axi_INPUT_IMAGE_WVALID;
input   m_axi_INPUT_IMAGE_WREADY;
output  [C_M_AXI_INPUT_IMAGE_DATA_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_WDATA;
output  [C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_WSTRB;
output   m_axi_INPUT_IMAGE_WLAST;
output  [C_M_AXI_INPUT_IMAGE_ID_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_WID;
output  [C_M_AXI_INPUT_IMAGE_WUSER_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_WUSER;
output   m_axi_INPUT_IMAGE_ARVALID;
input   m_axi_INPUT_IMAGE_ARREADY;
output  [C_M_AXI_INPUT_IMAGE_ADDR_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_ARADDR;
output  [C_M_AXI_INPUT_IMAGE_ID_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_ARID;
output  [7:0] m_axi_INPUT_IMAGE_ARLEN;
output  [2:0] m_axi_INPUT_IMAGE_ARSIZE;
output  [1:0] m_axi_INPUT_IMAGE_ARBURST;
output  [1:0] m_axi_INPUT_IMAGE_ARLOCK;
output  [3:0] m_axi_INPUT_IMAGE_ARCACHE;
output  [2:0] m_axi_INPUT_IMAGE_ARPROT;
output  [3:0] m_axi_INPUT_IMAGE_ARQOS;
output  [3:0] m_axi_INPUT_IMAGE_ARREGION;
output  [C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_ARUSER;
input   m_axi_INPUT_IMAGE_RVALID;
output   m_axi_INPUT_IMAGE_RREADY;
input  [C_M_AXI_INPUT_IMAGE_DATA_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_RDATA;
input   m_axi_INPUT_IMAGE_RLAST;
input  [C_M_AXI_INPUT_IMAGE_ID_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_RID;
input  [C_M_AXI_INPUT_IMAGE_RUSER_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_RUSER;
input  [1:0] m_axi_INPUT_IMAGE_RRESP;
input   m_axi_INPUT_IMAGE_BVALID;
output   m_axi_INPUT_IMAGE_BREADY;
input  [1:0] m_axi_INPUT_IMAGE_BRESP;
input  [C_M_AXI_INPUT_IMAGE_ID_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_BID;
input  [C_M_AXI_INPUT_IMAGE_BUSER_WIDTH - 1 : 0] m_axi_INPUT_IMAGE_BUSER;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;
input   s_axi_SPECS_AWVALID;
output   s_axi_SPECS_AWREADY;
input  [C_S_AXI_SPECS_ADDR_WIDTH - 1 : 0] s_axi_SPECS_AWADDR;
input   s_axi_SPECS_WVALID;
output   s_axi_SPECS_WREADY;
input  [C_S_AXI_SPECS_DATA_WIDTH - 1 : 0] s_axi_SPECS_WDATA;
input  [C_S_AXI_SPECS_WSTRB_WIDTH - 1 : 0] s_axi_SPECS_WSTRB;
input   s_axi_SPECS_ARVALID;
output   s_axi_SPECS_ARREADY;
input  [C_S_AXI_SPECS_ADDR_WIDTH - 1 : 0] s_axi_SPECS_ARADDR;
output   s_axi_SPECS_RVALID;
input   s_axi_SPECS_RREADY;
output  [C_S_AXI_SPECS_DATA_WIDTH - 1 : 0] s_axi_SPECS_RDATA;
output  [1:0] s_axi_SPECS_RRESP;
output   s_axi_SPECS_BVALID;
input   s_axi_SPECS_BREADY;
output  [1:0] s_axi_SPECS_BRESP;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [1:0] specs_address0;
reg    specs_ce0;
reg    specs_we0;
wire   [31:0] specs_d0;
wire   [31:0] specs_q0;
wire   [31:0] image0;
wire   [10:0] weights_address0;
reg    weights_ce0;
wire   [9:0] weights_q0;
wire   [10:0] weights_address1;
reg    weights_ce1;
wire   [9:0] weights_q1;
reg    INPUT_IMAGE_blk_n_AR;
reg    ap_enable_reg_pp0_iter15;
reg   [0:0] tmp_45_reg_1651;
reg    INPUT_IMAGE_blk_n_R;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp1_iter15;
reg   [0:0] tmp_50_reg_1728;
reg    ap_enable_reg_pp1_iter22;
wire    INPUT_IMAGE_AWREADY;
wire    INPUT_IMAGE_WREADY;
reg    INPUT_IMAGE_ARVALID;
wire    INPUT_IMAGE_ARREADY;
reg   [31:0] INPUT_IMAGE_ARADDR;
wire    INPUT_IMAGE_RVALID;
reg    INPUT_IMAGE_RREADY;
wire   [7:0] INPUT_IMAGE_RDATA;
wire    INPUT_IMAGE_RLAST;
wire   [0:0] INPUT_IMAGE_RID;
wire   [0:0] INPUT_IMAGE_RUSER;
wire   [1:0] INPUT_IMAGE_RRESP;
wire    INPUT_IMAGE_BVALID;
wire   [1:0] INPUT_IMAGE_BRESP;
wire   [0:0] INPUT_IMAGE_BID;
wire   [0:0] INPUT_IMAGE_BUSER;
reg   [9:0] indvar_flatten_reg_863;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_sig_ioackin_INPUT_IMAGE_ARREADY;
reg   [4:0] i_reg_875;
reg   [5:0] indvar_reg_886;
reg   [9:0] indvar_flatten8_reg_897;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg   [4:0] i4_reg_909;
reg   [5:0] indvar1_reg_920;
reg   [25:0] classify_0_reg_931;
reg   [6:0] i_i_reg_943;
reg   [7:0] reg_1033;
wire   [0:0] ap_CS_fsm_state2;
reg  signed [31:0] specs_load_reg_1570;
wire  signed [33:0] tmp_cast_fu_1073_p1;
reg  signed [33:0] tmp_cast_reg_1576;
wire   [0:0] ap_CS_fsm_state3;
wire  signed [32:0] tmp_35_cast_fu_1077_p1;
reg  signed [32:0] tmp_35_cast_reg_1582;
wire   [0:0] exitcond_flatten_fu_1081_p2;
reg   [0:0] exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
wire   [9:0] indvar_flatten_next_fu_1087_p2;
reg   [9:0] indvar_flatten_next_reg_1592;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] indvar_mid2_fu_1099_p3;
reg   [5:0] indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter2_indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter3_indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter4_indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter5_indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597;
reg   [5:0] ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597;
wire   [4:0] tmp_mid2_v_v_fu_1113_p3;
reg   [4:0] tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter2_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter3_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter4_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter5_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602;
reg   [4:0] ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602;
wire   [5:0] indvar_next_fu_1121_p2;
wire   [9:0] tmp_38_fu_1164_p2;
reg   [9:0] tmp_38_reg_1615;
reg   [4:0] tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter12_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter13_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter14_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter15_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter16_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter17_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter18_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter19_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter20_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631;
reg   [4:0] ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
wire   [32:0] p_sum1_cast_mid2_v_fu_1199_p2;
reg   [32:0] p_sum1_cast_mid2_v_reg_1635;
wire   [9:0] grp_fu_1127_p2;
reg   [9:0] tmp_reg_1640;
reg   [31:0] INPUT_IMAGE_addr_reg_1645;
wire   [0:0] tmp_45_fu_1222_p2;
wire   [9:0] grp_fu_1181_p2;
reg   [9:0] tmp_40_reg_1655;
wire  signed [33:0] tmp3_cast_fu_1253_p1;
reg  signed [33:0] tmp3_cast_reg_1660;
wire   [0:0] ap_CS_fsm_state28;
wire   [0:0] exitcond_flatten1_fu_1257_p2;
reg   [0:0] exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter2_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter3_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter4_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter5_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter6_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter7_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter8_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter9_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
reg   [0:0] ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
wire   [9:0] indvar_flatten_next9_fu_1263_p2;
reg   [9:0] indvar_flatten_next9_reg_1669;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] indvar1_mid2_fu_1275_p3;
reg   [5:0] indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter2_indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter3_indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter4_indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter5_indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674;
reg   [5:0] ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674;
wire   [4:0] p_sum2_cast_mid2_v_v_s_fu_1289_p3;
reg   [4:0] p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter2_p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter3_p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter4_p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter5_p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679;
reg   [4:0] ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679;
wire   [5:0] indvar_next1_fu_1297_p2;
wire   [9:0] tmp_43_fu_1348_p2;
reg   [9:0] tmp_43_reg_1697;
reg   [4:0] tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter12_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter13_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter14_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter15_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter16_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter17_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter18_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter19_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter20_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708;
reg   [4:0] ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
wire   [31:0] grp_fu_1312_p2;
reg   [31:0] p_sum2_cast_mid2_v_v_2_reg_1712;
reg   [31:0] INPUT_IMAGE_addr_1_reg_1717;
reg   [31:0] ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717;
wire   [9:0] grp_fu_1303_p2;
reg   [9:0] tmp_49_reg_1723;
wire   [0:0] tmp_50_fu_1394_p2;
wire   [9:0] grp_fu_1357_p2;
reg   [9:0] tmp_s_reg_1732;
wire   [0:0] ap_CS_fsm_state55;
wire   [29:0] offset_assign_cast_fu_1448_p1;
reg   [29:0] offset_assign_cast_reg_1742;
wire   [0:0] ap_CS_fsm_state56;
wire    grp_normalizeHisto0_fu_1019_ap_done;
wire    grp_normalizeHisto1_fu_1026_ap_done;
wire   [0:0] tmp_i_fu_1452_p2;
reg   [0:0] tmp_i_reg_1748;
wire   [0:0] ap_CS_fsm_pp2_stage0;
reg   [0:0] ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
reg   [0:0] ap_pipeline_reg_pp2_iter2_tmp_i_reg_1748;
reg   [0:0] ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748;
reg   [0:0] ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748;
reg   [0:0] ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748;
reg   [0:0] ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748;
wire   [6:0] i_3_fu_1458_p2;
reg   [6:0] i_3_reg_1752;
reg    ap_enable_reg_pp2_iter0;
wire   [7:0] tmp7_fu_1468_p2;
reg   [7:0] tmp7_reg_1757;
wire   [9:0] normalized0_V_q0;
reg   [9:0] normalized0_V_load_reg_1782;
reg  signed [9:0] ap_pipeline_reg_pp2_iter3_normalized0_V_load_reg_1782;
reg   [9:0] weights_load_reg_1787;
reg    ap_enable_reg_pp2_iter2;
reg  signed [9:0] ap_pipeline_reg_pp2_iter3_weights_load_reg_1787;
wire   [9:0] normalized1_V_q0;
reg  signed [9:0] normalized1_V_load_reg_1792;
reg  signed [9:0] weights_load_1_reg_1797;
wire   [19:0] grp_fu_1513_p2;
reg   [19:0] r_V_1_reg_1822;
wire  signed [19:0] grp_fu_1553_p3;
reg  signed [19:0] tmp_44_reg_1827;
reg    ap_enable_reg_pp2_iter6;
wire   [25:0] sum_fu_1528_p2;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter16;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter20;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter23;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg   [6:0] descriptor0_V_address0;
reg    descriptor0_V_ce0;
reg    descriptor0_V_we0;
wire   [14:0] descriptor0_V_q0;
reg    descriptor0_V_ce1;
reg    descriptor0_V_we1;
wire   [6:0] normalized0_V_address0;
reg    normalized0_V_ce0;
reg    normalized0_V_ce1;
reg    normalized0_V_we1;
reg   [6:0] descriptor1_V_address0;
reg    descriptor1_V_ce0;
reg    descriptor1_V_we0;
wire   [14:0] descriptor1_V_q0;
reg    descriptor1_V_ce1;
reg    descriptor1_V_we1;
wire   [6:0] normalized1_V_address0;
reg    normalized1_V_ce0;
reg    normalized1_V_ce1;
reg    normalized1_V_we1;
reg   [5:0] image_buffer0_0_address0;
reg    image_buffer0_0_ce0;
reg    image_buffer0_0_we0;
wire   [7:0] image_buffer0_0_q0;
reg   [5:0] image_buffer0_1_address0;
reg    image_buffer0_1_ce0;
reg    image_buffer0_1_we0;
wire   [7:0] image_buffer0_1_q0;
reg    image_buffer0_1_ce1;
wire   [7:0] image_buffer0_1_q1;
reg   [5:0] image_buffer0_2_address0;
reg    image_buffer0_2_ce0;
reg    image_buffer0_2_we0;
wire   [7:0] image_buffer0_2_q0;
reg    image_buffer0_2_ce1;
wire   [7:0] image_buffer0_2_q1;
reg   [5:0] image_buffer0_3_address0;
reg    image_buffer0_3_ce0;
reg    image_buffer0_3_we0;
wire   [7:0] image_buffer0_3_q0;
reg    image_buffer0_3_ce1;
wire   [7:0] image_buffer0_3_q1;
reg   [5:0] image_buffer0_4_address0;
reg    image_buffer0_4_ce0;
reg    image_buffer0_4_we0;
wire   [7:0] image_buffer0_4_q0;
reg    image_buffer0_4_ce1;
wire   [7:0] image_buffer0_4_q1;
reg   [5:0] image_buffer0_5_address0;
reg    image_buffer0_5_ce0;
reg    image_buffer0_5_we0;
wire   [7:0] image_buffer0_5_q0;
reg    image_buffer0_5_ce1;
wire   [7:0] image_buffer0_5_q1;
reg   [5:0] image_buffer0_6_address0;
reg    image_buffer0_6_ce0;
reg    image_buffer0_6_we0;
wire   [7:0] image_buffer0_6_q0;
reg    image_buffer0_6_ce1;
wire   [7:0] image_buffer0_6_q1;
reg   [5:0] image_buffer0_7_address0;
reg    image_buffer0_7_ce0;
reg    image_buffer0_7_we0;
wire   [7:0] image_buffer0_7_q0;
reg    image_buffer0_7_ce1;
wire   [7:0] image_buffer0_7_q1;
reg   [5:0] image_buffer0_8_address0;
reg    image_buffer0_8_ce0;
reg    image_buffer0_8_we0;
wire   [7:0] image_buffer0_8_q0;
reg    image_buffer0_8_ce1;
wire   [7:0] image_buffer0_8_q1;
reg   [5:0] image_buffer0_9_address0;
reg    image_buffer0_9_ce0;
reg    image_buffer0_9_we0;
wire   [7:0] image_buffer0_9_q0;
reg    image_buffer0_9_ce1;
wire   [7:0] image_buffer0_9_q1;
reg   [5:0] image_buffer0_10_address0;
reg    image_buffer0_10_ce0;
reg    image_buffer0_10_we0;
wire   [7:0] image_buffer0_10_q0;
reg    image_buffer0_10_ce1;
wire   [7:0] image_buffer0_10_q1;
reg   [5:0] image_buffer0_11_address0;
reg    image_buffer0_11_ce0;
reg    image_buffer0_11_we0;
wire   [7:0] image_buffer0_11_q0;
reg    image_buffer0_11_ce1;
wire   [7:0] image_buffer0_11_q1;
reg   [5:0] image_buffer0_12_address0;
reg    image_buffer0_12_ce0;
reg    image_buffer0_12_we0;
wire   [7:0] image_buffer0_12_q0;
reg    image_buffer0_12_ce1;
wire   [7:0] image_buffer0_12_q1;
reg   [5:0] image_buffer0_13_address0;
reg    image_buffer0_13_ce0;
reg    image_buffer0_13_we0;
wire   [7:0] image_buffer0_13_q0;
reg    image_buffer0_13_ce1;
wire   [7:0] image_buffer0_13_q1;
reg   [5:0] image_buffer0_14_address0;
reg    image_buffer0_14_ce0;
reg    image_buffer0_14_we0;
wire   [7:0] image_buffer0_14_q0;
reg    image_buffer0_14_ce1;
wire   [7:0] image_buffer0_14_q1;
reg   [5:0] image_buffer0_15_address0;
reg    image_buffer0_15_ce0;
reg    image_buffer0_15_we0;
wire   [7:0] image_buffer0_15_q0;
reg    image_buffer0_15_ce1;
wire   [7:0] image_buffer0_15_q1;
reg   [5:0] image_buffer0_16_address0;
reg    image_buffer0_16_ce0;
reg    image_buffer0_16_we0;
wire   [7:0] image_buffer0_16_q0;
reg    image_buffer0_16_ce1;
wire   [7:0] image_buffer0_16_q1;
reg   [5:0] image_buffer0_17_address0;
reg    image_buffer0_17_ce0;
reg    image_buffer0_17_we0;
wire   [7:0] image_buffer0_17_q0;
reg   [5:0] image_buffer1_0_address0;
reg    image_buffer1_0_ce0;
reg    image_buffer1_0_we0;
wire   [7:0] image_buffer1_0_q0;
reg   [5:0] image_buffer1_1_address0;
reg    image_buffer1_1_ce0;
reg    image_buffer1_1_we0;
wire   [7:0] image_buffer1_1_q0;
reg    image_buffer1_1_ce1;
wire   [7:0] image_buffer1_1_q1;
reg   [5:0] image_buffer1_2_address0;
reg    image_buffer1_2_ce0;
reg    image_buffer1_2_we0;
wire   [7:0] image_buffer1_2_q0;
reg    image_buffer1_2_ce1;
wire   [7:0] image_buffer1_2_q1;
reg   [5:0] image_buffer1_3_address0;
reg    image_buffer1_3_ce0;
reg    image_buffer1_3_we0;
wire   [7:0] image_buffer1_3_q0;
reg    image_buffer1_3_ce1;
wire   [7:0] image_buffer1_3_q1;
reg   [5:0] image_buffer1_4_address0;
reg    image_buffer1_4_ce0;
reg    image_buffer1_4_we0;
wire   [7:0] image_buffer1_4_q0;
reg    image_buffer1_4_ce1;
wire   [7:0] image_buffer1_4_q1;
reg   [5:0] image_buffer1_5_address0;
reg    image_buffer1_5_ce0;
reg    image_buffer1_5_we0;
wire   [7:0] image_buffer1_5_q0;
reg    image_buffer1_5_ce1;
wire   [7:0] image_buffer1_5_q1;
reg   [5:0] image_buffer1_6_address0;
reg    image_buffer1_6_ce0;
reg    image_buffer1_6_we0;
wire   [7:0] image_buffer1_6_q0;
reg    image_buffer1_6_ce1;
wire   [7:0] image_buffer1_6_q1;
reg   [5:0] image_buffer1_7_address0;
reg    image_buffer1_7_ce0;
reg    image_buffer1_7_we0;
wire   [7:0] image_buffer1_7_q0;
reg    image_buffer1_7_ce1;
wire   [7:0] image_buffer1_7_q1;
reg   [5:0] image_buffer1_8_address0;
reg    image_buffer1_8_ce0;
reg    image_buffer1_8_we0;
wire   [7:0] image_buffer1_8_q0;
reg    image_buffer1_8_ce1;
wire   [7:0] image_buffer1_8_q1;
reg   [5:0] image_buffer1_9_address0;
reg    image_buffer1_9_ce0;
reg    image_buffer1_9_we0;
wire   [7:0] image_buffer1_9_q0;
reg    image_buffer1_9_ce1;
wire   [7:0] image_buffer1_9_q1;
reg   [5:0] image_buffer1_10_address0;
reg    image_buffer1_10_ce0;
reg    image_buffer1_10_we0;
wire   [7:0] image_buffer1_10_q0;
reg    image_buffer1_10_ce1;
wire   [7:0] image_buffer1_10_q1;
reg   [5:0] image_buffer1_11_address0;
reg    image_buffer1_11_ce0;
reg    image_buffer1_11_we0;
wire   [7:0] image_buffer1_11_q0;
reg    image_buffer1_11_ce1;
wire   [7:0] image_buffer1_11_q1;
reg   [5:0] image_buffer1_12_address0;
reg    image_buffer1_12_ce0;
reg    image_buffer1_12_we0;
wire   [7:0] image_buffer1_12_q0;
reg    image_buffer1_12_ce1;
wire   [7:0] image_buffer1_12_q1;
reg   [5:0] image_buffer1_13_address0;
reg    image_buffer1_13_ce0;
reg    image_buffer1_13_we0;
wire   [7:0] image_buffer1_13_q0;
reg    image_buffer1_13_ce1;
wire   [7:0] image_buffer1_13_q1;
reg   [5:0] image_buffer1_14_address0;
reg    image_buffer1_14_ce0;
reg    image_buffer1_14_we0;
wire   [7:0] image_buffer1_14_q0;
reg    image_buffer1_14_ce1;
wire   [7:0] image_buffer1_14_q1;
reg   [5:0] image_buffer1_15_address0;
reg    image_buffer1_15_ce0;
reg    image_buffer1_15_we0;
wire   [7:0] image_buffer1_15_q0;
reg    image_buffer1_15_ce1;
wire   [7:0] image_buffer1_15_q1;
reg   [5:0] image_buffer1_16_address0;
reg    image_buffer1_16_ce0;
reg    image_buffer1_16_we0;
wire   [7:0] image_buffer1_16_q0;
reg    image_buffer1_16_ce1;
wire   [7:0] image_buffer1_16_q1;
reg   [5:0] image_buffer1_17_address0;
reg    image_buffer1_17_ce0;
reg    image_buffer1_17_we0;
wire   [7:0] image_buffer1_17_q0;
reg   [0:0] sum0_address0;
reg    sum0_ce0;
reg    sum0_we0;
wire   [31:0] sum0_q0;
reg    sum0_ce1;
reg    sum0_we1;
reg   [0:0] sum1_address0;
reg    sum1_ce0;
reg    sum1_we0;
wire   [31:0] sum1_q0;
reg    sum1_ce1;
reg    sum1_we1;
wire    grp_computeHistogram0_fu_955_ap_start;
wire    grp_computeHistogram0_fu_955_ap_done;
wire    grp_computeHistogram0_fu_955_ap_idle;
wire    grp_computeHistogram0_fu_955_ap_ready;
wire   [6:0] grp_computeHistogram0_fu_955_descriptor_V_address0;
wire    grp_computeHistogram0_fu_955_descriptor_V_ce0;
wire    grp_computeHistogram0_fu_955_descriptor_V_we0;
wire   [14:0] grp_computeHistogram0_fu_955_descriptor_V_d0;
wire   [6:0] grp_computeHistogram0_fu_955_descriptor_V_address1;
wire    grp_computeHistogram0_fu_955_descriptor_V_ce1;
wire    grp_computeHistogram0_fu_955_descriptor_V_we1;
wire   [14:0] grp_computeHistogram0_fu_955_descriptor_V_d1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_0_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_0_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_1_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_1_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_1_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_1_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_2_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_2_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_2_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_2_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_3_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_3_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_3_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_3_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_4_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_4_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_4_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_4_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_5_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_5_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_5_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_5_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_6_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_6_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_6_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_6_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_7_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_7_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_7_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_7_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_8_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_8_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_8_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_8_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_9_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_9_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_9_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_9_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_10_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_10_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_10_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_10_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_11_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_11_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_11_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_11_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_12_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_12_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_12_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_12_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_13_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_13_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_13_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_13_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_14_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_14_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_14_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_14_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_15_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_15_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_15_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_15_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_16_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_16_ce0;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_16_address1;
wire    grp_computeHistogram0_fu_955_image_buffer_16_ce1;
wire   [5:0] grp_computeHistogram0_fu_955_image_buffer_17_address0;
wire    grp_computeHistogram0_fu_955_image_buffer_17_ce0;
wire   [0:0] grp_computeHistogram0_fu_955_sum_address0;
wire    grp_computeHistogram0_fu_955_sum_ce0;
wire    grp_computeHistogram0_fu_955_sum_we0;
wire   [31:0] grp_computeHistogram0_fu_955_sum_d0;
wire   [0:0] grp_computeHistogram0_fu_955_sum_address1;
wire    grp_computeHistogram0_fu_955_sum_ce1;
wire    grp_computeHistogram0_fu_955_sum_we1;
wire   [31:0] grp_computeHistogram0_fu_955_sum_d1;
wire    grp_computeHistogram1_fu_987_ap_start;
wire    grp_computeHistogram1_fu_987_ap_done;
wire    grp_computeHistogram1_fu_987_ap_idle;
wire    grp_computeHistogram1_fu_987_ap_ready;
wire   [6:0] grp_computeHistogram1_fu_987_descriptor_V_address0;
wire    grp_computeHistogram1_fu_987_descriptor_V_ce0;
wire    grp_computeHistogram1_fu_987_descriptor_V_we0;
wire   [14:0] grp_computeHistogram1_fu_987_descriptor_V_d0;
wire   [6:0] grp_computeHistogram1_fu_987_descriptor_V_address1;
wire    grp_computeHistogram1_fu_987_descriptor_V_ce1;
wire    grp_computeHistogram1_fu_987_descriptor_V_we1;
wire   [14:0] grp_computeHistogram1_fu_987_descriptor_V_d1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_0_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_0_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_1_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_1_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_1_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_1_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_2_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_2_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_2_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_2_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_3_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_3_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_3_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_3_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_4_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_4_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_4_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_4_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_5_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_5_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_5_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_5_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_6_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_6_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_6_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_6_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_7_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_7_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_7_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_7_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_8_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_8_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_8_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_8_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_9_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_9_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_9_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_9_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_10_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_10_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_10_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_10_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_11_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_11_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_11_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_11_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_12_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_12_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_12_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_12_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_13_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_13_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_13_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_13_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_14_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_14_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_14_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_14_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_15_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_15_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_15_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_15_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_16_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_16_ce0;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_16_address1;
wire    grp_computeHistogram1_fu_987_image_buffer_16_ce1;
wire   [5:0] grp_computeHistogram1_fu_987_image_buffer_17_address0;
wire    grp_computeHistogram1_fu_987_image_buffer_17_ce0;
wire   [0:0] grp_computeHistogram1_fu_987_sum_address0;
wire    grp_computeHistogram1_fu_987_sum_ce0;
wire    grp_computeHistogram1_fu_987_sum_we0;
wire   [31:0] grp_computeHistogram1_fu_987_sum_d0;
wire   [0:0] grp_computeHistogram1_fu_987_sum_address1;
wire    grp_computeHistogram1_fu_987_sum_ce1;
wire    grp_computeHistogram1_fu_987_sum_we1;
wire   [31:0] grp_computeHistogram1_fu_987_sum_d1;
wire    grp_normalizeHisto0_fu_1019_ap_start;
wire    grp_normalizeHisto0_fu_1019_ap_idle;
wire    grp_normalizeHisto0_fu_1019_ap_ready;
wire   [0:0] grp_normalizeHisto0_fu_1019_sum_address0;
wire    grp_normalizeHisto0_fu_1019_sum_ce0;
wire   [6:0] grp_normalizeHisto0_fu_1019_descriptor_V_address0;
wire    grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
wire   [6:0] grp_normalizeHisto0_fu_1019_normalized_V_address1;
wire    grp_normalizeHisto0_fu_1019_normalized_V_ce1;
wire    grp_normalizeHisto0_fu_1019_normalized_V_we1;
wire   [9:0] grp_normalizeHisto0_fu_1019_normalized_V_d1;
wire    grp_normalizeHisto1_fu_1026_ap_start;
wire    grp_normalizeHisto1_fu_1026_ap_idle;
wire    grp_normalizeHisto1_fu_1026_ap_ready;
wire   [0:0] grp_normalizeHisto1_fu_1026_sum_address0;
wire    grp_normalizeHisto1_fu_1026_sum_ce0;
wire   [6:0] grp_normalizeHisto1_fu_1026_descriptor_V_address0;
wire    grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
wire   [6:0] grp_normalizeHisto1_fu_1026_normalized_V_address1;
wire    grp_normalizeHisto1_fu_1026_normalized_V_ce1;
wire    grp_normalizeHisto1_fu_1026_normalized_V_we1;
wire   [9:0] grp_normalizeHisto1_fu_1026_normalized_V_d1;
reg   [9:0] indvar_flatten_phi_fu_867_p4;
reg   [4:0] i_phi_fu_879_p4;
reg   [9:0] indvar_flatten8_phi_fu_901_p4;
reg   [4:0] i4_phi_fu_913_p4;
reg   [6:0] i_i_phi_fu_947_p4;
reg    ap_reg_grp_computeHistogram0_fu_955_ap_start;
wire   [0:0] ap_CS_fsm_state53;
wire   [0:0] ap_CS_fsm_state54;
reg    ap_reg_grp_computeHistogram1_fu_987_ap_start;
reg    ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
reg    ap_reg_grp_normalizeHisto1_fu_1026_ap_start;
wire   [63:0] tmp_41_fu_1227_p1;
wire   [63:0] tmp_46_fu_1399_p1;
wire   [63:0] tmp_1_i_fu_1478_p1;
wire   [63:0] tmp_3_i_fu_1489_p1;
wire   [63:0] tmp_9_i_fu_1502_p1;
wire   [0:0] ap_CS_fsm_state65;
wire  signed [63:0] image02_sum_cast_fu_1212_p1;
wire  signed [63:0] image02_sum7_cast_fu_1384_p1;
reg    ap_reg_ioackin_INPUT_IMAGE_ARREADY;
wire   [0:0] exitcond_fu_1093_p2;
wire   [4:0] i_s_fu_1107_p2;
wire   [6:0] grp_fu_1127_p1;
wire   [5:0] p_shl4_cast_mid2_v_fu_1140_p3;
wire   [6:0] p_shl4_cast_mid2_fu_1147_p1;
wire   [6:0] indvar_cast_fu_1151_p1;
wire   [6:0] tmp2_fu_1154_p2;
wire   [9:0] tmp2_cast_fu_1160_p1;
wire   [9:0] p_shl_mid2_fu_1133_p3;
wire   [4:0] grp_fu_1173_p1;
wire   [6:0] grp_fu_1181_p1;
wire   [21:0] grp_fu_1539_p2;
wire   [31:0] grp_fu_1173_p2;
wire  signed [32:0] p_sum1_cast_mid2_v_v_fu_1195_p1;
wire  signed [33:0] p_sum1_cast_mid2_cast_fu_1204_p1;
wire   [33:0] image02_sum_fu_1207_p2;
wire   [32:0] tmp3_fu_1248_p2;
wire   [0:0] exitcond1_fu_1269_p2;
wire   [4:0] i_1_fu_1283_p2;
wire   [6:0] grp_fu_1303_p1;
wire   [4:0] grp_fu_1312_p1;
wire   [5:0] p_shl6_cast_mid2_v_fu_1324_p3;
wire   [6:0] p_shl6_cast_mid2_fu_1331_p1;
wire   [6:0] indvar1_cast_fu_1335_p1;
wire   [6:0] tmp6_fu_1338_p2;
wire   [9:0] tmp6_cast_fu_1344_p1;
wire   [9:0] p_shl5_mid2_fu_1317_p3;
wire   [6:0] grp_fu_1357_p1;
wire   [21:0] grp_fu_1546_p2;
wire  signed [33:0] p_sum2_cast_mid2_v_v_fu_1371_p1;
wire   [33:0] p_sum2_cast_mid2_v_fu_1374_p2;
wire   [33:0] image02_sum7_fu_1379_p2;
wire   [31:0] tmp_48_fu_1426_p2;
wire   [31:0] tmp_47_fu_1420_p2;
wire   [31:0] tmp_34_fu_1432_p2;
wire   [28:0] tmp_42_fu_1438_p4;
wire   [7:0] i_i_cast_fu_1464_p1;
wire   [29:0] i_i_cast9_fu_1474_p1;
wire   [29:0] tmp_2_i_fu_1484_p2;
wire   [29:0] tmp7_cast_fu_1494_p1;
wire   [29:0] tmp_8_i_fu_1497_p2;
wire  signed [25:0] p_cast_cast_fu_1525_p1;
wire   [9:0] grp_fu_1539_p0;
wire   [11:0] grp_fu_1539_p1;
wire   [9:0] grp_fu_1546_p0;
wire   [11:0] grp_fu_1546_p1;
reg    grp_fu_1127_ce;
reg    grp_fu_1173_ce;
reg    grp_fu_1181_ce;
reg    grp_fu_1303_ce;
reg    grp_fu_1312_ce;
reg    grp_fu_1357_ce;
reg    grp_fu_1539_ce;
reg    grp_fu_1546_ce;
reg   [11:0] ap_NS_fsm;
wire   [31:0] grp_fu_1173_p10;
wire   [31:0] grp_fu_1312_p10;
wire   [21:0] grp_fu_1539_p00;
wire   [21:0] grp_fu_1546_p00;
reg    ap_condition_1744;
reg    ap_condition_1757;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'b1;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_reg_grp_computeHistogram0_fu_955_ap_start = 1'b0;
#0 ap_reg_grp_computeHistogram1_fu_987_ap_start = 1'b0;
#0 ap_reg_grp_normalizeHisto0_fu_1019_ap_start = 1'b0;
#0 ap_reg_grp_normalizeHisto1_fu_1026_ap_start = 1'b0;
#0 ap_reg_ioackin_INPUT_IMAGE_ARREADY = 1'b0;
end

hog_weights #(
    .DataWidth( 10 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
weights_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weights_address0),
    .ce0(weights_ce0),
    .q0(weights_q0),
    .address1(weights_address1),
    .ce1(weights_ce1),
    .q1(weights_q1)
);

hog_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
hog_CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .image0(image0)
);

hog_SPECS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_SPECS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_SPECS_DATA_WIDTH ))
hog_SPECS_s_axi_U(
    .AWVALID(s_axi_SPECS_AWVALID),
    .AWREADY(s_axi_SPECS_AWREADY),
    .AWADDR(s_axi_SPECS_AWADDR),
    .WVALID(s_axi_SPECS_WVALID),
    .WREADY(s_axi_SPECS_WREADY),
    .WDATA(s_axi_SPECS_WDATA),
    .WSTRB(s_axi_SPECS_WSTRB),
    .ARVALID(s_axi_SPECS_ARVALID),
    .ARREADY(s_axi_SPECS_ARREADY),
    .ARADDR(s_axi_SPECS_ARADDR),
    .RVALID(s_axi_SPECS_RVALID),
    .RREADY(s_axi_SPECS_RREADY),
    .RDATA(s_axi_SPECS_RDATA),
    .RRESP(s_axi_SPECS_RRESP),
    .BVALID(s_axi_SPECS_BVALID),
    .BREADY(s_axi_SPECS_BREADY),
    .BRESP(s_axi_SPECS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .specs_address0(specs_address0),
    .specs_ce0(specs_ce0),
    .specs_we0(specs_we0),
    .specs_d0(specs_d0),
    .specs_q0(specs_q0)
);

hog_INPUT_IMAGE_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_INPUT_IMAGE_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_INPUT_IMAGE_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_INPUT_IMAGE_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_INPUT_IMAGE_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_INPUT_IMAGE_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_INPUT_IMAGE_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_INPUT_IMAGE_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_INPUT_IMAGE_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_INPUT_IMAGE_CACHE_VALUE ))
hog_INPUT_IMAGE_m_axi_U(
    .AWVALID(m_axi_INPUT_IMAGE_AWVALID),
    .AWREADY(m_axi_INPUT_IMAGE_AWREADY),
    .AWADDR(m_axi_INPUT_IMAGE_AWADDR),
    .AWID(m_axi_INPUT_IMAGE_AWID),
    .AWLEN(m_axi_INPUT_IMAGE_AWLEN),
    .AWSIZE(m_axi_INPUT_IMAGE_AWSIZE),
    .AWBURST(m_axi_INPUT_IMAGE_AWBURST),
    .AWLOCK(m_axi_INPUT_IMAGE_AWLOCK),
    .AWCACHE(m_axi_INPUT_IMAGE_AWCACHE),
    .AWPROT(m_axi_INPUT_IMAGE_AWPROT),
    .AWQOS(m_axi_INPUT_IMAGE_AWQOS),
    .AWREGION(m_axi_INPUT_IMAGE_AWREGION),
    .AWUSER(m_axi_INPUT_IMAGE_AWUSER),
    .WVALID(m_axi_INPUT_IMAGE_WVALID),
    .WREADY(m_axi_INPUT_IMAGE_WREADY),
    .WDATA(m_axi_INPUT_IMAGE_WDATA),
    .WSTRB(m_axi_INPUT_IMAGE_WSTRB),
    .WLAST(m_axi_INPUT_IMAGE_WLAST),
    .WID(m_axi_INPUT_IMAGE_WID),
    .WUSER(m_axi_INPUT_IMAGE_WUSER),
    .ARVALID(m_axi_INPUT_IMAGE_ARVALID),
    .ARREADY(m_axi_INPUT_IMAGE_ARREADY),
    .ARADDR(m_axi_INPUT_IMAGE_ARADDR),
    .ARID(m_axi_INPUT_IMAGE_ARID),
    .ARLEN(m_axi_INPUT_IMAGE_ARLEN),
    .ARSIZE(m_axi_INPUT_IMAGE_ARSIZE),
    .ARBURST(m_axi_INPUT_IMAGE_ARBURST),
    .ARLOCK(m_axi_INPUT_IMAGE_ARLOCK),
    .ARCACHE(m_axi_INPUT_IMAGE_ARCACHE),
    .ARPROT(m_axi_INPUT_IMAGE_ARPROT),
    .ARQOS(m_axi_INPUT_IMAGE_ARQOS),
    .ARREGION(m_axi_INPUT_IMAGE_ARREGION),
    .ARUSER(m_axi_INPUT_IMAGE_ARUSER),
    .RVALID(m_axi_INPUT_IMAGE_RVALID),
    .RREADY(m_axi_INPUT_IMAGE_RREADY),
    .RDATA(m_axi_INPUT_IMAGE_RDATA),
    .RLAST(m_axi_INPUT_IMAGE_RLAST),
    .RID(m_axi_INPUT_IMAGE_RID),
    .RUSER(m_axi_INPUT_IMAGE_RUSER),
    .RRESP(m_axi_INPUT_IMAGE_RRESP),
    .BVALID(m_axi_INPUT_IMAGE_BVALID),
    .BREADY(m_axi_INPUT_IMAGE_BREADY),
    .BRESP(m_axi_INPUT_IMAGE_BRESP),
    .BID(m_axi_INPUT_IMAGE_BID),
    .BUSER(m_axi_INPUT_IMAGE_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(INPUT_IMAGE_ARVALID),
    .I_ARREADY(INPUT_IMAGE_ARREADY),
    .I_ARADDR(INPUT_IMAGE_ARADDR),
    .I_ARID(1'b0),
    .I_ARLEN(ap_const_lv32_22),
    .I_ARSIZE(ap_const_lv3_0),
    .I_ARLOCK(ap_const_lv2_0),
    .I_ARCACHE(ap_const_lv4_0),
    .I_ARQOS(ap_const_lv4_0),
    .I_ARPROT(ap_const_lv3_0),
    .I_ARUSER(1'b0),
    .I_ARBURST(ap_const_lv2_0),
    .I_ARREGION(ap_const_lv4_0),
    .I_RVALID(INPUT_IMAGE_RVALID),
    .I_RREADY(INPUT_IMAGE_RREADY),
    .I_RDATA(INPUT_IMAGE_RDATA),
    .I_RID(INPUT_IMAGE_RID),
    .I_RUSER(INPUT_IMAGE_RUSER),
    .I_RRESP(INPUT_IMAGE_RRESP),
    .I_RLAST(INPUT_IMAGE_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(INPUT_IMAGE_AWREADY),
    .I_AWADDR(ap_const_lv32_0),
    .I_AWID(1'b0),
    .I_AWLEN(ap_const_lv32_0),
    .I_AWSIZE(ap_const_lv3_0),
    .I_AWLOCK(ap_const_lv2_0),
    .I_AWCACHE(ap_const_lv4_0),
    .I_AWQOS(ap_const_lv4_0),
    .I_AWPROT(ap_const_lv3_0),
    .I_AWUSER(1'b0),
    .I_AWBURST(ap_const_lv2_0),
    .I_AWREGION(ap_const_lv4_0),
    .I_WVALID(1'b0),
    .I_WREADY(INPUT_IMAGE_WREADY),
    .I_WDATA(ap_const_lv8_0),
    .I_WID(1'b0),
    .I_WUSER(1'b0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'b0),
    .I_BVALID(INPUT_IMAGE_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(INPUT_IMAGE_BRESP),
    .I_BID(INPUT_IMAGE_BID),
    .I_BUSER(INPUT_IMAGE_BUSER)
);

hog_descriptor0_V #(
    .DataWidth( 15 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
descriptor0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(descriptor0_V_address0),
    .ce0(descriptor0_V_ce0),
    .we0(descriptor0_V_we0),
    .d0(grp_computeHistogram0_fu_955_descriptor_V_d0),
    .q0(descriptor0_V_q0),
    .address1(grp_computeHistogram0_fu_955_descriptor_V_address1),
    .ce1(descriptor0_V_ce1),
    .we1(descriptor0_V_we1),
    .d1(grp_computeHistogram0_fu_955_descriptor_V_d1)
);

hog_normalized0_V #(
    .DataWidth( 10 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
normalized0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(normalized0_V_address0),
    .ce0(normalized0_V_ce0),
    .q0(normalized0_V_q0),
    .address1(grp_normalizeHisto0_fu_1019_normalized_V_address1),
    .ce1(normalized0_V_ce1),
    .we1(normalized0_V_we1),
    .d1(grp_normalizeHisto0_fu_1019_normalized_V_d1)
);

hog_descriptor0_V #(
    .DataWidth( 15 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
descriptor1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(descriptor1_V_address0),
    .ce0(descriptor1_V_ce0),
    .we0(descriptor1_V_we0),
    .d0(grp_computeHistogram1_fu_987_descriptor_V_d0),
    .q0(descriptor1_V_q0),
    .address1(grp_computeHistogram1_fu_987_descriptor_V_address1),
    .ce1(descriptor1_V_ce1),
    .we1(descriptor1_V_we1),
    .d1(grp_computeHistogram1_fu_987_descriptor_V_d1)
);

hog_normalized0_V #(
    .DataWidth( 10 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
normalized1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(normalized1_V_address0),
    .ce0(normalized1_V_ce0),
    .q0(normalized1_V_q0),
    .address1(grp_normalizeHisto1_fu_1026_normalized_V_address1),
    .ce1(normalized1_V_ce1),
    .we1(normalized1_V_we1),
    .d1(grp_normalizeHisto1_fu_1026_normalized_V_d1)
);

hog_image_buffer0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_0_address0),
    .ce0(image_buffer0_0_ce0),
    .we0(image_buffer0_0_we0),
    .d0(reg_1033),
    .q0(image_buffer0_0_q0)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_1_address0),
    .ce0(image_buffer0_1_ce0),
    .we0(image_buffer0_1_we0),
    .d0(reg_1033),
    .q0(image_buffer0_1_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_1_address1),
    .ce1(image_buffer0_1_ce1),
    .q1(image_buffer0_1_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_2_address0),
    .ce0(image_buffer0_2_ce0),
    .we0(image_buffer0_2_we0),
    .d0(reg_1033),
    .q0(image_buffer0_2_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_2_address1),
    .ce1(image_buffer0_2_ce1),
    .q1(image_buffer0_2_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_3_address0),
    .ce0(image_buffer0_3_ce0),
    .we0(image_buffer0_3_we0),
    .d0(reg_1033),
    .q0(image_buffer0_3_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_3_address1),
    .ce1(image_buffer0_3_ce1),
    .q1(image_buffer0_3_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_4_address0),
    .ce0(image_buffer0_4_ce0),
    .we0(image_buffer0_4_we0),
    .d0(reg_1033),
    .q0(image_buffer0_4_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_4_address1),
    .ce1(image_buffer0_4_ce1),
    .q1(image_buffer0_4_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_5_address0),
    .ce0(image_buffer0_5_ce0),
    .we0(image_buffer0_5_we0),
    .d0(reg_1033),
    .q0(image_buffer0_5_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_5_address1),
    .ce1(image_buffer0_5_ce1),
    .q1(image_buffer0_5_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_6_address0),
    .ce0(image_buffer0_6_ce0),
    .we0(image_buffer0_6_we0),
    .d0(reg_1033),
    .q0(image_buffer0_6_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_6_address1),
    .ce1(image_buffer0_6_ce1),
    .q1(image_buffer0_6_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_7_address0),
    .ce0(image_buffer0_7_ce0),
    .we0(image_buffer0_7_we0),
    .d0(reg_1033),
    .q0(image_buffer0_7_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_7_address1),
    .ce1(image_buffer0_7_ce1),
    .q1(image_buffer0_7_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_8_address0),
    .ce0(image_buffer0_8_ce0),
    .we0(image_buffer0_8_we0),
    .d0(reg_1033),
    .q0(image_buffer0_8_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_8_address1),
    .ce1(image_buffer0_8_ce1),
    .q1(image_buffer0_8_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_9_address0),
    .ce0(image_buffer0_9_ce0),
    .we0(image_buffer0_9_we0),
    .d0(reg_1033),
    .q0(image_buffer0_9_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_9_address1),
    .ce1(image_buffer0_9_ce1),
    .q1(image_buffer0_9_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_10_address0),
    .ce0(image_buffer0_10_ce0),
    .we0(image_buffer0_10_we0),
    .d0(reg_1033),
    .q0(image_buffer0_10_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_10_address1),
    .ce1(image_buffer0_10_ce1),
    .q1(image_buffer0_10_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_11_address0),
    .ce0(image_buffer0_11_ce0),
    .we0(image_buffer0_11_we0),
    .d0(reg_1033),
    .q0(image_buffer0_11_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_11_address1),
    .ce1(image_buffer0_11_ce1),
    .q1(image_buffer0_11_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_12_address0),
    .ce0(image_buffer0_12_ce0),
    .we0(image_buffer0_12_we0),
    .d0(reg_1033),
    .q0(image_buffer0_12_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_12_address1),
    .ce1(image_buffer0_12_ce1),
    .q1(image_buffer0_12_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_13_address0),
    .ce0(image_buffer0_13_ce0),
    .we0(image_buffer0_13_we0),
    .d0(reg_1033),
    .q0(image_buffer0_13_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_13_address1),
    .ce1(image_buffer0_13_ce1),
    .q1(image_buffer0_13_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_14_address0),
    .ce0(image_buffer0_14_ce0),
    .we0(image_buffer0_14_we0),
    .d0(reg_1033),
    .q0(image_buffer0_14_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_14_address1),
    .ce1(image_buffer0_14_ce1),
    .q1(image_buffer0_14_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_15_address0),
    .ce0(image_buffer0_15_ce0),
    .we0(image_buffer0_15_we0),
    .d0(reg_1033),
    .q0(image_buffer0_15_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_15_address1),
    .ce1(image_buffer0_15_ce1),
    .q1(image_buffer0_15_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_16_address0),
    .ce0(image_buffer0_16_ce0),
    .we0(image_buffer0_16_we0),
    .d0(reg_1033),
    .q0(image_buffer0_16_q0),
    .address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
    .ce1(image_buffer0_16_ce1),
    .q1(image_buffer0_16_q1)
);

hog_image_buffer0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer0_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer0_17_address0),
    .ce0(image_buffer0_17_ce0),
    .we0(image_buffer0_17_we0),
    .d0(reg_1033),
    .q0(image_buffer0_17_q0)
);

hog_image_buffer0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_0_address0),
    .ce0(image_buffer1_0_ce0),
    .we0(image_buffer1_0_we0),
    .d0(reg_1033),
    .q0(image_buffer1_0_q0)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_1_address0),
    .ce0(image_buffer1_1_ce0),
    .we0(image_buffer1_1_we0),
    .d0(reg_1033),
    .q0(image_buffer1_1_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_1_address1),
    .ce1(image_buffer1_1_ce1),
    .q1(image_buffer1_1_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_2_address0),
    .ce0(image_buffer1_2_ce0),
    .we0(image_buffer1_2_we0),
    .d0(reg_1033),
    .q0(image_buffer1_2_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_2_address1),
    .ce1(image_buffer1_2_ce1),
    .q1(image_buffer1_2_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_3_address0),
    .ce0(image_buffer1_3_ce0),
    .we0(image_buffer1_3_we0),
    .d0(reg_1033),
    .q0(image_buffer1_3_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_3_address1),
    .ce1(image_buffer1_3_ce1),
    .q1(image_buffer1_3_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_4_address0),
    .ce0(image_buffer1_4_ce0),
    .we0(image_buffer1_4_we0),
    .d0(reg_1033),
    .q0(image_buffer1_4_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_4_address1),
    .ce1(image_buffer1_4_ce1),
    .q1(image_buffer1_4_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_5_address0),
    .ce0(image_buffer1_5_ce0),
    .we0(image_buffer1_5_we0),
    .d0(reg_1033),
    .q0(image_buffer1_5_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_5_address1),
    .ce1(image_buffer1_5_ce1),
    .q1(image_buffer1_5_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_6_address0),
    .ce0(image_buffer1_6_ce0),
    .we0(image_buffer1_6_we0),
    .d0(reg_1033),
    .q0(image_buffer1_6_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_6_address1),
    .ce1(image_buffer1_6_ce1),
    .q1(image_buffer1_6_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_7_address0),
    .ce0(image_buffer1_7_ce0),
    .we0(image_buffer1_7_we0),
    .d0(reg_1033),
    .q0(image_buffer1_7_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_7_address1),
    .ce1(image_buffer1_7_ce1),
    .q1(image_buffer1_7_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_8_address0),
    .ce0(image_buffer1_8_ce0),
    .we0(image_buffer1_8_we0),
    .d0(reg_1033),
    .q0(image_buffer1_8_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_8_address1),
    .ce1(image_buffer1_8_ce1),
    .q1(image_buffer1_8_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_9_address0),
    .ce0(image_buffer1_9_ce0),
    .we0(image_buffer1_9_we0),
    .d0(reg_1033),
    .q0(image_buffer1_9_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_9_address1),
    .ce1(image_buffer1_9_ce1),
    .q1(image_buffer1_9_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_10_address0),
    .ce0(image_buffer1_10_ce0),
    .we0(image_buffer1_10_we0),
    .d0(reg_1033),
    .q0(image_buffer1_10_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_10_address1),
    .ce1(image_buffer1_10_ce1),
    .q1(image_buffer1_10_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_11_address0),
    .ce0(image_buffer1_11_ce0),
    .we0(image_buffer1_11_we0),
    .d0(reg_1033),
    .q0(image_buffer1_11_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_11_address1),
    .ce1(image_buffer1_11_ce1),
    .q1(image_buffer1_11_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_12_address0),
    .ce0(image_buffer1_12_ce0),
    .we0(image_buffer1_12_we0),
    .d0(reg_1033),
    .q0(image_buffer1_12_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_12_address1),
    .ce1(image_buffer1_12_ce1),
    .q1(image_buffer1_12_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_13_address0),
    .ce0(image_buffer1_13_ce0),
    .we0(image_buffer1_13_we0),
    .d0(reg_1033),
    .q0(image_buffer1_13_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_13_address1),
    .ce1(image_buffer1_13_ce1),
    .q1(image_buffer1_13_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_14_address0),
    .ce0(image_buffer1_14_ce0),
    .we0(image_buffer1_14_we0),
    .d0(reg_1033),
    .q0(image_buffer1_14_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_14_address1),
    .ce1(image_buffer1_14_ce1),
    .q1(image_buffer1_14_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_15_address0),
    .ce0(image_buffer1_15_ce0),
    .we0(image_buffer1_15_we0),
    .d0(reg_1033),
    .q0(image_buffer1_15_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_15_address1),
    .ce1(image_buffer1_15_ce1),
    .q1(image_buffer1_15_q1)
);

hog_image_buffer0_1 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_16_address0),
    .ce0(image_buffer1_16_ce0),
    .we0(image_buffer1_16_we0),
    .d0(reg_1033),
    .q0(image_buffer1_16_q0),
    .address1(grp_computeHistogram1_fu_987_image_buffer_16_address1),
    .ce1(image_buffer1_16_ce1),
    .q1(image_buffer1_16_q1)
);

hog_image_buffer0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
image_buffer1_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_buffer1_17_address0),
    .ce0(image_buffer1_17_ce0),
    .we0(image_buffer1_17_we0),
    .d0(reg_1033),
    .q0(image_buffer1_17_q0)
);

hog_sum0 #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
sum0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum0_address0),
    .ce0(sum0_ce0),
    .we0(sum0_we0),
    .d0(grp_computeHistogram0_fu_955_sum_d0),
    .q0(sum0_q0),
    .address1(grp_computeHistogram0_fu_955_sum_address1),
    .ce1(sum0_ce1),
    .we1(sum0_we1),
    .d1(grp_computeHistogram0_fu_955_sum_d1)
);

hog_sum0 #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
sum1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum1_address0),
    .ce0(sum1_ce0),
    .we0(sum1_we0),
    .d0(grp_computeHistogram1_fu_987_sum_d0),
    .q0(sum1_q0),
    .address1(grp_computeHistogram1_fu_987_sum_address1),
    .ce1(sum1_ce1),
    .we1(sum1_we1),
    .d1(grp_computeHistogram1_fu_987_sum_d1)
);

computeHistogram0 grp_computeHistogram0_fu_955(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_computeHistogram0_fu_955_ap_start),
    .ap_done(grp_computeHistogram0_fu_955_ap_done),
    .ap_idle(grp_computeHistogram0_fu_955_ap_idle),
    .ap_ready(grp_computeHistogram0_fu_955_ap_ready),
    .descriptor_V_address0(grp_computeHistogram0_fu_955_descriptor_V_address0),
    .descriptor_V_ce0(grp_computeHistogram0_fu_955_descriptor_V_ce0),
    .descriptor_V_we0(grp_computeHistogram0_fu_955_descriptor_V_we0),
    .descriptor_V_d0(grp_computeHistogram0_fu_955_descriptor_V_d0),
    .descriptor_V_q0(descriptor0_V_q0),
    .descriptor_V_address1(grp_computeHistogram0_fu_955_descriptor_V_address1),
    .descriptor_V_ce1(grp_computeHistogram0_fu_955_descriptor_V_ce1),
    .descriptor_V_we1(grp_computeHistogram0_fu_955_descriptor_V_we1),
    .descriptor_V_d1(grp_computeHistogram0_fu_955_descriptor_V_d1),
    .image_buffer_0_address0(grp_computeHistogram0_fu_955_image_buffer_0_address0),
    .image_buffer_0_ce0(grp_computeHistogram0_fu_955_image_buffer_0_ce0),
    .image_buffer_0_q0(image_buffer0_0_q0),
    .image_buffer_1_address0(grp_computeHistogram0_fu_955_image_buffer_1_address0),
    .image_buffer_1_ce0(grp_computeHistogram0_fu_955_image_buffer_1_ce0),
    .image_buffer_1_q0(image_buffer0_1_q0),
    .image_buffer_1_address1(grp_computeHistogram0_fu_955_image_buffer_1_address1),
    .image_buffer_1_ce1(grp_computeHistogram0_fu_955_image_buffer_1_ce1),
    .image_buffer_1_q1(image_buffer0_1_q1),
    .image_buffer_2_address0(grp_computeHistogram0_fu_955_image_buffer_2_address0),
    .image_buffer_2_ce0(grp_computeHistogram0_fu_955_image_buffer_2_ce0),
    .image_buffer_2_q0(image_buffer0_2_q0),
    .image_buffer_2_address1(grp_computeHistogram0_fu_955_image_buffer_2_address1),
    .image_buffer_2_ce1(grp_computeHistogram0_fu_955_image_buffer_2_ce1),
    .image_buffer_2_q1(image_buffer0_2_q1),
    .image_buffer_3_address0(grp_computeHistogram0_fu_955_image_buffer_3_address0),
    .image_buffer_3_ce0(grp_computeHistogram0_fu_955_image_buffer_3_ce0),
    .image_buffer_3_q0(image_buffer0_3_q0),
    .image_buffer_3_address1(grp_computeHistogram0_fu_955_image_buffer_3_address1),
    .image_buffer_3_ce1(grp_computeHistogram0_fu_955_image_buffer_3_ce1),
    .image_buffer_3_q1(image_buffer0_3_q1),
    .image_buffer_4_address0(grp_computeHistogram0_fu_955_image_buffer_4_address0),
    .image_buffer_4_ce0(grp_computeHistogram0_fu_955_image_buffer_4_ce0),
    .image_buffer_4_q0(image_buffer0_4_q0),
    .image_buffer_4_address1(grp_computeHistogram0_fu_955_image_buffer_4_address1),
    .image_buffer_4_ce1(grp_computeHistogram0_fu_955_image_buffer_4_ce1),
    .image_buffer_4_q1(image_buffer0_4_q1),
    .image_buffer_5_address0(grp_computeHistogram0_fu_955_image_buffer_5_address0),
    .image_buffer_5_ce0(grp_computeHistogram0_fu_955_image_buffer_5_ce0),
    .image_buffer_5_q0(image_buffer0_5_q0),
    .image_buffer_5_address1(grp_computeHistogram0_fu_955_image_buffer_5_address1),
    .image_buffer_5_ce1(grp_computeHistogram0_fu_955_image_buffer_5_ce1),
    .image_buffer_5_q1(image_buffer0_5_q1),
    .image_buffer_6_address0(grp_computeHistogram0_fu_955_image_buffer_6_address0),
    .image_buffer_6_ce0(grp_computeHistogram0_fu_955_image_buffer_6_ce0),
    .image_buffer_6_q0(image_buffer0_6_q0),
    .image_buffer_6_address1(grp_computeHistogram0_fu_955_image_buffer_6_address1),
    .image_buffer_6_ce1(grp_computeHistogram0_fu_955_image_buffer_6_ce1),
    .image_buffer_6_q1(image_buffer0_6_q1),
    .image_buffer_7_address0(grp_computeHistogram0_fu_955_image_buffer_7_address0),
    .image_buffer_7_ce0(grp_computeHistogram0_fu_955_image_buffer_7_ce0),
    .image_buffer_7_q0(image_buffer0_7_q0),
    .image_buffer_7_address1(grp_computeHistogram0_fu_955_image_buffer_7_address1),
    .image_buffer_7_ce1(grp_computeHistogram0_fu_955_image_buffer_7_ce1),
    .image_buffer_7_q1(image_buffer0_7_q1),
    .image_buffer_8_address0(grp_computeHistogram0_fu_955_image_buffer_8_address0),
    .image_buffer_8_ce0(grp_computeHistogram0_fu_955_image_buffer_8_ce0),
    .image_buffer_8_q0(image_buffer0_8_q0),
    .image_buffer_8_address1(grp_computeHistogram0_fu_955_image_buffer_8_address1),
    .image_buffer_8_ce1(grp_computeHistogram0_fu_955_image_buffer_8_ce1),
    .image_buffer_8_q1(image_buffer0_8_q1),
    .image_buffer_9_address0(grp_computeHistogram0_fu_955_image_buffer_9_address0),
    .image_buffer_9_ce0(grp_computeHistogram0_fu_955_image_buffer_9_ce0),
    .image_buffer_9_q0(image_buffer0_9_q0),
    .image_buffer_9_address1(grp_computeHistogram0_fu_955_image_buffer_9_address1),
    .image_buffer_9_ce1(grp_computeHistogram0_fu_955_image_buffer_9_ce1),
    .image_buffer_9_q1(image_buffer0_9_q1),
    .image_buffer_10_address0(grp_computeHistogram0_fu_955_image_buffer_10_address0),
    .image_buffer_10_ce0(grp_computeHistogram0_fu_955_image_buffer_10_ce0),
    .image_buffer_10_q0(image_buffer0_10_q0),
    .image_buffer_10_address1(grp_computeHistogram0_fu_955_image_buffer_10_address1),
    .image_buffer_10_ce1(grp_computeHistogram0_fu_955_image_buffer_10_ce1),
    .image_buffer_10_q1(image_buffer0_10_q1),
    .image_buffer_11_address0(grp_computeHistogram0_fu_955_image_buffer_11_address0),
    .image_buffer_11_ce0(grp_computeHistogram0_fu_955_image_buffer_11_ce0),
    .image_buffer_11_q0(image_buffer0_11_q0),
    .image_buffer_11_address1(grp_computeHistogram0_fu_955_image_buffer_11_address1),
    .image_buffer_11_ce1(grp_computeHistogram0_fu_955_image_buffer_11_ce1),
    .image_buffer_11_q1(image_buffer0_11_q1),
    .image_buffer_12_address0(grp_computeHistogram0_fu_955_image_buffer_12_address0),
    .image_buffer_12_ce0(grp_computeHistogram0_fu_955_image_buffer_12_ce0),
    .image_buffer_12_q0(image_buffer0_12_q0),
    .image_buffer_12_address1(grp_computeHistogram0_fu_955_image_buffer_12_address1),
    .image_buffer_12_ce1(grp_computeHistogram0_fu_955_image_buffer_12_ce1),
    .image_buffer_12_q1(image_buffer0_12_q1),
    .image_buffer_13_address0(grp_computeHistogram0_fu_955_image_buffer_13_address0),
    .image_buffer_13_ce0(grp_computeHistogram0_fu_955_image_buffer_13_ce0),
    .image_buffer_13_q0(image_buffer0_13_q0),
    .image_buffer_13_address1(grp_computeHistogram0_fu_955_image_buffer_13_address1),
    .image_buffer_13_ce1(grp_computeHistogram0_fu_955_image_buffer_13_ce1),
    .image_buffer_13_q1(image_buffer0_13_q1),
    .image_buffer_14_address0(grp_computeHistogram0_fu_955_image_buffer_14_address0),
    .image_buffer_14_ce0(grp_computeHistogram0_fu_955_image_buffer_14_ce0),
    .image_buffer_14_q0(image_buffer0_14_q0),
    .image_buffer_14_address1(grp_computeHistogram0_fu_955_image_buffer_14_address1),
    .image_buffer_14_ce1(grp_computeHistogram0_fu_955_image_buffer_14_ce1),
    .image_buffer_14_q1(image_buffer0_14_q1),
    .image_buffer_15_address0(grp_computeHistogram0_fu_955_image_buffer_15_address0),
    .image_buffer_15_ce0(grp_computeHistogram0_fu_955_image_buffer_15_ce0),
    .image_buffer_15_q0(image_buffer0_15_q0),
    .image_buffer_15_address1(grp_computeHistogram0_fu_955_image_buffer_15_address1),
    .image_buffer_15_ce1(grp_computeHistogram0_fu_955_image_buffer_15_ce1),
    .image_buffer_15_q1(image_buffer0_15_q1),
    .image_buffer_16_address0(grp_computeHistogram0_fu_955_image_buffer_16_address0),
    .image_buffer_16_ce0(grp_computeHistogram0_fu_955_image_buffer_16_ce0),
    .image_buffer_16_q0(image_buffer0_16_q0),
    .image_buffer_16_address1(grp_computeHistogram0_fu_955_image_buffer_16_address1),
    .image_buffer_16_ce1(grp_computeHistogram0_fu_955_image_buffer_16_ce1),
    .image_buffer_16_q1(image_buffer0_16_q1),
    .image_buffer_17_address0(grp_computeHistogram0_fu_955_image_buffer_17_address0),
    .image_buffer_17_ce0(grp_computeHistogram0_fu_955_image_buffer_17_ce0),
    .image_buffer_17_q0(image_buffer0_17_q0),
    .sum_address0(grp_computeHistogram0_fu_955_sum_address0),
    .sum_ce0(grp_computeHistogram0_fu_955_sum_ce0),
    .sum_we0(grp_computeHistogram0_fu_955_sum_we0),
    .sum_d0(grp_computeHistogram0_fu_955_sum_d0),
    .sum_q0(sum0_q0),
    .sum_address1(grp_computeHistogram0_fu_955_sum_address1),
    .sum_ce1(grp_computeHistogram0_fu_955_sum_ce1),
    .sum_we1(grp_computeHistogram0_fu_955_sum_we1),
    .sum_d1(grp_computeHistogram0_fu_955_sum_d1)
);

computeHistogram1 grp_computeHistogram1_fu_987(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_computeHistogram1_fu_987_ap_start),
    .ap_done(grp_computeHistogram1_fu_987_ap_done),
    .ap_idle(grp_computeHistogram1_fu_987_ap_idle),
    .ap_ready(grp_computeHistogram1_fu_987_ap_ready),
    .descriptor_V_address0(grp_computeHistogram1_fu_987_descriptor_V_address0),
    .descriptor_V_ce0(grp_computeHistogram1_fu_987_descriptor_V_ce0),
    .descriptor_V_we0(grp_computeHistogram1_fu_987_descriptor_V_we0),
    .descriptor_V_d0(grp_computeHistogram1_fu_987_descriptor_V_d0),
    .descriptor_V_q0(descriptor1_V_q0),
    .descriptor_V_address1(grp_computeHistogram1_fu_987_descriptor_V_address1),
    .descriptor_V_ce1(grp_computeHistogram1_fu_987_descriptor_V_ce1),
    .descriptor_V_we1(grp_computeHistogram1_fu_987_descriptor_V_we1),
    .descriptor_V_d1(grp_computeHistogram1_fu_987_descriptor_V_d1),
    .image_buffer_0_address0(grp_computeHistogram1_fu_987_image_buffer_0_address0),
    .image_buffer_0_ce0(grp_computeHistogram1_fu_987_image_buffer_0_ce0),
    .image_buffer_0_q0(image_buffer1_0_q0),
    .image_buffer_1_address0(grp_computeHistogram1_fu_987_image_buffer_1_address0),
    .image_buffer_1_ce0(grp_computeHistogram1_fu_987_image_buffer_1_ce0),
    .image_buffer_1_q0(image_buffer1_1_q0),
    .image_buffer_1_address1(grp_computeHistogram1_fu_987_image_buffer_1_address1),
    .image_buffer_1_ce1(grp_computeHistogram1_fu_987_image_buffer_1_ce1),
    .image_buffer_1_q1(image_buffer1_1_q1),
    .image_buffer_2_address0(grp_computeHistogram1_fu_987_image_buffer_2_address0),
    .image_buffer_2_ce0(grp_computeHistogram1_fu_987_image_buffer_2_ce0),
    .image_buffer_2_q0(image_buffer1_2_q0),
    .image_buffer_2_address1(grp_computeHistogram1_fu_987_image_buffer_2_address1),
    .image_buffer_2_ce1(grp_computeHistogram1_fu_987_image_buffer_2_ce1),
    .image_buffer_2_q1(image_buffer1_2_q1),
    .image_buffer_3_address0(grp_computeHistogram1_fu_987_image_buffer_3_address0),
    .image_buffer_3_ce0(grp_computeHistogram1_fu_987_image_buffer_3_ce0),
    .image_buffer_3_q0(image_buffer1_3_q0),
    .image_buffer_3_address1(grp_computeHistogram1_fu_987_image_buffer_3_address1),
    .image_buffer_3_ce1(grp_computeHistogram1_fu_987_image_buffer_3_ce1),
    .image_buffer_3_q1(image_buffer1_3_q1),
    .image_buffer_4_address0(grp_computeHistogram1_fu_987_image_buffer_4_address0),
    .image_buffer_4_ce0(grp_computeHistogram1_fu_987_image_buffer_4_ce0),
    .image_buffer_4_q0(image_buffer1_4_q0),
    .image_buffer_4_address1(grp_computeHistogram1_fu_987_image_buffer_4_address1),
    .image_buffer_4_ce1(grp_computeHistogram1_fu_987_image_buffer_4_ce1),
    .image_buffer_4_q1(image_buffer1_4_q1),
    .image_buffer_5_address0(grp_computeHistogram1_fu_987_image_buffer_5_address0),
    .image_buffer_5_ce0(grp_computeHistogram1_fu_987_image_buffer_5_ce0),
    .image_buffer_5_q0(image_buffer1_5_q0),
    .image_buffer_5_address1(grp_computeHistogram1_fu_987_image_buffer_5_address1),
    .image_buffer_5_ce1(grp_computeHistogram1_fu_987_image_buffer_5_ce1),
    .image_buffer_5_q1(image_buffer1_5_q1),
    .image_buffer_6_address0(grp_computeHistogram1_fu_987_image_buffer_6_address0),
    .image_buffer_6_ce0(grp_computeHistogram1_fu_987_image_buffer_6_ce0),
    .image_buffer_6_q0(image_buffer1_6_q0),
    .image_buffer_6_address1(grp_computeHistogram1_fu_987_image_buffer_6_address1),
    .image_buffer_6_ce1(grp_computeHistogram1_fu_987_image_buffer_6_ce1),
    .image_buffer_6_q1(image_buffer1_6_q1),
    .image_buffer_7_address0(grp_computeHistogram1_fu_987_image_buffer_7_address0),
    .image_buffer_7_ce0(grp_computeHistogram1_fu_987_image_buffer_7_ce0),
    .image_buffer_7_q0(image_buffer1_7_q0),
    .image_buffer_7_address1(grp_computeHistogram1_fu_987_image_buffer_7_address1),
    .image_buffer_7_ce1(grp_computeHistogram1_fu_987_image_buffer_7_ce1),
    .image_buffer_7_q1(image_buffer1_7_q1),
    .image_buffer_8_address0(grp_computeHistogram1_fu_987_image_buffer_8_address0),
    .image_buffer_8_ce0(grp_computeHistogram1_fu_987_image_buffer_8_ce0),
    .image_buffer_8_q0(image_buffer1_8_q0),
    .image_buffer_8_address1(grp_computeHistogram1_fu_987_image_buffer_8_address1),
    .image_buffer_8_ce1(grp_computeHistogram1_fu_987_image_buffer_8_ce1),
    .image_buffer_8_q1(image_buffer1_8_q1),
    .image_buffer_9_address0(grp_computeHistogram1_fu_987_image_buffer_9_address0),
    .image_buffer_9_ce0(grp_computeHistogram1_fu_987_image_buffer_9_ce0),
    .image_buffer_9_q0(image_buffer1_9_q0),
    .image_buffer_9_address1(grp_computeHistogram1_fu_987_image_buffer_9_address1),
    .image_buffer_9_ce1(grp_computeHistogram1_fu_987_image_buffer_9_ce1),
    .image_buffer_9_q1(image_buffer1_9_q1),
    .image_buffer_10_address0(grp_computeHistogram1_fu_987_image_buffer_10_address0),
    .image_buffer_10_ce0(grp_computeHistogram1_fu_987_image_buffer_10_ce0),
    .image_buffer_10_q0(image_buffer1_10_q0),
    .image_buffer_10_address1(grp_computeHistogram1_fu_987_image_buffer_10_address1),
    .image_buffer_10_ce1(grp_computeHistogram1_fu_987_image_buffer_10_ce1),
    .image_buffer_10_q1(image_buffer1_10_q1),
    .image_buffer_11_address0(grp_computeHistogram1_fu_987_image_buffer_11_address0),
    .image_buffer_11_ce0(grp_computeHistogram1_fu_987_image_buffer_11_ce0),
    .image_buffer_11_q0(image_buffer1_11_q0),
    .image_buffer_11_address1(grp_computeHistogram1_fu_987_image_buffer_11_address1),
    .image_buffer_11_ce1(grp_computeHistogram1_fu_987_image_buffer_11_ce1),
    .image_buffer_11_q1(image_buffer1_11_q1),
    .image_buffer_12_address0(grp_computeHistogram1_fu_987_image_buffer_12_address0),
    .image_buffer_12_ce0(grp_computeHistogram1_fu_987_image_buffer_12_ce0),
    .image_buffer_12_q0(image_buffer1_12_q0),
    .image_buffer_12_address1(grp_computeHistogram1_fu_987_image_buffer_12_address1),
    .image_buffer_12_ce1(grp_computeHistogram1_fu_987_image_buffer_12_ce1),
    .image_buffer_12_q1(image_buffer1_12_q1),
    .image_buffer_13_address0(grp_computeHistogram1_fu_987_image_buffer_13_address0),
    .image_buffer_13_ce0(grp_computeHistogram1_fu_987_image_buffer_13_ce0),
    .image_buffer_13_q0(image_buffer1_13_q0),
    .image_buffer_13_address1(grp_computeHistogram1_fu_987_image_buffer_13_address1),
    .image_buffer_13_ce1(grp_computeHistogram1_fu_987_image_buffer_13_ce1),
    .image_buffer_13_q1(image_buffer1_13_q1),
    .image_buffer_14_address0(grp_computeHistogram1_fu_987_image_buffer_14_address0),
    .image_buffer_14_ce0(grp_computeHistogram1_fu_987_image_buffer_14_ce0),
    .image_buffer_14_q0(image_buffer1_14_q0),
    .image_buffer_14_address1(grp_computeHistogram1_fu_987_image_buffer_14_address1),
    .image_buffer_14_ce1(grp_computeHistogram1_fu_987_image_buffer_14_ce1),
    .image_buffer_14_q1(image_buffer1_14_q1),
    .image_buffer_15_address0(grp_computeHistogram1_fu_987_image_buffer_15_address0),
    .image_buffer_15_ce0(grp_computeHistogram1_fu_987_image_buffer_15_ce0),
    .image_buffer_15_q0(image_buffer1_15_q0),
    .image_buffer_15_address1(grp_computeHistogram1_fu_987_image_buffer_15_address1),
    .image_buffer_15_ce1(grp_computeHistogram1_fu_987_image_buffer_15_ce1),
    .image_buffer_15_q1(image_buffer1_15_q1),
    .image_buffer_16_address0(grp_computeHistogram1_fu_987_image_buffer_16_address0),
    .image_buffer_16_ce0(grp_computeHistogram1_fu_987_image_buffer_16_ce0),
    .image_buffer_16_q0(image_buffer1_16_q0),
    .image_buffer_16_address1(grp_computeHistogram1_fu_987_image_buffer_16_address1),
    .image_buffer_16_ce1(grp_computeHistogram1_fu_987_image_buffer_16_ce1),
    .image_buffer_16_q1(image_buffer1_16_q1),
    .image_buffer_17_address0(grp_computeHistogram1_fu_987_image_buffer_17_address0),
    .image_buffer_17_ce0(grp_computeHistogram1_fu_987_image_buffer_17_ce0),
    .image_buffer_17_q0(image_buffer1_17_q0),
    .sum_address0(grp_computeHistogram1_fu_987_sum_address0),
    .sum_ce0(grp_computeHistogram1_fu_987_sum_ce0),
    .sum_we0(grp_computeHistogram1_fu_987_sum_we0),
    .sum_d0(grp_computeHistogram1_fu_987_sum_d0),
    .sum_q0(sum1_q0),
    .sum_address1(grp_computeHistogram1_fu_987_sum_address1),
    .sum_ce1(grp_computeHistogram1_fu_987_sum_ce1),
    .sum_we1(grp_computeHistogram1_fu_987_sum_we1),
    .sum_d1(grp_computeHistogram1_fu_987_sum_d1)
);

normalizeHisto0 grp_normalizeHisto0_fu_1019(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_normalizeHisto0_fu_1019_ap_start),
    .ap_done(grp_normalizeHisto0_fu_1019_ap_done),
    .ap_idle(grp_normalizeHisto0_fu_1019_ap_idle),
    .ap_ready(grp_normalizeHisto0_fu_1019_ap_ready),
    .sum_address0(grp_normalizeHisto0_fu_1019_sum_address0),
    .sum_ce0(grp_normalizeHisto0_fu_1019_sum_ce0),
    .sum_q0(sum0_q0),
    .descriptor_V_address0(grp_normalizeHisto0_fu_1019_descriptor_V_address0),
    .descriptor_V_ce0(grp_normalizeHisto0_fu_1019_descriptor_V_ce0),
    .descriptor_V_q0(descriptor0_V_q0),
    .normalized_V_address1(grp_normalizeHisto0_fu_1019_normalized_V_address1),
    .normalized_V_ce1(grp_normalizeHisto0_fu_1019_normalized_V_ce1),
    .normalized_V_we1(grp_normalizeHisto0_fu_1019_normalized_V_we1),
    .normalized_V_d1(grp_normalizeHisto0_fu_1019_normalized_V_d1)
);

normalizeHisto1 grp_normalizeHisto1_fu_1026(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_normalizeHisto1_fu_1026_ap_start),
    .ap_done(grp_normalizeHisto1_fu_1026_ap_done),
    .ap_idle(grp_normalizeHisto1_fu_1026_ap_idle),
    .ap_ready(grp_normalizeHisto1_fu_1026_ap_ready),
    .sum_address0(grp_normalizeHisto1_fu_1026_sum_address0),
    .sum_ce0(grp_normalizeHisto1_fu_1026_sum_ce0),
    .sum_q0(sum1_q0),
    .descriptor_V_address0(grp_normalizeHisto1_fu_1026_descriptor_V_address0),
    .descriptor_V_ce0(grp_normalizeHisto1_fu_1026_descriptor_V_ce0),
    .descriptor_V_q0(descriptor1_V_q0),
    .normalized_V_address1(grp_normalizeHisto1_fu_1026_normalized_V_address1),
    .normalized_V_ce1(grp_normalizeHisto1_fu_1026_normalized_V_ce1),
    .normalized_V_we1(grp_normalizeHisto1_fu_1026_normalized_V_we1),
    .normalized_V_d1(grp_normalizeHisto1_fu_1026_normalized_V_d1)
);

hog_urem_10ns_7nsAem #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
hog_urem_10ns_7nsAem_U53(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(indvar_flatten_phi_fu_867_p4),
    .din1(grp_fu_1127_p1),
    .ce(grp_fu_1127_ce),
    .dout(grp_fu_1127_p2)
);

hog_mul_32s_5ns_3Bew #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
hog_mul_32s_5ns_3Bew_U54(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(specs_load_reg_1570),
    .din1(grp_fu_1173_p1),
    .ce(grp_fu_1173_ce),
    .dout(grp_fu_1173_p2)
);

hog_urem_10ns_7nsAem #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
hog_urem_10ns_7nsAem_U55(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_38_reg_1615),
    .din1(grp_fu_1181_p1),
    .ce(grp_fu_1181_ce),
    .dout(grp_fu_1181_p2)
);

hog_urem_10ns_7nsAem #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
hog_urem_10ns_7nsAem_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(indvar_flatten8_phi_fu_901_p4),
    .din1(grp_fu_1303_p1),
    .ce(grp_fu_1303_ce),
    .dout(grp_fu_1303_p2)
);

hog_mul_32s_5ns_3Bew #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
hog_mul_32s_5ns_3Bew_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(specs_load_reg_1570),
    .din1(grp_fu_1312_p1),
    .ce(grp_fu_1312_ce),
    .dout(grp_fu_1312_p2)
);

hog_urem_10ns_7nsAem #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
hog_urem_10ns_7nsAem_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_43_reg_1697),
    .din1(grp_fu_1357_p1),
    .ce(grp_fu_1357_ce),
    .dout(grp_fu_1357_p2)
);

hog_mul_10s_10s_2CeG #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
hog_mul_10s_10s_2CeG_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(weights_load_1_reg_1797),
    .din1(normalized1_V_load_reg_1792),
    .ce(1'b1),
    .dout(grp_fu_1513_p2)
);

hog_mul_mul_10ns_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
hog_mul_mul_10ns_DeQ_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1539_p0),
    .din1(grp_fu_1539_p1),
    .ce(grp_fu_1539_ce),
    .dout(grp_fu_1539_p2)
);

hog_mul_mul_10ns_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
hog_mul_mul_10ns_DeQ_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1546_p0),
    .din1(grp_fu_1546_p1),
    .ce(grp_fu_1546_ce),
    .dout(grp_fu_1546_p2)
);

hog_mac_muladd_10Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
hog_mac_muladd_10Ee0_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_pipeline_reg_pp2_iter3_weights_load_reg_1787),
    .din1(ap_pipeline_reg_pp2_iter3_normalized0_V_load_reg_1782),
    .din2(r_V_1_reg_1822),
    .ce(1'b1),
    .dout(grp_fu_1553_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & ~(1'b0 == exitcond_flatten_fu_1081_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == exitcond_flatten_fu_1081_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & ~(1'b0 == exitcond_flatten_fu_1081_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter23 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & ~(1'b0 == exitcond_flatten1_fu_1257_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == exitcond_flatten1_fu_1257_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & ~(1'b0 == exitcond_flatten1_fu_1257_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp1_iter23 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == tmp_i_fu_1452_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_normalizeHisto0_fu_1019_ap_done) | (1'b0 == grp_normalizeHisto1_fu_1026_ap_done)))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i_fu_1452_p2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_normalizeHisto0_fu_1019_ap_done) | (1'b0 == grp_normalizeHisto1_fu_1026_ap_done))) | ((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == tmp_i_fu_1452_p2)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_computeHistogram0_fu_955_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state53)) begin
            ap_reg_grp_computeHistogram0_fu_955_ap_start <= 1'b1;
        end else if ((1'b1 == grp_computeHistogram0_fu_955_ap_ready)) begin
            ap_reg_grp_computeHistogram0_fu_955_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_computeHistogram1_fu_987_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state53)) begin
            ap_reg_grp_computeHistogram1_fu_987_ap_start <= 1'b1;
        end else if ((1'b1 == grp_computeHistogram1_fu_987_ap_ready)) begin
            ap_reg_grp_computeHistogram1_fu_987_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_normalizeHisto0_fu_1019_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_reg_grp_normalizeHisto0_fu_1019_ap_start <= 1'b1;
        end else if ((1'b1 == grp_normalizeHisto0_fu_1019_ap_ready)) begin
            ap_reg_grp_normalizeHisto0_fu_1019_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_normalizeHisto1_fu_1026_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_reg_grp_normalizeHisto1_fu_1026_ap_start <= 1'b1;
        end else if ((1'b1 == grp_normalizeHisto1_fu_1026_ap_ready)) begin
            ap_reg_grp_normalizeHisto1_fu_1026_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_INPUT_IMAGE_ARREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) | ((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))))) begin
            ap_reg_ioackin_INPUT_IMAGE_ARREADY <= 1'b0;
        end else if ((((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b1 == INPUT_IMAGE_ARREADY) & ~((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) | ((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b1 == INPUT_IMAGE_ARREADY) & ~((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
            ap_reg_ioackin_INPUT_IMAGE_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter7) & (1'b0 == ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748))) begin
        classify_0_reg_931 <= sum_fu_1528_p2;
    end else if (((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_normalizeHisto0_fu_1019_ap_done) | (1'b0 == grp_normalizeHisto1_fu_1026_ap_done)))) begin
        classify_0_reg_931 <= ap_const_lv26_3FFFFF2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten1_reg_1665))) begin
        i4_reg_909 <= p_sum2_cast_mid2_v_v_s_reg_1679;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        i4_reg_909 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i_reg_1748) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        i_i_reg_943 <= i_3_reg_1752;
    end else if (((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_normalizeHisto0_fu_1019_ap_done) | (1'b0 == grp_normalizeHisto1_fu_1026_ap_done)))) begin
        i_i_reg_943 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_1588))) begin
        i_reg_875 <= tmp_mid2_v_v_reg_1602;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_875 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten1_fu_1257_p2))) begin
        indvar1_reg_920 <= indvar_next1_fu_1297_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar1_reg_920 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten1_reg_1665))) begin
        indvar_flatten8_reg_897 <= indvar_flatten_next9_reg_1669;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar_flatten8_reg_897 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_1588))) begin
        indvar_flatten_reg_863 <= indvar_flatten_next_reg_1592;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_863 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_1081_p2))) begin
        indvar_reg_886 <= indvar_next_fu_1121_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_reg_886 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665))) begin
        INPUT_IMAGE_addr_1_reg_1717 <= image02_sum7_cast_fu_1384_p1;
        tmp_49_reg_1723 <= grp_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588))) begin
        INPUT_IMAGE_addr_reg_1645 <= image02_sum_cast_fu_1212_p1;
        tmp_45_reg_1651 <= tmp_45_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter12_tmp_45_t_reg_1631 <= tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter13_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter12_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter14_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter13_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter15_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter14_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter16_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter15_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter17_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter16_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter18_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter17_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter19_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter18_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter20_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter19_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter20_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 <= ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter2_indvar_mid2_reg_1597 <= ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter2_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter3_indvar_mid2_reg_1597 <= ap_pipeline_reg_pp0_iter2_indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter3_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter4_indvar_mid2_reg_1597 <= ap_pipeline_reg_pp0_iter3_indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter4_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter3_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter5_indvar_mid2_reg_1597 <= ap_pipeline_reg_pp0_iter4_indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter5_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter4_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597 <= ap_pipeline_reg_pp0_iter5_indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter5_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597 <= ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602 <= ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1588 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1588;
        tmp_38_reg_1615 <= tmp_38_fu_1164_p2;
        tmp_40_reg_1655 <= grp_fu_1181_p2;
        tmp_45_t_reg_1631 <= {{grp_fu_1539_p2[ap_const_lv32_14 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588 <= exitcond_flatten_reg_1588;
        ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597 <= indvar_mid2_reg_1597;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602 <= tmp_mid2_v_v_reg_1602;
        exitcond_flatten_reg_1588 <= exitcond_flatten_fu_1081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) begin
        ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter9_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter12_tmp_52_t_reg_1708 <= tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter13_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter12_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717 <= INPUT_IMAGE_addr_1_reg_1717;
        ap_pipeline_reg_pp1_iter14_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter13_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter15_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter14_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter16_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter15_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter17_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter16_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter18_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter17_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter19_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter18_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter20_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter19_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter20_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 <= ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708;
        ap_pipeline_reg_pp1_iter2_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter2_indvar1_mid2_reg_1674 <= ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter2_p_sum2_cast_mid2_v_v_s_reg_1679 <= ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679;
        ap_pipeline_reg_pp1_iter3_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter2_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter3_indvar1_mid2_reg_1674 <= ap_pipeline_reg_pp1_iter2_indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter3_p_sum2_cast_mid2_v_v_s_reg_1679 <= ap_pipeline_reg_pp1_iter2_p_sum2_cast_mid2_v_v_s_reg_1679;
        ap_pipeline_reg_pp1_iter4_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter3_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter4_indvar1_mid2_reg_1674 <= ap_pipeline_reg_pp1_iter3_indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter4_p_sum2_cast_mid2_v_v_s_reg_1679 <= ap_pipeline_reg_pp1_iter3_p_sum2_cast_mid2_v_v_s_reg_1679;
        ap_pipeline_reg_pp1_iter5_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter4_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter5_indvar1_mid2_reg_1674 <= ap_pipeline_reg_pp1_iter4_indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter5_p_sum2_cast_mid2_v_v_s_reg_1679 <= ap_pipeline_reg_pp1_iter4_p_sum2_cast_mid2_v_v_s_reg_1679;
        ap_pipeline_reg_pp1_iter6_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter5_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674 <= ap_pipeline_reg_pp1_iter5_indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679 <= ap_pipeline_reg_pp1_iter5_p_sum2_cast_mid2_v_v_s_reg_1679;
        ap_pipeline_reg_pp1_iter7_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter6_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674 <= ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679 <= ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679;
        ap_pipeline_reg_pp1_iter8_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter7_exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter9_exitcond_flatten1_reg_1665 <= ap_pipeline_reg_pp1_iter8_exitcond_flatten1_reg_1665;
        tmp_43_reg_1697 <= tmp_43_fu_1348_p2;
        tmp_52_t_reg_1708 <= {{grp_fu_1546_p2[ap_const_lv32_14 : ap_const_lv32_10]}};
        tmp_s_reg_1732 <= grp_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665 <= exitcond_flatten1_reg_1665;
        ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674 <= indvar1_mid2_reg_1674;
        ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679 <= p_sum2_cast_mid2_v_v_s_reg_1679;
        exitcond_flatten1_reg_1665 <= exitcond_flatten1_fu_1257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 <= tmp_i_reg_1748;
        tmp_i_reg_1748 <= tmp_i_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp2_iter2_tmp_i_reg_1748 <= ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
        ap_pipeline_reg_pp2_iter3_normalized0_V_load_reg_1782 <= normalized0_V_load_reg_1782;
        ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748 <= ap_pipeline_reg_pp2_iter2_tmp_i_reg_1748;
        ap_pipeline_reg_pp2_iter3_weights_load_reg_1787 <= weights_load_reg_1787;
        ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748 <= ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748;
        ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748 <= ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748;
        ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748 <= ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        i_3_reg_1752 <= i_3_fu_1458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == exitcond_flatten1_fu_1257_p2))) begin
        indvar1_mid2_reg_1674 <= indvar1_mid2_fu_1275_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        indvar_flatten_next9_reg_1669 <= indvar_flatten_next9_fu_1263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_1592 <= indvar_flatten_next_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == exitcond_flatten_fu_1081_p2))) begin
        indvar_mid2_reg_1597 <= indvar_mid2_fu_1099_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748)) begin
        normalized0_V_load_reg_1782 <= normalized0_V_q0;
        normalized1_V_load_reg_1792 <= normalized1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_normalizeHisto0_fu_1019_ap_done) | (1'b0 == grp_normalizeHisto1_fu_1026_ap_done)))) begin
        offset_assign_cast_reg_1742[28 : 4] <= offset_assign_cast_fu_1448_p1[28 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588))) begin
        p_sum1_cast_mid2_v_reg_1635 <= p_sum1_cast_mid2_v_fu_1199_p2;
        tmp_reg_1640 <= grp_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665))) begin
        p_sum2_cast_mid2_v_v_2_reg_1712 <= grp_fu_1312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten1_fu_1257_p2))) begin
        p_sum2_cast_mid2_v_v_s_reg_1679 <= p_sum2_cast_mid2_v_v_s_fu_1289_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748)) begin
        r_V_1_reg_1822 <= grp_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter22) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) | ((1'b1 == ap_enable_reg_pp1_iter22) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))))) begin
        reg_1033 <= INPUT_IMAGE_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        specs_load_reg_1570 <= specs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp3_cast_reg_1660 <= tmp3_cast_fu_1253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i_fu_1452_p2))) begin
        tmp7_reg_1757 <= tmp7_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_35_cast_reg_1582 <= tmp_35_cast_fu_1077_p1;
        tmp_cast_reg_1576 <= tmp_cast_fu_1073_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter6) & (1'b0 == ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748))) begin
        tmp_44_reg_1827 <= grp_fu_1553_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b0 == ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665))) begin
        tmp_50_reg_1728 <= tmp_50_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_1081_p2))) begin
        tmp_mid2_v_v_reg_1602 <= tmp_mid2_v_v_fu_1113_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748) & (1'b1 == ap_enable_reg_pp2_iter2))) begin
        weights_load_1_reg_1797 <= weights_q1;
        weights_load_reg_1787 <= weights_q0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_INPUT_IMAGE_ARREADY)) begin
        if ((ap_condition_1757 == 1'b1)) begin
            INPUT_IMAGE_ARADDR = ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717;
        end else if ((ap_condition_1744 == 1'b1)) begin
            INPUT_IMAGE_ARADDR = INPUT_IMAGE_addr_reg_1645;
        end else begin
            INPUT_IMAGE_ARADDR = 'bx;
        end
    end else begin
        INPUT_IMAGE_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)) & (1'b0 == ap_reg_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_reg_ioackin_INPUT_IMAGE_ARREADY) & ~((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        INPUT_IMAGE_ARVALID = 1'b1;
    end else begin
        INPUT_IMAGE_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter22) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))) | ((1'b1 == ap_enable_reg_pp1_iter22) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)))))) begin
        INPUT_IMAGE_RREADY = 1'b1;
    end else begin
        INPUT_IMAGE_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0)) | ((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728)))) begin
        INPUT_IMAGE_blk_n_AR = m_axi_INPUT_IMAGE_ARREADY;
    end else begin
        INPUT_IMAGE_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter22) | (1'b1 == ap_enable_reg_pp1_iter22))) begin
        INPUT_IMAGE_blk_n_R = m_axi_INPUT_IMAGE_RVALID;
    end else begin
        INPUT_IMAGE_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_INPUT_IMAGE_ARREADY)) begin
        ap_sig_ioackin_INPUT_IMAGE_ARREADY = INPUT_IMAGE_ARREADY;
    end else begin
        ap_sig_ioackin_INPUT_IMAGE_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        descriptor0_V_address0 = grp_normalizeHisto0_fu_1019_descriptor_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor0_V_address0 = grp_computeHistogram0_fu_955_descriptor_V_address0;
    end else begin
        descriptor0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        descriptor0_V_ce0 = grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor0_V_ce0 = grp_computeHistogram0_fu_955_descriptor_V_ce0;
    end else begin
        descriptor0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor0_V_ce1 = grp_computeHistogram0_fu_955_descriptor_V_ce1;
    end else begin
        descriptor0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor0_V_we0 = grp_computeHistogram0_fu_955_descriptor_V_we0;
    end else begin
        descriptor0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor0_V_we1 = grp_computeHistogram0_fu_955_descriptor_V_we1;
    end else begin
        descriptor0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        descriptor1_V_address0 = grp_normalizeHisto1_fu_1026_descriptor_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor1_V_address0 = grp_computeHistogram1_fu_987_descriptor_V_address0;
    end else begin
        descriptor1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        descriptor1_V_ce0 = grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor1_V_ce0 = grp_computeHistogram1_fu_987_descriptor_V_ce0;
    end else begin
        descriptor1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor1_V_ce1 = grp_computeHistogram1_fu_987_descriptor_V_ce1;
    end else begin
        descriptor1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor1_V_we0 = grp_computeHistogram1_fu_987_descriptor_V_we0;
    end else begin
        descriptor1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        descriptor1_V_we1 = grp_computeHistogram1_fu_987_descriptor_V_we1;
    end else begin
        descriptor1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1127_ce = 1'b1;
    end else begin
        grp_fu_1127_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1173_ce = 1'b1;
    end else begin
        grp_fu_1173_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1181_ce = 1'b1;
    end else begin
        grp_fu_1181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1303_ce = 1'b1;
    end else begin
        grp_fu_1303_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1312_ce = 1'b1;
    end else begin
        grp_fu_1312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1357_ce = 1'b1;
    end else begin
        grp_fu_1357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1539_ce = 1'b1;
    end else begin
        grp_fu_1539_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))))) begin
        grp_fu_1546_ce = 1'b1;
    end else begin
        grp_fu_1546_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten1_reg_1665))) begin
        i4_phi_fu_913_p4 = p_sum2_cast_mid2_v_v_s_reg_1679;
    end else begin
        i4_phi_fu_913_p4 = i4_reg_909;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i_reg_1748) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        i_i_phi_fu_947_p4 = i_3_reg_1752;
    end else begin
        i_i_phi_fu_947_p4 = i_i_reg_943;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_1588))) begin
        i_phi_fu_879_p4 = tmp_mid2_v_v_reg_1602;
    end else begin
        i_phi_fu_879_p4 = i_reg_875;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_0_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_0_address0 = grp_computeHistogram0_fu_955_image_buffer_0_address0;
    end else begin
        image_buffer0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_0_ce0 = grp_computeHistogram0_fu_955_image_buffer_0_ce0;
    end else begin
        image_buffer0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_0))) begin
        image_buffer0_0_we0 = 1'b1;
    end else begin
        image_buffer0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_10_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_10_address0 = grp_computeHistogram0_fu_955_image_buffer_10_address0;
    end else begin
        image_buffer0_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_10_ce0 = grp_computeHistogram0_fu_955_image_buffer_10_ce0;
    end else begin
        image_buffer0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_10_ce1 = grp_computeHistogram0_fu_955_image_buffer_10_ce1;
    end else begin
        image_buffer0_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_A))) begin
        image_buffer0_10_we0 = 1'b1;
    end else begin
        image_buffer0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_11_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_11_address0 = grp_computeHistogram0_fu_955_image_buffer_11_address0;
    end else begin
        image_buffer0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_11_ce0 = grp_computeHistogram0_fu_955_image_buffer_11_ce0;
    end else begin
        image_buffer0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_11_ce1 = grp_computeHistogram0_fu_955_image_buffer_11_ce1;
    end else begin
        image_buffer0_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_B))) begin
        image_buffer0_11_we0 = 1'b1;
    end else begin
        image_buffer0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_12_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_12_address0 = grp_computeHistogram0_fu_955_image_buffer_12_address0;
    end else begin
        image_buffer0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_12_ce0 = grp_computeHistogram0_fu_955_image_buffer_12_ce0;
    end else begin
        image_buffer0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_12_ce1 = grp_computeHistogram0_fu_955_image_buffer_12_ce1;
    end else begin
        image_buffer0_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_C))) begin
        image_buffer0_12_we0 = 1'b1;
    end else begin
        image_buffer0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_13_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_13_address0 = grp_computeHistogram0_fu_955_image_buffer_13_address0;
    end else begin
        image_buffer0_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_13_ce0 = grp_computeHistogram0_fu_955_image_buffer_13_ce0;
    end else begin
        image_buffer0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_13_ce1 = grp_computeHistogram0_fu_955_image_buffer_13_ce1;
    end else begin
        image_buffer0_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_D))) begin
        image_buffer0_13_we0 = 1'b1;
    end else begin
        image_buffer0_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_14_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_14_address0 = grp_computeHistogram0_fu_955_image_buffer_14_address0;
    end else begin
        image_buffer0_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_14_ce0 = grp_computeHistogram0_fu_955_image_buffer_14_ce0;
    end else begin
        image_buffer0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_14_ce1 = grp_computeHistogram0_fu_955_image_buffer_14_ce1;
    end else begin
        image_buffer0_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_E))) begin
        image_buffer0_14_we0 = 1'b1;
    end else begin
        image_buffer0_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_15_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_15_address0 = grp_computeHistogram0_fu_955_image_buffer_15_address0;
    end else begin
        image_buffer0_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_15_ce0 = grp_computeHistogram0_fu_955_image_buffer_15_ce0;
    end else begin
        image_buffer0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_15_ce1 = grp_computeHistogram0_fu_955_image_buffer_15_ce1;
    end else begin
        image_buffer0_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_F))) begin
        image_buffer0_15_we0 = 1'b1;
    end else begin
        image_buffer0_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_16_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_16_address0 = grp_computeHistogram0_fu_955_image_buffer_16_address0;
    end else begin
        image_buffer0_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_16_ce0 = grp_computeHistogram0_fu_955_image_buffer_16_ce0;
    end else begin
        image_buffer0_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_16_ce1 = grp_computeHistogram0_fu_955_image_buffer_16_ce1;
    end else begin
        image_buffer0_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_10))) begin
        image_buffer0_16_we0 = 1'b1;
    end else begin
        image_buffer0_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_17_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_17_address0 = grp_computeHistogram0_fu_955_image_buffer_17_address0;
    end else begin
        image_buffer0_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_17_ce0 = grp_computeHistogram0_fu_955_image_buffer_17_ce0;
    end else begin
        image_buffer0_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_0) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_1) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_2) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_3) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_4) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_5) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_6) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_7) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_8) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_9) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_A) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_B) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_C) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_D) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_E) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_F) & ~(ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_10))) begin
        image_buffer0_17_we0 = 1'b1;
    end else begin
        image_buffer0_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_1_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_1_address0 = grp_computeHistogram0_fu_955_image_buffer_1_address0;
    end else begin
        image_buffer0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_1_ce0 = grp_computeHistogram0_fu_955_image_buffer_1_ce0;
    end else begin
        image_buffer0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_1_ce1 = grp_computeHistogram0_fu_955_image_buffer_1_ce1;
    end else begin
        image_buffer0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_1))) begin
        image_buffer0_1_we0 = 1'b1;
    end else begin
        image_buffer0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_2_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_2_address0 = grp_computeHistogram0_fu_955_image_buffer_2_address0;
    end else begin
        image_buffer0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_2_ce0 = grp_computeHistogram0_fu_955_image_buffer_2_ce0;
    end else begin
        image_buffer0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_2_ce1 = grp_computeHistogram0_fu_955_image_buffer_2_ce1;
    end else begin
        image_buffer0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_2))) begin
        image_buffer0_2_we0 = 1'b1;
    end else begin
        image_buffer0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_3_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_3_address0 = grp_computeHistogram0_fu_955_image_buffer_3_address0;
    end else begin
        image_buffer0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_3_ce0 = grp_computeHistogram0_fu_955_image_buffer_3_ce0;
    end else begin
        image_buffer0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_3_ce1 = grp_computeHistogram0_fu_955_image_buffer_3_ce1;
    end else begin
        image_buffer0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_3))) begin
        image_buffer0_3_we0 = 1'b1;
    end else begin
        image_buffer0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_4_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_4_address0 = grp_computeHistogram0_fu_955_image_buffer_4_address0;
    end else begin
        image_buffer0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_4_ce0 = grp_computeHistogram0_fu_955_image_buffer_4_ce0;
    end else begin
        image_buffer0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_4_ce1 = grp_computeHistogram0_fu_955_image_buffer_4_ce1;
    end else begin
        image_buffer0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_4))) begin
        image_buffer0_4_we0 = 1'b1;
    end else begin
        image_buffer0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_5_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_5_address0 = grp_computeHistogram0_fu_955_image_buffer_5_address0;
    end else begin
        image_buffer0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_5_ce0 = grp_computeHistogram0_fu_955_image_buffer_5_ce0;
    end else begin
        image_buffer0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_5_ce1 = grp_computeHistogram0_fu_955_image_buffer_5_ce1;
    end else begin
        image_buffer0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_5))) begin
        image_buffer0_5_we0 = 1'b1;
    end else begin
        image_buffer0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_6_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_6_address0 = grp_computeHistogram0_fu_955_image_buffer_6_address0;
    end else begin
        image_buffer0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_6_ce0 = grp_computeHistogram0_fu_955_image_buffer_6_ce0;
    end else begin
        image_buffer0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_6_ce1 = grp_computeHistogram0_fu_955_image_buffer_6_ce1;
    end else begin
        image_buffer0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_6))) begin
        image_buffer0_6_we0 = 1'b1;
    end else begin
        image_buffer0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_7_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_7_address0 = grp_computeHistogram0_fu_955_image_buffer_7_address0;
    end else begin
        image_buffer0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_7_ce0 = grp_computeHistogram0_fu_955_image_buffer_7_ce0;
    end else begin
        image_buffer0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_7_ce1 = grp_computeHistogram0_fu_955_image_buffer_7_ce1;
    end else begin
        image_buffer0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_7))) begin
        image_buffer0_7_we0 = 1'b1;
    end else begin
        image_buffer0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_8_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_8_address0 = grp_computeHistogram0_fu_955_image_buffer_8_address0;
    end else begin
        image_buffer0_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_8_ce0 = grp_computeHistogram0_fu_955_image_buffer_8_ce0;
    end else begin
        image_buffer0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_8_ce1 = grp_computeHistogram0_fu_955_image_buffer_8_ce1;
    end else begin
        image_buffer0_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_8))) begin
        image_buffer0_8_we0 = 1'b1;
    end else begin
        image_buffer0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter23)) begin
        image_buffer0_9_address0 = tmp_41_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_9_address0 = grp_computeHistogram0_fu_955_image_buffer_9_address0;
    end else begin
        image_buffer0_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        image_buffer0_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_9_ce0 = grp_computeHistogram0_fu_955_image_buffer_9_ce0;
    end else begin
        image_buffer0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer0_9_ce1 = grp_computeHistogram0_fu_955_image_buffer_9_ce1;
    end else begin
        image_buffer0_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & (ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 == ap_const_lv5_9))) begin
        image_buffer0_9_we0 = 1'b1;
    end else begin
        image_buffer0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_0_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_0_address0 = grp_computeHistogram1_fu_987_image_buffer_0_address0;
    end else begin
        image_buffer1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_0_ce0 = grp_computeHistogram1_fu_987_image_buffer_0_ce0;
    end else begin
        image_buffer1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_0))) begin
        image_buffer1_0_we0 = 1'b1;
    end else begin
        image_buffer1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_10_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_10_address0 = grp_computeHistogram1_fu_987_image_buffer_10_address0;
    end else begin
        image_buffer1_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_10_ce0 = grp_computeHistogram1_fu_987_image_buffer_10_ce0;
    end else begin
        image_buffer1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_10_ce1 = grp_computeHistogram1_fu_987_image_buffer_10_ce1;
    end else begin
        image_buffer1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_A))) begin
        image_buffer1_10_we0 = 1'b1;
    end else begin
        image_buffer1_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_11_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_11_address0 = grp_computeHistogram1_fu_987_image_buffer_11_address0;
    end else begin
        image_buffer1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_11_ce0 = grp_computeHistogram1_fu_987_image_buffer_11_ce0;
    end else begin
        image_buffer1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_11_ce1 = grp_computeHistogram1_fu_987_image_buffer_11_ce1;
    end else begin
        image_buffer1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_B))) begin
        image_buffer1_11_we0 = 1'b1;
    end else begin
        image_buffer1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_12_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_12_address0 = grp_computeHistogram1_fu_987_image_buffer_12_address0;
    end else begin
        image_buffer1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_12_ce0 = grp_computeHistogram1_fu_987_image_buffer_12_ce0;
    end else begin
        image_buffer1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_12_ce1 = grp_computeHistogram1_fu_987_image_buffer_12_ce1;
    end else begin
        image_buffer1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_C))) begin
        image_buffer1_12_we0 = 1'b1;
    end else begin
        image_buffer1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_13_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_13_address0 = grp_computeHistogram1_fu_987_image_buffer_13_address0;
    end else begin
        image_buffer1_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_13_ce0 = grp_computeHistogram1_fu_987_image_buffer_13_ce0;
    end else begin
        image_buffer1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_13_ce1 = grp_computeHistogram1_fu_987_image_buffer_13_ce1;
    end else begin
        image_buffer1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_D))) begin
        image_buffer1_13_we0 = 1'b1;
    end else begin
        image_buffer1_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_14_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_14_address0 = grp_computeHistogram1_fu_987_image_buffer_14_address0;
    end else begin
        image_buffer1_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_14_ce0 = grp_computeHistogram1_fu_987_image_buffer_14_ce0;
    end else begin
        image_buffer1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_14_ce1 = grp_computeHistogram1_fu_987_image_buffer_14_ce1;
    end else begin
        image_buffer1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_E))) begin
        image_buffer1_14_we0 = 1'b1;
    end else begin
        image_buffer1_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_15_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_15_address0 = grp_computeHistogram1_fu_987_image_buffer_15_address0;
    end else begin
        image_buffer1_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_15_ce0 = grp_computeHistogram1_fu_987_image_buffer_15_ce0;
    end else begin
        image_buffer1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_15_ce1 = grp_computeHistogram1_fu_987_image_buffer_15_ce1;
    end else begin
        image_buffer1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_F))) begin
        image_buffer1_15_we0 = 1'b1;
    end else begin
        image_buffer1_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_16_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_16_address0 = grp_computeHistogram1_fu_987_image_buffer_16_address0;
    end else begin
        image_buffer1_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_16_ce0 = grp_computeHistogram1_fu_987_image_buffer_16_ce0;
    end else begin
        image_buffer1_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_16_ce1 = grp_computeHistogram1_fu_987_image_buffer_16_ce1;
    end else begin
        image_buffer1_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_10))) begin
        image_buffer1_16_we0 = 1'b1;
    end else begin
        image_buffer1_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_17_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_17_address0 = grp_computeHistogram1_fu_987_image_buffer_17_address0;
    end else begin
        image_buffer1_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_17_ce0 = grp_computeHistogram1_fu_987_image_buffer_17_ce0;
    end else begin
        image_buffer1_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_0) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_1) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_2) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_3) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_4) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_5) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_6) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_7) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_8) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_9) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_A) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_B) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_C) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_D) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_E) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_F) & ~(ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_10))) begin
        image_buffer1_17_we0 = 1'b1;
    end else begin
        image_buffer1_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_1_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_1_address0 = grp_computeHistogram1_fu_987_image_buffer_1_address0;
    end else begin
        image_buffer1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_1_ce0 = grp_computeHistogram1_fu_987_image_buffer_1_ce0;
    end else begin
        image_buffer1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_1_ce1 = grp_computeHistogram1_fu_987_image_buffer_1_ce1;
    end else begin
        image_buffer1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_1))) begin
        image_buffer1_1_we0 = 1'b1;
    end else begin
        image_buffer1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_2_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_2_address0 = grp_computeHistogram1_fu_987_image_buffer_2_address0;
    end else begin
        image_buffer1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_2_ce0 = grp_computeHistogram1_fu_987_image_buffer_2_ce0;
    end else begin
        image_buffer1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_2_ce1 = grp_computeHistogram1_fu_987_image_buffer_2_ce1;
    end else begin
        image_buffer1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_2))) begin
        image_buffer1_2_we0 = 1'b1;
    end else begin
        image_buffer1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_3_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_3_address0 = grp_computeHistogram1_fu_987_image_buffer_3_address0;
    end else begin
        image_buffer1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_3_ce0 = grp_computeHistogram1_fu_987_image_buffer_3_ce0;
    end else begin
        image_buffer1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_3_ce1 = grp_computeHistogram1_fu_987_image_buffer_3_ce1;
    end else begin
        image_buffer1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_3))) begin
        image_buffer1_3_we0 = 1'b1;
    end else begin
        image_buffer1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_4_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_4_address0 = grp_computeHistogram1_fu_987_image_buffer_4_address0;
    end else begin
        image_buffer1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_4_ce0 = grp_computeHistogram1_fu_987_image_buffer_4_ce0;
    end else begin
        image_buffer1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_4_ce1 = grp_computeHistogram1_fu_987_image_buffer_4_ce1;
    end else begin
        image_buffer1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_4))) begin
        image_buffer1_4_we0 = 1'b1;
    end else begin
        image_buffer1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_5_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_5_address0 = grp_computeHistogram1_fu_987_image_buffer_5_address0;
    end else begin
        image_buffer1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_5_ce0 = grp_computeHistogram1_fu_987_image_buffer_5_ce0;
    end else begin
        image_buffer1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_5_ce1 = grp_computeHistogram1_fu_987_image_buffer_5_ce1;
    end else begin
        image_buffer1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_5))) begin
        image_buffer1_5_we0 = 1'b1;
    end else begin
        image_buffer1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_6_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_6_address0 = grp_computeHistogram1_fu_987_image_buffer_6_address0;
    end else begin
        image_buffer1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_6_ce0 = grp_computeHistogram1_fu_987_image_buffer_6_ce0;
    end else begin
        image_buffer1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_6_ce1 = grp_computeHistogram1_fu_987_image_buffer_6_ce1;
    end else begin
        image_buffer1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_6))) begin
        image_buffer1_6_we0 = 1'b1;
    end else begin
        image_buffer1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_7_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_7_address0 = grp_computeHistogram1_fu_987_image_buffer_7_address0;
    end else begin
        image_buffer1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_7_ce0 = grp_computeHistogram1_fu_987_image_buffer_7_ce0;
    end else begin
        image_buffer1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_7_ce1 = grp_computeHistogram1_fu_987_image_buffer_7_ce1;
    end else begin
        image_buffer1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_7))) begin
        image_buffer1_7_we0 = 1'b1;
    end else begin
        image_buffer1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_8_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_8_address0 = grp_computeHistogram1_fu_987_image_buffer_8_address0;
    end else begin
        image_buffer1_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_8_ce0 = grp_computeHistogram1_fu_987_image_buffer_8_ce0;
    end else begin
        image_buffer1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_8_ce1 = grp_computeHistogram1_fu_987_image_buffer_8_ce1;
    end else begin
        image_buffer1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_8))) begin
        image_buffer1_8_we0 = 1'b1;
    end else begin
        image_buffer1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp1_iter23)) begin
        image_buffer1_9_address0 = tmp_46_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_9_address0 = grp_computeHistogram1_fu_987_image_buffer_9_address0;
    end else begin
        image_buffer1_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23))) begin
        image_buffer1_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_9_ce0 = grp_computeHistogram1_fu_987_image_buffer_9_ce0;
    end else begin
        image_buffer1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        image_buffer1_9_ce1 = grp_computeHistogram1_fu_987_image_buffer_9_ce1;
    end else begin
        image_buffer1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & (ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 == ap_const_lv5_9))) begin
        image_buffer1_9_we0 = 1'b1;
    end else begin
        image_buffer1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten1_reg_1665))) begin
        indvar_flatten8_phi_fu_901_p4 = indvar_flatten_next9_reg_1669;
    end else begin
        indvar_flatten8_phi_fu_901_p4 = indvar_flatten8_reg_897;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_flatten_reg_1588))) begin
        indvar_flatten_phi_fu_867_p4 = indvar_flatten_next_reg_1592;
    end else begin
        indvar_flatten_phi_fu_867_p4 = indvar_flatten_reg_863;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        normalized0_V_ce0 = 1'b1;
    end else begin
        normalized0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        normalized0_V_ce1 = grp_normalizeHisto0_fu_1019_normalized_V_ce1;
    end else begin
        normalized0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        normalized0_V_we1 = grp_normalizeHisto0_fu_1019_normalized_V_we1;
    end else begin
        normalized0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        normalized1_V_ce0 = 1'b1;
    end else begin
        normalized1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        normalized1_V_ce1 = grp_normalizeHisto1_fu_1026_normalized_V_ce1;
    end else begin
        normalized1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        normalized1_V_we1 = grp_normalizeHisto1_fu_1026_normalized_V_we1;
    end else begin
        normalized1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        specs_address0 = ap_const_lv64_3;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        specs_address0 = ap_const_lv64_2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        specs_address0 = ap_const_lv64_0;
    end else if ((ap_CS_fsm_state1 == 1'b1)) begin
        specs_address0 = ap_const_lv64_1;
    end else begin
        specs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state65))) begin
        specs_ce0 = 1'b1;
    end else begin
        specs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        specs_we0 = 1'b1;
    end else begin
        specs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        sum0_address0 = grp_normalizeHisto0_fu_1019_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sum0_address0 = grp_computeHistogram0_fu_955_sum_address0;
    end else begin
        sum0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        sum0_ce0 = grp_normalizeHisto0_fu_1019_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sum0_ce0 = grp_computeHistogram0_fu_955_sum_ce0;
    end else begin
        sum0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sum0_ce1 = grp_computeHistogram0_fu_955_sum_ce1;
    end else begin
        sum0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sum0_we0 = grp_computeHistogram0_fu_955_sum_we0;
    end else begin
        sum0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sum0_we1 = grp_computeHistogram0_fu_955_sum_we1;
    end else begin
        sum0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        sum1_address0 = grp_normalizeHisto1_fu_1026_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sum1_address0 = grp_computeHistogram1_fu_987_sum_address0;
    end else begin
        sum1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        sum1_ce0 = grp_normalizeHisto1_fu_1026_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        sum1_ce0 = grp_computeHistogram1_fu_987_sum_ce0;
    end else begin
        sum1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sum1_ce1 = grp_computeHistogram1_fu_987_sum_ce1;
    end else begin
        sum1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sum1_we0 = grp_computeHistogram1_fu_987_sum_we0;
    end else begin
        sum1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        sum1_we1 = grp_computeHistogram1_fu_987_sum_we1;
    end else begin
        sum1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        weights_ce0 = 1'b1;
    end else begin
        weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        weights_ce1 = 1'b1;
    end else begin
        weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~(~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & ~(1'b1 == ap_enable_reg_pp0_iter22)) & ~(~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1081_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter23) & ~(1'b1 == ap_enable_reg_pp0_iter22)) | (~(((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1081_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~(~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & ~(1'b1 == ap_enable_reg_pp1_iter22)) & ~(~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond_flatten1_fu_1257_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter23) & ~(1'b1 == ap_enable_reg_pp1_iter22)) | (~(((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & (1'b0 == ap_sig_ioackin_INPUT_IMAGE_ARREADY)) | ((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0))) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond_flatten1_fu_1257_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (~((1'b0 == grp_computeHistogram0_fu_955_ap_done) | (1'b0 == grp_computeHistogram1_fu_987_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (~((1'b0 == grp_normalizeHisto0_fu_1019_ap_done) | (1'b0 == grp_normalizeHisto1_fu_1026_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp2_iter7) & ~(1'b1 == ap_enable_reg_pp2_iter6)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == tmp_i_fu_1452_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == tmp_i_fu_1452_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state53 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state54 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state55 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state56 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state65 = ap_CS_fsm[ap_const_lv32_B];

always @ (*) begin
    ap_condition_1744 = ((1'b1 == ap_enable_reg_pp0_iter15) & ~(tmp_45_reg_1651 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter22) & (INPUT_IMAGE_RVALID == 1'b0)));
end

always @ (*) begin
    ap_condition_1757 = ((1'b1 == ap_enable_reg_pp1_iter15) & ~(1'b0 == tmp_50_reg_1728) & ~((1'b1 == ap_enable_reg_pp1_iter22) & (INPUT_IMAGE_RVALID == 1'b0)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_1269_p2 = ((indvar1_reg_920 == ap_const_lv6_22) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1257_p2 = ((indvar_flatten8_phi_fu_901_p4 == ap_const_lv10_264) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1081_p2 = ((indvar_flatten_phi_fu_867_p4 == ap_const_lv10_264) ? 1'b1 : 1'b0);

assign exitcond_fu_1093_p2 = ((indvar_reg_886 == ap_const_lv6_22) ? 1'b1 : 1'b0);

assign grp_computeHistogram0_fu_955_ap_start = ap_reg_grp_computeHistogram0_fu_955_ap_start;

assign grp_computeHistogram1_fu_987_ap_start = ap_reg_grp_computeHistogram1_fu_987_ap_start;

assign grp_fu_1127_p1 = ap_const_lv10_22;

assign grp_fu_1173_p1 = grp_fu_1173_p10;

assign grp_fu_1173_p10 = ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602;

assign grp_fu_1181_p1 = ap_const_lv10_22;

assign grp_fu_1303_p1 = ap_const_lv10_22;

assign grp_fu_1312_p1 = grp_fu_1312_p10;

assign grp_fu_1312_p10 = ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679;

assign grp_fu_1357_p1 = ap_const_lv10_22;

assign grp_fu_1539_p0 = grp_fu_1539_p00;

assign grp_fu_1539_p00 = tmp_38_reg_1615;

assign grp_fu_1539_p1 = ap_const_lv22_788;

assign grp_fu_1546_p0 = grp_fu_1546_p00;

assign grp_fu_1546_p00 = tmp_43_reg_1697;

assign grp_fu_1546_p1 = ap_const_lv22_788;

assign grp_normalizeHisto0_fu_1019_ap_start = ap_reg_grp_normalizeHisto0_fu_1019_ap_start;

assign grp_normalizeHisto1_fu_1026_ap_start = ap_reg_grp_normalizeHisto1_fu_1026_ap_start;

assign i_1_fu_1283_p2 = (i4_phi_fu_913_p4 + ap_const_lv5_1);

assign i_3_fu_1458_p2 = (i_i_phi_fu_947_p4 + ap_const_lv7_1);

assign i_i_cast9_fu_1474_p1 = i_i_reg_943;

assign i_i_cast_fu_1464_p1 = i_i_phi_fu_947_p4;

assign i_s_fu_1107_p2 = (i_phi_fu_879_p4 + ap_const_lv5_1);

assign image02_sum7_cast_fu_1384_p1 = $signed(image02_sum7_fu_1379_p2);

assign image02_sum7_fu_1379_p2 = ($signed(p_sum2_cast_mid2_v_fu_1374_p2) + $signed(tmp_cast_reg_1576));

assign image02_sum_cast_fu_1212_p1 = $signed(image02_sum_fu_1207_p2);

assign image02_sum_fu_1207_p2 = ($signed(p_sum1_cast_mid2_cast_fu_1204_p1) + $signed(tmp_cast_reg_1576));

assign indvar1_cast_fu_1335_p1 = ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674;

assign indvar1_mid2_fu_1275_p3 = ((exitcond1_fu_1269_p2[0:0] === 1'b1) ? ap_const_lv6_0 : indvar1_reg_920);

assign indvar_cast_fu_1151_p1 = ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597;

assign indvar_flatten_next9_fu_1263_p2 = (indvar_flatten8_phi_fu_901_p4 + ap_const_lv10_1);

assign indvar_flatten_next_fu_1087_p2 = (indvar_flatten_phi_fu_867_p4 + ap_const_lv10_1);

assign indvar_mid2_fu_1099_p3 = ((exitcond_fu_1093_p2[0:0] === 1'b1) ? ap_const_lv6_0 : indvar_reg_886);

assign indvar_next1_fu_1297_p2 = (indvar1_mid2_fu_1275_p3 + ap_const_lv6_1);

assign indvar_next_fu_1121_p2 = (indvar_mid2_fu_1099_p3 + ap_const_lv6_1);

assign normalized0_V_address0 = tmp_1_i_fu_1478_p1;

assign normalized1_V_address0 = tmp_1_i_fu_1478_p1;

assign offset_assign_cast_fu_1448_p1 = tmp_42_fu_1438_p4;

assign p_cast_cast_fu_1525_p1 = tmp_44_reg_1827;

assign p_shl4_cast_mid2_fu_1147_p1 = p_shl4_cast_mid2_v_fu_1140_p3;

assign p_shl4_cast_mid2_v_fu_1140_p3 = {{ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602}, {1'b0}};

assign p_shl5_mid2_fu_1317_p3 = {{ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679}, {ap_const_lv5_0}};

assign p_shl6_cast_mid2_fu_1331_p1 = p_shl6_cast_mid2_v_fu_1324_p3;

assign p_shl6_cast_mid2_v_fu_1324_p3 = {{ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679}, {1'b0}};

assign p_shl_mid2_fu_1133_p3 = {{ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602}, {ap_const_lv5_0}};

assign p_sum1_cast_mid2_cast_fu_1204_p1 = $signed(p_sum1_cast_mid2_v_reg_1635);

assign p_sum1_cast_mid2_v_fu_1199_p2 = ($signed(tmp_35_cast_reg_1582) + $signed(p_sum1_cast_mid2_v_v_fu_1195_p1));

assign p_sum1_cast_mid2_v_v_fu_1195_p1 = $signed(grp_fu_1173_p2);

assign p_sum2_cast_mid2_v_fu_1374_p2 = ($signed(tmp3_cast_reg_1660) + $signed(p_sum2_cast_mid2_v_v_fu_1371_p1));

assign p_sum2_cast_mid2_v_v_fu_1371_p1 = $signed(p_sum2_cast_mid2_v_v_2_reg_1712);

assign p_sum2_cast_mid2_v_v_s_fu_1289_p3 = ((exitcond1_fu_1269_p2[0:0] === 1'b1) ? i_1_fu_1283_p2 : i4_phi_fu_913_p4);

assign specs_d0 = $signed(classify_0_reg_931);

assign sum_fu_1528_p2 = ($signed(classify_0_reg_931) + $signed(p_cast_cast_fu_1525_p1));

assign tmp2_cast_fu_1160_p1 = tmp2_fu_1154_p2;

assign tmp2_fu_1154_p2 = (p_shl4_cast_mid2_fu_1147_p1 + indvar_cast_fu_1151_p1);

assign tmp3_cast_fu_1253_p1 = $signed(tmp3_fu_1248_p2);

assign tmp3_fu_1248_p2 = ($signed(tmp_35_cast_reg_1582) + $signed(ap_const_lv33_21));

assign tmp6_cast_fu_1344_p1 = tmp6_fu_1338_p2;

assign tmp6_fu_1338_p2 = (p_shl6_cast_mid2_fu_1331_p1 + indvar1_cast_fu_1335_p1);

assign tmp7_cast_fu_1494_p1 = tmp7_reg_1757;

assign tmp7_fu_1468_p2 = (i_i_cast_fu_1464_p1 + ap_const_lv8_48);

assign tmp_1_i_fu_1478_p1 = i_i_reg_943;

assign tmp_2_i_fu_1484_p2 = (offset_assign_cast_reg_1742 + i_i_cast9_fu_1474_p1);

assign tmp_34_fu_1432_p2 = (tmp_48_fu_1426_p2 + tmp_47_fu_1420_p2);

assign tmp_35_cast_fu_1077_p1 = $signed(specs_q0);

assign tmp_38_fu_1164_p2 = (tmp2_cast_fu_1160_p1 + p_shl_mid2_fu_1133_p3);

assign tmp_3_i_fu_1489_p1 = tmp_2_i_fu_1484_p2;

assign tmp_41_fu_1227_p1 = tmp_40_reg_1655;

assign tmp_42_fu_1438_p4 = {{tmp_34_fu_1432_p2[ap_const_lv32_1F : ap_const_lv32_3]}};

assign tmp_43_fu_1348_p2 = (tmp6_cast_fu_1344_p1 + p_shl5_mid2_fu_1317_p3);

assign tmp_45_fu_1222_p2 = ((tmp_reg_1640 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_46_fu_1399_p1 = tmp_s_reg_1732;

assign tmp_47_fu_1420_p2 = specs_q0 << ap_const_lv32_A;

assign tmp_48_fu_1426_p2 = specs_q0 << ap_const_lv32_7;

assign tmp_50_fu_1394_p2 = ((tmp_49_reg_1723 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_8_i_fu_1497_p2 = (tmp7_cast_fu_1494_p1 + offset_assign_cast_reg_1742);

assign tmp_9_i_fu_1502_p1 = tmp_8_i_fu_1497_p2;

assign tmp_cast_fu_1073_p1 = $signed(image0);

assign tmp_i_fu_1452_p2 = ((i_i_phi_fu_947_p4 == ap_const_lv7_48) ? 1'b1 : 1'b0);

assign tmp_mid2_v_v_fu_1113_p3 = ((exitcond_fu_1093_p2[0:0] === 1'b1) ? i_s_fu_1107_p2 : i_phi_fu_879_p4);

assign weights_address0 = tmp_3_i_fu_1489_p1;

assign weights_address1 = tmp_9_i_fu_1502_p1;

always @ (posedge ap_clk) begin
    offset_assign_cast_reg_1742[3:0] <= 4'b0000;
    offset_assign_cast_reg_1742[29] <= 1'b0;
end

endmodule //hog
