
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 2.25

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_data1[23]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_data1[23]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
     1    0.00    0.05    0.29    0.29 ^ read_data1[23]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         net59 (net)
                  0.05    0.00    0.29 ^ output59/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    0.36 ^ output59/X (sky130_fd_sc_hd__clkbuf_1)
                                         read_data1[23] (net)
                  0.02    0.00    0.36 ^ read_data1[23] (out)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_en (input port clocked by core_clock)
Endpoint: registers[28][6]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ write_en (in)
                                         write_en (net)
                  0.00    0.00    0.20 ^ input43/A (sky130_fd_sc_hd__buf_2)
     4    0.03    0.16    0.17    0.37 ^ input43/X (sky130_fd_sc_hd__buf_2)
                                         net43 (net)
                  0.16    0.00    0.38 ^ _4275_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.08    0.46 v _4275_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1125_ (net)
                  0.06    0.00    0.46 v _4276_/C (sky130_fd_sc_hd__or3_1)
     1    0.01    0.10    0.35    0.81 v _4276_/X (sky130_fd_sc_hd__or3_1)
                                         _1126_ (net)
                  0.10    0.00    0.81 v _4277_/A (sky130_fd_sc_hd__buf_8)
     7    0.09    0.08    0.19    1.00 v _4277_/X (sky130_fd_sc_hd__buf_8)
                                         _1127_ (net)
                  0.08    0.01    1.01 v _4278_/A (sky130_fd_sc_hd__buf_16)
    10    0.11    0.07    0.18    1.19 v _4278_/X (sky130_fd_sc_hd__buf_16)
                                         _1128_ (net)
                  0.08    0.00    1.20 v _4316_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.22    1.46    1.13    2.33 ^ _4316_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0011_ (net)
                  1.46    0.01    2.34 ^ registers[28][6]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.34   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ registers[28][6]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.41    4.59   library setup time
                                  4.59   data required time
-----------------------------------------------------------------------------
                                  4.59   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_en (input port clocked by core_clock)
Endpoint: registers[28][6]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ write_en (in)
                                         write_en (net)
                  0.00    0.00    0.20 ^ input43/A (sky130_fd_sc_hd__buf_2)
     4    0.03    0.16    0.17    0.37 ^ input43/X (sky130_fd_sc_hd__buf_2)
                                         net43 (net)
                  0.16    0.00    0.38 ^ _4275_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.08    0.46 v _4275_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1125_ (net)
                  0.06    0.00    0.46 v _4276_/C (sky130_fd_sc_hd__or3_1)
     1    0.01    0.10    0.35    0.81 v _4276_/X (sky130_fd_sc_hd__or3_1)
                                         _1126_ (net)
                  0.10    0.00    0.81 v _4277_/A (sky130_fd_sc_hd__buf_8)
     7    0.09    0.08    0.19    1.00 v _4277_/X (sky130_fd_sc_hd__buf_8)
                                         _1127_ (net)
                  0.08    0.01    1.01 v _4278_/A (sky130_fd_sc_hd__buf_16)
    10    0.11    0.07    0.18    1.19 v _4278_/X (sky130_fd_sc_hd__buf_16)
                                         _1128_ (net)
                  0.08    0.00    1.20 v _4316_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.22    1.46    1.13    2.33 ^ _4316_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0011_ (net)
                  1.46    0.01    2.34 ^ registers[28][6]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.34   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ registers[28][6]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.41    4.59   library setup time
                                  4.59   data required time
-----------------------------------------------------------------------------
                                  4.59   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.029101500287652016

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0195

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.0006660253857262433

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0030

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[9][17]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[17]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ registers[9][17]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.41    0.41 v registers[9][17]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.55    0.96 v _4543_/X (sky130_fd_sc_hd__mux4_1)
   0.21    1.17 ^ _4545_/Y (sky130_fd_sc_hd__mux2i_2)
   0.28    1.45 ^ _4549_/X (sky130_fd_sc_hd__a221o_2)
   0.08    1.53 v _4550_/Y (sky130_fd_sc_hd__a31oi_2)
   0.00    1.53 v read_data1[17]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           1.53   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ read_data1[17]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.29    4.71   library setup time
           4.71   data required time
---------------------------------------------------------
           4.71   data required time
          -1.53   data arrival time
---------------------------------------------------------
           3.18   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: registers[23][14]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[14]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ registers[23][14]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.31    0.31 ^ registers[23][14]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.21    0.52 ^ _4480_/X (sky130_fd_sc_hd__mux4_1)
   0.07    0.59 v _4484_/Y (sky130_fd_sc_hd__o21ai_0)
   0.16    0.75 ^ _4499_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.75 ^ read_data1[14]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ read_data1[14]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.13   -0.13   library hold time
          -0.13   data required time
---------------------------------------------------------
          -0.13   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.88   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.3415

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
2.2514

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
96.152039

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-02   1.99e-04   1.04e-08   1.09e-02  79.2%
Combinational          1.24e-03   1.63e-03   1.27e-08   2.87e-03  20.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.20e-02   1.83e-03   2.32e-08   1.38e-02 100.0%
                          86.8%      13.2%       0.0%
