INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:16:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.603ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 3.558ns (57.079%)  route 2.675ns (42.921%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2193, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X9Y53          FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[21]/Q
                         net (fo=1, routed)           0.419     1.143    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[20]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.043     1.186 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32/O
                         net (fo=1, routed)           0.088     1.273    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.043     1.316 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28/O
                         net (fo=1, routed)           0.167     1.484    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.043     1.527 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.527    mulf1/operator/RoundingAdder/S[0]
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.778 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.827 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.827    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.876 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.876    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.925 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     1.925    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.974 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.974    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.023 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.023    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.168 f  mulf1/operator/RoundingAdder/minusOp_carry_i_9__0/O[3]
                         net (fo=3, routed)           0.431     2.599    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X10Y62         LUT4 (Prop_lut4_I1_O)        0.120     2.719 f  mulf1/operator/RoundingAdder/g0_b2__47_i_11/O
                         net (fo=1, routed)           0.181     2.900    mulf1/operator/RoundingAdder/g0_b2__47_i_11_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.943 f  mulf1/operator/RoundingAdder/g0_b2__47_i_10/O
                         net (fo=33, routed)          0.119     3.062    mulf1/operator/RoundingAdder/g0_b2__47_i_10_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.043     3.105 r  mulf1/operator/RoundingAdder/Mfull_c0_i_24/O
                         net (fo=4, routed)           0.228     3.333    mulf1/operator/RoundingAdder/Mfull_c0_i_24_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I1_O)        0.043     3.376 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.283     3.660    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.043     3.703 r  mulf1/operator/RoundingAdder/Mfull_c0_i_16__0/O
                         net (fo=1, routed)           0.283     3.986    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[1]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[1]_P[1])
                                                      2.280     6.266 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[1]
                         net (fo=1, routed)           0.476     6.741    mulf2/operator/SignificandMultiplication/bh7_w1_0_c0
    SLICE_X11Y60         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2193, unset)         0.483     3.183    mulf2/operator/SignificandMultiplication/clk
    SLICE_X11Y60         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.009     3.138    mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 -3.603    




