--------------------------------------------------------------------------------
Release 8.2i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

C:\Xilinx\bin\nt\trce.exe -ise D:/AzMemari/Az4/Az4.ise -intstyle ise -e 3 -l 3
-s 5 -xml Main Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,speed:             xc3s400,-5 (PRODUCTION 1.38 2006-05-03)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
f           |    2.473(R)|    0.940(R)|clk_BUFGP         |   0.000|
l1          |    0.340(R)|    1.621(R)|clk_BUFGP         |   0.000|
l2          |    0.661(R)|    1.835(R)|clk_BUFGP         |   0.000|
s1<0>       |    3.363(R)|    0.639(R)|clk_BUFGP         |   0.000|
s1<1>       |    3.664(R)|    0.688(R)|clk_BUFGP         |   0.000|
s2<0>       |    3.571(R)|    0.333(R)|clk_BUFGP         |   0.000|
s2<1>       |    4.662(R)|   -0.055(R)|clk_BUFGP         |   0.000|
x<0>        |    3.674(R)|    0.139(R)|clk_BUFGP         |   0.000|
x<1>        |    3.178(R)|    0.532(R)|clk_BUFGP         |   0.000|
x<2>        |    3.683(R)|    0.375(R)|clk_BUFGP         |   0.000|
x<3>        |    3.984(R)|    0.215(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z1<0>       |   13.524(R)|clk_BUFGP         |   0.000|
z1<1>       |   13.299(R)|clk_BUFGP         |   0.000|
z1<2>       |   13.079(R)|clk_BUFGP         |   0.000|
z1<3>       |   12.987(R)|clk_BUFGP         |   0.000|
z1<4>       |   13.009(R)|clk_BUFGP         |   0.000|
z1<5>       |   13.295(R)|clk_BUFGP         |   0.000|
z1<6>       |   12.916(R)|clk_BUFGP         |   0.000|
z2<0>       |   13.136(R)|clk_BUFGP         |   0.000|
z2<1>       |   13.222(R)|clk_BUFGP         |   0.000|
z2<2>       |   13.132(R)|clk_BUFGP         |   0.000|
z2<3>       |   13.497(R)|clk_BUFGP         |   0.000|
z2<4>       |   13.283(R)|clk_BUFGP         |   0.000|
z2<5>       |   13.577(R)|clk_BUFGP         |   0.000|
z2<6>       |   14.195(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.519|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 03 20:14:48 2019
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 108 MB



