Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 18 17:01:49 2018
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 189 register/latch pins with no clock driven by root clock pin: acd_inst/control/pipe_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 410 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.364        0.000                      0                  873        0.118        0.000                      0                  873        0.480        0.000                       0                   911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.364        0.000                      0                  840        0.118        0.000                      0                  840        0.480        0.000                       0                   907  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.369        0.000                      0                   33        0.564        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 acd_inst/adc/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/cnv_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.535ns (28.040%)  route 1.373ns (71.960%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 0.054 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.210    -2.924    acd_inst/adc/clk_out1
    SLICE_X29Y67         FDRE                                         r  acd_inst/adc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.341    -2.583 r  acd_inst/adc/count_reg[5]/Q
                         net (fo=8, routed)           0.609    -1.974    acd_inst/adc/count_reg_n_0_[5]
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.097    -1.877 f  acd_inst/adc/cnv_i_4/O
                         net (fo=3, routed)           0.309    -1.568    acd_inst/adc/cnv_i_4_n_0
    SLICE_X28Y68         LUT4 (Prop_lut4_I3_O)        0.097    -1.471 r  acd_inst/adc/cnv_i_1/O
                         net (fo=1, routed)           0.455    -1.016    acd_inst/adc/n_cnv
    SLICE_X28Y68         FDRE                                         r  acd_inst/adc/cnv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.112     0.054    acd_inst/adc/clk_out1
    SLICE_X28Y68         FDRE                                         r  acd_inst/adc/cnv_reg/C
                         clock pessimism             -0.502    -0.448    
                         clock uncertainty           -0.054    -0.502    
    SLICE_X28Y68         FDRE (Setup_fdre_C_CE)      -0.150    -0.652    acd_inst/adc/cnv_reg
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 1.349ns (66.002%)  route 0.695ns (33.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.453ns = ( 0.047 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.202    -2.932    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y74         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.341    -2.591 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.400    -2.191    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -1.682 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.682    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.593 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.007    -1.586    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    -1.413 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.288    -1.125    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/diagonal_c_out_1
    SLICE_X41Y75         LUT2 (Prop_lut2_I1_O)        0.237    -0.888 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/i_no_async_controls.output[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.888    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister/D0_out
    SLICE_X41Y75         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.105     0.047    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister/CLK
    SLICE_X41Y75         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.517    -0.470    
                         clock uncertainty           -0.054    -0.524    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)        0.030    -0.494    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc_2_ctrl_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.313ns (21.107%)  route 1.170ns (78.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 0.054 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 r  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.170    -1.448    acd_inst/reset
    SLICE_X30Y65         FDRE                                         r  acd_inst/adc_2_ctrl_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.112     0.054    acd_inst/clk_out1
    SLICE_X30Y65         FDRE                                         r  acd_inst/adc_2_ctrl_reg[7]/C
                         clock pessimism             -0.517    -0.463    
                         clock uncertainty           -0.054    -0.517    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.491    -1.008    acd_inst/adc_2_ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.423ns (71.114%)  route 0.578ns (28.886%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.455ns = ( 0.045 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.206    -2.928    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y70         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/Q
                         net (fo=2, routed)           0.571    -2.016    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    -1.524 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.524    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.435 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.435    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.346 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.007    -1.339    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.250 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.250    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.161 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.161    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.927 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.927    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[23]
    SLICE_X35Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.103     0.045    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism             -0.517    -0.472    
                         clock uncertainty           -0.054    -0.526    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.056    -0.470    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 1.419ns (71.056%)  route 0.578ns (28.944%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.455ns = ( 0.045 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.206    -2.928    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y70         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/Q
                         net (fo=2, routed)           0.571    -2.016    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    -1.524 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.524    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][11]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.435 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.435    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][15]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.346 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.007    -1.339    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.250 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.250    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.161 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.161    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.931 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.931    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[21]
    SLICE_X35Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.103     0.045    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism             -0.517    -0.472    
                         clock uncertainty           -0.054    -0.526    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.056    -0.470    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.238ns (61.749%)  route 0.767ns (38.251%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.201    -2.933    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y75         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.341    -2.592 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]/Q
                         net (fo=1, routed)           0.760    -1.832    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.097    -1.735 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][7]_i_2/O
                         net (fo=1, routed)           0.000    -1.735    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][7]_i_2_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    -1.436 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.436    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][7]_i_1_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.347 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.007    -1.340    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][11]_i_1_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.251 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.251    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.162 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.162    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.928 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.928    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[19]
    SLICE_X31Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.106     0.048    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]/C
                         clock pessimism             -0.517    -0.469    
                         clock uncertainty           -0.054    -0.523    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.056    -0.467    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.234ns (61.672%)  route 0.767ns (38.328%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.201    -2.933    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y75         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.341    -2.592 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]/Q
                         net (fo=1, routed)           0.760    -1.832    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][3]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.097    -1.735 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][7]_i_2/O
                         net (fo=1, routed)           0.000    -1.735    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][7]_i_2_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    -1.436 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.436    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][7]_i_1_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.347 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.007    -1.340    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][11]_i_1_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.251 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.251    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.162 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.162    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.932 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.932    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[17]
    SLICE_X31Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.106     0.048    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X31Y77         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][21]/C
                         clock pessimism             -0.517    -0.469    
                         clock uncertainty           -0.054    -0.523    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.056    -0.467    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 acd_inst/dac/dac_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.632ns (31.574%)  route 1.370ns (68.426%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.208    -2.926    acd_inst/dac/clk_out1
    SLICE_X29Y69         FDCE                                         r  acd_inst/dac/dac_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.341    -2.585 r  acd_inst/dac/dac_done_reg/Q
                         net (fo=4, routed)           0.625    -1.960    acd_inst/adc/dac_done_reg
    SLICE_X28Y68         LUT4 (Prop_lut4_I1_O)        0.097    -1.863 f  acd_inst/adc/cnv_i_3/O
                         net (fo=4, routed)           0.516    -1.347    acd_inst/adc/cnv_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.097    -1.250 r  acd_inst/adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.229    -1.021    acd_inst/adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X30Y68         LUT4 (Prop_lut4_I3_O)        0.097    -0.924 r  acd_inst/adc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.924    acd_inst/adc/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.110     0.052    acd_inst/adc/clk_out1
    SLICE_X30Y68         FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.069    -0.450    acd_inst/adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 acd_inst/dac/dac_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.632ns (31.621%)  route 1.367ns (68.379%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.208    -2.926    acd_inst/dac/clk_out1
    SLICE_X29Y69         FDCE                                         r  acd_inst/dac/dac_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.341    -2.585 r  acd_inst/dac/dac_done_reg/Q
                         net (fo=4, routed)           0.625    -1.960    acd_inst/adc/dac_done_reg
    SLICE_X28Y68         LUT4 (Prop_lut4_I1_O)        0.097    -1.863 f  acd_inst/adc/cnv_i_3/O
                         net (fo=4, routed)           0.516    -1.347    acd_inst/adc/cnv_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.097    -1.250 r  acd_inst/adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.226    -1.024    acd_inst/adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X30Y68         LUT4 (Prop_lut4_I3_O)        0.097    -0.927 r  acd_inst/adc/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.927    acd_inst/adc/FSM_sequential_state[0]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.110     0.052    acd_inst/adc/clk_out1
    SLICE_X30Y68         FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.070    -0.449    acd_inst/adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 acd_inst/dac/dac_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.632ns (31.621%)  route 1.367ns (68.379%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.208    -2.926    acd_inst/dac/clk_out1
    SLICE_X29Y69         FDCE                                         r  acd_inst/dac/dac_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.341    -2.585 r  acd_inst/dac/dac_done_reg/Q
                         net (fo=4, routed)           0.625    -1.960    acd_inst/adc/dac_done_reg
    SLICE_X28Y68         LUT4 (Prop_lut4_I1_O)        0.097    -1.863 f  acd_inst/adc/cnv_i_3/O
                         net (fo=4, routed)           0.516    -1.347    acd_inst/adc/cnv_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I1_O)        0.097    -1.250 r  acd_inst/adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.226    -1.024    acd_inst/adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X30Y68         LUT4 (Prop_lut4_I3_O)        0.097    -0.927 r  acd_inst/adc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.927    acd_inst/adc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.110     0.052    acd_inst/adc/clk_out1
    SLICE_X30Y68         FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.072    -0.447    acd_inst/adc/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y78         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.607    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[3]
    SLICE_X41Y78         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.817    -0.762    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X41Y78         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.041    -0.803    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.078    -0.725    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.550    -0.802    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[7]
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.818    -0.761    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.078    -0.724    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.555    -0.797    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.601    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[2]
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.756    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.041    -0.797    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.076    -0.721    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.550    -0.802    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[6]
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.818    -0.761    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.076    -0.726    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.555    -0.797    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.601    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[0]
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.756    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.041    -0.797    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.075    -0.722    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.555    -0.797    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y65         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.601    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[4]
    SLICE_X33Y65         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.757    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X33Y65         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.040    -0.797    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.075    -0.722    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.546    -0.806    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y76         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/Q
                         net (fo=1, routed)           0.055    -0.610    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[20]
    SLICE_X35Y76         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.811    -0.767    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X35Y76         FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[24]/C
                         clock pessimism             -0.039    -0.806    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.075    -0.731    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.546    -0.806    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y74         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.610    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/D[4]
    SLICE_X37Y74         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.811    -0.767    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/CLK
    SLICE_X37Y74         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.039    -0.806    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.075    -0.731    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.550    -0.802    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[3].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/D[4]
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.818    -0.761    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/CLK
    SLICE_X41Y79         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.075    -0.727    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.555    -0.797    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.601    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[1]
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.756    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X33Y64         FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.041    -0.797    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.071    -0.726    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X30Y68    acd_inst/adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X30Y68    acd_inst/adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X30Y68    acd_inst/adc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X32Y68    acd_inst/adc/aclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X32Y67    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X34Y65    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X32Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][4]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X32Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X34Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X34Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y69    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y69    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y75    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y75    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][11]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X34Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y64    acd_inst/adc/fdata_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X34Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y65    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X32Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X32Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X32Y66    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.313ns (19.109%)  route 1.325ns (80.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.442ns = ( 0.058 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.325    -1.293    acd_inst/control/reset
    SLICE_X33Y60         FDCE                                         f  acd_inst/control/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.116     0.058    acd_inst/control/clk_out1
    SLICE_X33Y60         FDCE                                         r  acd_inst/control/count_reg[0]/C
                         clock pessimism             -0.517    -0.459    
                         clock uncertainty           -0.054    -0.513    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.411    -0.924    acd_inst/control/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.313ns (19.109%)  route 1.325ns (80.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.442ns = ( 0.058 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.325    -1.293    acd_inst/control/reset
    SLICE_X33Y60         FDCE                                         f  acd_inst/control/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.116     0.058    acd_inst/control/clk_out1
    SLICE_X33Y60         FDCE                                         r  acd_inst/control/count_reg[1]/C
                         clock pessimism             -0.517    -0.459    
                         clock uncertainty           -0.054    -0.513    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.411    -0.924    acd_inst/control/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.313ns (19.136%)  route 1.323ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.443ns = ( 0.057 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.323    -1.295    acd_inst/control/reset
    SLICE_X32Y61         FDCE                                         f  acd_inst/control/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.115     0.057    acd_inst/control/clk_out1
    SLICE_X32Y61         FDCE                                         r  acd_inst/control/count_reg[7]/C
                         clock pessimism             -0.517    -0.460    
                         clock uncertainty           -0.054    -0.514    
    SLICE_X32Y61         FDCE (Recov_fdce_C_CLR)     -0.411    -0.925    acd_inst/control/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.313ns (19.174%)  route 1.319ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.443ns = ( 0.057 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.319    -1.299    acd_inst/control/reset
    SLICE_X33Y61         FDCE                                         f  acd_inst/control/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.115     0.057    acd_inst/control/clk_out1
    SLICE_X33Y61         FDCE                                         r  acd_inst/control/count_reg[3]/C
                         clock pessimism             -0.517    -0.460    
                         clock uncertainty           -0.054    -0.514    
    SLICE_X33Y61         FDCE (Recov_fdce_C_CLR)     -0.411    -0.925    acd_inst/control/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.313ns (20.450%)  route 1.218ns (79.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.443ns = ( 0.057 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.218    -1.400    acd_inst/control/reset
    SLICE_X33Y62         FDCE                                         f  acd_inst/control/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.115     0.057    acd_inst/control/clk_out1
    SLICE_X33Y62         FDCE                                         r  acd_inst/control/count_reg[4]/C
                         clock pessimism             -0.517    -0.460    
                         clock uncertainty           -0.054    -0.514    
    SLICE_X33Y62         FDCE (Recov_fdce_C_CLR)     -0.411    -0.925    acd_inst/control/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.313ns (20.450%)  route 1.218ns (79.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.443ns = ( 0.057 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.218    -1.400    acd_inst/control/reset
    SLICE_X33Y62         FDCE                                         f  acd_inst/control/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.115     0.057    acd_inst/control/clk_out1
    SLICE_X33Y62         FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.517    -0.460    
                         clock uncertainty           -0.054    -0.514    
    SLICE_X33Y62         FDCE (Recov_fdce_C_CLR)     -0.411    -0.925    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.313ns (20.450%)  route 1.218ns (79.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.443ns = ( 0.057 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.218    -1.400    acd_inst/control/reset
    SLICE_X33Y62         FDCE                                         f  acd_inst/control/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.115     0.057    acd_inst/control/clk_out1
    SLICE_X33Y62         FDCE                                         r  acd_inst/control/count_reg[6]/C
                         clock pessimism             -0.517    -0.460    
                         clock uncertainty           -0.054    -0.514    
    SLICE_X33Y62         FDCE (Recov_fdce_C_CLR)     -0.411    -0.925    acd_inst/control/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.313ns (21.497%)  route 1.143ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 0.054 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.143    -1.475    acd_inst/control/reset
    SLICE_X30Y66         FDCE                                         f  acd_inst/control/ADC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.112     0.054    acd_inst/control/clk_out1
    SLICE_X30Y66         FDCE                                         r  acd_inst/control/ADC_reg[1]/C
                         clock pessimism             -0.517    -0.463    
                         clock uncertainty           -0.054    -0.517    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.345    -0.862    acd_inst/control/ADC_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.313ns (21.497%)  route 1.143ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 0.054 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.143    -1.475    acd_inst/control/reset
    SLICE_X30Y66         FDCE                                         f  acd_inst/control/ADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.112     0.054    acd_inst/control/clk_out1
    SLICE_X30Y66         FDCE                                         r  acd_inst/control/ADC_reg[3]/C
                         clock pessimism             -0.517    -0.463    
                         clock uncertainty           -0.054    -0.517    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.345    -0.862    acd_inst/control/ADC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.313ns (23.520%)  route 1.018ns (76.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.445ns = ( 0.055 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.203    -2.931    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.313    -2.618 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         1.018    -1.600    acd_inst/control/reset
    SLICE_X35Y60         FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         1.113     0.055    acd_inst/control/clk_out1
    SLICE_X35Y60         FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517    -0.462    
                         clock uncertainty           -0.054    -0.516    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.411    -0.927    acd_inst/control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/wr_i_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.354%)  route 0.323ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.323    -0.351    acd_inst/control/reset
    SLICE_X33Y71         FDCE                                         f  acd_inst/control/wr_i_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/control/clk_out1
    SLICE_X33Y71         FDCE                                         r  acd_inst/control/wr_i_en_reg/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.146    -0.916    acd_inst/control/wr_i_en_reg
  -------------------------------------------------------------------
                         required time                          0.916    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.775%)  route 0.389ns (75.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.389    -0.286    acd_inst/dac/reset
    SLICE_X34Y70         FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/dac/clk_out1
    SLICE_X34Y70         FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.121    -0.891    acd_inst/dac/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.775%)  route 0.389ns (75.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.389    -0.286    acd_inst/dac/reset
    SLICE_X34Y70         FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/dac/clk_out1
    SLICE_X34Y70         FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.121    -0.891    acd_inst/dac/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.775%)  route 0.389ns (75.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.389    -0.286    acd_inst/dac/reset
    SLICE_X34Y70         FDCE                                         f  acd_inst/dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/dac/clk_out1
    SLICE_X34Y70         FDCE                                         r  acd_inst/dac/count_reg[0]/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.121    -0.891    acd_inst/dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.283%)  route 0.378ns (74.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.378    -0.297    acd_inst/control/reset
    SLICE_X32Y64         FDCE                                         f  acd_inst/control/ADC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.756    acd_inst/control/clk_out1
    SLICE_X32Y64         FDCE                                         r  acd_inst/control/ADC_reg[0]/C
                         clock pessimism             -0.007    -0.763    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.146    -0.909    acd_inst/control/ADC_reg[0]
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.283%)  route 0.378ns (74.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.378    -0.297    acd_inst/control/reset
    SLICE_X32Y64         FDCE                                         f  acd_inst/control/ADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.756    acd_inst/control/clk_out1
    SLICE_X32Y64         FDCE                                         r  acd_inst/control/ADC_reg[2]/C
                         clock pessimism             -0.007    -0.763    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.146    -0.909    acd_inst/control/ADC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.283%)  route 0.378ns (74.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.378    -0.297    acd_inst/control/reset
    SLICE_X32Y64         FDCE                                         f  acd_inst/control/ADC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.822    -0.756    acd_inst/control/clk_out1
    SLICE_X32Y64         FDCE                                         r  acd_inst/control/ADC_reg[6]/C
                         clock pessimism             -0.007    -0.763    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.146    -0.909    acd_inst/control/ADC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.775%)  route 0.389ns (75.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.389    -0.286    acd_inst/dac/reset
    SLICE_X35Y70         FDCE                                         f  acd_inst/dac/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/dac/clk_out1
    SLICE_X35Y70         FDCE                                         r  acd_inst/dac/count_reg[1]/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.146    -0.916    acd_inst/dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.916    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.775%)  route 0.389ns (75.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.389    -0.286    acd_inst/dac/reset
    SLICE_X35Y70         FDCE                                         f  acd_inst/dac/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/dac/clk_out1
    SLICE_X35Y70         FDCE                                         r  acd_inst/dac/count_reg[2]/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.146    -0.916    acd_inst/dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.916    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.775%)  route 0.389ns (75.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.549    -0.803    debounce_inst2/clk_out1
    SLICE_X31Y77         FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.675 f  debounce_inst2/PB_state_reg/Q
                         net (fo=269, routed)         0.389    -0.286    acd_inst/dac/reset
    SLICE_X35Y70         FDCE                                         f  acd_inst/dac/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=906, routed)         0.816    -0.763    acd_inst/dac/clk_out1
    SLICE_X35Y70         FDCE                                         r  acd_inst/dac/count_reg[3]/C
                         clock pessimism             -0.007    -0.770    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.146    -0.916    acd_inst/dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.916    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.630    





