# MIPS_CPU_Project
A System Verilog implementation of a Five Stage Pipelined, MIPS processor
![alt text](https://github.com/jjlehner/MIPS_CPU_Project/blob/main/MIPS-1.jpg)
