

================================================================
== Vivado HLS Report for 'HTA1024_theta'
================================================================
* Date:           Sun Jul 29 01:44:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HTA1024_0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 5  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 6  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 18 19 }
  Pipeline-1 : II = 2, D = 2, States = { 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	27  / (tmp & !tmp_72)
	28  / (tmp & tmp_72)
4 --> 
	5  / (tmp_6)
	26  / (!tmp_6)
5 --> 
	6  / (!tmp_15)
	14  / (tmp_15)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_25)
	10  / (tmp_25)
9 --> 
	10  / true
10 --> 
	8  / (!tmp_25 & tmp_60)
	11  / (tmp_25) | (!tmp_60)
11 --> 
	12  / (!tmp_114)
	21  / (tmp_114)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	20  / (!tmp_26)
	19  / (tmp_26)
19 --> 
	18  / true
20 --> 
	21  / true
21 --> 
	22  / (tmp_15 & tmp_56)
	24  / (!tmp_15)
	25  / (tmp_15 & !tmp_56)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	26  / true
25 --> 
	26  / true
26 --> 
27 --> 
	29  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (!tmp_20 & !tmp_84)
	32  / (!tmp_20 & tmp_84)
	26  / (tmp_20)
31 --> 
	36  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	40  / (tmp_109)
	37  / (!tmp_109)
37 --> 
	39  / (!tmp_75)
	38  / (tmp_75)
38 --> 
	37  / true
39 --> 
	26  / true
40 --> 
	41  / true
41 --> 
	26  / (tmp_81)
	42  / (!tmp_81)
42 --> 
	41  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmd = alloca i8, align 1"   --->   Operation 43 'alloca' 'cmd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA1024_0/solution1/top.cc:133]   --->   Operation 44 'wait' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "store volatile i8 0, i8* %cmd, align 1" [HTA1024_0/solution1/top.cc:137]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !288"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !292"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !296"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !300"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @HTA1024_theta_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i64]* @buddy_tree_V_0, [8 x i64]* @buddy_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [HTA1024_0/solution1/top.cc:119]   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_addr, i32* %alloc_free_target, i8* %alloc_cmd, [6 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:124]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str, [1 x i8]* @p_str, [12 x i8]* @p_str13, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:128]   --->   Operation 53 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [HTA1024_0/solution1/top.cc:131]   --->   Operation 54 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:132]   --->   Operation 55 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [HTA1024_0/solution1/top.cc:138]   --->   Operation 56 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:139]   --->   Operation 57 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)" [HTA1024_0/solution1/top.cc:140]   --->   Operation 58 'read' 'alloc_cmd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "store volatile i8 %alloc_cmd_read, i8* %cmd, align 1" [HTA1024_0/solution1/top.cc:140]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)" [HTA1024_0/solution1/top.cc:141]   --->   Operation 60 'read' 'alloc_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%size_V = trunc i32 %alloc_size_read to i16" [HTA1024_0/solution1/top.cc:141]   --->   Operation 61 'trunc' 'size_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)" [HTA1024_0/solution1/top.cc:142]   --->   Operation 62 'read' 'alloc_free_target_re' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%free_target_V = trunc i32 %alloc_free_target_re to i16" [HTA1024_0/solution1/top.cc:142]   --->   Operation 63 'trunc' 'free_target_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_size_V = add i16 -1, %size_V" [HTA1024_0/solution1/top.cc:143]   --->   Operation 64 'add' 'tmp_size_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_9 = call i16 @llvm.part.select.i16(i16 %tmp_size_V, i32 15, i32 0) nounwind" [HTA1024_0/solution1/top.cc:144]   --->   Operation 65 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_2)" [HTA1024_0/solution1/top.cc:145]   --->   Operation 66 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cmd_load = load volatile i8* %cmd, align 1"   --->   Operation 67 'load' 'cmd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %cmd_load, 2" [HTA1024_0/solution1/top.cc:157]   --->   Operation 68 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %24" [HTA1024_0/solution1/top.cc:157]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [HTA1024_0/solution1/top.cc:160]   --->   Operation 70 'specregionbegin' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:161]   --->   Operation 71 'specprotocol' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %size_V, 1" [HTA1024_0/solution1/top.cc:162]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.19ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %2" [HTA1024_0/solution1/top.cc:162]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 2.19>
ST_3 : Operation 74 [1/1] (2.07ns)   --->   "%p_s = sub i16 0, %p_Result_9" [HTA1024_0/solution1/top.cc:166]   --->   Operation 74 'sub' 'p_s' <Predicate = (tmp & !tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns)   --->   "%p_4 = and i16 %p_Result_9, %p_s" [HTA1024_0/solution1/top.cc:166]   --->   Operation 75 'and' 'p_4' <Predicate = (tmp & !tmp_s)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.19ns)   --->   "switch i16 %p_4, label %._crit_edge [
    i16 -32768, label %17
    i16 2, label %3
    i16 4, label %4
    i16 8, label %5
    i16 16, label %6
    i16 32, label %7
    i16 64, label %8
    i16 128, label %9
    i16 256, label %10
    i16 512, label %11
    i16 1024, label %12
    i16 2048, label %13
    i16 4096, label %14
    i16 8192, label %15
    i16 16384, label %16
  ]" [HTA1024_0/solution1/top.cc:42->HTA1024_0/solution1/top.cc:166]   --->   Operation 76 'switch' <Predicate = (tmp & !tmp_s)> <Delay = 2.19>
ST_3 : Operation 77 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:58->HTA1024_0/solution1/top.cc:166]   --->   Operation 77 'br' <Predicate = (tmp & !tmp_s & p_4 == 16384)> <Delay = 2.19>
ST_3 : Operation 78 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:57->HTA1024_0/solution1/top.cc:166]   --->   Operation 78 'br' <Predicate = (tmp & !tmp_s & p_4 == 8192)> <Delay = 2.19>
ST_3 : Operation 79 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:56->HTA1024_0/solution1/top.cc:166]   --->   Operation 79 'br' <Predicate = (tmp & !tmp_s & p_4 == 4096)> <Delay = 2.19>
ST_3 : Operation 80 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:55->HTA1024_0/solution1/top.cc:166]   --->   Operation 80 'br' <Predicate = (tmp & !tmp_s & p_4 == 2048)> <Delay = 2.19>
ST_3 : Operation 81 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:54->HTA1024_0/solution1/top.cc:166]   --->   Operation 81 'br' <Predicate = (tmp & !tmp_s & p_4 == 1024)> <Delay = 2.19>
ST_3 : Operation 82 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:53->HTA1024_0/solution1/top.cc:166]   --->   Operation 82 'br' <Predicate = (tmp & !tmp_s & p_4 == 512)> <Delay = 2.19>
ST_3 : Operation 83 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:52->HTA1024_0/solution1/top.cc:166]   --->   Operation 83 'br' <Predicate = (tmp & !tmp_s & p_4 == 256)> <Delay = 2.19>
ST_3 : Operation 84 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:51->HTA1024_0/solution1/top.cc:166]   --->   Operation 84 'br' <Predicate = (tmp & !tmp_s & p_4 == 128)> <Delay = 2.19>
ST_3 : Operation 85 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:50->HTA1024_0/solution1/top.cc:166]   --->   Operation 85 'br' <Predicate = (tmp & !tmp_s & p_4 == 64)> <Delay = 2.19>
ST_3 : Operation 86 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:49->HTA1024_0/solution1/top.cc:166]   --->   Operation 86 'br' <Predicate = (tmp & !tmp_s & p_4 == 32)> <Delay = 2.19>
ST_3 : Operation 87 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:48->HTA1024_0/solution1/top.cc:166]   --->   Operation 87 'br' <Predicate = (tmp & !tmp_s & p_4 == 16)> <Delay = 2.19>
ST_3 : Operation 88 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:47->HTA1024_0/solution1/top.cc:166]   --->   Operation 88 'br' <Predicate = (tmp & !tmp_s & p_4 == 8)> <Delay = 2.19>
ST_3 : Operation 89 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:46->HTA1024_0/solution1/top.cc:166]   --->   Operation 89 'br' <Predicate = (tmp & !tmp_s & p_4 == 4)> <Delay = 2.19>
ST_3 : Operation 90 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:45->HTA1024_0/solution1/top.cc:166]   --->   Operation 90 'br' <Predicate = (tmp & !tmp_s & p_4 == 2)> <Delay = 2.19>
ST_3 : Operation 91 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA1024_0/solution1/top.cc:59->HTA1024_0/solution1/top.cc:166]   --->   Operation 91 'br' <Predicate = (tmp & !tmp_s & p_4 == 32768)> <Delay = 2.19>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_5 = phi i4 [ -5, %1 ], [ -4, %3 ], [ -3, %4 ], [ -2, %5 ], [ -1, %6 ], [ 0, %7 ], [ 1, %8 ], [ 2, %9 ], [ 3, %10 ], [ 4, %11 ], [ 5, %12 ], [ 6, %13 ], [ 7, %14 ], [ -8, %15 ], [ -7, %16 ], [ -6, %17 ], [ -5, %2 ]"   --->   Operation 92 'phi' 'p_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i4 %p_5 to i1"   --->   Operation 93 'trunc' 'tmp_72' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%newIndex3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_5, i32 1, i32 3)"   --->   Operation 94 'partselect' 'newIndex3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%newIndex4 = zext i3 %newIndex3 to i64"   --->   Operation 95 'zext' 'newIndex4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %branch9, label %branch8" [HTA1024_0/solution1/top.cc:174]   --->   Operation 96 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA1024_0/solution1/top.cc:174]   --->   Operation 97 'getelementptr' 'buddy_tree_V_0_addr_2' <Predicate = (tmp & !tmp_72)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA1024_0/solution1/top.cc:174]   --->   Operation 98 'load' 'buddy_tree_V_0_load_1' <Predicate = (tmp & !tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA1024_0/solution1/top.cc:174]   --->   Operation 99 'getelementptr' 'buddy_tree_V_1_addr_2' <Predicate = (tmp & tmp_72)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA1024_0/solution1/top.cc:174]   --->   Operation 100 'load' 'buddy_tree_V_1_load_1' <Predicate = (tmp & tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%cmd_load_1 = load volatile i8* %cmd, align 1"   --->   Operation 101 'load' 'cmd_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %cmd_load_1, 3" [HTA1024_0/solution1/top.cc:307]   --->   Operation 102 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %25, label %._crit_edge5398" [HTA1024_0/solution1/top.cc:307]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = zext i16 %free_target_V to i64" [HTA1024_0/solution1/top.cc:311]   --->   Operation 104 'zext' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add_1 = getelementptr [1024 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_7" [HTA1024_0/solution1/top.cc:311]   --->   Operation 105 'getelementptr' 'addr_layer_map_V_add_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA1024_0/solution1/top.cc:311]   --->   Operation 106 'load' 'ans_V' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr = getelementptr [1024 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_7" [HTA1024_0/solution1/top.cc:320]   --->   Operation 107 'getelementptr' 'addr_tree_map_V_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA1024_0/solution1/top.cc:320]   --->   Operation 108 'load' 'addr_tree_map_V_load' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>

State 5 <SV = 4> <Delay = 7.48>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [HTA1024_0/solution1/top.cc:309]   --->   Operation 109 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:310]   --->   Operation 110 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA1024_0/solution1/top.cc:311]   --->   Operation 111 'load' 'ans_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)" [HTA1024_0/solution1/top.cc:318]   --->   Operation 112 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA1024_0/solution1/top.cc:320]   --->   Operation 113 'load' 'addr_tree_map_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%loc1_V_10 = zext i8 %addr_tree_map_V_load to i13" [HTA1024_0/solution1/top.cc:320]   --->   Operation 114 'zext' 'loc1_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%loc1_V_9_cast_cast = zext i8 %addr_tree_map_V_load to i11" [HTA1024_0/solution1/top.cc:318]   --->   Operation 115 'zext' 'loc1_V_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %_ifconv13, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit148_ifconv" [HTA1024_0/solution1/top.cc:318]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%newIndex1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %ans_V, i32 1, i32 3)" [HTA1024_0/solution1/top.cc:311]   --->   Operation 117 'partselect' 'newIndex1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%newIndex2 = zext i3 %newIndex1 to i64" [HTA1024_0/solution1/top.cc:311]   --->   Operation 118 'zext' 'newIndex2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA1024_0/solution1/top.cc:323]   --->   Operation 119 'getelementptr' 'buddy_tree_V_1_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA1024_0/solution1/top.cc:323]   --->   Operation 120 'load' 'buddy_tree_V_1_load' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA1024_0/solution1/top.cc:323]   --->   Operation 121 'getelementptr' 'buddy_tree_V_0_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA1024_0/solution1/top.cc:323]   --->   Operation 122 'load' 'buddy_tree_V_0_load' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%r_V_4 = xor i4 %ans_V, -8" [HTA1024_0/solution1/top.cc:370]   --->   Operation 123 'xor' 'r_V_4' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_19 = zext i4 %r_V_4 to i64" [HTA1024_0/solution1/top.cc:370]   --->   Operation 124 'zext' 'tmp_19' <Predicate = (tmp_15)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_19" [HTA1024_0/solution1/top.cc:370]   --->   Operation 125 'getelementptr' 'shift_constant_V_add_1' <Predicate = (tmp_15)> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA1024_0/solution1/top.cc:370]   --->   Operation 126 'load' 'shift_constant_V_loa_1' <Predicate = (tmp_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 6 <SV = 5> <Delay = 7.98>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %addr_tree_map_V_load to i32" [HTA1024_0/solution1/top.cc:323]   --->   Operation 127 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (3.14ns)   --->   "%op2_assign_9 = shl i32 1, %tmp_9" [HTA1024_0/solution1/top.cc:323]   --->   Operation 128 'shl' 'op2_assign_9' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_V = sext i32 %op2_assign_9 to i64" [HTA1024_0/solution1/top.cc:323]   --->   Operation 129 'sext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i4 %ans_V to i1" [HTA1024_0/solution1/top.cc:311]   --->   Operation 130 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA1024_0/solution1/top.cc:323]   --->   Operation 131 'load' 'buddy_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 132 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA1024_0/solution1/top.cc:323]   --->   Operation 132 'load' 'buddy_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%buddy_tree_V_load_ph = select i1 %tmp_69, i64 %buddy_tree_V_1_load, i64 %buddy_tree_V_0_load" [HTA1024_0/solution1/top.cc:323]   --->   Operation 133 'select' 'buddy_tree_V_load_ph' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_5 = or i64 %buddy_tree_V_load_ph, %tmp_V" [HTA1024_0/solution1/top.cc:323]   --->   Operation 134 'or' 'tmp_5' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %branch25, label %branch24" [HTA1024_0/solution1/top.cc:323]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA1024_0/solution1/top.cc:323]   --->   Operation 136 'getelementptr' 'buddy_tree_V_0_addr_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (3.25ns)   --->   "store i64 %tmp_5, i64* %buddy_tree_V_0_addr_1, align 8" [HTA1024_0/solution1/top.cc:323]   --->   Operation 137 'store' <Predicate = (!tmp_69)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1488285" [HTA1024_0/solution1/top.cc:323]   --->   Operation 138 'br' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA1024_0/solution1/top.cc:323]   --->   Operation 139 'getelementptr' 'buddy_tree_V_1_addr_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (3.25ns)   --->   "store i64 %tmp_5, i64* %buddy_tree_V_1_addr_1, align 8" [HTA1024_0/solution1/top.cc:323]   --->   Operation 140 'store' <Predicate = (tmp_69)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1488285" [HTA1024_0/solution1/top.cc:323]   --->   Operation 141 'br' <Predicate = (tmp_69)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_10 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_10, i32 0, i1 false)" [HTA1024_0/solution1/top.cc:326]   --->   Operation 142 'bitset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_21 = zext i13 %p_Result_10 to i64" [HTA1024_0/solution1/top.cc:327]   --->   Operation 143 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (4.59ns)   --->   "%r_V = lshr i64 %tmp_5, %tmp_21" [HTA1024_0/solution1/top.cc:327]   --->   Operation 144 'lshr' 'r_V' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%rec_bits_V = trunc i64 %r_V to i2" [HTA1024_0/solution1/top.cc:327]   --->   Operation 145 'trunc' 'rec_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit132" [HTA1024_0/solution1/top.cc:329]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.98>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%p_03487_8_in = phi i13 [ %p_Result_10, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1488285 ], [ %p_Result_11, %._crit_edge53999295 ]"   --->   Operation 147 'phi' 'p_03487_8_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%p_03499_1_in = phi i4 [ %ans_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1488285 ], [ %now1_V_1, %._crit_edge53999295 ]"   --->   Operation 148 'phi' 'p_03499_1_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i2 [ %rec_bits_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1488285 ], [ -1, %._crit_edge53999295 ]"   --->   Operation 149 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%loc1_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03487_8_in, i32 1, i32 12)" [HTA1024_0/solution1/top.cc:329]   --->   Operation 150 'partselect' 'loc1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%loc1_V_11 = zext i12 %loc1_V to i13" [HTA1024_0/solution1/top.cc:329]   --->   Operation 151 'zext' 'loc1_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i4 %p_03499_1_in to i1" [HTA1024_0/solution1/top.cc:311]   --->   Operation 152 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.73ns)   --->   "%now1_V_1 = add i4 -1, %p_03499_1_in" [HTA1024_0/solution1/top.cc:329]   --->   Operation 153 'add' 'now1_V_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (1.30ns)   --->   "%tmp_25 = icmp eq i4 %now1_V_1, 0" [HTA1024_0/solution1/top.cc:329]   --->   Operation 154 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %.loopexit, label %_ifconv" [HTA1024_0/solution1/top.cc:329]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%newIndex9 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %now1_V_1, i32 1, i32 3)" [HTA1024_0/solution1/top.cc:329]   --->   Operation 156 'partselect' 'newIndex9' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%newIndex = zext i3 %newIndex9 to i64" [HTA1024_0/solution1/top.cc:329]   --->   Operation 157 'zext' 'newIndex' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA1024_0/solution1/top.cc:332]   --->   Operation 158 'getelementptr' 'buddy_tree_V_0_addr_3' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA1024_0/solution1/top.cc:332]   --->   Operation 159 'load' 'buddy_tree_V_0_load_3' <Predicate = (!tmp_25)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA1024_0/solution1/top.cc:332]   --->   Operation 160 'getelementptr' 'buddy_tree_V_1_addr_3' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA1024_0/solution1/top.cc:332]   --->   Operation 161 'load' 'buddy_tree_V_1_load_3' <Predicate = (!tmp_25)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %p_Val2_3, i32 1)" [HTA1024_0/solution1/top.cc:332]   --->   Operation 162 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_100 = trunc i2 %p_Val2_3 to i1" [HTA1024_0/solution1/top.cc:332]   --->   Operation 163 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_34 = and i1 %tmp_99, %tmp_100" [HTA1024_0/solution1/top.cc:332]   --->   Operation 164 'and' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_37 = zext i1 %tmp_34 to i32" [HTA1024_0/solution1/top.cc:332]   --->   Operation 165 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_38 = zext i12 %loc1_V to i32" [HTA1024_0/solution1/top.cc:332]   --->   Operation 166 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%op2_assign_1 = shl i32 %tmp_37, %tmp_38" [HTA1024_0/solution1/top.cc:332]   --->   Operation 167 'shl' 'op2_assign_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_39 = sext i32 %op2_assign_1 to i64" [HTA1024_0/solution1/top.cc:332]   --->   Operation 168 'sext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA1024_0/solution1/top.cc:332]   --->   Operation 169 'load' 'buddy_tree_V_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 170 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA1024_0/solution1/top.cc:332]   --->   Operation 170 'load' 'buddy_tree_V_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%buddy_tree_V_load_2_s = select i1 %tmp_83, i64 %buddy_tree_V_0_load_3, i64 %buddy_tree_V_1_load_3" [HTA1024_0/solution1/top.cc:332]   --->   Operation 171 'select' 'buddy_tree_V_load_2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (3.56ns) (out node of the LUT)   --->   "%tmp_40 = or i64 %buddy_tree_V_load_2_s, %tmp_39" [HTA1024_0/solution1/top.cc:332]   --->   Operation 172 'or' 'tmp_40' <Predicate = true> <Delay = 3.56> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %branch28, label %branch29" [HTA1024_0/solution1/top.cc:332]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA1024_0/solution1/top.cc:332]   --->   Operation 174 'getelementptr' 'buddy_tree_V_1_addr_5' <Predicate = (!tmp_25 & !tmp_83)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %buddy_tree_V_1_addr_5, align 8" [HTA1024_0/solution1/top.cc:332]   --->   Operation 175 'store' <Predicate = (!tmp_25 & !tmp_83)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge53999295" [HTA1024_0/solution1/top.cc:332]   --->   Operation 176 'br' <Predicate = (!tmp_25 & !tmp_83)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA1024_0/solution1/top.cc:332]   --->   Operation 177 'getelementptr' 'buddy_tree_V_0_addr_5' <Predicate = (!tmp_25 & tmp_83)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %buddy_tree_V_0_addr_5, align 8" [HTA1024_0/solution1/top.cc:332]   --->   Operation 178 'store' <Predicate = (!tmp_25 & tmp_83)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge53999295" [HTA1024_0/solution1/top.cc:332]   --->   Operation 179 'br' <Predicate = (!tmp_25 & tmp_83)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_11 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_11, i32 0, i1 false)" [HTA1024_0/solution1/top.cc:333]   --->   Operation 180 'bitset' 'p_Result_11' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = zext i13 %p_Result_11 to i64" [HTA1024_0/solution1/top.cc:334]   --->   Operation 181 'zext' 'tmp_59' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%r_V_7 = lshr i64 %tmp_40, %tmp_59" [HTA1024_0/solution1/top.cc:334]   --->   Operation 182 'lshr' 'r_V_7' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%rec_bits_V_1 = trunc i64 %r_V_7 to i2" [HTA1024_0/solution1/top.cc:334]   --->   Operation 183 'trunc' 'rec_bits_V_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp_60 = icmp eq i2 %rec_bits_V_1, -1" [HTA1024_0/solution1/top.cc:335]   --->   Operation 184 'icmp' 'tmp_60' <Predicate = (!tmp_25)> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_60, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit132, label %.loopexit" [HTA1024_0/solution1/top.cc:335]   --->   Operation 185 'br' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.76ns)   --->   "br label %26" [HTA1024_0/solution1/top.cc:338]   --->   Operation 186 'br' <Predicate = (tmp_25) | (!tmp_60)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.98>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%p_03495_2_in = phi i4 [ %ans_V, %.loopexit ], [ %p_Repl2_13, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26102105 ]"   --->   Operation 187 'phi' 'p_03495_2_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%p_03479_3_in = phi i13 [ %loc1_V_10, %.loopexit ], [ %p_Repl2_s, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26102105 ]"   --->   Operation 188 'phi' 'p_03479_3_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%TMP_0_V_4 = phi i64 [ %tmp_V, %.loopexit ], [ %r_V_36, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26102105 ]"   --->   Operation 189 'phi' 'TMP_0_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%op2_assign_3 = phi i32 [ 1, %.loopexit ], [ %cnt, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26102105 ]"   --->   Operation 190 'phi' 'op2_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%p_Repl2_s = shl i13 %p_03479_3_in, 1" [HTA1024_0/solution1/top.cc:338]   --->   Operation 191 'shl' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (1.73ns)   --->   "%p_Repl2_13 = add i4 1, %p_03495_2_in" [HTA1024_0/solution1/top.cc:338]   --->   Operation 192 'add' 'p_Repl2_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Repl2_13, i32 3)" [HTA1024_0/solution1/top.cc:338]   --->   Operation 193 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %tmp_114, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74.loopexit, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit" [HTA1024_0/solution1/top.cc:338]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i32 %op2_assign_3 to i2" [HTA1024_0/solution1/top.cc:338]   --->   Operation 195 'trunc' 'tmp_124' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%newIndex20_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %op2_assign_3, i32 2, i32 3)" [HTA1024_0/solution1/top.cc:338]   --->   Operation 196 'partselect' 'newIndex20_t' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %op2_assign_3, i32 2)" [HTA1024_0/solution1/top.cc:338]   --->   Operation 197 'bitselect' 'tmp_125' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (1.30ns)   --->   "switch i2 %tmp_124, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [HTA1024_0/solution1/top.cc:340]   --->   Operation 198 'switch' <Predicate = (!tmp_114)> <Delay = 1.30>
ST_11 : Operation 199 [1/1] (0.80ns)   --->   "%mask_V_load29_phi_ca = select i1 %tmp_125, i64 4294967295, i64 15" [HTA1024_0/solution1/top.cc:340]   --->   Operation 199 'select' 'mask_V_load29_phi_ca' <Predicate = (!tmp_114 & tmp_124 == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26_ifconv" [HTA1024_0/solution1/top.cc:340]   --->   Operation 200 'br' <Predicate = (!tmp_114 & tmp_124 == 2)> <Delay = 1.86>
ST_11 : Operation 201 [1/1] (1.77ns)   --->   "%tmp_78 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex20_t)" [HTA1024_0/solution1/top.cc:338]   --->   Operation 201 'mux' 'tmp_78' <Predicate = (!tmp_114 & tmp_124 == 1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26_ifconv" [HTA1024_0/solution1/top.cc:340]   --->   Operation 202 'br' <Predicate = (!tmp_114 & tmp_124 == 1)> <Delay = 1.86>
ST_11 : Operation 203 [1/1] (1.77ns)   --->   "%tmp_76 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex20_t)" [HTA1024_0/solution1/top.cc:338]   --->   Operation 203 'mux' 'tmp_76' <Predicate = (!tmp_114 & tmp_124 == 0)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26_ifconv" [HTA1024_0/solution1/top.cc:340]   --->   Operation 204 'br' <Predicate = (!tmp_114 & tmp_124 == 0)> <Delay = 1.86>
ST_11 : Operation 205 [1/1] (0.96ns)   --->   "%mask_V_load30_phi_ca = select i1 %tmp_125, i64 -1, i64 255" [HTA1024_0/solution1/top.cc:340]   --->   Operation 205 'select' 'mask_V_load30_phi_ca' <Predicate = (!tmp_114 & tmp_124 == 3)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26_ifconv" [HTA1024_0/solution1/top.cc:340]   --->   Operation 206 'br' <Predicate = (!tmp_114 & tmp_124 == 3)> <Delay = 1.86>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i4 %p_03495_2_in to i1" [HTA1024_0/solution1/top.cc:311]   --->   Operation 207 'trunc' 'tmp_135' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%newIndex14 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_Repl2_13, i32 1, i32 3)" [HTA1024_0/solution1/top.cc:338]   --->   Operation 208 'partselect' 'newIndex14' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%newIndex15 = zext i3 %newIndex14 to i64" [HTA1024_0/solution1/top.cc:338]   --->   Operation 209 'zext' 'newIndex15' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA1024_0/solution1/top.cc:341]   --->   Operation 210 'getelementptr' 'buddy_tree_V_0_addr_8' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 211 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_7 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 211 'load' 'buddy_tree_V_0_load_7' <Predicate = (!tmp_114)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA1024_0/solution1/top.cc:341]   --->   Operation 212 'getelementptr' 'buddy_tree_V_1_addr_8' <Predicate = (!tmp_114)> <Delay = 0.00>
ST_11 : Operation 213 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_8 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 213 'load' 'buddy_tree_V_1_load_8' <Predicate = (!tmp_114)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 214 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74"   --->   Operation 214 'br' <Predicate = (tmp_114)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%mask_V_load_phi = phi i64 [ %tmp_76, %branch4 ], [ %tmp_78, %branch5 ], [ %mask_V_load29_phi_ca, %branch6 ], [ %mask_V_load30_phi_ca, %branch7 ]" [HTA1024_0/solution1/top.cc:340]   --->   Operation 215 'phi' 'mask_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_80 = zext i13 %p_Repl2_s to i64" [HTA1024_0/solution1/top.cc:340]   --->   Operation 216 'zext' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (4.59ns)   --->   "%r_V_36 = shl i64 %mask_V_load_phi, %tmp_80" [HTA1024_0/solution1/top.cc:340]   --->   Operation 217 'shl' 'r_V_36' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_7 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 218 'load' 'buddy_tree_V_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 219 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_8 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 219 'load' 'buddy_tree_V_1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node r_V_30)   --->   "%lhs_V_6 = select i1 %tmp_135, i64 %buddy_tree_V_0_load_7, i64 %buddy_tree_V_1_load_8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 220 'select' 'lhs_V_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_30 = or i64 %lhs_V_6, %r_V_36" [HTA1024_0/solution1/top.cc:341]   --->   Operation 221 'or' 'r_V_30' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %tmp_135, label %branch33, label %branch32" [HTA1024_0/solution1/top.cc:341]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4136144145 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA1024_0/solution1/top.cc:341]   --->   Operation 223 'getelementptr' 'buddy_tree_V_1_addr_4136144145' <Predicate = (!tmp_135)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (3.25ns)   --->   "store i64 %r_V_30, i64* %buddy_tree_V_1_addr_4136144145, align 8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 224 'store' <Predicate = (!tmp_135)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26102105" [HTA1024_0/solution1/top.cc:341]   --->   Operation 225 'br' <Predicate = (!tmp_135)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4138142143 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA1024_0/solution1/top.cc:341]   --->   Operation 226 'getelementptr' 'buddy_tree_V_0_addr_4138142143' <Predicate = (tmp_135)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (3.25ns)   --->   "store i64 %r_V_30, i64* %buddy_tree_V_0_addr_4138142143, align 8" [HTA1024_0/solution1/top.cc:341]   --->   Operation 227 'store' <Predicate = (tmp_135)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit26102105" [HTA1024_0/solution1/top.cc:341]   --->   Operation 228 'br' <Predicate = (tmp_135)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (2.55ns)   --->   "%cnt = add nsw i32 %op2_assign_3, 1" [HTA1024_0/solution1/top.cc:338]   --->   Operation 229 'add' 'cnt' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "br label %26" [HTA1024_0/solution1/top.cc:338]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 7.45>
ST_14 : Operation 231 [1/1] (1.73ns)   --->   "%r_V_37 = sub i4 -5, %ans_V" [HTA1024_0/solution1/top.cc:370]   --->   Operation 231 'sub' 'r_V_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_37, i32 3)" [HTA1024_0/solution1/top.cc:370]   --->   Operation 232 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_10_cast = sext i4 %r_V_37 to i16" [HTA1024_0/solution1/top.cc:370]   --->   Operation 233 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = zext i16 %free_target_V to i32" [HTA1024_0/solution1/top.cc:370]   --->   Operation 234 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (1.73ns)   --->   "%tmp_10 = sub i4 0, %r_V_37" [HTA1024_0/solution1/top.cc:370]   --->   Operation 235 'sub' 'tmp_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12_cast = sext i4 %tmp_10 to i32" [HTA1024_0/solution1/top.cc:370]   --->   Operation 236 'sext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = shl i32 %tmp_8, %tmp_12_cast" [HTA1024_0/solution1/top.cc:370]   --->   Operation 237 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = lshr i16 %free_target_V, %tmp_10_cast" [HTA1024_0/solution1/top.cc:370]   --->   Operation 238 'lshr' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_29 = trunc i32 %tmp_11 to i13" [HTA1024_0/solution1/top.cc:370]   --->   Operation 239 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_36 = trunc i16 %tmp_12 to i13" [HTA1024_0/solution1/top.cc:370]   --->   Operation 240 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (3.98ns) (out node of the LUT)   --->   "%tmp_13 = select i1 %tmp_27, i13 %tmp_29, i13 %tmp_36" [HTA1024_0/solution1/top.cc:370]   --->   Operation 241 'select' 'tmp_13' <Predicate = true> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i8 %addr_tree_map_V_load to i16" [HTA1024_0/solution1/top.cc:370]   --->   Operation 242 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (1.73ns)   --->   "%tmp_14 = add i4 -7, %ans_V" [HTA1024_0/solution1/top.cc:370]   --->   Operation 243 'add' 'tmp_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i4 %tmp_14 to i16" [HTA1024_0/solution1/top.cc:370]   --->   Operation 244 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (3.14ns)   --->   "%tmp_16 = shl i16 %tmp_22_cast, %tmp_27_cast" [HTA1024_0/solution1/top.cc:370]   --->   Operation 245 'shl' 'tmp_16' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_2 = trunc i16 %tmp_16 to i13" [HTA1024_0/solution1/top.cc:370]   --->   Operation 246 'trunc' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA1024_0/solution1/top.cc:370]   --->   Operation 247 'load' 'shift_constant_V_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 15 <SV = 6> <Delay = 8.74>
ST_15 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17 = sub i13 %tmp_13, %r_V_2" [HTA1024_0/solution1/top.cc:370]   --->   Operation 248 'sub' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_22 = zext i5 %shift_constant_V_loa_1 to i13" [HTA1024_0/solution1/top.cc:370]   --->   Operation 249 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%loc_tree_V_6 = add i13 %tmp_17, %tmp_22" [HTA1024_0/solution1/top.cc:370]   --->   Operation 250 'add' 'loc_tree_V_6' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i13 %loc_tree_V_6 to i14" [HTA1024_0/solution1/top.cc:373]   --->   Operation 251 'zext' 'lhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (1.67ns)   --->   "%r_V_5 = add i14 62, %lhs_V_1_cast" [HTA1024_0/solution1/top.cc:373]   --->   Operation 252 'add' 'r_V_5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_23 = zext i14 %r_V_5 to i64" [HTA1024_0/solution1/top.cc:373]   --->   Operation 253 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %addr_tree_map_V_load, i32 1, i32 7)" [HTA1024_0/solution1/top.cc:320]   --->   Operation 254 'partselect' 'newIndex5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%newIndex6 = zext i7 %newIndex5 to i64" [HTA1024_0/solution1/top.cc:320]   --->   Operation 255 'zext' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr = getelementptr [35 x i32]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA1024_0/solution1/top.cc:373]   --->   Operation 256 'getelementptr' 'group_tree_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [2/2] (3.25ns)   --->   "%group_tree_V_1_load = load i32* %group_tree_V_1_addr, align 4" [HTA1024_0/solution1/top.cc:373]   --->   Operation 257 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr = getelementptr [35 x i32]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA1024_0/solution1/top.cc:373]   --->   Operation 258 'getelementptr' 'group_tree_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [2/2] (3.25ns)   --->   "%group_tree_V_0_load = load i32* %group_tree_V_0_addr, align 4" [HTA1024_0/solution1/top.cc:373]   --->   Operation 259 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%mark_mask_V_addr = getelementptr [128 x i32]* @mark_mask_V, i64 0, i64 %tmp_23" [HTA1024_0/solution1/top.cc:373]   --->   Operation 260 'getelementptr' 'mark_mask_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [2/2] (3.25ns)   --->   "%rhs_V_1 = load i32* %mark_mask_V_addr, align 4" [HTA1024_0/solution1/top.cc:373]   --->   Operation 261 'load' 'rhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 16 <SV = 7> <Delay = 4.24>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i8 %addr_tree_map_V_load to i1" [HTA1024_0/solution1/top.cc:320]   --->   Operation 262 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [1/2] (3.25ns)   --->   "%group_tree_V_1_load = load i32* %group_tree_V_1_addr, align 4" [HTA1024_0/solution1/top.cc:373]   --->   Operation 263 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_16 : Operation 264 [1/2] (3.25ns)   --->   "%group_tree_V_0_load = load i32* %group_tree_V_0_addr, align 4" [HTA1024_0/solution1/top.cc:373]   --->   Operation 264 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_16 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%lhs_V = select i1 %tmp_67, i32 %group_tree_V_1_load, i32 %group_tree_V_0_load" [HTA1024_0/solution1/top.cc:373]   --->   Operation 265 'select' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 266 [1/2] (3.25ns)   --->   "%rhs_V_1 = load i32* %mark_mask_V_addr, align 4" [HTA1024_0/solution1/top.cc:373]   --->   Operation 266 'load' 'rhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_16 : Operation 267 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_6 = or i32 %rhs_V_1, %lhs_V" [HTA1024_0/solution1/top.cc:373]   --->   Operation 267 'or' 'r_V_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 4.42>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%TMP_0_V_1 = zext i32 %r_V_6 to i64" [HTA1024_0/solution1/top.cc:374]   --->   Operation 268 'zext' 'TMP_0_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_12 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_6, i32 0, i1 false)" [HTA1024_0/solution1/top.cc:375]   --->   Operation 269 'bitset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i13 %p_Result_12 to i32" [HTA1024_0/solution1/top.cc:376]   --->   Operation 270 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (4.42ns)   --->   "%r_V_8 = lshr i32 %r_V_6, %tmp_44_cast" [HTA1024_0/solution1/top.cc:376]   --->   Operation 271 'lshr' 'r_V_8' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_10_cast = zext i32 %r_V_8 to i64" [HTA1024_0/solution1/top.cc:376]   --->   Operation 272 'zext' 'r_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (1.76ns)   --->   "br label %27" [HTA1024_0/solution1/top.cc:378]   --->   Operation 273 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 9> <Delay = 5.22>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%p_03499_2_in = phi i4 [ %ans_V, %_ifconv13 ], [ %now1_V_2, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 274 'phi' 'p_03499_2_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%p_03503_1_in = phi i64 [ %r_V_10_cast, %_ifconv13 ], [ %r_V_9, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 275 'phi' 'p_03503_1_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%p_03475_1_in_in = phi i13 [ %p_Result_12, %_ifconv13 ], [ %p_Result_13, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 276 'phi' 'p_03475_1_in_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%p_03447_3 = phi i64 [ %TMP_0_V_1, %_ifconv13 ], [ %TMP_0_V_2, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 277 'phi' 'p_03447_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (1.73ns)   --->   "%now1_V_2 = add i4 -1, %p_03499_2_in" [HTA1024_0/solution1/top.cc:378]   --->   Operation 278 'add' 'now1_V_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%rec_bits_V_3 = trunc i64 %p_03503_1_in to i2" [HTA1024_0/solution1/top.cc:376]   --->   Operation 279 'trunc' 'rec_bits_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %now1_V_2, i32 3)" [HTA1024_0/solution1/top.cc:378]   --->   Operation 280 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.95ns)   --->   "%tmp_24 = icmp eq i2 %rec_bits_V_3, -1" [HTA1024_0/solution1/top.cc:378]   --->   Operation 281 'icmp' 'tmp_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.97ns)   --->   "%tmp_26 = and i1 %tmp_74, %tmp_24" [HTA1024_0/solution1/top.cc:378]   --->   Operation 282 'and' 'tmp_26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %28" [HTA1024_0/solution1/top.cc:378]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%p_03475_1_in = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03475_1_in_in, i32 1, i32 12)" [HTA1024_0/solution1/top.cc:378]   --->   Operation 284 'partselect' 'p_03475_1_in' <Predicate = (tmp_26)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_28 = zext i12 %p_03475_1_in to i13" [HTA1024_0/solution1/top.cc:378]   --->   Operation 285 'zext' 'tmp_28' <Predicate = (tmp_26)> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (1.54ns)   --->   "%loc_tree_V_7 = add i13 %tmp_28, -1" [HTA1024_0/solution1/top.cc:378]   --->   Operation 286 'add' 'loc_tree_V_7' <Predicate = (tmp_26)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_2)   --->   "%tmp_31 = zext i13 %loc_tree_V_7 to i32" [HTA1024_0/solution1/top.cc:381]   --->   Operation 287 'zext' 'tmp_31' <Predicate = (tmp_26)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_2)   --->   "%op2_assign_s = shl i32 1, %tmp_31" [HTA1024_0/solution1/top.cc:381]   --->   Operation 288 'shl' 'op2_assign_s' <Predicate = (tmp_26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_2)   --->   "%tmp_32 = sext i32 %op2_assign_s to i64" [HTA1024_0/solution1/top.cc:381]   --->   Operation 289 'sext' 'tmp_32' <Predicate = (tmp_26)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (3.67ns) (out node of the LUT)   --->   "%TMP_0_V_2 = or i64 %tmp_32, %p_03447_3" [HTA1024_0/solution1/top.cc:381]   --->   Operation 290 'or' 'TMP_0_V_2' <Predicate = (tmp_26)> <Delay = 3.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_13 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_7, i32 0, i1 false)" [HTA1024_0/solution1/top.cc:382]   --->   Operation 291 'bitset' 'p_Result_13' <Predicate = (tmp_26)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 6.53>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [HTA1024_0/solution1/top.cc:379]   --->   Operation 292 'specregionbegin' 'tmp_30' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:380]   --->   Operation 293 'specpipeline' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_33 = zext i13 %p_Result_13 to i64" [HTA1024_0/solution1/top.cc:383]   --->   Operation 294 'zext' 'tmp_33' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (4.59ns)   --->   "%r_V_9 = lshr i64 %TMP_0_V_2, %tmp_33" [HTA1024_0/solution1/top.cc:383]   --->   Operation 295 'lshr' 'r_V_9' <Predicate = (tmp_26)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_30)" [HTA1024_0/solution1/top.cc:384]   --->   Operation 296 'specregionend' 'empty_67' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "br label %27" [HTA1024_0/solution1/top.cc:378]   --->   Operation 297 'br' <Predicate = (tmp_26)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 3.25>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i64 %p_03447_3 to i32" [HTA1024_0/solution1/top.cc:387]   --->   Operation 298 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %branch51, label %branch50" [HTA1024_0/solution1/top.cc:387]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_1 = getelementptr [35 x i32]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA1024_0/solution1/top.cc:373]   --->   Operation 300 'getelementptr' 'group_tree_V_0_addr_1' <Predicate = (!tmp_67)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (3.25ns)   --->   "store i32 %tmp_77, i32* %group_tree_V_0_addr_1, align 4" [HTA1024_0/solution1/top.cc:387]   --->   Operation 301 'store' <Predicate = (!tmp_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "br label %29" [HTA1024_0/solution1/top.cc:387]   --->   Operation 302 'br' <Predicate = (!tmp_67)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_1 = getelementptr [35 x i32]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA1024_0/solution1/top.cc:373]   --->   Operation 303 'getelementptr' 'group_tree_V_1_addr_1' <Predicate = (tmp_67)> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (3.25ns)   --->   "store i32 %tmp_77, i32* %group_tree_V_1_addr_1, align 4" [HTA1024_0/solution1/top.cc:387]   --->   Operation 304 'store' <Predicate = (tmp_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "br label %29" [HTA1024_0/solution1/top.cc:387]   --->   Operation 305 'br' <Predicate = (tmp_67)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (1.76ns)   --->   "br label %30" [HTA1024_0/solution1/top.cc:393]   --->   Operation 306 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i11 [ %loc1_V_9_cast_cast, %29 ], [ %tmp_65, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit112115 ]" [HTA1024_0/solution1/top.cc:318]   --->   Operation 307 'phi' 'p_Val2_11' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%p_03499_3 = phi i4 [ 7, %29 ], [ %now1_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit112115 ]"   --->   Operation 308 'phi' 'p_03499_3' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i2 [ %rec_bits_V_3, %29 ], [ %rec_bits_V_2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit112115 ]"   --->   Operation 309 'phi' 'p_Val2_2' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.95ns)   --->   "%tmp_55 = icmp eq i2 %p_Val2_2, -1" [HTA1024_0/solution1/top.cc:393]   --->   Operation 310 'icmp' 'tmp_55' <Predicate = (tmp_15)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (1.30ns)   --->   "%not_s = icmp ne i4 %p_03499_3, 0" [HTA1024_0/solution1/top.cc:393]   --->   Operation 311 'icmp' 'not_s' <Predicate = (tmp_15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (0.97ns)   --->   "%tmp_56 = and i1 %tmp_55, %not_s" [HTA1024_0/solution1/top.cc:393]   --->   Operation 312 'and' 'tmp_56' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv, label %31" [HTA1024_0/solution1/top.cc:393]   --->   Operation 313 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%newIndex10 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_03499_3, i32 1, i32 3)" [HTA1024_0/solution1/top.cc:393]   --->   Operation 314 'partselect' 'newIndex10' <Predicate = (tmp_15 & tmp_56)> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%newIndex11 = zext i3 %newIndex10 to i64" [HTA1024_0/solution1/top.cc:393]   --->   Operation 315 'zext' 'newIndex11' <Predicate = (tmp_15 & tmp_56)> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA1024_0/solution1/top.cc:395]   --->   Operation 316 'getelementptr' 'buddy_tree_V_1_addr_7' <Predicate = (tmp_15 & tmp_56)> <Delay = 0.00>
ST_21 : Operation 317 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA1024_0/solution1/top.cc:395]   --->   Operation 317 'load' 'buddy_tree_V_1_load_4' <Predicate = (tmp_15 & tmp_56)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA1024_0/solution1/top.cc:395]   --->   Operation 318 'getelementptr' 'buddy_tree_V_0_addr_7' <Predicate = (tmp_15 & tmp_56)> <Delay = 0.00>
ST_21 : Operation 319 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA1024_0/solution1/top.cc:395]   --->   Operation 319 'load' 'buddy_tree_V_0_load_4' <Predicate = (tmp_15 & tmp_56)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%TMP_0_V_8 = zext i32 %tmp_77 to i64" [HTA1024_0/solution1/top.cc:399]   --->   Operation 320 'zext' 'TMP_0_V_8' <Predicate = (tmp_15 & !tmp_56)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74"   --->   Operation 321 'br' <Predicate = (tmp_15 & !tmp_56)> <Delay = 1.76>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%p_03475_2 = phi i8 [ %addr_tree_map_V_load, %31 ], [ 0, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74.loopexit ]" [HTA1024_0/solution1/top.cc:320]   --->   Operation 322 'phi' 'p_03475_2' <Predicate = (!tmp_15) | (!tmp_56)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%rhs_V_4 = phi i64 [ %TMP_0_V_8, %31 ], [ %TMP_0_V_4, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74.loopexit ]"   --->   Operation 323 'phi' 'rhs_V_4' <Predicate = (!tmp_15) | (!tmp_56)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i64 %rhs_V_4 to i2" [HTA1024_0/solution1/top.cc:404]   --->   Operation 324 'trunc' 'tmp_127' <Predicate = (!tmp_15) | (!tmp_56)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %33, label %32" [HTA1024_0/solution1/top.cc:404]   --->   Operation 325 'br' <Predicate = (!tmp_15) | (!tmp_56)> <Delay = 0.00>
ST_21 : Operation 326 [2/2] (3.25ns)   --->   "%lhs_V_7 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:406]   --->   Operation 326 'load' 'lhs_V_7' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 327 [2/2] (3.25ns)   --->   "%lhs_V_8 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:407]   --->   Operation 327 'load' 'lhs_V_8' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 328 [2/2] (3.25ns)   --->   "%lhs_V_9 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:408]   --->   Operation 328 'load' 'lhs_V_9' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 329 [2/2] (3.25ns)   --->   "%lhs_V_10 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:409]   --->   Operation 329 'load' 'lhs_V_10' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 330 [1/1] (0.95ns)   --->   "%p_Repl2_5 = icmp ne i2 %tmp_127, 0" [HTA1024_0/solution1/top.cc:413]   --->   Operation 330 'icmp' 'p_Repl2_5' <Predicate = (tmp_15 & !tmp_56)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [2/2] (3.25ns)   --->   "%p_Val2_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:413]   --->   Operation 331 'load' 'p_Val2_12' <Predicate = (tmp_15 & !tmp_56)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 332 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:414]   --->   Operation 332 'load' 'p_Val2_13' <Predicate = (tmp_15 & !tmp_56)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 333 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:415]   --->   Operation 333 'load' 'p_Val2_14' <Predicate = (tmp_15 & !tmp_56)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 334 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:416]   --->   Operation 334 'load' 'p_Val2_15' <Predicate = (tmp_15 & !tmp_56)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 22 <SV = 12> <Delay = 6.61>
ST_22 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%tmp_57 = zext i11 %p_Val2_11 to i32" [HTA1024_0/solution1/top.cc:395]   --->   Operation 335 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%op2_assign_2 = shl i32 1, %tmp_57" [HTA1024_0/solution1/top.cc:395]   --->   Operation 336 'shl' 'op2_assign_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%tmp_58 = sext i32 %op2_assign_2 to i64" [HTA1024_0/solution1/top.cc:395]   --->   Operation 337 'sext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i4 %p_03499_3 to i1" [HTA1024_0/solution1/top.cc:393]   --->   Operation 338 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA1024_0/solution1/top.cc:395]   --->   Operation 339 'load' 'buddy_tree_V_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 340 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA1024_0/solution1/top.cc:395]   --->   Operation 340 'load' 'buddy_tree_V_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%buddy_tree_V_load_6_s = select i1 %tmp_106, i64 %buddy_tree_V_1_load_4, i64 %buddy_tree_V_0_load_4" [HTA1024_0/solution1/top.cc:395]   --->   Operation 341 'select' 'buddy_tree_V_load_6_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (3.35ns) (out node of the LUT)   --->   "%tmp_61 = or i64 %buddy_tree_V_load_6_s, %tmp_58" [HTA1024_0/solution1/top.cc:395]   --->   Operation 342 'or' 'tmp_61' <Predicate = true> <Delay = 3.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "br i1 %tmp_106, label %branch37, label %branch36" [HTA1024_0/solution1/top.cc:395]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 4.59>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3160168169 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA1024_0/solution1/top.cc:395]   --->   Operation 344 'getelementptr' 'buddy_tree_V_0_addr_3160168169' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (3.25ns)   --->   "store i64 %tmp_61, i64* %buddy_tree_V_0_addr_3160168169, align 8" [HTA1024_0/solution1/top.cc:395]   --->   Operation 345 'store' <Predicate = (!tmp_106)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit112115" [HTA1024_0/solution1/top.cc:395]   --->   Operation 346 'br' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3162166167 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA1024_0/solution1/top.cc:395]   --->   Operation 347 'getelementptr' 'buddy_tree_V_1_addr_3162166167' <Predicate = (tmp_106)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (3.25ns)   --->   "store i64 %tmp_61, i64* %buddy_tree_V_1_addr_3162166167, align 8" [HTA1024_0/solution1/top.cc:395]   --->   Operation 348 'store' <Predicate = (tmp_106)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit112115" [HTA1024_0/solution1/top.cc:395]   --->   Operation 349 'br' <Predicate = (tmp_106)> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%p_Val2_17_cast = zext i11 %p_Val2_11 to i13" [HTA1024_0/solution1/top.cc:393]   --->   Operation 350 'zext' 'p_Val2_17_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_14 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %p_Val2_17_cast, i32 0, i1 false)" [HTA1024_0/solution1/top.cc:396]   --->   Operation 351 'bitset' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_64 = zext i13 %p_Result_14 to i64" [HTA1024_0/solution1/top.cc:397]   --->   Operation 352 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (4.59ns)   --->   "%r_V_16 = lshr i64 %tmp_61, %tmp_64" [HTA1024_0/solution1/top.cc:397]   --->   Operation 353 'lshr' 'r_V_16' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%rec_bits_V_2 = trunc i64 %r_V_16 to i2" [HTA1024_0/solution1/top.cc:397]   --->   Operation 354 'trunc' 'rec_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (1.73ns)   --->   "%now1_V_3 = add i4 -1, %p_03499_3" [HTA1024_0/solution1/top.cc:393]   --->   Operation 355 'add' 'now1_V_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_112 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_Val2_11, i32 1, i32 10)" [HTA1024_0/solution1/top.cc:393]   --->   Operation 356 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_65 = zext i10 %tmp_112 to i11" [HTA1024_0/solution1/top.cc:393]   --->   Operation 357 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "br label %30" [HTA1024_0/solution1/top.cc:393]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 7.49>
ST_24 : Operation 359 [1/2] (3.25ns)   --->   "%lhs_V_7 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:406]   --->   Operation 359 'load' 'lhs_V_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 360 [1/1] (0.99ns)   --->   "%r_V_22 = or i64 %lhs_V_7, %rhs_V_4" [HTA1024_0/solution1/top.cc:406]   --->   Operation 360 'or' 'r_V_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [1/1] (3.25ns)   --->   "store i64 %r_V_22, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:406]   --->   Operation 361 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 362 [1/2] (3.25ns)   --->   "%lhs_V_8 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:407]   --->   Operation 362 'load' 'lhs_V_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 363 [1/1] (0.99ns)   --->   "%r_V_24 = or i64 %lhs_V_8, %rhs_V_4" [HTA1024_0/solution1/top.cc:407]   --->   Operation 363 'or' 'r_V_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [1/1] (3.25ns)   --->   "store i64 %r_V_24, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:407]   --->   Operation 364 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 365 [1/2] (3.25ns)   --->   "%lhs_V_9 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:408]   --->   Operation 365 'load' 'lhs_V_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 366 [1/1] (0.99ns)   --->   "%r_V_25 = or i64 %lhs_V_9, %rhs_V_4" [HTA1024_0/solution1/top.cc:408]   --->   Operation 366 'or' 'r_V_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [1/1] (3.25ns)   --->   "store i64 %r_V_25, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:408]   --->   Operation 367 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 368 [1/2] (3.25ns)   --->   "%lhs_V_10 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:409]   --->   Operation 368 'load' 'lhs_V_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 369 [1/1] (0.99ns)   --->   "%r_V_26 = or i64 %lhs_V_10, %rhs_V_4" [HTA1024_0/solution1/top.cc:409]   --->   Operation 369 'or' 'r_V_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 370 [1/1] (1.76ns)   --->   "br label %34" [HTA1024_0/solution1/top.cc:410]   --->   Operation 370 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 12> <Delay = 6.50>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%i_assign = zext i8 %p_03475_2 to i32" [HTA1024_0/solution1/top.cc:413]   --->   Operation 371 'zext' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/2] (3.25ns)   --->   "%p_Val2_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:413]   --->   Operation 372 'load' 'p_Val2_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_12, i32 %i_assign, i1 %p_Repl2_5)" [HTA1024_0/solution1/top.cc:413]   --->   Operation 373 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:413]   --->   Operation 374 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_129 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %rhs_V_4, i32 2, i32 5)" [HTA1024_0/solution1/top.cc:414]   --->   Operation 375 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (1.30ns)   --->   "%p_Repl2_6 = icmp ne i4 %tmp_129, 0" [HTA1024_0/solution1/top.cc:414]   --->   Operation 376 'icmp' 'p_Repl2_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:414]   --->   Operation 377 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_13, i32 %i_assign, i1 %p_Repl2_6)" [HTA1024_0/solution1/top.cc:414]   --->   Operation 378 'bitset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (3.25ns)   --->   "store i64 %p_Result_1, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:414]   --->   Operation 379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %rhs_V_4, i32 6, i32 13)" [HTA1024_0/solution1/top.cc:415]   --->   Operation 380 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (1.55ns)   --->   "%p_Repl2_7 = icmp ne i8 %tmp_131, 0" [HTA1024_0/solution1/top.cc:415]   --->   Operation 381 'icmp' 'p_Repl2_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 382 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:415]   --->   Operation 382 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_14, i32 %i_assign, i1 %p_Repl2_7)" [HTA1024_0/solution1/top.cc:415]   --->   Operation 383 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (3.25ns)   --->   "store i64 %p_Result_2, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:415]   --->   Operation 384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %rhs_V_4, i32 14, i32 29)" [HTA1024_0/solution1/top.cc:416]   --->   Operation 385 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (2.42ns)   --->   "%p_Repl2_8 = icmp ne i16 %tmp_133, 0" [HTA1024_0/solution1/top.cc:416]   --->   Operation 386 'icmp' 'p_Repl2_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:416]   --->   Operation 387 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 388 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_15, i32 %i_assign, i1 %p_Repl2_8)" [HTA1024_0/solution1/top.cc:416]   --->   Operation 388 'bitset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (1.76ns)   --->   "br label %34"   --->   Operation 389 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 13> <Delay = 7.49>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%storemerge = phi i64 [ %p_Result_3, %33 ], [ %r_V_26, %32 ]"   --->   Operation 390 'phi' 'storemerge' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (3.25ns)   --->   "store i64 %storemerge, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:409]   --->   Operation 391 'store' <Predicate = (!tmp & tmp_6)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_4)" [HTA1024_0/solution1/top.cc:420]   --->   Operation 392 'specregionend' 'empty_68' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "br label %._crit_edge5398" [HTA1024_0/solution1/top.cc:422]   --->   Operation 393 'br' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 394 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%rhs_V_3_load = load i64* %rhs_V_3" [HTA1024_0/solution1/top.cc:237]   --->   Operation 395 'load' 'rhs_V_3_load' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.00>
ST_26 : Operation 396 [1/2] (3.25ns)   --->   "%lhs_V_2 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:234]   --->   Operation 396 'load' 'lhs_V_2' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 397 [1/1] (0.99ns)   --->   "%r_V_18 = and i64 %lhs_V_2, %rhs_V_3_load" [HTA1024_0/solution1/top.cc:234]   --->   Operation 397 'and' 'r_V_18' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/1] (3.25ns)   --->   "store i64 %r_V_18, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:234]   --->   Operation 398 'store' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 399 [1/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:235]   --->   Operation 399 'load' 'lhs_V_3' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 400 [1/1] (0.99ns)   --->   "%r_V_19 = and i64 %lhs_V_3, %rhs_V_3_load" [HTA1024_0/solution1/top.cc:235]   --->   Operation 400 'and' 'r_V_19' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [1/1] (3.25ns)   --->   "store i64 %r_V_19, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:235]   --->   Operation 401 'store' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 402 [1/2] (3.25ns)   --->   "%lhs_V_4 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:236]   --->   Operation 402 'load' 'lhs_V_4' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 403 [1/1] (0.99ns)   --->   "%r_V_20 = and i64 %lhs_V_4, %rhs_V_3_load" [HTA1024_0/solution1/top.cc:236]   --->   Operation 403 'and' 'r_V_20' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 404 [1/1] (3.25ns)   --->   "store i64 %r_V_20, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:236]   --->   Operation 404 'store' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 405 [1/2] (3.25ns)   --->   "%lhs_V_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:237]   --->   Operation 405 'load' 'lhs_V_5' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 406 [1/1] (0.99ns)   --->   "%r_V_21 = and i64 %lhs_V_5, %rhs_V_3_load" [HTA1024_0/solution1/top.cc:237]   --->   Operation 406 'and' 'r_V_21' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 407 [1/1] (3.25ns)   --->   "store i64 %r_V_21, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:237]   --->   Operation 407 'store' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA1024_0/solution1/top.cc:305]   --->   Operation 408 'specregionend' 'empty_64' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "br label %35" [HTA1024_0/solution1/top.cc:306]   --->   Operation 409 'br' <Predicate = (tmp & !tmp_20 & !tmp_109)> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (0.00ns)   --->   "%i_assign_1 = zext i8 %op_V_assign to i32" [HTA1024_0/solution1/top.cc:300]   --->   Operation 410 'zext' 'i_assign_1' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 411 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:300]   --->   Operation 411 'load' 'p_Val2_16' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_16, i32 %i_assign_1, i1 %p_Repl2_9)" [HTA1024_0/solution1/top.cc:300]   --->   Operation 412 'bitset' 'p_Result_4' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 413 [1/1] (3.25ns)   --->   "store i64 %p_Result_4, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:300]   --->   Operation 413 'store' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 414 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:301]   --->   Operation 414 'load' 'p_Val2_17' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 415 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_17, i32 %i_assign_1, i1 %p_Repl2_10)" [HTA1024_0/solution1/top.cc:301]   --->   Operation 415 'bitset' 'p_Result_5' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 416 [1/1] (3.25ns)   --->   "store i64 %p_Result_5, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:301]   --->   Operation 416 'store' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 417 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:302]   --->   Operation 417 'load' 'p_Val2_18' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_6 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_18, i32 %i_assign_1, i1 %p_Repl2_11)" [HTA1024_0/solution1/top.cc:302]   --->   Operation 418 'bitset' 'p_Result_6' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 419 [1/1] (3.25ns)   --->   "store i64 %p_Result_6, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:302]   --->   Operation 419 'store' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 420 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:303]   --->   Operation 420 'load' 'p_Val2_19' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 421 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_19, i32 %i_assign_1, i1 %p_Repl2_12)" [HTA1024_0/solution1/top.cc:303]   --->   Operation 421 'bitset' 'p_Result_7' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 422 [1/1] (3.25ns)   --->   "store i64 %p_Result_7, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:237]   --->   Operation 422 'store' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 423 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA1024_0/solution1/top.cc:305]   --->   Operation 423 'specregionend' 'empty_66' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 424 [1/1] (0.00ns)   --->   "br label %35" [HTA1024_0/solution1/top.cc:306]   --->   Operation 424 'br' <Predicate = (tmp & !tmp_20 & tmp_109)> <Delay = 0.00>
ST_26 : Operation 425 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA1024_0/solution1/top.cc:423]   --->   Operation 425 'specregionend' 'empty_69' <Predicate = (!tmp) | (!tmp_20)> <Delay = 0.00>
ST_26 : Operation 426 [1/1] (0.00ns)   --->   "br label %36" [HTA1024_0/solution1/top.cc:449]   --->   Operation 426 'br' <Predicate = (!tmp) | (!tmp_20)> <Delay = 0.00>
ST_26 : Operation 427 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA1024_0/solution1/top.cc:131]   --->   Operation 427 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 428 [1/1] (0.00ns)   --->   "ret void" [HTA1024_0/solution1/top.cc:449]   --->   Operation 428 'ret' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 3.25>
ST_27 : Operation 429 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA1024_0/solution1/top.cc:174]   --->   Operation 429 'load' 'buddy_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 430 [1/1] (1.76ns)   --->   "br label %._crit_edge47" [HTA1024_0/solution1/top.cc:174]   --->   Operation 430 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 3> <Delay = 3.25>
ST_28 : Operation 431 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA1024_0/solution1/top.cc:174]   --->   Operation 431 'load' 'buddy_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 432 [1/1] (1.76ns)   --->   "br label %._crit_edge47" [HTA1024_0/solution1/top.cc:174]   --->   Operation 432 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 4> <Delay = 4.51>
ST_29 : Operation 433 [1/1] (0.00ns)   --->   "%buddy_tree_V_load_1_s = phi i64 [ %buddy_tree_V_0_load_1, %branch8 ], [ %buddy_tree_V_1_load_1, %branch9 ]" [HTA1024_0/solution1/top.cc:174]   --->   Operation 433 'phi' 'buddy_tree_V_load_1_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 434 [1/1] (3.52ns)   --->   "%tmp_18 = sub i64 0, %buddy_tree_V_load_1_s" [HTA1024_0/solution1/top.cc:174]   --->   Operation 434 'sub' 'tmp_18' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 435 [1/1] (0.99ns)   --->   "%tmp_V_1 = and i64 %buddy_tree_V_load_1_s, %tmp_18" [HTA1024_0/solution1/top.cc:174]   --->   Operation 435 'and' 'tmp_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 8.75>
ST_30 : Operation 436 [1/1] (8.75ns)   --->   "%op_V_assign = call fastcc i8 @log_2_64bit(i64 %tmp_V_1)" [HTA1024_0/solution1/top.cc:175]   --->   Operation 436 'call' 'op_V_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 437 [1/1] (2.77ns)   --->   "%tmp_20 = icmp eq i64 %tmp_V_1, 0" [HTA1024_0/solution1/top.cc:177]   --->   Operation 437 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %19, label %18" [HTA1024_0/solution1/top.cc:177]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_5, i32 3)" [HTA1024_0/solution1/top.cc:179]   --->   Operation 439 'bitselect' 'tmp_84' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %_ifconv17, label %_ifconv22" [HTA1024_0/solution1/top.cc:179]   --->   Operation 440 'br' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA1024_0/solution1/top.cc:174]   --->   Operation 441 'getelementptr' 'buddy_tree_V_1_addr_4' <Predicate = (tmp_72 & !tmp_20 & !tmp_84)> <Delay = 0.00>
ST_30 : Operation 442 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA1024_0/solution1/top.cc:198]   --->   Operation 442 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_72 & !tmp_20 & !tmp_84)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA1024_0/solution1/top.cc:174]   --->   Operation 443 'getelementptr' 'buddy_tree_V_0_addr_4' <Predicate = (!tmp_72 & !tmp_20 & !tmp_84)> <Delay = 0.00>
ST_30 : Operation 444 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA1024_0/solution1/top.cc:198]   --->   Operation 444 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_72 & !tmp_20 & !tmp_84)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)" [HTA1024_0/solution1/top.cc:204]   --->   Operation 445 'write' <Predicate = (tmp_20)> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "br label %36" [HTA1024_0/solution1/top.cc:205]   --->   Operation 446 'br' <Predicate = (tmp_20)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 7.98>
ST_31 : Operation 447 [1/1] (1.73ns)   --->   "%r_V_35 = sub i4 -5, %p_5" [HTA1024_0/solution1/top.cc:197]   --->   Operation 447 'sub' 'r_V_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i4 %r_V_35 to i19" [HTA1024_0/solution1/top.cc:197]   --->   Operation 448 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i8 %op_V_assign to i19" [HTA1024_0/solution1/top.cc:197]   --->   Operation 449 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (3.14ns)   --->   "%tmp_43 = shl i19 %tmp_38_cast, %tmp_37_cast" [HTA1024_0/solution1/top.cc:197]   --->   Operation 450 'shl' 'tmp_43' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%r_V_15 = trunc i19 %tmp_43 to i13" [HTA1024_0/solution1/top.cc:197]   --->   Operation 451 'trunc' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "%output_addr_V = zext i13 %r_V_15 to i32" [HTA1024_0/solution1/top.cc:197]   --->   Operation 452 'zext' 'output_addr_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V)" [HTA1024_0/solution1/top.cc:197]   --->   Operation 453 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (0.99ns)   --->   "%TMP_0_V = xor i64 %tmp_V_1, -1" [HTA1024_0/solution1/top.cc:198]   --->   Operation 454 'xor' 'TMP_0_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 455 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA1024_0/solution1/top.cc:198]   --->   Operation 455 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 456 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA1024_0/solution1/top.cc:198]   --->   Operation 456 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%buddy_tree_V_load_3_s = select i1 %tmp_72, i64 %buddy_tree_V_1_load_2, i64 %buddy_tree_V_0_load_2" [HTA1024_0/solution1/top.cc:198]   --->   Operation 457 'select' 'buddy_tree_V_load_3_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 458 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_54 = and i64 %buddy_tree_V_load_3_s, %TMP_0_V" [HTA1024_0/solution1/top.cc:198]   --->   Operation 458 'and' 'tmp_54' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %branch13, label %branch12" [HTA1024_0/solution1/top.cc:198]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA1024_0/solution1/top.cc:174]   --->   Operation 460 'getelementptr' 'buddy_tree_V_0_addr_6' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (3.25ns)   --->   "store i64 %tmp_54, i64* %buddy_tree_V_0_addr_6, align 8" [HTA1024_0/solution1/top.cc:198]   --->   Operation 461 'store' <Predicate = (!tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 462 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2895053" [HTA1024_0/solution1/top.cc:198]   --->   Operation 462 'br' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_31 : Operation 463 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA1024_0/solution1/top.cc:174]   --->   Operation 463 'getelementptr' 'buddy_tree_V_1_addr_6' <Predicate = (tmp_72)> <Delay = 0.00>
ST_31 : Operation 464 [1/1] (3.25ns)   --->   "store i64 %tmp_54, i64* %buddy_tree_V_1_addr_6, align 8" [HTA1024_0/solution1/top.cc:198]   --->   Operation 464 'store' <Predicate = (tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 465 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2895053" [HTA1024_0/solution1/top.cc:198]   --->   Operation 465 'br' <Predicate = (tmp_72)> <Delay = 0.00>
ST_31 : Operation 466 [1/1] (1.76ns)   --->   "br label %20"   --->   Operation 466 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 6> <Delay = 4.22>
ST_32 : Operation 467 [1/1] (0.97ns)   --->   "%r_V_3 = xor i4 %p_5, -8" [HTA1024_0/solution1/top.cc:181]   --->   Operation 467 'xor' 'r_V_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_35 = zext i4 %r_V_3 to i64" [HTA1024_0/solution1/top.cc:181]   --->   Operation 468 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 469 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA1024_0/solution1/top.cc:175]   --->   Operation 469 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "%newIndex8 = zext i7 %newIndex7 to i64" [HTA1024_0/solution1/top.cc:175]   --->   Operation 470 'zext' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 471 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_2 = getelementptr [35 x i32]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA1024_0/solution1/top.cc:181]   --->   Operation 471 'getelementptr' 'group_tree_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 472 [2/2] (3.25ns)   --->   "%group_tree_V_1_load_1 = load i32* %group_tree_V_1_addr_2, align 4" [HTA1024_0/solution1/top.cc:181]   --->   Operation 472 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_2 = getelementptr [35 x i32]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA1024_0/solution1/top.cc:181]   --->   Operation 473 'getelementptr' 'group_tree_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 474 [2/2] (3.25ns)   --->   "%group_tree_V_0_load_1 = load i32* %group_tree_V_0_addr_2, align 4" [HTA1024_0/solution1/top.cc:181]   --->   Operation 474 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_32 : Operation 475 [1/1] (0.00ns)   --->   "%group_tree_mask_V_ad = getelementptr [8 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_35" [HTA1024_0/solution1/top.cc:181]   --->   Operation 475 'getelementptr' 'group_tree_mask_V_ad' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 476 [2/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA1024_0/solution1/top.cc:181]   --->   Operation 476 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_32 : Operation 477 [1/1] (0.00ns)   --->   "%shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_35" [HTA1024_0/solution1/top.cc:184]   --->   Operation 477 'getelementptr' 'shift_constant_V_add' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 478 [2/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA1024_0/solution1/top.cc:184]   --->   Operation 478 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 33 <SV = 7> <Delay = 8.49>
ST_33 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i8 %op_V_assign to i1" [HTA1024_0/solution1/top.cc:175]   --->   Operation 479 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 480 [1/2] (3.25ns)   --->   "%group_tree_V_1_load_1 = load i32* %group_tree_V_1_addr_2, align 4" [HTA1024_0/solution1/top.cc:181]   --->   Operation 480 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_33 : Operation 481 [1/2] (3.25ns)   --->   "%group_tree_V_0_load_1 = load i32* %group_tree_V_0_addr_2, align 4" [HTA1024_0/solution1/top.cc:181]   --->   Operation 481 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_33 : Operation 482 [1/1] (0.69ns)   --->   "%group_tree_V_load_ph = select i1 %tmp_101, i32 %group_tree_V_1_load_1, i32 %group_tree_V_0_load_1" [HTA1024_0/solution1/top.cc:181]   --->   Operation 482 'select' 'group_tree_V_load_ph' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 483 [1/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA1024_0/solution1/top.cc:181]   --->   Operation 483 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i31 %rhs_V to i32" [HTA1024_0/solution1/top.cc:181]   --->   Operation 484 'sext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 485 [1/1] (0.99ns)   --->   "%r_V_33 = and i32 %rhs_V_cast, %group_tree_V_load_ph" [HTA1024_0/solution1/top.cc:181]   --->   Operation 485 'and' 'r_V_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 486 [1/1] (2.55ns)   --->   "%tmp_41 = sub i32 0, %r_V_33" [HTA1024_0/solution1/top.cc:182]   --->   Operation 486 'sub' 'tmp_41' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 487 [1/1] (0.99ns)   --->   "%TMP_0_V_3 = and i32 %r_V_33, %tmp_41" [HTA1024_0/solution1/top.cc:182]   --->   Operation 487 'and' 'TMP_0_V_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 488 [1/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA1024_0/solution1/top.cc:184]   --->   Operation 488 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_33 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp26 = and i32 %group_tree_V_load_ph, %tmp_41" [HTA1024_0/solution1/top.cc:186]   --->   Operation 489 'and' 'tmp26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_52 = and i32 %tmp26, %rhs_V_cast" [HTA1024_0/solution1/top.cc:186]   --->   Operation 490 'and' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 491 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_53 = xor i32 %tmp_52, %group_tree_V_load_ph" [HTA1024_0/solution1/top.cc:186]   --->   Operation 491 'xor' 'tmp_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 8> <Delay = 8.75>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%TMP_0_V_3_cast = zext i32 %TMP_0_V_3 to i64" [HTA1024_0/solution1/top.cc:182]   --->   Operation 492 'zext' 'TMP_0_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 493 [1/1] (8.75ns)   --->   "%op_V_assign_1 = call fastcc i8 @log_2_64bit(i64 %TMP_0_V_3_cast)" [HTA1024_0/solution1/top.cc:183]   --->   Operation 493 'call' 'op_V_assign_1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i8 %op_V_assign to i16" [HTA1024_0/solution1/top.cc:184]   --->   Operation 494 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 495 [1/1] (1.73ns)   --->   "%tmp_42 = add i4 -7, %p_5" [HTA1024_0/solution1/top.cc:184]   --->   Operation 495 'add' 'tmp_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i4 %tmp_42 to i16" [HTA1024_0/solution1/top.cc:184]   --->   Operation 496 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 497 [1/1] (3.14ns)   --->   "%tmp_44 = shl i16 %tmp_57_cast, %tmp_64_cast" [HTA1024_0/solution1/top.cc:184]   --->   Operation 497 'shl' 'tmp_44' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 498 [1/1] (0.00ns)   --->   "%r_V_11 = trunc i16 %tmp_44 to i13" [HTA1024_0/solution1/top.cc:184]   --->   Operation 498 'trunc' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 35 <SV = 9> <Delay = 7.48>
ST_35 : Operation 499 [1/1] (0.00ns)   --->   "%loc_tree_V = zext i8 %op_V_assign_1 to i13" [HTA1024_0/solution1/top.cc:183]   --->   Operation 499 'zext' 'loc_tree_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_45 = zext i5 %shift_constant_V_loa to i13" [HTA1024_0/solution1/top.cc:184]   --->   Operation 500 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46 = add i13 %r_V_11, %loc_tree_V" [HTA1024_0/solution1/top.cc:184]   --->   Operation 501 'add' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 502 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%new_loc1_V = sub i13 %tmp_46, %tmp_45" [HTA1024_0/solution1/top.cc:184]   --->   Operation 502 'sub' 'new_loc1_V' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 503 [1/1] (1.73ns)   --->   "%r_V_34 = sub i4 -5, %p_5" [HTA1024_0/solution1/top.cc:185]   --->   Operation 503 'sub' 'r_V_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_34, i32 3)" [HTA1024_0/solution1/top.cc:185]   --->   Operation 504 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_47 = sext i4 %r_V_34 to i32" [HTA1024_0/solution1/top.cc:185]   --->   Operation 505 'sext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_48 = zext i13 %new_loc1_V to i32" [HTA1024_0/solution1/top.cc:185]   --->   Operation 506 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 507 [1/1] (1.73ns)   --->   "%tmp_49 = sub i4 0, %r_V_34" [HTA1024_0/solution1/top.cc:185]   --->   Operation 507 'sub' 'tmp_49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_75_cast = sext i4 %tmp_49 to i13" [HTA1024_0/solution1/top.cc:185]   --->   Operation 508 'sext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_50 = lshr i13 %new_loc1_V, %tmp_75_cast" [HTA1024_0/solution1/top.cc:185]   --->   Operation 509 'lshr' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_51 = shl i32 %tmp_48, %tmp_47" [HTA1024_0/solution1/top.cc:185]   --->   Operation 510 'shl' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_104 = trunc i32 %tmp_51 to i13" [HTA1024_0/solution1/top.cc:185]   --->   Operation 511 'trunc' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 512 [1/1] (3.67ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %tmp_103, i13 %tmp_50, i13 %tmp_104" [HTA1024_0/solution1/top.cc:185]   --->   Operation 512 'select' 'r_V_13' <Predicate = true> <Delay = 3.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 513 [1/1] (0.00ns)   --->   "%output_addr_V_1 = zext i13 %r_V_13 to i32" [HTA1024_0/solution1/top.cc:185]   --->   Operation 513 'zext' 'output_addr_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 514 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V_1)" [HTA1024_0/solution1/top.cc:185]   --->   Operation 514 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 515 [1/1] (0.00ns)   --->   "br i1 %tmp_101, label %branch43, label %branch42" [HTA1024_0/solution1/top.cc:186]   --->   Operation 515 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 516 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_3 = getelementptr [35 x i32]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA1024_0/solution1/top.cc:181]   --->   Operation 516 'getelementptr' 'group_tree_V_0_addr_3' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_35 : Operation 517 [1/1] (3.25ns)   --->   "store i32 %tmp_53, i32* %group_tree_V_0_addr_3, align 4" [HTA1024_0/solution1/top.cc:186]   --->   Operation 517 'store' <Predicate = (!tmp_101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_35 : Operation 518 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit299124127" [HTA1024_0/solution1/top.cc:186]   --->   Operation 518 'br' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_35 : Operation 519 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_3 = getelementptr [35 x i32]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA1024_0/solution1/top.cc:181]   --->   Operation 519 'getelementptr' 'group_tree_V_1_addr_3' <Predicate = (tmp_101)> <Delay = 0.00>
ST_35 : Operation 520 [1/1] (3.25ns)   --->   "store i32 %tmp_53, i32* %group_tree_V_1_addr_3, align 4" [HTA1024_0/solution1/top.cc:186]   --->   Operation 520 'store' <Predicate = (tmp_101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_35 : Operation 521 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit299124127" [HTA1024_0/solution1/top.cc:186]   --->   Operation 521 'br' <Predicate = (tmp_101)> <Delay = 0.00>
ST_35 : Operation 522 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA1024_0/solution1/top.cc:187]   --->   Operation 522 'load' 'buddy_tree_V_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 36 <SV = 10> <Delay = 7.49>
ST_36 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%op2_assign = xor i64 %tmp_V_1, -1" [HTA1024_0/solution1/top.cc:187]   --->   Operation 523 'xor' 'op2_assign' <Predicate = (tmp_84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 524 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA1024_0/solution1/top.cc:187]   --->   Operation 524 'load' 'buddy_tree_V_1_load_5' <Predicate = (tmp_84)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 525 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_62 = and i64 %buddy_tree_V_1_load_5, %op2_assign" [HTA1024_0/solution1/top.cc:187]   --->   Operation 525 'and' 'tmp_62' <Predicate = (tmp_84)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 526 [1/1] (3.25ns)   --->   "store i64 %tmp_62, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA1024_0/solution1/top.cc:187]   --->   Operation 526 'store' <Predicate = (tmp_84)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 527 [1/1] (1.76ns)   --->   "br label %20" [HTA1024_0/solution1/top.cc:194]   --->   Operation 527 'br' <Predicate = (tmp_84)> <Delay = 1.76>
ST_36 : Operation 528 [1/1] (0.00ns)   --->   "%p_7 = phi i8 [ %op_V_assign_1, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit299124127 ], [ 0, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2895053 ]" [HTA1024_0/solution1/top.cc:183]   --->   Operation 528 'phi' 'p_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 529 [1/1] (0.00ns)   --->   "%p_8 = phi i13 [ %r_V_13, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit299124127 ], [ %r_V_15, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2895053 ]"   --->   Operation 529 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 530 [1/1] (0.00ns)   --->   "%p_9 = phi i64 [ %TMP_0_V_3_cast, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit299124127 ], [ %TMP_0_V, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2895053 ]"   --->   Operation 530 'phi' 'p_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_63 = zext i13 %p_8 to i64" [HTA1024_0/solution1/top.cc:207]   --->   Operation 531 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 532 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add = getelementptr [1024 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_63" [HTA1024_0/solution1/top.cc:207]   --->   Operation 532 'getelementptr' 'addr_layer_map_V_add' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 533 [1/1] (3.25ns)   --->   "store i4 %p_5, i4* %addr_layer_map_V_add, align 1" [HTA1024_0/solution1/top.cc:207]   --->   Operation 533 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_36 : Operation 534 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr_1 = getelementptr [1024 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_63" [HTA1024_0/solution1/top.cc:208]   --->   Operation 534 'getelementptr' 'addr_tree_map_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 535 [1/1] (3.25ns)   --->   "store i8 %op_V_assign, i8* %addr_tree_map_V_addr_1, align 1" [HTA1024_0/solution1/top.cc:208]   --->   Operation 535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_36 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_5, i32 3)" [HTA1024_0/solution1/top.cc:211]   --->   Operation 536 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 537 [1/1] (0.00ns)   --->   "br i1 %tmp_109, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.preheader_ifconv, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit279" [HTA1024_0/solution1/top.cc:211]   --->   Operation 537 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 538 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32"   --->   Operation 538 'alloca' 'cnt_1' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 539 [1/1] (0.00ns)   --->   "%rhs_V_3 = alloca i64"   --->   Operation 539 'alloca' 'rhs_V_3' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 540 [1/1] (0.00ns)   --->   "%loc2_V = alloca i13"   --->   Operation 540 'alloca' 'loc2_V' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 541 [1/1] (0.00ns)   --->   "%loc1_V_7 = alloca i13"   --->   Operation 541 'alloca' 'loc1_V_7' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 542 [1/1] (1.73ns)   --->   "%now1_V_6 = add i4 %p_5, 1" [HTA1024_0/solution1/top.cc:213]   --->   Operation 542 'add' 'now1_V_6' <Predicate = (!tmp_109)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 543 [1/1] (0.00ns)   --->   "%loc1_V_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA1024_0/solution1/top.cc:213]   --->   Operation 543 'partselect' 'loc1_V_8' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 544 [1/1] (0.00ns)   --->   "%loc1_V_8_cast = zext i7 %loc1_V_8 to i13" [HTA1024_0/solution1/top.cc:213]   --->   Operation 544 'zext' 'loc1_V_8_cast' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 545 [1/1] (1.73ns)   --->   "%now2_V_3 = add i4 %p_5, -1" [HTA1024_0/solution1/top.cc:213]   --->   Operation 545 'add' 'now2_V_3' <Predicate = (!tmp_109)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 546 [1/1] (0.00ns)   --->   "%loc2_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %op_V_assign, i1 false)" [HTA1024_0/solution1/top.cc:213]   --->   Operation 546 'bitconcatenate' 'loc2_V_3' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 547 [1/1] (0.00ns)   --->   "%loc2_V_2_cast = zext i9 %loc2_V_3 to i13" [HTA1024_0/solution1/top.cc:213]   --->   Operation 547 'zext' 'loc2_V_2_cast' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA1024_0/solution1/top.cc:214]   --->   Operation 548 'wait' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_36 : Operation 549 [1/1] (1.76ns)   --->   "store i13 %loc1_V_8_cast, i13* %loc1_V_7" [HTA1024_0/solution1/top.cc:213]   --->   Operation 549 'store' <Predicate = (!tmp_109)> <Delay = 1.76>
ST_36 : Operation 550 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2_cast, i13* %loc2_V" [HTA1024_0/solution1/top.cc:213]   --->   Operation 550 'store' <Predicate = (!tmp_109)> <Delay = 1.76>
ST_36 : Operation 551 [1/1] (1.76ns)   --->   "store i64 %p_9, i64* %rhs_V_3" [HTA1024_0/solution1/top.cc:198]   --->   Operation 551 'store' <Predicate = (!tmp_109)> <Delay = 1.76>
ST_36 : Operation 552 [1/1] (1.76ns)   --->   "store i32 1, i32* %cnt_1"   --->   Operation 552 'store' <Predicate = (!tmp_109)> <Delay = 1.76>
ST_36 : Operation 553 [1/1] (1.76ns)   --->   "br label %21" [HTA1024_0/solution1/top.cc:215]   --->   Operation 553 'br' <Predicate = (!tmp_109)> <Delay = 1.76>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_66 = zext i8 %p_7 to i64" [HTA1024_0/solution1/top.cc:242]   --->   Operation 554 'zext' 'tmp_66' <Predicate = (tmp_109)> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%mark_mask_V_addr_1 = getelementptr [128 x i32]* @mark_mask_V, i64 0, i64 %tmp_66" [HTA1024_0/solution1/top.cc:242]   --->   Operation 555 'getelementptr' 'mark_mask_V_addr_1' <Predicate = (tmp_109)> <Delay = 0.00>
ST_36 : Operation 556 [2/2] (3.25ns)   --->   "%mark_mask_V_load = load i32* %mark_mask_V_addr_1, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 556 'load' 'mark_mask_V_load' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_36 : Operation 557 [1/1] (0.00ns)   --->   "%newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA1024_0/solution1/top.cc:175]   --->   Operation 557 'partselect' 'newIndex12' <Predicate = (tmp_109)> <Delay = 0.00>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%newIndex13 = zext i7 %newIndex12 to i64" [HTA1024_0/solution1/top.cc:175]   --->   Operation 558 'zext' 'newIndex13' <Predicate = (tmp_109)> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_4 = getelementptr [35 x i32]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA1024_0/solution1/top.cc:242]   --->   Operation 559 'getelementptr' 'group_tree_V_1_addr_4' <Predicate = (tmp_109)> <Delay = 0.00>
ST_36 : Operation 560 [2/2] (3.25ns)   --->   "%group_tree_V_1_load_2 = load i32* %group_tree_V_1_addr_4, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 560 'load' 'group_tree_V_1_load_2' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_36 : Operation 561 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_4 = getelementptr [35 x i32]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA1024_0/solution1/top.cc:242]   --->   Operation 561 'getelementptr' 'group_tree_V_0_addr_4' <Predicate = (tmp_109)> <Delay = 0.00>
ST_36 : Operation 562 [2/2] (3.25ns)   --->   "%group_tree_V_0_load_2 = load i32* %group_tree_V_0_addr_4, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 562 'load' 'group_tree_V_0_load_2' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>

State 37 <SV = 11> <Delay = 7.32>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%p_3 = phi i4 [ %now1_V_6, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit279 ], [ %now1_V_5, %._crit_edge5397 ]"   --->   Operation 563 'phi' 'p_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 564 [1/1] (0.00ns)   --->   "%p_1 = phi i4 [ %now2_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit279 ], [ %now2_V_1, %._crit_edge5397 ]"   --->   Operation 564 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_3, i32 3)" [HTA1024_0/solution1/top.cc:215]   --->   Operation 565 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%rev = xor i1 %tmp_126, true" [HTA1024_0/solution1/top.cc:215]   --->   Operation 566 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 567 [1/1] (1.30ns)   --->   "%op2_assign_8 = icmp ne i4 %p_1, 0" [HTA1024_0/solution1/top.cc:215]   --->   Operation 567 'icmp' 'op2_assign_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 568 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_75 = or i1 %op2_assign_8, %rev" [HTA1024_0/solution1/top.cc:215]   --->   Operation 568 'or' 'tmp_75' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 569 [1/1] (0.00ns)   --->   "br i1 %tmp_75, label %22, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit213" [HTA1024_0/solution1/top.cc:215]   --->   Operation 569 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [HTA1024_0/solution1/top.cc:216]   --->   Operation 570 'specregionbegin' 'tmp_79' <Predicate = (tmp_75)> <Delay = 0.00>
ST_37 : Operation 571 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA1024_0/solution1/top.cc:218]   --->   Operation 571 'specpipeline' <Predicate = (tmp_75)> <Delay = 0.00>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %tmp_126, label %._crit_edge5396, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit232_ifconv" [HTA1024_0/solution1/top.cc:219]   --->   Operation 572 'br' <Predicate = (tmp_75)> <Delay = 0.00>
ST_37 : Operation 573 [1/1] (0.00ns)   --->   "%cnt_1_load = load i32* %cnt_1"   --->   Operation 573 'load' 'cnt_1_load' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 574 [1/1] (0.00ns)   --->   "%loc2_V_load = load i13* %loc2_V" [HTA1024_0/solution1/top.cc:221]   --->   Operation 574 'load' 'loc2_V_load' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i32 %cnt_1_load to i2"   --->   Operation 575 'trunc' 'tmp_136' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 576 [1/1] (0.00ns)   --->   "%newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %cnt_1_load, i32 2, i32 3)"   --->   Operation 576 'partselect' 'newIndex_t' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cnt_1_load, i32 2)"   --->   Operation 577 'bitselect' 'tmp_137' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%mask_V_load_117_phi_s = select i1 %tmp_137, i64 -1, i64 255" [HTA1024_0/solution1/top.cc:221]   --->   Operation 578 'select' 'mask_V_load_117_phi_s' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_82 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex_t)"   --->   Operation 579 'mux' 'tmp_82' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_85 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex_t)"   --->   Operation 580 'mux' 'tmp_85' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_116_phi_s = select i1 %tmp_137, i64 4294967295, i64 15" [HTA1024_0/solution1/top.cc:221]   --->   Operation 581 'select' 'mask_V_load_116_phi_s' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 582 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_136, 0" [HTA1024_0/solution1/top.cc:221]   --->   Operation 582 'icmp' 'sel_tmp' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i64 %tmp_82, i64 %mask_V_load_117_phi_s" [HTA1024_0/solution1/top.cc:221]   --->   Operation 583 'select' 'sel_tmp1' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 584 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_136, 1" [HTA1024_0/solution1/top.cc:221]   --->   Operation 584 'icmp' 'sel_tmp2' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 585 [1/1] (1.77ns) (out node of the LUT)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i64 %tmp_85, i64 %sel_tmp1" [HTA1024_0/solution1/top.cc:221]   --->   Operation 585 'select' 'sel_tmp3' <Predicate = (tmp_75 & !tmp_126)> <Delay = 1.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 586 [1/1] (0.95ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_136, -2" [HTA1024_0/solution1/top.cc:221]   --->   Operation 586 'icmp' 'sel_tmp4' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_1_phi = select i1 %sel_tmp4, i64 %mask_V_load_116_phi_s, i64 %sel_tmp3" [HTA1024_0/solution1/top.cc:221]   --->   Operation 587 'select' 'mask_V_load_1_phi' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%tmp_86 = zext i13 %loc2_V_load to i64" [HTA1024_0/solution1/top.cc:221]   --->   Operation 588 'zext' 'tmp_86' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%r_V_31 = shl i64 %mask_V_load_1_phi, %tmp_86" [HTA1024_0/solution1/top.cc:221]   --->   Operation 589 'shl' 'r_V_31' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 590 [1/1] (4.59ns) (out node of the LUT)   --->   "%rhs_V_6 = xor i64 %r_V_31, -1" [HTA1024_0/solution1/top.cc:221]   --->   Operation 590 'xor' 'rhs_V_6' <Predicate = (tmp_75 & !tmp_126)> <Delay = 4.59> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 591 [1/1] (0.00ns)   --->   "%newIndex16 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_3, i32 1, i32 3)" [HTA1024_0/solution1/top.cc:213]   --->   Operation 591 'partselect' 'newIndex16' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 592 [1/1] (0.00ns)   --->   "%newIndex17 = zext i3 %newIndex16 to i64" [HTA1024_0/solution1/top.cc:213]   --->   Operation 592 'zext' 'newIndex17' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 593 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA1024_0/solution1/top.cc:222]   --->   Operation 593 'getelementptr' 'buddy_tree_V_1_addr_9' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 594 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA1024_0/solution1/top.cc:222]   --->   Operation 594 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_75 & !tmp_126)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 595 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA1024_0/solution1/top.cc:222]   --->   Operation 595 'getelementptr' 'buddy_tree_V_0_addr_9' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_37 : Operation 596 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_12 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA1024_0/solution1/top.cc:222]   --->   Operation 596 'load' 'buddy_tree_V_0_load_12' <Predicate = (tmp_75 & !tmp_126)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 597 [1/1] (1.30ns)   --->   "%tmp_88 = icmp eq i4 %p_1, 0" [HTA1024_0/solution1/top.cc:226]   --->   Operation 597 'icmp' 'tmp_88' <Predicate = (tmp_75)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 598 [1/1] (0.00ns)   --->   "br i1 %tmp_88, label %._crit_edge5397, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit221_ifconv" [HTA1024_0/solution1/top.cc:226]   --->   Operation 598 'br' <Predicate = (tmp_75)> <Delay = 0.00>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i4 %p_1 to i1" [HTA1024_0/solution1/top.cc:213]   --->   Operation 599 'trunc' 'tmp_149' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_37 : Operation 600 [1/1] (0.00ns)   --->   "%newIndex22 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_1, i32 1, i32 3)" [HTA1024_0/solution1/top.cc:213]   --->   Operation 600 'partselect' 'newIndex22' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_37 : Operation 601 [1/1] (0.00ns)   --->   "%newIndex23 = zext i3 %newIndex22 to i64" [HTA1024_0/solution1/top.cc:213]   --->   Operation 601 'zext' 'newIndex23' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_37 : Operation 602 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA1024_0/solution1/top.cc:228]   --->   Operation 602 'getelementptr' 'buddy_tree_V_1_addr_13' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_37 : Operation 603 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_17 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA1024_0/solution1/top.cc:228]   --->   Operation 603 'load' 'buddy_tree_V_1_load_17' <Predicate = (tmp_75 & !tmp_88)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 604 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA1024_0/solution1/top.cc:228]   --->   Operation 604 'getelementptr' 'buddy_tree_V_0_addr_13' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_37 : Operation 605 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_16 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA1024_0/solution1/top.cc:228]   --->   Operation 605 'load' 'buddy_tree_V_0_load_16' <Predicate = (tmp_75 & !tmp_88)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 38 <SV = 12> <Delay = 7.98>
ST_38 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i4 %p_3 to i1" [HTA1024_0/solution1/top.cc:213]   --->   Operation 606 'trunc' 'tmp_138' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_38 : Operation 607 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA1024_0/solution1/top.cc:222]   --->   Operation 607 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_75 & !tmp_126)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 608 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_12 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA1024_0/solution1/top.cc:222]   --->   Operation 608 'load' 'buddy_tree_V_0_load_12' <Predicate = (tmp_75 & !tmp_126)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node r_V_32)   --->   "%lhs_V_11 = select i1 %tmp_138, i64 %buddy_tree_V_1_load_13, i64 %buddy_tree_V_0_load_12" [HTA1024_0/solution1/top.cc:222]   --->   Operation 609 'select' 'lhs_V_11' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 610 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_32 = and i64 %lhs_V_11, %rhs_V_6" [HTA1024_0/solution1/top.cc:222]   --->   Operation 610 'and' 'r_V_32' <Predicate = (tmp_75 & !tmp_126)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 611 [1/1] (0.00ns)   --->   "br i1 %tmp_138, label %branch17, label %branch16" [HTA1024_0/solution1/top.cc:222]   --->   Operation 611 'br' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_38 : Operation 612 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA1024_0/solution1/top.cc:222]   --->   Operation 612 'getelementptr' 'buddy_tree_V_0_addr_12' <Predicate = (tmp_75 & !tmp_126 & !tmp_138)> <Delay = 0.00>
ST_38 : Operation 613 [1/1] (3.25ns)   --->   "store i64 %r_V_32, i64* %buddy_tree_V_0_addr_12, align 8" [HTA1024_0/solution1/top.cc:222]   --->   Operation 613 'store' <Predicate = (tmp_75 & !tmp_126 & !tmp_138)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 614 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit232136265" [HTA1024_0/solution1/top.cc:222]   --->   Operation 614 'br' <Predicate = (tmp_75 & !tmp_126 & !tmp_138)> <Delay = 0.00>
ST_38 : Operation 615 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA1024_0/solution1/top.cc:222]   --->   Operation 615 'getelementptr' 'buddy_tree_V_1_addr_12' <Predicate = (tmp_75 & !tmp_126 & tmp_138)> <Delay = 0.00>
ST_38 : Operation 616 [1/1] (3.25ns)   --->   "store i64 %r_V_32, i64* %buddy_tree_V_1_addr_12, align 8" [HTA1024_0/solution1/top.cc:222]   --->   Operation 616 'store' <Predicate = (tmp_75 & !tmp_126 & tmp_138)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 617 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit232136265" [HTA1024_0/solution1/top.cc:222]   --->   Operation 617 'br' <Predicate = (tmp_75 & !tmp_126 & tmp_138)> <Delay = 0.00>
ST_38 : Operation 618 [1/1] (0.00ns)   --->   "%cnt_1_load_1 = load i32* %cnt_1" [HTA1024_0/solution1/top.cc:224]   --->   Operation 618 'load' 'cnt_1_load_1' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_38 : Operation 619 [1/1] (0.00ns)   --->   "%loc2_V_load_1 = load i13* %loc2_V" [HTA1024_0/solution1/top.cc:223]   --->   Operation 619 'load' 'loc2_V_load_1' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_38 : Operation 620 [1/1] (0.00ns)   --->   "%loc2_V_2 = shl i13 %loc2_V_load_1, 1" [HTA1024_0/solution1/top.cc:223]   --->   Operation 620 'shl' 'loc2_V_2' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_38 : Operation 621 [1/1] (2.55ns)   --->   "%cnt_2 = add nsw i32 1, %cnt_1_load_1" [HTA1024_0/solution1/top.cc:224]   --->   Operation 621 'add' 'cnt_2' <Predicate = (tmp_75 & !tmp_126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 622 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2, i13* %loc2_V" [HTA1024_0/solution1/top.cc:223]   --->   Operation 622 'store' <Predicate = (tmp_75 & !tmp_126)> <Delay = 1.76>
ST_38 : Operation 623 [1/1] (1.76ns)   --->   "store i64 %rhs_V_6, i64* %rhs_V_3" [HTA1024_0/solution1/top.cc:222]   --->   Operation 623 'store' <Predicate = (tmp_75 & !tmp_126)> <Delay = 1.76>
ST_38 : Operation 624 [1/1] (1.76ns)   --->   "store i32 %cnt_2, i32* %cnt_1" [HTA1024_0/solution1/top.cc:224]   --->   Operation 624 'store' <Predicate = (tmp_75 & !tmp_126)> <Delay = 1.76>
ST_38 : Operation 625 [1/1] (0.00ns)   --->   "br label %._crit_edge5396" [HTA1024_0/solution1/top.cc:225]   --->   Operation 625 'br' <Predicate = (tmp_75 & !tmp_126)> <Delay = 0.00>
ST_38 : Operation 626 [1/1] (0.00ns)   --->   "%loc1_V_7_load = load i13* %loc1_V_7" [HTA1024_0/solution1/top.cc:228]   --->   Operation 626 'load' 'loc1_V_7_load' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 627 [1/1] (0.00ns)   --->   "%i_assign_3 = zext i13 %loc1_V_7_load to i32" [HTA1024_0/solution1/top.cc:228]   --->   Operation 627 'zext' 'i_assign_3' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 628 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_17 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA1024_0/solution1/top.cc:228]   --->   Operation 628 'load' 'buddy_tree_V_1_load_17' <Predicate = (tmp_75 & !tmp_88)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 629 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_16 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA1024_0/solution1/top.cc:228]   --->   Operation 629 'load' 'buddy_tree_V_0_load_16' <Predicate = (tmp_75 & !tmp_88)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 630 [1/1] (1.48ns)   --->   "%p_Val2_20 = select i1 %tmp_149, i64 %buddy_tree_V_1_load_17, i64 %buddy_tree_V_0_load_16" [HTA1024_0/solution1/top.cc:228]   --->   Operation 630 'select' 'p_Val2_20' <Predicate = (tmp_75 & !tmp_88)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 631 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_20, i32 %i_assign_3, i1 false)" [HTA1024_0/solution1/top.cc:228]   --->   Operation 631 'bitset' 'p_Result_8' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 632 [1/1] (0.00ns)   --->   "br i1 %tmp_149, label %branch21, label %branch20" [HTA1024_0/solution1/top.cc:228]   --->   Operation 632 'br' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 633 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA1024_0/solution1/top.cc:228]   --->   Operation 633 'getelementptr' 'buddy_tree_V_0_addr_14' <Predicate = (tmp_75 & !tmp_88 & !tmp_149)> <Delay = 0.00>
ST_38 : Operation 634 [1/1] (3.25ns)   --->   "store i64 %p_Result_8, i64* %buddy_tree_V_0_addr_14, align 8" [HTA1024_0/solution1/top.cc:228]   --->   Operation 634 'store' <Predicate = (tmp_75 & !tmp_88 & !tmp_149)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2217275" [HTA1024_0/solution1/top.cc:228]   --->   Operation 635 'br' <Predicate = (tmp_75 & !tmp_88 & !tmp_149)> <Delay = 0.00>
ST_38 : Operation 636 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA1024_0/solution1/top.cc:228]   --->   Operation 636 'getelementptr' 'buddy_tree_V_1_addr_14' <Predicate = (tmp_75 & !tmp_88 & tmp_149)> <Delay = 0.00>
ST_38 : Operation 637 [1/1] (3.25ns)   --->   "store i64 %p_Result_8, i64* %buddy_tree_V_1_addr_14, align 8" [HTA1024_0/solution1/top.cc:228]   --->   Operation 637 'store' <Predicate = (tmp_75 & !tmp_88 & tmp_149)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2217275" [HTA1024_0/solution1/top.cc:228]   --->   Operation 638 'br' <Predicate = (tmp_75 & !tmp_88 & tmp_149)> <Delay = 0.00>
ST_38 : Operation 639 [1/1] (0.00ns)   --->   "%loc1_V_7_load_1 = load i13* %loc1_V_7" [HTA1024_0/solution1/top.cc:229]   --->   Operation 639 'load' 'loc1_V_7_load_1' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 640 [1/1] (0.00ns)   --->   "%loc1_V_6 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %loc1_V_7_load_1, i32 1, i32 12)" [HTA1024_0/solution1/top.cc:229]   --->   Operation 640 'partselect' 'loc1_V_6' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 641 [1/1] (0.00ns)   --->   "%loc1_V_9 = zext i12 %loc1_V_6 to i13" [HTA1024_0/solution1/top.cc:229]   --->   Operation 641 'zext' 'loc1_V_9' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 642 [1/1] (1.76ns)   --->   "store i13 %loc1_V_9, i13* %loc1_V_7" [HTA1024_0/solution1/top.cc:229]   --->   Operation 642 'store' <Predicate = (tmp_75 & !tmp_88)> <Delay = 1.76>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "br label %._crit_edge5397" [HTA1024_0/solution1/top.cc:230]   --->   Operation 643 'br' <Predicate = (tmp_75 & !tmp_88)> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_79)" [HTA1024_0/solution1/top.cc:231]   --->   Operation 644 'specregionend' 'empty_63' <Predicate = (tmp_75)> <Delay = 0.00>
ST_38 : Operation 645 [1/1] (1.30ns)   --->   "%op2_assign_7 = icmp ne i4 %p_3, -8" [HTA1024_0/solution1/top.cc:215]   --->   Operation 645 'icmp' 'op2_assign_7' <Predicate = (tmp_75)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_89 = zext i1 %op2_assign_7 to i4" [HTA1024_0/solution1/top.cc:215]   --->   Operation 646 'zext' 'tmp_89' <Predicate = (tmp_75)> <Delay = 0.00>
ST_38 : Operation 647 [1/1] (1.73ns)   --->   "%now1_V_5 = add i4 %tmp_89, %p_3" [HTA1024_0/solution1/top.cc:215]   --->   Operation 647 'add' 'now1_V_5' <Predicate = (tmp_75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_90 = zext i1 %op2_assign_8 to i4" [HTA1024_0/solution1/top.cc:215]   --->   Operation 648 'zext' 'tmp_90' <Predicate = (tmp_75)> <Delay = 0.00>
ST_38 : Operation 649 [1/1] (1.73ns)   --->   "%now2_V_1 = sub i4 %p_1, %tmp_90" [HTA1024_0/solution1/top.cc:215]   --->   Operation 649 'sub' 'now2_V_1' <Predicate = (tmp_75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 650 [1/1] (0.00ns)   --->   "br label %21" [HTA1024_0/solution1/top.cc:215]   --->   Operation 650 'br' <Predicate = (tmp_75)> <Delay = 0.00>

State 39 <SV = 12> <Delay = 3.25>
ST_39 : Operation 651 [2/2] (3.25ns)   --->   "%lhs_V_2 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:234]   --->   Operation 651 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 652 [2/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:235]   --->   Operation 652 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 653 [2/2] (3.25ns)   --->   "%lhs_V_4 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:236]   --->   Operation 653 'load' 'lhs_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 654 [2/2] (3.25ns)   --->   "%lhs_V_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:237]   --->   Operation 654 'load' 'lhs_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 11> <Delay = 8.19>
ST_40 : Operation 655 [1/2] (3.25ns)   --->   "%mark_mask_V_load = load i32* %mark_mask_V_addr_1, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 655 'load' 'mark_mask_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_40 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast1)   --->   "%tmp_115 = trunc i32 %mark_mask_V_load to i30" [HTA1024_0/solution1/top.cc:242]   --->   Operation 656 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast2)   --->   "%tmp_116 = trunc i32 %mark_mask_V_load to i14" [HTA1024_0/solution1/top.cc:242]   --->   Operation 657 'trunc' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast3)   --->   "%tmp_117 = trunc i32 %mark_mask_V_load to i6" [HTA1024_0/solution1/top.cc:242]   --->   Operation 658 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast)   --->   "%tmp_118 = trunc i32 %mark_mask_V_load to i2" [HTA1024_0/solution1/top.cc:242]   --->   Operation 659 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node r_V_17)   --->   "%rhs_V_2 = xor i32 %mark_mask_V_load, -1" [HTA1024_0/solution1/top.cc:242]   --->   Operation 660 'xor' 'rhs_V_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i8 %op_V_assign to i1" [HTA1024_0/solution1/top.cc:175]   --->   Operation 661 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 662 [1/2] (3.25ns)   --->   "%group_tree_V_1_load_2 = load i32* %group_tree_V_1_addr_4, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 662 'load' 'group_tree_V_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_40 : Operation 663 [1/2] (3.25ns)   --->   "%group_tree_V_0_load_2 = load i32* %group_tree_V_0_addr_4, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 663 'load' 'group_tree_V_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_40 : Operation 664 [1/1] (0.69ns)   --->   "%lhs_V_1 = select i1 %tmp_119, i32 %group_tree_V_1_load_2, i32 %group_tree_V_0_load_2" [HTA1024_0/solution1/top.cc:242]   --->   Operation 664 'select' 'lhs_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast)   --->   "%tmp_68 = xor i2 %tmp_118, -1" [HTA1024_0/solution1/top.cc:242]   --->   Operation 665 'xor' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast)   --->   "%tmp_120 = trunc i32 %lhs_V_1 to i2" [HTA1024_0/solution1/top.cc:242]   --->   Operation 666 'trunc' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast3)   --->   "%tmp_70 = xor i6 %tmp_117, -4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 667 'xor' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast3)   --->   "%tmp_121 = trunc i32 %lhs_V_1 to i6" [HTA1024_0/solution1/top.cc:242]   --->   Operation 668 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast2)   --->   "%tmp_71 = xor i14 %tmp_116, -64" [HTA1024_0/solution1/top.cc:242]   --->   Operation 669 'xor' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast2)   --->   "%tmp_122 = trunc i32 %lhs_V_1 to i14" [HTA1024_0/solution1/top.cc:242]   --->   Operation 670 'trunc' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast1)   --->   "%tmp_73 = xor i30 %tmp_115, -16384" [HTA1024_0/solution1/top.cc:242]   --->   Operation 671 'xor' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node r_V_29_cast1)   --->   "%tmp_123 = trunc i32 %lhs_V_1 to i30" [HTA1024_0/solution1/top.cc:242]   --->   Operation 672 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 673 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_17 = and i32 %lhs_V_1, %rhs_V_2" [HTA1024_0/solution1/top.cc:242]   --->   Operation 673 'and' 'r_V_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 674 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_29_cast1 = and i30 %tmp_123, %tmp_73" [HTA1024_0/solution1/top.cc:242]   --->   Operation 674 'and' 'r_V_29_cast1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 675 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_29_cast2 = and i14 %tmp_122, %tmp_71" [HTA1024_0/solution1/top.cc:242]   --->   Operation 675 'and' 'r_V_29_cast2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 676 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_29_cast3 = and i6 %tmp_121, %tmp_70" [HTA1024_0/solution1/top.cc:242]   --->   Operation 676 'and' 'r_V_29_cast3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 677 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_29_cast = and i2 %tmp_120, %tmp_68" [HTA1024_0/solution1/top.cc:242]   --->   Operation 677 'and' 'r_V_29_cast' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 678 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %branch47, label %branch46" [HTA1024_0/solution1/top.cc:242]   --->   Operation 678 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 679 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_5 = getelementptr [35 x i32]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA1024_0/solution1/top.cc:242]   --->   Operation 679 'getelementptr' 'group_tree_V_0_addr_5' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_40 : Operation 680 [1/1] (3.25ns)   --->   "store i32 %r_V_17, i32* %group_tree_V_0_addr_5, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 680 'store' <Predicate = (!tmp_119)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_40 : Operation 681 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.preheader134137" [HTA1024_0/solution1/top.cc:242]   --->   Operation 681 'br' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_40 : Operation 682 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_5 = getelementptr [35 x i32]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA1024_0/solution1/top.cc:242]   --->   Operation 682 'getelementptr' 'group_tree_V_1_addr_5' <Predicate = (tmp_119)> <Delay = 0.00>
ST_40 : Operation 683 [1/1] (3.25ns)   --->   "store i32 %r_V_17, i32* %group_tree_V_1_addr_5, align 4" [HTA1024_0/solution1/top.cc:242]   --->   Operation 683 'store' <Predicate = (tmp_119)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 35> <RAM>
ST_40 : Operation 684 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.preheader134137" [HTA1024_0/solution1/top.cc:242]   --->   Operation 684 'br' <Predicate = (tmp_119)> <Delay = 0.00>
ST_40 : Operation 685 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.0" [HTA1024_0/solution1/top.cc:270]   --->   Operation 685 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 12> <Delay = 4.90>
ST_41 : Operation 686 [1/1] (0.00ns)   --->   "%p_03487_5_in = phi i8 [ %tmp_87, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit184.0 ], [ %op_V_assign, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.preheader134137 ]" [HTA1024_0/solution1/top.cc:270]   --->   Operation 686 'phi' 'p_03487_5_in' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 687 [1/1] (0.00ns)   --->   "%p_03495_1 = phi i3 [ %now2_V_s, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit184.0 ], [ -2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.preheader134137 ]" [HTA1024_0/solution1/top.cc:270]   --->   Operation 687 'phi' 'p_03495_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 688 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 688 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 689 [1/1] (1.13ns)   --->   "%tmp_81 = icmp eq i3 %p_03495_1, 0" [HTA1024_0/solution1/top.cc:270]   --->   Operation 689 'icmp' 'tmp_81' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %23, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit184.0" [HTA1024_0/solution1/top.cc:270]   --->   Operation 690 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 691 [1/1] (0.00ns)   --->   "%newIndex18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_03495_1, i32 1, i32 2)" [HTA1024_0/solution1/top.cc:270]   --->   Operation 691 'partselect' 'newIndex18' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_41 : Operation 692 [1/1] (0.00ns)   --->   "%newIndex19 = zext i2 %newIndex18 to i64" [HTA1024_0/solution1/top.cc:270]   --->   Operation 692 'zext' 'newIndex19' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_41 : Operation 693 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA1024_0/solution1/top.cc:270]   --->   Operation 693 'getelementptr' 'buddy_tree_V_0_addr_10' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_41 : Operation 694 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_15 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA1024_0/solution1/top.cc:273]   --->   Operation 694 'load' 'buddy_tree_V_0_load_15' <Predicate = (!tmp_81)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 695 [1/1] (1.65ns)   --->   "%now2_V = add i3 %p_03495_1, -1" [HTA1024_0/solution1/top.cc:270]   --->   Operation 695 'add' 'now2_V' <Predicate = (!tmp_81)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 696 [1/1] (0.00ns)   --->   "%newIndex20 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %now2_V, i32 1, i32 2)" [HTA1024_0/solution1/top.cc:270]   --->   Operation 696 'partselect' 'newIndex20' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_41 : Operation 697 [1/1] (0.00ns)   --->   "%newIndex21 = zext i2 %newIndex20 to i64" [HTA1024_0/solution1/top.cc:270]   --->   Operation 697 'zext' 'newIndex21' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_41 : Operation 698 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA1024_0/solution1/top.cc:270]   --->   Operation 698 'getelementptr' 'buddy_tree_V_1_addr_10' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_41 : Operation 699 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_16 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA1024_0/solution1/top.cc:273]   --->   Operation 699 'load' 'buddy_tree_V_1_load_16' <Predicate = (!tmp_81)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 700 [1/1] (1.65ns)   --->   "%now2_V_s = add i3 %p_03495_1, -2" [HTA1024_0/solution1/top.cc:270]   --->   Operation 700 'add' 'now2_V_s' <Predicate = (!tmp_81)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 701 [1/1] (0.95ns)   --->   "%p_Repl2_9 = icmp ne i2 %r_V_29_cast, 0" [HTA1024_0/solution1/top.cc:300]   --->   Operation 701 'icmp' 'p_Repl2_9' <Predicate = (tmp_81)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 702 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:300]   --->   Operation 702 'load' 'p_Val2_16' <Predicate = (tmp_81)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_140 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_V_29_cast3, i32 2, i32 5)" [HTA1024_0/solution1/top.cc:301]   --->   Operation 703 'partselect' 'tmp_140' <Predicate = (tmp_81)> <Delay = 0.00>
ST_41 : Operation 704 [1/1] (1.30ns)   --->   "%p_Repl2_10 = icmp ne i4 %tmp_140, 0" [HTA1024_0/solution1/top.cc:301]   --->   Operation 704 'icmp' 'p_Repl2_10' <Predicate = (tmp_81)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 705 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA1024_0/solution1/top.cc:301]   --->   Operation 705 'load' 'p_Val2_17' <Predicate = (tmp_81)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %r_V_29_cast2, i32 6, i32 13)" [HTA1024_0/solution1/top.cc:302]   --->   Operation 706 'partselect' 'tmp_142' <Predicate = (tmp_81)> <Delay = 0.00>
ST_41 : Operation 707 [1/1] (1.55ns)   --->   "%p_Repl2_11 = icmp ne i8 %tmp_142, 0" [HTA1024_0/solution1/top.cc:302]   --->   Operation 707 'icmp' 'p_Repl2_11' <Predicate = (tmp_81)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 708 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA1024_0/solution1/top.cc:302]   --->   Operation 708 'load' 'p_Val2_18' <Predicate = (tmp_81)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_144 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %r_V_29_cast1, i32 14, i32 29)" [HTA1024_0/solution1/top.cc:303]   --->   Operation 709 'partselect' 'tmp_144' <Predicate = (tmp_81)> <Delay = 0.00>
ST_41 : Operation 710 [1/1] (2.42ns)   --->   "%p_Repl2_12 = icmp ne i16 %tmp_144, 0" [HTA1024_0/solution1/top.cc:303]   --->   Operation 710 'icmp' 'p_Repl2_12' <Predicate = (tmp_81)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 711 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA1024_0/solution1/top.cc:303]   --->   Operation 711 'load' 'p_Val2_19' <Predicate = (tmp_81)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 42 <SV = 13> <Delay = 6.50>
ST_42 : Operation 712 [1/1] (0.00ns)   --->   "%loc1_V_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_03487_5_in, i32 1, i32 7)" [HTA1024_0/solution1/top.cc:270]   --->   Operation 712 'partselect' 'loc1_V_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 713 [1/1] (0.00ns)   --->   "%i_assign_2 = zext i7 %loc1_V_s to i32" [HTA1024_0/solution1/top.cc:273]   --->   Operation 713 'zext' 'i_assign_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 714 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_15 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA1024_0/solution1/top.cc:273]   --->   Operation 714 'load' 'buddy_tree_V_0_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_146 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_0_load_15, i32 %i_assign_2, i1 false)" [HTA1024_0/solution1/top.cc:273]   --->   Operation 715 'bitset' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 716 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA1024_0/solution1/top.cc:270]   --->   Operation 716 'getelementptr' 'buddy_tree_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 717 [1/1] (3.25ns)   --->   "store i64 %tmp_146, i64* %buddy_tree_V_0_addr_11, align 16" [HTA1024_0/solution1/top.cc:273]   --->   Operation 717 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 718 [1/1] (0.00ns)   --->   "%loc1_V_7_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_03487_5_in, i32 2, i32 7)" [HTA1024_0/solution1/top.cc:270]   --->   Operation 718 'partselect' 'loc1_V_7_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_87 = zext i6 %loc1_V_7_1 to i8" [HTA1024_0/solution1/top.cc:270]   --->   Operation 719 'zext' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 720 [1/1] (0.00ns)   --->   "%i_assign_2_1 = zext i6 %loc1_V_7_1 to i32" [HTA1024_0/solution1/top.cc:273]   --->   Operation 720 'zext' 'i_assign_2_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 721 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_16 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA1024_0/solution1/top.cc:273]   --->   Operation 721 'load' 'buddy_tree_V_1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_147 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_1_load_16, i32 %i_assign_2_1, i1 false)" [HTA1024_0/solution1/top.cc:273]   --->   Operation 722 'bitset' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 723 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA1024_0/solution1/top.cc:270]   --->   Operation 723 'getelementptr' 'buddy_tree_V_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 724 [1/1] (3.25ns)   --->   "store i64 %tmp_147, i64* %buddy_tree_V_1_addr_11, align 8" [HTA1024_0/solution1/top.cc:273]   --->   Operation 724 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 725 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit195.0" [HTA1024_0/solution1/top.cc:270]   --->   Operation 725 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('cmd') [19]  (0 ns)
	'store' operation (HTA1024_0/solution1/top.cc:137) of constant 0 on local variable 'cmd' [26]  (1.77 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	wire read on port 'alloc_size' (HTA1024_0/solution1/top.cc:141) [31]  (0 ns)
	'add' operation ('tmp_size.V', HTA1024_0/solution1/top.cc:143) [35]  (2.08 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	'sub' operation ('p_s', HTA1024_0/solution1/top.cc:166) [360]  (2.08 ns)
	'and' operation ('p_4', HTA1024_0/solution1/top.cc:166) [361]  (0.99 ns)
	multiplexor before 'phi' operation ('p_5') [394]  (2.2 ns)
	'phi' operation ('p_5') [394]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_2', HTA1024_0/solution1/top.cc:174) [404]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:174) on array 'buddy_tree_V_1' [405]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('addr_tree_map_V_addr', HTA1024_0/solution1/top.cc:320) [52]  (0 ns)
	'load' operation ('addr_tree_map_V_load', HTA1024_0/solution1/top.cc:320) on array 'addr_tree_map_V' [53]  (3.25 ns)

 <State 5>: 7.48ns
The critical path consists of the following:
	'load' operation ('ans.V', HTA1024_0/solution1/top.cc:311) on array 'addr_layer_map_V' [50]  (3.25 ns)
	'xor' operation ('r.V', HTA1024_0/solution1/top.cc:370) [200]  (0.975 ns)
	'getelementptr' operation ('shift_constant_V_add_1', HTA1024_0/solution1/top.cc:370) [202]  (0 ns)
	'load' operation ('shift_constant_V_loa_1', HTA1024_0/solution1/top.cc:370) on array 'shift_constant_V' [203]  (3.25 ns)

 <State 6>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load', HTA1024_0/solution1/top.cc:323) on array 'buddy_tree_V_1' [65]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_ph', HTA1024_0/solution1/top.cc:323) [68]  (0 ns)
	'or' operation ('tmp_5', HTA1024_0/solution1/top.cc:323) [69]  (1.48 ns)
	'store' operation (HTA1024_0/solution1/top.cc:323) of variable 'tmp_5', HTA1024_0/solution1/top.cc:323 on array 'buddy_tree_V_0' [73]  (3.25 ns)

 <State 7>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA1024_0/solution1/top.cc:327) [82]  (4.59 ns)

 <State 8>: 4.99ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('ans.V', HTA1024_0/solution1/top.cc:311) ('now1.V', HTA1024_0/solution1/top.cc:329) [87]  (0 ns)
	'add' operation ('now1.V', HTA1024_0/solution1/top.cc:329) [92]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_3', HTA1024_0/solution1/top.cc:332) [105]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_3', HTA1024_0/solution1/top.cc:332) on array 'buddy_tree_V_0' [106]  (3.25 ns)

 <State 9>: 6.82ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_3', HTA1024_0/solution1/top.cc:332) on array 'buddy_tree_V_0' [106]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_2_s', HTA1024_0/solution1/top.cc:332) [109]  (0 ns)
	'or' operation ('tmp_40', HTA1024_0/solution1/top.cc:332) [110]  (3.57 ns)

 <State 10>: 5.57ns
The critical path consists of the following:
	'icmp' operation ('tmp_60', HTA1024_0/solution1/top.cc:335) [125]  (4.59 ns)
	blocking operation 0.978 ns on control path)

 <State 11>: 4.99ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('ans.V', HTA1024_0/solution1/top.cc:311) ('__Repl2__', HTA1024_0/solution1/top.cc:338) [130]  (0 ns)
	'add' operation ('__Repl2__', HTA1024_0/solution1/top.cc:338) [135]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_8', HTA1024_0/solution1/top.cc:341) [164]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_8', HTA1024_0/solution1/top.cc:341) on array 'buddy_tree_V_1' [165]  (3.25 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'phi' operation ('mask_V_load_phi', HTA1024_0/solution1/top.cc:340) with incoming values : ('mask_V_load29_phi_ca', HTA1024_0/solution1/top.cc:340) ('tmp_78', HTA1024_0/solution1/top.cc:338) ('tmp_76', HTA1024_0/solution1/top.cc:338) ('mask_V_load30_phi_ca', HTA1024_0/solution1/top.cc:340) [156]  (0 ns)
	'shl' operation ('r.V', HTA1024_0/solution1/top.cc:340) [158]  (4.59 ns)
	'or' operation ('r.V', HTA1024_0/solution1/top.cc:341) [167]  (1.48 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buddy_tree_V_1_addr_4136144145', HTA1024_0/solution1/top.cc:341) [170]  (0 ns)
	'store' operation (HTA1024_0/solution1/top.cc:341) of variable 'r.V', HTA1024_0/solution1/top.cc:341 on array 'buddy_tree_V_1' [171]  (3.25 ns)

 <State 14>: 7.46ns
The critical path consists of the following:
	'sub' operation ('r.V', HTA1024_0/solution1/top.cc:370) [183]  (1.74 ns)
	'sub' operation ('tmp_10', HTA1024_0/solution1/top.cc:370) [187]  (1.74 ns)
	'shl' operation ('tmp_11', HTA1024_0/solution1/top.cc:370) [189]  (0 ns)
	'select' operation ('tmp_13', HTA1024_0/solution1/top.cc:370) [193]  (3.99 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	'sub' operation ('tmp_17', HTA1024_0/solution1/top.cc:370) [199]  (0 ns)
	'add' operation ('loc_tree.V', HTA1024_0/solution1/top.cc:370) [205]  (3.82 ns)
	'add' operation ('r.V', HTA1024_0/solution1/top.cc:373) [207]  (1.68 ns)
	'getelementptr' operation ('mark_mask_V_addr', HTA1024_0/solution1/top.cc:373) [217]  (0 ns)
	'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:373) on array 'mark_mask_V' [218]  (3.25 ns)

 <State 16>: 4.25ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load', HTA1024_0/solution1/top.cc:373) on array 'group_tree_V_1' [213]  (3.25 ns)
	'select' operation ('lhs.V', HTA1024_0/solution1/top.cc:373) [216]  (0 ns)
	'or' operation ('r.V', HTA1024_0/solution1/top.cc:373) [219]  (0.993 ns)

 <State 17>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA1024_0/solution1/top.cc:376) [223]  (4.42 ns)

 <State 18>: 5.22ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', HTA1024_0/solution1/top.cc:375) ('__Result__', HTA1024_0/solution1/top.cc:382) [229]  (0 ns)
	'add' operation ('loc_tree.V', HTA1024_0/solution1/top.cc:378) [240]  (1.55 ns)
	'shl' operation ('op2', HTA1024_0/solution1/top.cc:381) [244]  (0 ns)
	'or' operation ('TMP_0.V', HTA1024_0/solution1/top.cc:381) [246]  (3.67 ns)

 <State 19>: 6.53ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA1024_0/solution1/top.cc:383) [249]  (4.59 ns)
	'phi' operation ('r.V') with incoming values : ('r_V_10_cast', HTA1024_0/solution1/top.cc:376) ('r.V', HTA1024_0/solution1/top.cc:383) [228]  (0 ns)
	'icmp' operation ('tmp_24', HTA1024_0/solution1/top.cc:378) [234]  (0.959 ns)
	'and' operation ('tmp_26', HTA1024_0/solution1/top.cc:378) [235]  (0.978 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation (HTA1024_0/solution1/top.cc:387) of variable 'tmp_77', HTA1024_0/solution1/top.cc:387 on array 'group_tree_V_0' [257]  (3.25 ns)

 <State 21>: 3.26ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('now1.V', HTA1024_0/solution1/top.cc:393) [267]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_7', HTA1024_0/solution1/top.cc:395) [280]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_4', HTA1024_0/solution1/top.cc:395) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	blocking operation 0.004 ns on control path)

 <State 22>: 6.61ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', HTA1024_0/solution1/top.cc:395) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_6_s', HTA1024_0/solution1/top.cc:395) [284]  (0 ns)
	'or' operation ('tmp_61', HTA1024_0/solution1/top.cc:395) [285]  (3.36 ns)

 <State 23>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA1024_0/solution1/top.cc:397) [299]  (4.59 ns)

 <State 24>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:406) on array 'buddy_tree_V_0' [314]  (3.25 ns)
	'or' operation ('r.V', HTA1024_0/solution1/top.cc:406) [315]  (0.99 ns)
	'store' operation (HTA1024_0/solution1/top.cc:406) of variable 'r.V', HTA1024_0/solution1/top.cc:406 on array 'buddy_tree_V_0' [316]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:413) on array 'buddy_tree_V_0' [329]  (3.25 ns)
	'store' operation (HTA1024_0/solution1/top.cc:413) of variable '__Result__', HTA1024_0/solution1/top.cc:413 on array 'buddy_tree_V_0' [331]  (3.25 ns)

 <State 26>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:234) on array 'buddy_tree_V_0' [629]  (3.25 ns)
	'and' operation ('r.V', HTA1024_0/solution1/top.cc:234) [630]  (0.99 ns)
	'store' operation (HTA1024_0/solution1/top.cc:234) of variable 'r.V', HTA1024_0/solution1/top.cc:234 on array 'buddy_tree_V_0' [631]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_1', HTA1024_0/solution1/top.cc:174) on array 'buddy_tree_V_0' [401]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:174) on array 'buddy_tree_V_1' [405]  (3.25 ns)

 <State 29>: 4.51ns
The critical path consists of the following:
	'phi' operation ('buddy_tree_V_load_1_s', HTA1024_0/solution1/top.cc:174) with incoming values : ('buddy_tree_V_0_load_1', HTA1024_0/solution1/top.cc:174) ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:174) [408]  (0 ns)
	'sub' operation ('tmp_18', HTA1024_0/solution1/top.cc:174) [409]  (3.52 ns)
	'and' operation ('tmp.V', HTA1024_0/solution1/top.cc:174) [410]  (0.99 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'call' operation ('op_V_assign', HTA1024_0/solution1/top.cc:175) to 'log_2_64bit' [411]  (8.75 ns)

 <State 31>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_2', HTA1024_0/solution1/top.cc:198) on array 'buddy_tree_V_1' [427]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_3_s', HTA1024_0/solution1/top.cc:198) [430]  (0 ns)
	'and' operation ('tmp_54', HTA1024_0/solution1/top.cc:198) [431]  (1.48 ns)
	'store' operation (HTA1024_0/solution1/top.cc:198) of variable 'tmp_54', HTA1024_0/solution1/top.cc:198 on array 'buddy_tree_V_0' [435]  (3.25 ns)

 <State 32>: 4.23ns
The critical path consists of the following:
	'xor' operation ('r.V', HTA1024_0/solution1/top.cc:181) [444]  (0.975 ns)
	'getelementptr' operation ('group_tree_mask_V_ad', HTA1024_0/solution1/top.cc:181) [454]  (0 ns)
	'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:181) on array 'group_tree_mask_V' [455]  (3.25 ns)

 <State 33>: 8.49ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load_1', HTA1024_0/solution1/top.cc:181) on array 'group_tree_V_1' [450]  (3.25 ns)
	'select' operation ('group_tree_V_load_ph', HTA1024_0/solution1/top.cc:181) [453]  (0.698 ns)
	'and' operation ('r.V', HTA1024_0/solution1/top.cc:181) [457]  (0.993 ns)
	'sub' operation ('tmp_41', HTA1024_0/solution1/top.cc:182) [458]  (2.55 ns)
	'and' operation ('TMP_0.V', HTA1024_0/solution1/top.cc:182) [459]  (0.993 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'call' operation ('op_V_assign_1', HTA1024_0/solution1/top.cc:183) to 'log_2_64bit' [461]  (8.75 ns)

 <State 35>: 7.49ns
The critical path consists of the following:
	'add' operation ('tmp_46', HTA1024_0/solution1/top.cc:184) [471]  (0 ns)
	'sub' operation ('new_loc1.V', HTA1024_0/solution1/top.cc:184) [472]  (3.82 ns)
	'lshr' operation ('tmp_50', HTA1024_0/solution1/top.cc:185) [479]  (0 ns)
	'select' operation ('r.V', HTA1024_0/solution1/top.cc:185) [482]  (3.67 ns)

 <State 36>: 7.5ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_5', HTA1024_0/solution1/top.cc:187) on array 'buddy_tree_V_1' [499]  (3.25 ns)
	'and' operation ('tmp_62', HTA1024_0/solution1/top.cc:187) [500]  (0.99 ns)
	'store' operation (HTA1024_0/solution1/top.cc:187) of variable 'tmp_62', HTA1024_0/solution1/top.cc:187 on array 'buddy_tree_V_1' [501]  (3.25 ns)

 <State 37>: 7.33ns
The critical path consists of the following:
	'load' operation ('cnt_1_load') on local variable 'cnt' [544]  (0 ns)
	'icmp' operation ('sel_tmp', HTA1024_0/solution1/top.cc:221) [553]  (0.959 ns)
	'select' operation ('sel_tmp1', HTA1024_0/solution1/top.cc:221) [554]  (0 ns)
	'select' operation ('sel_tmp3', HTA1024_0/solution1/top.cc:221) [556]  (1.77 ns)
	'select' operation ('mask_V_load_1_phi', HTA1024_0/solution1/top.cc:221) [558]  (0 ns)
	'shl' operation ('r.V', HTA1024_0/solution1/top.cc:221) [560]  (0 ns)
	'xor' operation ('val', HTA1024_0/solution1/top.cc:221) [561]  (4.59 ns)

 <State 38>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_13', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_1' [566]  (3.25 ns)
	'select' operation ('lhs.V', HTA1024_0/solution1/top.cc:222) [569]  (0 ns)
	'and' operation ('r.V', HTA1024_0/solution1/top.cc:222) [570]  (1.48 ns)
	'store' operation (HTA1024_0/solution1/top.cc:222) of variable 'r.V', HTA1024_0/solution1/top.cc:222 on array 'buddy_tree_V_0' [574]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:234) on array 'buddy_tree_V_0' [629]  (3.25 ns)

 <State 40>: 8.2ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load_2', HTA1024_0/solution1/top.cc:242) on array 'group_tree_V_1' [656]  (3.25 ns)
	'select' operation ('lhs.V', HTA1024_0/solution1/top.cc:242) [659]  (0.698 ns)
	'and' operation ('r.V', HTA1024_0/solution1/top.cc:242) [668]  (0.993 ns)
	'store' operation (HTA1024_0/solution1/top.cc:242) of variable 'r.V', HTA1024_0/solution1/top.cc:242 on array 'group_tree_V_0' [676]  (3.25 ns)

 <State 41>: 4.9ns
The critical path consists of the following:
	'phi' operation ('p_03495_1', HTA1024_0/solution1/top.cc:270) with incoming values : ('now2_V_s', HTA1024_0/solution1/top.cc:270) [686]  (0 ns)
	'add' operation ('now2_V', HTA1024_0/solution1/top.cc:270) [700]  (1.65 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_10', HTA1024_0/solution1/top.cc:270) [706]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_16', HTA1024_0/solution1/top.cc:273) on array 'buddy_tree_V_1' [707]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_15', HTA1024_0/solution1/top.cc:273) on array 'buddy_tree_V_0' [696]  (3.25 ns)
	'store' operation (HTA1024_0/solution1/top.cc:273) of variable 'tmp_146', HTA1024_0/solution1/top.cc:273 on array 'buddy_tree_V_0' [699]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
