`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:31 CST (Jun  9 2025 08:46:31 UTC)

module dut_LessThan_1U_17_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire lt_15_26_n_0, lt_15_26_n_1, lt_15_26_n_2, lt_15_26_n_3,
       lt_15_26_n_4;
  NOR2X1 lt_15_26_g112(.A (lt_15_26_n_2), .B (lt_15_26_n_4), .Y (out1));
  NAND2X1 lt_15_26_g113(.A (lt_15_26_n_0), .B (lt_15_26_n_3), .Y
       (lt_15_26_n_4));
  NAND2BX1 lt_15_26_g114(.AN (in1[7]), .B (lt_15_26_n_1), .Y
       (lt_15_26_n_3));
  AOI211X1 lt_15_26_g115(.A0 (in1[3]), .A1 (in1[2]), .B0 (in1[7]), .C0
       (in1[5]), .Y (lt_15_26_n_2));
  NOR2X2 lt_15_26_g116(.A (in1[5]), .B (in1[4]), .Y (lt_15_26_n_1));
  OR2XL lt_15_26_g2(.A (in1[7]), .B (in1[6]), .Y (lt_15_26_n_0));
endmodule


