Classic Timing Analyzer report for filterLF
Wed Dec 26 12:52:30 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                    ; To                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.433 ns                                       ; inputData[7]                                                                                                            ; shift_reg[0][7]                                                                                ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.045 ns                                       ; output_trigger[4]                                                                                                       ; outputData[4]                                                                                  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.682 ns                                      ; inputData[0]                                                                                                            ; shift_reg[0][0]                                                                                ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                         ;                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20AF484A7      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                    ; To                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 210.44 MHz ( period = 4.752 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.22 MHz ( period = 4.712 ns )                    ; sum[0]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; 214.13 MHz ( period = 4.670 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.423 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; sum[1]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; 215.98 MHz ( period = 4.630 ns )                    ; sum[0]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.383 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; 219.35 MHz ( period = 4.559 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sum[1]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; sum[0]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sum[2]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.263 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; sum[1]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.221 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; sum[5]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.191 ns                ;
; N/A                                     ; 225.63 MHz ( period = 4.432 ns )                    ; sum[3]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 225.84 MHz ( period = 4.428 ns )                    ; sum[2]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 227.12 MHz ( period = 4.403 ns )                    ; sum[4]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 227.53 MHz ( period = 4.395 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 228.52 MHz ( period = 4.376 ns )                    ; sum[5]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 229.52 MHz ( period = 4.357 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 4.110 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 229.89 MHz ( period = 4.350 ns )                    ; sum[3]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; sum[2]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.099 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; sum[4]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; sum[5]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.047 ns                ;
; N/A                                     ; 233.92 MHz ( period = 4.275 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.027 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; sum[3]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 235.90 MHz ( period = 4.239 ns )                    ; sum[4]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.992 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 242.07 MHz ( period = 4.131 ns )                    ; sum[6]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 243.25 MHz ( period = 4.111 ns )                    ; shift_reg[0][4]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 243.43 MHz ( period = 4.108 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; sum[0]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 246.97 MHz ( period = 4.049 ns )                    ; sum[6]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.802 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; shift_reg[0][4]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; sum[1]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 250.88 MHz ( period = 3.986 ns )                    ; sum[0]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.08 MHz ( period = 3.967 ns )                    ; sum[6]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; shift_reg[0][5]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; shift_reg[0][4]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; sum[1]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; shift_reg[0][5]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; sum[2]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; shift_reg[0][6]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; shift_reg[0][5]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; 263.57 MHz ( period = 3.794 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; sum[3]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sum[2]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; sum[5]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 265.67 MHz ( period = 3.764 ns )                    ; shift_reg[0][6]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sum[0]                                                                                                                  ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sum[4]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 269.83 MHz ( period = 3.706 ns )                    ; sum[3]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; sum[1]                                                                                                                  ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; shift_reg[0][6]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; sum[0]                                                                                                                  ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; sum[4]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 275.41 MHz ( period = 3.631 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 275.41 MHz ( period = 3.631 ns )                    ; shift_reg[0][7]                                                                                                         ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; sum[7]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sum[1]                                                                                                                  ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; sum[0]                                                                                                                  ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; sum[2]                                                                                                                  ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 281.77 MHz ( period = 3.549 ns )                    ; shift_reg[0][7]                                                                                                         ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; sum[7]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.291 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sum[1]                                                                                                                  ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; sum[0]                                                                                                                  ; sum[2]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; sum[8]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; sum[2]                                                                                                                  ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; shift_reg[0][4]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; shift_reg[0][7]                                                                                                         ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 289.35 MHz ( period = 3.456 ns )                    ; sum[7]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; sum[3]                                                                                                                  ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; sum[6]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; shift_reg[0][4]                                                                                                         ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; sum[5]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.115 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 304.04 MHz ( period = 3.289 ns )                    ; shift_reg[0][5]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 308.36 MHz ( period = 3.243 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[2]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.996 ns                ;
; N/A                                     ; 309.79 MHz ( period = 3.228 ns )                    ; sum[4]                                                                                                                  ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg1  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg2  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg3  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg4  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg5  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg6  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7  ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; clock      ; clock    ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; shift_reg[0][6]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 321.65 MHz ( period = 3.109 ns )                    ; sum[0]                                                                                                                  ; sum[1]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; sum[1]                                                                                                                  ; sum[2]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; sum[9]                                                                                                                  ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 328.95 MHz ( period = 3.040 ns )                    ; sum[8]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.793 ns                ;
; N/A                                     ; 329.82 MHz ( period = 3.032 ns )                    ; sum[2]                                                                                                                  ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.785 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; sum[3]                                                                                                                  ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 340.60 MHz ( period = 2.936 ns )                    ; shift_reg[0][4]                                                                                                         ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; sum[5]                                                                                                                  ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.666 ns                ;
; N/A                                     ; 343.41 MHz ( period = 2.912 ns )                    ; shift_reg[0][7]                                                                                                         ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; 344.00 MHz ( period = 2.907 ns )                    ; shift_reg[0][3]                                                                                                         ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 344.71 MHz ( period = 2.901 ns )                    ; sum[7]                                                                                                                  ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; 346.26 MHz ( period = 2.888 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; clock      ; clock    ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 346.26 MHz ( period = 2.888 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; clock      ; clock    ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; 348.07 MHz ( period = 2.873 ns )                    ; shift_reg[0][5]                                                                                                         ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 352.86 MHz ( period = 2.834 ns )                    ; shift_reg[0][0]                                                                                                         ; sum[1]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 356.25 MHz ( period = 2.807 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; clock      ; clock    ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 356.25 MHz ( period = 2.807 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; clock      ; clock    ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 356.76 MHz ( period = 2.803 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 356.76 MHz ( period = 2.803 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; shift_reg[0][1]                                                                                                         ; sum[2]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.550 ns                ;
; N/A                                     ; 359.71 MHz ( period = 2.780 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; clock      ; clock    ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 369.55 MHz ( period = 2.706 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 370.51 MHz ( period = 2.699 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; clock      ; clock    ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; 372.44 MHz ( period = 2.685 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[5]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; sum[10]                                                                                                                 ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.429 ns                ;
; N/A                                     ; 375.23 MHz ( period = 2.665 ns )                    ; sum[0]                                                                                                                  ; sum[0]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; 378.21 MHz ( period = 2.644 ns )                    ; sum[6]                                                                                                                  ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 379.51 MHz ( period = 2.635 ns )                    ; shift_reg[0][2]                                                                                                         ; sum[2]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; sum[1]                                                                                                                  ; sum[1]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[5]                          ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; sum[8]                                                                                                                  ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; sum[2]                                                                                                                  ; sum[2]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; sum[3]                                                                                                                  ; sum[3]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; sum[4]                                                                                                                  ; sum[4]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; sum[9]                                                                                                                  ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[5]                          ; sum[8]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3]                          ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0]                          ; sum[9]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; shift_reg[0][5]                                                                                                         ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; shift_reg[0][0]                                                                                                         ; sum[0]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[2]                          ; sum[10]                                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[4]                          ; sum[5]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[7]                          ; sum[6]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; Restricted to 380.08 MHz ( period = 2.631 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[6]                          ; sum[7]                                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][4]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.251 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.246 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.246 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                           ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][7]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][0]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][3]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][6]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][5]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[0][2]                                                                                                         ; altshift_taps:shift_reg_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.156 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                         ;                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+--------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To              ; To Clock ;
+-------+--------------+------------+--------------+-----------------+----------+
; N/A   ; None         ; 4.433 ns   ; inputData[7] ; shift_reg[0][7] ; clock    ;
; N/A   ; None         ; 4.430 ns   ; inputData[1] ; shift_reg[0][1] ; clock    ;
; N/A   ; None         ; 4.278 ns   ; inputData[3] ; shift_reg[0][3] ; clock    ;
; N/A   ; None         ; 4.218 ns   ; inputData[5] ; shift_reg[0][5] ; clock    ;
; N/A   ; None         ; 4.150 ns   ; inputData[4] ; shift_reg[0][4] ; clock    ;
; N/A   ; None         ; 4.117 ns   ; inputData[6] ; shift_reg[0][6] ; clock    ;
; N/A   ; None         ; 3.984 ns   ; inputData[2] ; shift_reg[0][2] ; clock    ;
; N/A   ; None         ; 3.939 ns   ; inputData[0] ; shift_reg[0][0] ; clock    ;
+-------+--------------+------------+--------------+-----------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To            ; From Clock ;
+-------+--------------+------------+-------------------+---------------+------------+
; N/A   ; None         ; 9.045 ns   ; output_trigger[4] ; outputData[4] ; clock      ;
; N/A   ; None         ; 8.563 ns   ; output_trigger[5] ; outputData[5] ; clock      ;
; N/A   ; None         ; 8.259 ns   ; output_trigger[7] ; outputData[7] ; clock      ;
; N/A   ; None         ; 8.181 ns   ; output_trigger[2] ; outputData[2] ; clock      ;
; N/A   ; None         ; 8.171 ns   ; output_trigger[0] ; outputData[0] ; clock      ;
; N/A   ; None         ; 7.491 ns   ; output_trigger[3] ; outputData[3] ; clock      ;
; N/A   ; None         ; 7.468 ns   ; output_trigger[6] ; outputData[6] ; clock      ;
; N/A   ; None         ; 7.468 ns   ; output_trigger[1] ; outputData[1] ; clock      ;
+-------+--------------+------------+-------------------+---------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+--------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To              ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------+----------+
; N/A           ; None        ; -3.682 ns ; inputData[0] ; shift_reg[0][0] ; clock    ;
; N/A           ; None        ; -3.727 ns ; inputData[2] ; shift_reg[0][2] ; clock    ;
; N/A           ; None        ; -3.860 ns ; inputData[6] ; shift_reg[0][6] ; clock    ;
; N/A           ; None        ; -3.893 ns ; inputData[4] ; shift_reg[0][4] ; clock    ;
; N/A           ; None        ; -3.961 ns ; inputData[5] ; shift_reg[0][5] ; clock    ;
; N/A           ; None        ; -4.021 ns ; inputData[3] ; shift_reg[0][3] ; clock    ;
; N/A           ; None        ; -4.173 ns ; inputData[1] ; shift_reg[0][1] ; clock    ;
; N/A           ; None        ; -4.176 ns ; inputData[7] ; shift_reg[0][7] ; clock    ;
+---------------+-------------+-----------+--------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Dec 26 12:52:30 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off filterLF -c filterLF --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 210.44 MHz between source register "shift_reg[0][3]" and destination register "sum[10]" (period= 4.752 ns)
    Info: + Longest register to register delay is 4.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y21_N3; Fanout = 3; REG Node = 'shift_reg[0][3]'
        Info: 2: + IC(0.917 ns) + CELL(0.535 ns) = 1.452 ns; Loc. = LCCOMB_X19_Y21_N12; Fanout = 2; COMB Node = 'op_1~457'
        Info: 3: + IC(0.000 ns) + CELL(0.180 ns) = 1.632 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 2; COMB Node = 'op_1~459'
        Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 1.714 ns; Loc. = LCCOMB_X19_Y21_N16; Fanout = 2; COMB Node = 'op_1~461'
        Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 1.796 ns; Loc. = LCCOMB_X19_Y21_N18; Fanout = 2; COMB Node = 'op_1~463'
        Info: 6: + IC(0.000 ns) + CELL(0.474 ns) = 2.270 ns; Loc. = LCCOMB_X19_Y21_N20; Fanout = 2; COMB Node = 'op_1~464'
        Info: 7: + IC(0.856 ns) + CELL(0.641 ns) = 3.767 ns; Loc. = LCCOMB_X18_Y21_N14; Fanout = 2; COMB Node = 'sum[7]~110'
        Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 3.849 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 2; COMB Node = 'sum[8]~112'
        Info: 9: + IC(0.000 ns) + CELL(0.082 ns) = 3.931 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 1; COMB Node = 'sum[9]~114'
        Info: 10: + IC(0.000 ns) + CELL(0.474 ns) = 4.405 ns; Loc. = LCCOMB_X18_Y21_N20; Fanout = 1; COMB Node = 'sum[10]~115'
        Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 4.505 ns; Loc. = LCFF_X18_Y21_N21; Fanout = 2; REG Node = 'sum[10]'
        Info: Total cell delay = 2.732 ns ( 60.64 % )
        Info: Total interconnect delay = 1.773 ns ( 39.36 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.939 ns
            Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X18_Y21_N21; Fanout = 2; REG Node = 'sum[10]'
            Info: Total cell delay = 1.682 ns ( 57.23 % )
            Info: Total interconnect delay = 1.257 ns ( 42.77 % )
        Info: - Longest clock path from clock "clock" to source register is 2.939 ns
            Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X19_Y21_N3; Fanout = 3; REG Node = 'shift_reg[0][3]'
            Info: Total cell delay = 1.682 ns ( 57.23 % )
            Info: Total interconnect delay = 1.257 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.286 ns
    Info: + Micro setup delay of destination is -0.039 ns
Info: tsu for register "shift_reg[0][7]" (data pin = "inputData[7]", clock pin = "clock") is 4.433 ns
    Info: + Longest pin to register delay is 7.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_G11; Fanout = 1; PIN Node = 'inputData[7]'
        Info: 2: + IC(6.104 ns) + CELL(0.427 ns) = 7.411 ns; Loc. = LCFF_X19_Y21_N21; Fanout = 3; REG Node = 'shift_reg[0][7]'
        Info: Total cell delay = 1.307 ns ( 17.64 % )
        Info: Total interconnect delay = 6.104 ns ( 82.36 % )
    Info: + Micro setup delay of destination is -0.039 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X19_Y21_N21; Fanout = 3; REG Node = 'shift_reg[0][7]'
        Info: Total cell delay = 1.682 ns ( 57.23 % )
        Info: Total interconnect delay = 1.257 ns ( 42.77 % )
Info: tco from clock "clock" to destination pin "outputData[4]" through register "output_trigger[4]" is 9.045 ns
    Info: + Longest clock path from clock "clock" to source register is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X18_Y21_N29; Fanout = 1; REG Node = 'output_trigger[4]'
        Info: Total cell delay = 1.682 ns ( 57.23 % )
        Info: Total interconnect delay = 1.257 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.286 ns
    Info: + Longest register to pin delay is 5.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y21_N29; Fanout = 1; REG Node = 'output_trigger[4]'
        Info: 2: + IC(2.713 ns) + CELL(3.107 ns) = 5.820 ns; Loc. = PIN_AB9; Fanout = 0; PIN Node = 'outputData[4]'
        Info: Total cell delay = 3.107 ns ( 53.38 % )
        Info: Total interconnect delay = 2.713 ns ( 46.62 % )
Info: th for register "shift_reg[0][0]" (data pin = "inputData[0]", clock pin = "clock") is -3.682 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X19_Y21_N31; Fanout = 3; REG Node = 'shift_reg[0][0]'
        Info: Total cell delay = 1.682 ns ( 57.23 % )
        Info: Total interconnect delay = 1.257 ns ( 42.77 % )
    Info: + Micro hold delay of destination is 0.296 ns
    Info: - Shortest pin to register delay is 6.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 1; PIN Node = 'inputData[0]'
        Info: 2: + IC(5.783 ns) + CELL(0.184 ns) = 6.817 ns; Loc. = LCCOMB_X19_Y21_N30; Fanout = 1; COMB Node = 'shift_reg[0][0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.917 ns; Loc. = LCFF_X19_Y21_N31; Fanout = 3; REG Node = 'shift_reg[0][0]'
        Info: Total cell delay = 1.134 ns ( 16.39 % )
        Info: Total interconnect delay = 5.783 ns ( 83.61 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Wed Dec 26 12:52:30 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


