

================================================================
== Vitis HLS Report for 'broadcaster_and_mac_request'
================================================================
* Date:           Fri Sep  8 14:08:18 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.450 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      141|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      654|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      654|      209|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln58_fu_165_p2                |       and|   0|  0|  32|          32|          32|
    |ap_condition_245                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_395                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_66_p6          |       and|   0|  0|   2|           1|           0|
    |icmp_ln58_fu_171_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln58_fu_159_p2                |       xor|   0|  0|  32|          32|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 141|         115|          84|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done                             |   9|          2|    1|          2|
    |arpTableRequest_TDATA_blk_n         |   9|          2|    1|          2|
    |arpTableRequest_TDATA_int_regslice  |  14|          3|   32|         96|
    |dataIn_TDATA_blk_n                  |   9|          2|    1|          2|
    |ip_header_out_blk_n                 |   9|          2|    1|          2|
    |no_ip_header_out_blk_n              |   9|          2|    1|          2|
    |real_start                          |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  68|         15|   38|        108|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |bmr_fsm_state                             |    1|   0|    1|          0|
    |bmr_fsm_state_load_reg_217                |    1|   0|    1|          0|
    |bmr_fsm_state_load_reg_217_pp0_iter1_reg  |    1|   0|    1|          0|
    |currWord_last_1_reg_244                   |    1|   0|    1|          0|
    |currWord_last_reg_225                     |    1|   0|    1|          0|
    |dst_ip_addr_reg_230                       |   32|   0|   32|          0|
    |icmp_ln58_reg_240                         |    1|   0|    1|          0|
    |icmp_ln58_reg_240_pp0_iter1_reg           |    1|   0|    1|          0|
    |regDefaultGateway_read_reg_235            |   32|   0|   32|          0|
    |reg_137                                   |  512|   0|  512|          0|
    |reg_141                                   |   64|   0|   64|          0|
    |start_once_reg                            |    1|   0|    1|          0|
    |tmp_i_reg_221                             |    1|   0|    1|          0|
    |tmp_i_reg_221_pp0_iter1_reg               |    1|   0|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  654|   0|  654|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+-----------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+---------------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|start_full_n                     |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_continue                      |   in|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|start_out                        |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|start_write                      |  out|     1|  ap_ctrl_hs|  broadcaster_and_mac_request|  return value|
|dataIn_TVALID                    |   in|     1|        axis|              dataIn_V_last_V|       pointer|
|dataIn_TREADY                    |  out|     1|        axis|              dataIn_V_last_V|       pointer|
|dataIn_TLAST                     |   in|     1|        axis|              dataIn_V_last_V|       pointer|
|arpTableRequest_TREADY           |   in|     1|        axis|              arpTableRequest|       pointer|
|arpTableRequest_TDATA            |  out|    32|        axis|              arpTableRequest|       pointer|
|arpTableRequest_TVALID           |  out|     1|        axis|              arpTableRequest|       pointer|
|ip_header_out_din                |  out|  1024|     ap_fifo|                ip_header_out|       pointer|
|ip_header_out_num_data_valid     |   in|     5|     ap_fifo|                ip_header_out|       pointer|
|ip_header_out_fifo_cap           |   in|     5|     ap_fifo|                ip_header_out|       pointer|
|ip_header_out_full_n             |   in|     1|     ap_fifo|                ip_header_out|       pointer|
|ip_header_out_write              |  out|     1|     ap_fifo|                ip_header_out|       pointer|
|no_ip_header_out_din             |  out|  1024|     ap_fifo|             no_ip_header_out|       pointer|
|no_ip_header_out_num_data_valid  |   in|     5|     ap_fifo|             no_ip_header_out|       pointer|
|no_ip_header_out_fifo_cap        |   in|     5|     ap_fifo|             no_ip_header_out|       pointer|
|no_ip_header_out_full_n          |   in|     1|     ap_fifo|             no_ip_header_out|       pointer|
|no_ip_header_out_write           |  out|     1|     ap_fifo|             no_ip_header_out|       pointer|
|dataIn_TDATA                     |   in|   512|        axis|              dataIn_V_data_V|       pointer|
|dataIn_TKEEP                     |   in|    64|        axis|              dataIn_V_keep_V|       pointer|
|dataIn_TSTRB                     |   in|    64|        axis|              dataIn_V_strb_V|       pointer|
|regSubNetMask                    |   in|    32|     ap_none|                regSubNetMask|       pointer|
|regDefaultGateway                |   in|    32|     ap_none|            regDefaultGateway|       pointer|
+---------------------------------+-----+------+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 0, i1 %dataIn_V_last_V, i1 0, i1 0, void @empty"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpTableRequest, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataIn_V_last_V, i64 %dataIn_V_strb_V, i64 %dataIn_V_keep_V, i512 %dataIn_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bmr_fsm_state_load = load i1 %bmr_fsm_state"   --->   Operation 16 'load' 'bmr_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:72]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %bmr_fsm_state_load, void %sw.bb.i, void %sw.bb14.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:52]   --->   Operation 18 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp_i, void %if.end13.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:54]   --->   Operation 19 'br' 'br_ln54' <Predicate = (!bmr_fsm_state_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:55]   --->   Operation 20 'read' 'empty' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_data = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:55]   --->   Operation 21 'extractvalue' 'currWord_data' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_keep = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:55]   --->   Operation 22 'extractvalue' 'currWord_keep' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%currWord_last = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:55]   --->   Operation 23 'extractvalue' 'currWord_last' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dst_ip_addr = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data, i32 128, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:56]   --->   Operation 24 'partselect' 'dst_ip_addr' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%regSubNetMask_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %regSubNetMask" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 25 'read' 'regSubNetMask_read' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%regDefaultGateway_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %regDefaultGateway" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 26 'read' 'regDefaultGateway_read' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln58)   --->   "%xor_ln58 = xor i32 %regDefaultGateway_read, i32 %dst_ip_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 27 'xor' 'xor_ln58' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln58)   --->   "%and_ln58 = and i32 %regSubNetMask_read, i32 %xor_ln58" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 28 'and' 'and_ln58' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln58 = icmp_eq  i32 %and_ln58, i32 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %if.else.i, void %if.then4.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:58]   --->   Operation 30 'br' 'br_ln58' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %currWord_last, void %if.then11.i, void %if.end12.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:67]   --->   Operation 31 'br' 'br_ln67' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %bmr_fsm_state"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!bmr_fsm_state_load & tmp_i & !currWord_last)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln68 = br void %if.end12.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:68]   --->   Operation 33 'br' 'br_ln68' <Predicate = (!bmr_fsm_state_load & tmp_i & !currWord_last)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln69 = br void %if.end13.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:69]   --->   Operation 34 'br' 'br_ln69' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln70 = br void %broadcaster_and_mac_request.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:70]   --->   Operation 35 'br' 'br_ln70' <Predicate = (!bmr_fsm_state_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i, void %if.end27.i, void %if.then16.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:72]   --->   Operation 36 'br' 'br_ln72' <Predicate = (bmr_fsm_state_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_30 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:73]   --->   Operation 37 'read' 'empty_30' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%currWord_data_2 = extractvalue i641 %empty_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:73]   --->   Operation 38 'extractvalue' 'currWord_data_2' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%currWord_keep_1 = extractvalue i641 %empty_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:73]   --->   Operation 39 'extractvalue' 'currWord_keep_1' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currWord_last_1 = extractvalue i641 %empty_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:73]   --->   Operation 40 'extractvalue' 'currWord_last_1' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %currWord_last_1, void %if.end26.i, void %if.then25.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:78]   --->   Operation 41 'br' 'br_ln78' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %bmr_fsm_state"   --->   Operation 42 'store' 'store_ln0' <Predicate = (bmr_fsm_state_load & tmp_i & currWord_last_1)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln79 = br void %if.end26.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:79]   --->   Operation 43 'br' 'br_ln79' <Predicate = (bmr_fsm_state_load & tmp_i & currWord_last_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln80 = br void %if.end27.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:80]   --->   Operation 44 'br' 'br_ln80' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln81 = br void %broadcaster_and_mac_request.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:81]   --->   Operation 45 'br' 'br_ln81' <Predicate = (bmr_fsm_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest, i32 %regDefaultGateway_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:61]   --->   Operation 46 'write' 'write_ln61' <Predicate = (!bmr_fsm_state_load & tmp_i & !icmp_ln58)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [2/2] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest, i32 %dst_ip_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:59]   --->   Operation 47 'write' 'write_ln59' <Predicate = (!bmr_fsm_state_load & tmp_i & icmp_ln58)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %currWord_last, i64 %currWord_keep, i512 %currWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:66]   --->   Operation 48 'bitconcatenate' 'tmp_4_i' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i577 %tmp_4_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:66]   --->   Operation 49 'zext' 'zext_ln66' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.45ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ip_header_out, i1024 %zext_ln66" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:66]   --->   Operation 50 'write' 'write_ln66' <Predicate = (!bmr_fsm_state_load & tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %currWord_last_1, i64 %currWord_keep_1, i512 %currWord_data_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:77]   --->   Operation 51 'bitconcatenate' 'tmp_3_i' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i577 %tmp_3_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:77]   --->   Operation 52 'zext' 'zext_ln77' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.45ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %no_ip_header_out, i1024 %zext_ln77" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:77]   --->   Operation 53 'write' 'write_ln77' <Predicate = (bmr_fsm_state_load & tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest, i32 %regDefaultGateway_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:61]   --->   Operation 54 'write' 'write_ln61' <Predicate = (!bmr_fsm_state_load & tmp_i & !icmp_ln58)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!bmr_fsm_state_load & tmp_i & !icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %arpTableRequest, i32 %dst_ip_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:59]   --->   Operation 56 'write' 'write_ln59' <Predicate = (!bmr_fsm_state_load & tmp_i & icmp_ln58)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:59]   --->   Operation 57 'br' 'br_ln59' <Predicate = (!bmr_fsm_state_load & tmp_i & icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpTableRequest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ regSubNetMask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regDefaultGateway]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bmr_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_header_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ no_ip_header_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specpipeline_ln0        (specpipeline       ) [ 0000]
bmr_fsm_state_load      (load               ) [ 0111]
tmp_i                   (nbreadreq          ) [ 0111]
br_ln52                 (br                 ) [ 0000]
br_ln54                 (br                 ) [ 0000]
empty                   (read               ) [ 0000]
currWord_data           (extractvalue       ) [ 0110]
currWord_keep           (extractvalue       ) [ 0110]
currWord_last           (extractvalue       ) [ 0110]
dst_ip_addr             (partselect         ) [ 0111]
regSubNetMask_read      (read               ) [ 0000]
regDefaultGateway_read  (read               ) [ 0111]
xor_ln58                (xor                ) [ 0000]
and_ln58                (and                ) [ 0000]
icmp_ln58               (icmp               ) [ 0111]
br_ln58                 (br                 ) [ 0000]
br_ln67                 (br                 ) [ 0000]
store_ln0               (store              ) [ 0000]
br_ln68                 (br                 ) [ 0000]
br_ln69                 (br                 ) [ 0000]
br_ln70                 (br                 ) [ 0000]
br_ln72                 (br                 ) [ 0000]
empty_30                (read               ) [ 0000]
currWord_data_2         (extractvalue       ) [ 0110]
currWord_keep_1         (extractvalue       ) [ 0110]
currWord_last_1         (extractvalue       ) [ 0110]
br_ln78                 (br                 ) [ 0000]
store_ln0               (store              ) [ 0000]
br_ln79                 (br                 ) [ 0000]
br_ln80                 (br                 ) [ 0000]
br_ln81                 (br                 ) [ 0000]
tmp_4_i                 (bitconcatenate     ) [ 0000]
zext_ln66               (zext               ) [ 0000]
write_ln66              (write              ) [ 0000]
tmp_3_i                 (bitconcatenate     ) [ 0000]
zext_ln77               (zext               ) [ 0000]
write_ln77              (write              ) [ 0000]
write_ln61              (write              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
write_ln59              (write              ) [ 0000]
br_ln59                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arpTableRequest">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableRequest"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regSubNetMask">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regDefaultGateway">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bmr_fsm_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmr_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ip_header_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="no_ip_header_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_i_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="512" slack="0"/>
<pin id="69" dir="0" index="2" bw="64" slack="0"/>
<pin id="70" dir="0" index="3" bw="64" slack="0"/>
<pin id="71" dir="0" index="4" bw="1" slack="0"/>
<pin id="72" dir="0" index="5" bw="1" slack="0"/>
<pin id="73" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="641" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_30/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="regSubNetMask_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regSubNetMask_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="regDefaultGateway_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regDefaultGateway_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/2 write_ln59/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln66_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="1024" slack="0"/>
<pin id="114" dir="0" index="2" bw="577" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln77_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="1024" slack="0"/>
<pin id="121" dir="0" index="2" bw="577" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="641" slack="0"/>
<pin id="127" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_data/1 currWord_data_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="641" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_keep/1 currWord_keep_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="641" slack="0"/>
<pin id="135" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_last/1 currWord_last_1/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="1"/>
<pin id="139" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data currWord_data_2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep currWord_keep_1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bmr_fsm_state_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bmr_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="dst_ip_addr_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="512" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="0" index="3" bw="9" slack="0"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_ip_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xor_ln58_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="and_ln58_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln58_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="577" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="1"/>
<pin id="192" dir="0" index="2" bw="64" slack="1"/>
<pin id="193" dir="0" index="3" bw="512" slack="1"/>
<pin id="194" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln66_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="577" slack="0"/>
<pin id="200" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_3_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="577" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="1"/>
<pin id="206" dir="0" index="2" bw="64" slack="1"/>
<pin id="207" dir="0" index="3" bw="512" slack="1"/>
<pin id="208" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln77_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="577" slack="0"/>
<pin id="214" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="bmr_fsm_state_load_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bmr_fsm_state_load "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="225" class="1005" name="currWord_last_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last "/>
</bind>
</comp>

<comp id="230" class="1005" name="dst_ip_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_ip_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="regDefaultGateway_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="regDefaultGateway_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln58_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="244" class="1005" name="currWord_last_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="80" pin="5"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="80" pin="5"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="80" pin="5"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="125" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="129" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="125" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="163"><net_src comp="98" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="149" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="92" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="141" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="137" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="201"><net_src comp="189" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="141" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="137" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="215"><net_src comp="203" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="220"><net_src comp="145" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="66" pin="6"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="133" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="233"><net_src comp="149" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="238"><net_src comp="98" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="243"><net_src comp="171" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="133" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataIn_V_data_V | {}
	Port: dataIn_V_keep_V | {}
	Port: dataIn_V_strb_V | {}
	Port: dataIn_V_last_V | {}
	Port: arpTableRequest | {3 }
	Port: regSubNetMask | {}
	Port: regDefaultGateway | {}
	Port: bmr_fsm_state | {1 }
	Port: ip_header_out | {2 }
	Port: no_ip_header_out | {2 }
 - Input state : 
	Port: broadcaster_and_mac_request : dataIn_V_data_V | {1 }
	Port: broadcaster_and_mac_request : dataIn_V_keep_V | {1 }
	Port: broadcaster_and_mac_request : dataIn_V_strb_V | {1 }
	Port: broadcaster_and_mac_request : dataIn_V_last_V | {1 }
	Port: broadcaster_and_mac_request : arpTableRequest | {}
	Port: broadcaster_and_mac_request : regSubNetMask | {1 }
	Port: broadcaster_and_mac_request : regDefaultGateway | {1 }
	Port: broadcaster_and_mac_request : bmr_fsm_state | {1 }
	Port: broadcaster_and_mac_request : ip_header_out | {}
	Port: broadcaster_and_mac_request : no_ip_header_out | {}
  - Chain level:
	State 1
		br_ln52 : 1
		dst_ip_addr : 1
		xor_ln58 : 2
		and_ln58 : 2
		icmp_ln58 : 2
		br_ln58 : 3
		br_ln67 : 1
		br_ln78 : 1
	State 2
		zext_ln66 : 1
		write_ln66 : 2
		zext_ln77 : 1
		write_ln77 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln58_fu_171         |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|    xor   |          xor_ln58_fu_159          |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|    and   |          and_ln58_fu_165          |    0    |    32   |
|----------|-----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_66       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           grp_read_fu_80          |    0    |    0    |
|   read   |   regSubNetMask_read_read_fu_92   |    0    |    0    |
|          | regDefaultGateway_read_read_fu_98 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          grp_write_fu_104         |    0    |    0    |
|   write  |      write_ln66_write_fu_111      |    0    |    0    |
|          |      write_ln77_write_fu_118      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             grp_fu_125            |    0    |    0    |
|extractvalue|             grp_fu_129            |    0    |    0    |
|          |             grp_fu_133            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|         dst_ip_addr_fu_149        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|           tmp_4_i_fu_189          |    0    |    0    |
|          |           tmp_3_i_fu_203          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          zext_ln66_fu_198         |    0    |    0    |
|          |          zext_ln77_fu_212         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   103   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  bmr_fsm_state_load_reg_217  |    1   |
|    currWord_last_1_reg_244   |    1   |
|     currWord_last_reg_225    |    1   |
|      dst_ip_addr_reg_230     |   32   |
|       icmp_ln58_reg_240      |    1   |
|regDefaultGateway_read_reg_235|   32   |
|            reg_137           |   512  |
|            reg_141           |   64   |
|         tmp_i_reg_221        |    1   |
+------------------------------+--------+
|             Total            |   645  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   645  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   645  |   112  |
+-----------+--------+--------+--------+
