Analysis & Synthesis report for DDS2
Sun Jun 25 12:17:40 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated
 15. Source assignments for DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated
 16. Parameter Settings for User Entity Instance: DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: DAC_2CH:DAC_2CH|tlv5618:tlv5618
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "CMD:CMD|uart_rx_frameend:uart_rx_frameend"
 22. Port Connectivity Checks: "CMD:CMD"
 23. Port Connectivity Checks: "uart_byte_rx:uart_byte_rx"
 24. Port Connectivity Checks: "DAC_2CH:DAC_2CH|tlv5618:tlv5618"
 25. Port Connectivity Checks: "DDS_Module:DDS_Module1"
 26. Port Connectivity Checks: "DDS_Module:DDS_Module0"
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 25 12:17:40 2017       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DDS2                                        ;
; Top-level Entity Name              ; DDS2                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,566                                       ;
;     Total combinational functions  ; 1,047                                       ;
;     Dedicated logic registers      ; 1,179                                       ;
; Total registers                    ; 1179                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 184,320                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; DDS2               ; DDS2               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; ../src/uart_rx_frameend.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/uart_rx_frameend.v          ;         ;
; ../src/uart_byte_rx.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/uart_byte_rx.v              ;         ;
; ../src/tlv5618.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/tlv5618.v                   ;         ;
; ../src/DDS2.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/DDS2.v                      ;         ;
; ../src/DDS_Module.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/DDS_Module.v                ;         ;
; ../src/DAC_2CH.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/DAC_2CH.v                   ;         ;
; ../src/CMD.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/29_DDS2_back/src/CMD.v                       ;         ;
; ddsrom.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/ddsrom.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_jc91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/altsyncram_jc91.tdf      ;         ;
; ddsrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/ddsrom.mif                  ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_6124.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/altsyncram_6124.tdf      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/mux_tsc.tdf              ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/decode_dvf.tdf           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; d:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/cntr_ggi.tdf             ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/cmpr_rgc.tdf             ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/cntr_m9j.tdf             ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/cntr_23j.tdf             ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/db/cmpr_ngc.tdf             ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,566     ;
;                                             ;           ;
; Total combinational functions               ; 1047      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 341       ;
;     -- 3 input functions                    ; 394       ;
;     -- <=2 input functions                  ; 312       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 839       ;
;     -- arithmetic mode                      ; 208       ;
;                                             ;           ;
; Total registers                             ; 1179      ;
;     -- Dedicated logic registers            ; 1179      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 184320    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 886       ;
; Total fan-out                               ; 8119      ;
; Average fan-out                             ; 3.54      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS2                                                                                                   ; 1047 (41)         ; 1179 (0)     ; 184320      ; 0            ; 0       ; 0         ; 6    ; 0            ; |DDS2                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |CMD:CMD|                                                                                            ; 266 (198)         ; 298 (263)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|CMD:CMD                                                                                                                                                                                                                                                                                                                              ;              ;
;       |uart_rx_frameend:uart_rx_frameend|                                                               ; 68 (68)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|CMD:CMD|uart_rx_frameend:uart_rx_frameend                                                                                                                                                                                                                                                                                            ;              ;
;    |DAC_2CH:DAC_2CH|                                                                                    ; 87 (43)           ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DAC_2CH:DAC_2CH                                                                                                                                                                                                                                                                                                                      ;              ;
;       |tlv5618:tlv5618|                                                                                 ; 44 (44)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DAC_2CH:DAC_2CH|tlv5618:tlv5618                                                                                                                                                                                                                                                                                                      ;              ;
;    |DDS_Module:DDS_Module0|                                                                             ; 44 (44)           ; 44 (44)      ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module0                                                                                                                                                                                                                                                                                                               ;              ;
;       |ddsrom:ddsrom|                                                                                   ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom                                                                                                                                                                                                                                                                                                 ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_jc91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated                                                                                                                                                                                                                                  ;              ;
;    |DDS_Module:DDS_Module1|                                                                             ; 44 (44)           ; 44 (44)      ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module1                                                                                                                                                                                                                                                                                                               ;              ;
;       |ddsrom:ddsrom|                                                                                   ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom                                                                                                                                                                                                                                                                                                 ;              ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_jc91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 351 (1)           ; 607 (50)     ; 102400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 350 (0)           ; 557 (0)      ; 102400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 350 (20)          ; 557 (136)    ; 102400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 102400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_6124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 102400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 60 (1)            ; 141 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 50 (0)            ; 125 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 50 (0)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 9 (9)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 114 (10)          ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |uart_byte_rx:uart_byte_rx|                                                                          ; 94 (94)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS2|uart_byte_rx:uart_byte_rx                                                                                                                                                                                                                                                                                                            ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 4096         ; 10           ; --           ; --           ; 40960  ; ddsrom.mif ;
; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 4096         ; 10           ; --           ; --           ; 40960  ; ddsrom.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 25           ; 4096         ; 25           ; 102400 ; None       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/ddsrom.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom ; C:/Users/Administrator/Desktop/29_DDS2_back/dev/ddsrom.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_byte_rx:uart_byte_rx|bps_DR[9..15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; uart_byte_rx:uart_byte_rx|bps_DR[8]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; uart_byte_rx:uart_byte_rx|bps_DR[7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; uart_byte_rx:uart_byte_rx|bps_DR[6]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; uart_byte_rx:uart_byte_rx|bps_DR[3..5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; uart_byte_rx:uart_byte_rx|bps_DR[2]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; uart_byte_rx:uart_byte_rx|bps_DR[0,1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; DAC_2CH:DAC_2CH|tlv5618:tlv5618|r_DAC_DATA[13]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 17                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; Total Number of Removed Registers = 25                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1179  ;
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 768   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 656   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DAC_2CH:DAC_2CH|tlv5618:tlv5618|CS_N                                                                                                                                           ; 3       ;
; DAC_2CH:DAC_2CH|tlv5618:tlv5618|DIN                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 19                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS2|DAC_2CH:DAC_2CH|tlv5618:tlv5618|DIV_CNT[2]                                                                                                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DDS2|CMD:CMD|shift_data[11]                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DDS2|CMD:CMD|uart_rx_frameend:uart_rx_frameend|cnt[10]                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|div_cnt[11]                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DDS2|DAC_2CH:DAC_2CH|tlv5618:tlv5618|r_DAC_DATA[10]                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |DDS2|DAC_2CH:DAC_2CH|tlv5618:tlv5618|r_DAC_DATA[6]                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DDS2|DAC_2CH:DAC_2CH|tlv5618:tlv5618|r_DAC_DATA[2]                                                                                                                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[7][2]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[6][0]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[5][1]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[4][1]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[3][1]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[2][1]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[1][0]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|r_data_byte[0][1]                                                                                                                         ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |DDS2|uart_byte_rx:uart_byte_rx|START_BIT[1]                                                                                                                              ;
; 131:1              ; 32 bits   ; 2784 LEs      ; 32 LEs               ; 2752 LEs               ; Yes        ; |DDS2|CMD:CMD|Fword0[29]                                                                                                                                                  ;
; 131:1              ; 32 bits   ; 2784 LEs      ; 32 LEs               ; 2752 LEs               ; Yes        ; |DDS2|CMD:CMD|Fword1[26]                                                                                                                                                  ;
; 131:1              ; 4 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |DDS2|CMD:CMD|Aword1[0]                                                                                                                                                   ;
; 131:1              ; 4 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |DDS2|CMD:CMD|Aword0[1]                                                                                                                                                   ;
; 131:1              ; 12 bits   ; 1044 LEs      ; 12 LEs               ; 1032 LEs               ; Yes        ; |DDS2|CMD:CMD|Pword1[7]                                                                                                                                                   ;
; 131:1              ; 12 bits   ; 1044 LEs      ; 12 LEs               ; 1032 LEs               ; Yes        ; |DDS2|CMD:CMD|Pword0[1]                                                                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DDS2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DDS2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ddsrom.mif           ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_jc91      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ddsrom.mif           ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_jc91      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_2CH:DAC_2CH|tlv5618:tlv5618 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; fCLK           ; 50    ; Signed Integer                                      ;
; DIV_PARAM      ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 25                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 25                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 25944                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 48499                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                  ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 101                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 10                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 10                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMD:CMD|uart_rx_frameend:uart_rx_frameend"                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_cnt_base   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; mode           ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; endtimeset     ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "endtimeset[15..4]" will be connected to GND. ;
; endtimeset[15] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; endtimeset[14] ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; endtimeset[13] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; endtimeset[12] ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMD:CMD"                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CH_Sync ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "uart_byte_rx:uart_byte_rx" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; baud_set ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC_2CH:DAC_2CH|tlv5618:tlv5618"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; DAC_DATA[14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DAC_DATA[13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DAC_State    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_Module:DDS_Module1"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; DA_Clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_Module:DDS_Module0"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; DA_Clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 25                  ; 25               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:04     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                            ;
+-----------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+
; Name                              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                          ; Details ;
+-----------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+
; CMD:CMD|CH_Sync[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMD:CMD|CH_Sync[0]                                                                                         ; N/A     ;
; CMD:CMD|CH_Sync[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMD:CMD|CH_Sync[0]                                                                                         ; N/A     ;
; CMD:CMD|CH_Sync[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMD:CMD|CH_Sync[1]                                                                                         ; N/A     ;
; CMD:CMD|CH_Sync[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CMD:CMD|CH_Sync[1]                                                                                         ; N/A     ;
; CS_N                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DAC_2CH:DAC_2CH|tlv5618:tlv5618|CS_N~_wirecell                                                             ; N/A     ;
; CS_N                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DAC_2CH:DAC_2CH|tlv5618:tlv5618|CS_N~_wirecell                                                             ; N/A     ;
; Clk                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                        ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[0] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[0] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[1] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[1] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[2] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[2] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[3] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[3] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[4] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[4] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[5] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[5] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[6] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[6] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[7] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[7] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[8] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[8] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[9] ; N/A     ;
; DDS_Module:DDS_Module0|DA_Data[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[9] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[0] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[0] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[1] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[1] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[2] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[2] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[3] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[3] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[4] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[4] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[5] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[5] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[6] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[6] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[7] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[7] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[8] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[8] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[9] ; N/A     ;
; DDS_Module:DDS_Module1|DA_Data[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated|q_a[9] ; N/A     ;
; DIN                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DAC_2CH:DAC_2CH|tlv5618:tlv5618|DIN~_wirecell                                                              ; N/A     ;
; DIN                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DAC_2CH:DAC_2CH|tlv5618:tlv5618|DIN~_wirecell                                                              ; N/A     ;
; SCLK                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DAC_2CH:DAC_2CH|tlv5618:tlv5618|SCLK                                                                       ; N/A     ;
; SCLK                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DAC_2CH:DAC_2CH|tlv5618:tlv5618|SCLK                                                                       ; N/A     ;
+-----------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Jun 25 12:17:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS2 -c DDS2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/uart_rx_frameend.v
    Info (12023): Found entity 1: uart_rx_frameend
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/uart_byte_rx.v
    Info (12023): Found entity 1: uart_byte_rx
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/tlv5618.v
    Info (12023): Found entity 1: tlv5618
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/dds2.v
    Info (12023): Found entity 1: DDS2
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/dds_module.v
    Info (12023): Found entity 1: DDS_Module
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/dac_2ch.v
    Info (12023): Found entity 1: DAC_2CH
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/29_dds2_back/src/cmd.v
    Info (12023): Found entity 1: CMD
Info (12021): Found 1 design units, including 1 entities, in source file ddsrom.v
    Info (12023): Found entity 1: ddsrom
Info (12127): Elaborating entity "DDS2" for the top level hierarchy
Info (12128): Elaborating entity "DDS_Module" for hierarchy "DDS_Module:DDS_Module0"
Info (12128): Elaborating entity "ddsrom" for hierarchy "DDS_Module:DDS_Module0|ddsrom:ddsrom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ddsrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jc91.tdf
    Info (12023): Found entity 1: altsyncram_jc91
Info (12128): Elaborating entity "altsyncram_jc91" for hierarchy "DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated"
Info (12128): Elaborating entity "DAC_2CH" for hierarchy "DAC_2CH:DAC_2CH"
Info (12128): Elaborating entity "tlv5618" for hierarchy "DAC_2CH:DAC_2CH|tlv5618:tlv5618"
Info (12128): Elaborating entity "uart_byte_rx" for hierarchy "uart_byte_rx:uart_byte_rx"
Info (12128): Elaborating entity "CMD" for hierarchy "CMD:CMD"
Info (12128): Elaborating entity "uart_rx_frameend" for hierarchy "CMD:CMD|uart_rx_frameend:uart_rx_frameend"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6124.tdf
    Info (12023): Found entity 1: altsyncram_6124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/29_DDS2_back/dev/output_files/DDS2.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1645 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1589 logic cells
    Info (21064): Implemented 45 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Sun Jun 25 12:17:40 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/29_DDS2_back/dev/output_files/DDS2.map.smsg.


