{"vcs1":{"timestamp_begin":1728237317.062930364, "rt":26.61, "ut":32.58, "st":1.28}}
{"vcselab":{"timestamp_begin":1728237343.745359856, "rt":1.18, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1728237345.003994175, "rt":0.54, "ut":0.12, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728237316.439468714}
{"VCS_COMP_START_TIME": 1728237316.439468714}
{"VCS_COMP_END_TIME": 1728237437.173721001}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 389276}}
{"stitch_vcselab": {"peak_mem": 240272}}
