Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6e85e3a255474beb99374b79bc96127e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter8_tb_behav xil_defaultlib.Counter8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port J [D:/vivado_projects/Counter8/Counter8.srcs/sources_1/new/Counter8.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK_FF
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.Counter8
Compiling module xil_defaultlib.Counter8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Counter8_tb_behav
