{"selected_project":"cocotb_test","projects":[{"name":"martel-print-mech-simulator","tool_options":{},"toplevel":"","toplevel_path":"/workspaces/martel-print-mech-simulator/src/main.sv","toplevel_library":"","files":[{"name":"/workspaces/martel-print-mech-simulator/src/uart_transmitter.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/src/uart_transmit_buffer.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/src/main.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/src/print_mechanism.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""}]},{"name":"uart_transmitter","tool_options":{},"toplevel":"","toplevel_path":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/test_bench.sv","toplevel_library":"","files":[{"name":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/transaction.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/test.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/interface.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/environment.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/driver.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/src/uart_transmitter.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/test/tb_uart_transmitter/test_bench.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""}]},{"name":"cocotb_test","tool_options":{},"toplevel":"","toplevel_path":"/workspaces/martel-print-mech-simulator/cocotb_test/uart_transmitter.sv","toplevel_library":"","files":[{"name":"/workspaces/martel-print-mech-simulator/cocotb_test/makefile","file_type":"","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/cocotb_test/uart_transmitter.py","file_type":"python","is_include_file":false,"include_path":"","logical_name":""},{"name":"/workspaces/martel-print-mech-simulator/cocotb_test/uart_transmitter.sv","file_type":"systemVerilogSource","is_include_file":false,"include_path":"","logical_name":""}]}],"config":{"workspace_folder":"","config_tool":{"selected_tool":"","config":[{"general":{"logging":true,"pypath":"","select_tool":"cocotb","waveform_viewer":"gtkwave","go_to_definition_vhdl":true,"go_to_definition_verilog":true,"developer_mode":false}},{"editor":{"continue_comment":false}},{"templates":{"header_file_path":""}},{"schematic":{"backend":"yowasp"}},{"documentation":{"language":"english","symbol_vhdl":"!","symbol_verilog":"!","dependency_graph":true,"self_contained":false,"fsm":true,"signals":"all","constants":"all","process":"all","functions":"all","magic_config_path":"","pypath":""}},{"linter":{"linter_vhdl":"disabled","linter_verilog":"verilator","style_verilog":"verible","style_vhdl":"disabled"}},{"formatter":{"formatter_verilog":"verible","formatter_vhdl":"standalone","istyle_style":"ansi","istyle_indentation_size":"2","s3sv_one_bind_per_line":false,"s3sv_one_declaration_per_line":false,"s3sv_use_tabs":false,"s3sv_indentation_size":"2","verible_path":"","verible_format_args":["--indentation_spaces=4"],"vhdl_standalone_keyword_case":"lowercase","vhdl_standalone_name_case":"lowercase","vhdl_standalone_align_comments":false,"vhdl_standalone_indentation":"  ","vhdl_standalone_align_generic_port":false}},{"vsg":{"configuration":""}},{"siliconcompiler":{"target":"asicflow_freepdk45","server_enable":true,"server_address":"https://server.siliconcompiler.com","server_username":"","server_password":""}},{"ascentlint":{"installation_path":"","ascentlint_options":[""]}},{"diamond":{"installation_path":"","part":""}},{"xsim":{"installation_path":"","xelab_options":[""],"xsim_options":[""]}},{"ghdl":{"installation_path":"","waveform":"vcd","analyze_options":["--ieee=synopsys"],"run_options":[""],"linter_options":[""]}},{"icarus":{"installation_path":"","timescale":"","iverilog_options":["-g2012","-grelative-include","-ylib/unisims"],"linter_options":["-g2012","-grelative-include","-ylib/unisims"]}},{"icestorm":{"installation_path":"","pnr":"arachne","arch":"xilinx","output_format":"json","yosys_as_subtool":false,"makefile_name":"","arachne_pnr_options":[""],"nextpnr_options":[""],"yosys_synth_options":[""]}},{"Ise":{"installation_path":"","family":"","device":"","package":"","speed":""}},{"isim":{"installation_path":"","fuse_options":[""],"isim_options":[""]}},{"modelsim":{"installation_path":"","vcom_options":["-2008"],"vlog_options":[""],"vsim_options":[""],"linter_options":[""]}},{"morty":{"installation_path":"","morty_options":[""]}},{"quartus":{"installation_path":"","family":"","device":"","cable":"","board_device_index":"","pnr":"default","dse_options":[""],"quartus_options":[""]}},{"radiant":{"installation_path":"","part":""}},{"rivierapro":{"installation_path":"","compilation_mode":"","vlog_options":[""],"vsim_options":[""]}},{"spyglass":{"installation_path":"","methodology":"","goals":[""],"spyglass_options":[""],"rule_parameters":[""]}},{"symbiflow":{"installation_path":"","package":"","part":"","vendor":"","pnr":"vpr","vpr_options":"","environment_script":""}},{"symbiyosys":{"installation_path":"","tasknames":[""]}},{"trellis":{"installation_path":"","arch":"xilinx","output_format":"json","yosys_as_subtool":false,"makefile_name":"","script_name":"","nextpnr_options":[""],"yosys_synth_options":[""]}},{"vcs":{"installation_path":"","vcs_options":[""],"run_options":[""]}},{"veriblelint":{"installation_path":"","ruleset":"default","verible_lint_args":[""],"rules":[""]}},{"verilator":{"installation_path":"","mode":"cc","libs":[""],"verilator_options":["--relative-includes","--timing","--assert","-ylib/unisims"],"make_options":[""],"run_options":[""],"linter_options":["--relative-includes","--timing","--assert","-ylib/unisims"]}},{"vivado":{"installation_path":"","part":"","synth":"","pnr":"vivado","jtag_freq":"","hw_target":"","linter_options_xvlog":[""],"linter_options_xvhdl":[""]}},{"vunit":{"vunit_simulator":"ghdl","vunit_options":[""]}},{"xcelium":{"installation_path":"","xmvhdl_options":[""],"xmvlog_options":[""],"xmsim_options":[""],"xrun_options":[""]}},{"yosys":{"installation_path":"","arch":"xilinx","output_format":"json","yosys_as_subtool":false,"makefile_name":"","script_name":"","yosys_synth_options":[""]}},{"cocotb":{"installation_path":""}}]}}}