# Reading pref.tcl
# do Control_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Control.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:28 on May 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Control.vo 
# -- Compiling module Control
# -- Compiling module hard_block
# 
# Top level modules:
# 	Control
# End time: 22:33:28 on May 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ysmai/Desktop/Multiplicador-Shift-Add/Multiplicador/Control {C:/Users/ysmai/Desktop/Multiplicador-Shift-Add/Multiplicador/Control/Control_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:28 on May 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ysmai/Desktop/Multiplicador-Shift-Add/Multiplicador/Control" C:/Users/ysmai/Desktop/Multiplicador-Shift-Add/Multiplicador/Control/Control_TB.v 
# -- Compiling module Control_TB
# 
# Top level modules:
# 	Control_TB
# End time: 22:33:29 on May 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  Control_TB
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" Control_TB 
# Start time: 22:33:29 on May 25,2022
# Loading work.Control_TB
# Loading work.Control
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Control_TB/DUT/\~QUARTUS_CREATED_ADC1~  File: Control.vo Line: 465
# ** Warning: (vsim-3722) Control.vo(465): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Control_TB/DUT/\~QUARTUS_CREATED_ADC2~  File: Control.vo Line: 488
# ** Warning: (vsim-3722) Control.vo(488): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ysmai  Hostname: DESKTOP-H68LC3I  ProcessID: 4492
#           Attempting to use alternate WLF file "./wlftg0fh6q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg0fh6q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/ysmai/Desktop/Multiplicador-Shift-Add/Multiplicador/Control/Control_TB.v(90)
#    Time: 64 ns  Iteration: 0  Instance: /Control_TB
# Break in Module Control_TB at C:/Users/ysmai/Desktop/Multiplicador-Shift-Add/Multiplicador/Control/Control_TB.v line 90
# End time: 22:34:15 on May 25,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 6
