$date
	Tue Feb 28 22:40:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fft_16_tb $end
$var wire 16 ! y_real [15:0] $end
$var wire 16 " y_imag [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 16 % x_imag [15:0] $end
$var reg 16 & x_real [15:0] $end
$scope module f1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 16 ' x_imag [15:0] $end
$var wire 16 ( x_real [15:0] $end
$var reg 16 ) y_imag [15:0] $end
$var reg 16 * y_real [15:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 +
b0 *
b0 )
b1 (
b10 '
b1 &
b10 %
1$
1#
b0 "
b0 !
$end
#1000
0$
#5000
0#
#10000
b0x0x0x0x0x0x0x0x "
b0x0x0x0x0x0x0x0x )
b0x0x0x0x0x0x0x0x !
b0x0x0x0x0x0x0x0x *
1#
#15000
0#
#20000
1#
#25000
0#
#30000
b0x0x00000x0x "
b0x0x00000x0x )
b10x0000010x00 !
b10x0000010x00 *
1#
#35000
0#
#40000
b10000000100 "
b10000000100 )
b1000100010001 !
b1000100010001 *
1#
#45000
0#
#50000
1#
#55000
0#
#60000
1#
#65000
0#
#70000
1#
#75000
0#
#80000
1#
#85000
0#
#90000
1#
#95000
0#
#100000
1#
#105000
0#
#110000
1#
#115000
0#
#120000
1#
#125000
0#
#130000
1#
#135000
0#
#140000
1#
#145000
0#
#150000
1#
#155000
0#
#160000
1#
#165000
0#
#170000
1#
#175000
0#
#180000
1#
#185000
0#
#190000
1#
#195000
0#
#200000
1#
#205000
0#
#210000
1#
#215000
0#
#220000
1#
#225000
0#
#230000
1#
#235000
0#
#240000
1#
#245000
0#
#250000
1#
#255000
0#
#260000
1#
#265000
0#
#270000
1#
#275000
0#
#280000
1#
#285000
0#
#290000
1#
#295000
0#
#300000
1#
#301000
