(* To find discrepancies, do search by the word `discrepancies` *)

Report: add
llvm RV32_RV64: add "rd" "rs1" "rs2"
sail RV32_RV64: add "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: add.uw
llvm RV64: add.uw "rd" "rs1" "rs2"
sail RV64: add.uw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: addi
llvm RV32_RV64: addi "rd" "rs1" "imm12"
sail RV32: addi "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: addiw
llvm RV64: addiw "rd" "rs1" "imm12"
sail RV64: addiw "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: addw
llvm RV64: addw "rd" "rs1" "rs2"
sail RV64: addw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes32dsi
llvm RV32: aes32dsi "rd" "rs1" "rs2" "bs"
sail RV32: aes32dsi "rd" "rs1" "rs2" "bs"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: bs) (2: rs2) (1: rs1)
sail ins: (3: bs) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes32dsmi
llvm RV32: aes32dsmi "rd" "rs1" "rs2" "bs"
sail RV32: aes32dsmi "rd" "rs1" "rs2" "bs"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: bs) (2: rs2) (1: rs1)
sail ins: (3: bs) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes32esi
llvm RV32: aes32esi "rd" "rs1" "rs2" "bs"
sail RV32: aes32esi "rd" "rs1" "rs2" "bs"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: bs) (2: rs2) (1: rs1)
sail ins: (3: bs) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes32esmi
llvm RV32: aes32esmi "rd" "rs1" "rs2" "bs"
sail RV32: aes32esmi "rd" "rs1" "rs2" "bs"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: bs) (2: rs2) (1: rs1)
sail ins: (3: bs) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64ds
llvm RV64: aes64ds "rd" "rs1" "rs2"
sail RV64: aes64ds "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64dsm
llvm RV64: aes64dsm "rd" "rs1" "rs2"
sail RV64: aes64dsm "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64es
llvm RV64: aes64es "rd" "rs1" "rs2"
sail RV64: aes64es "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64esm
llvm RV64: aes64esm "rd" "rs1" "rs2"
sail RV64: aes64esm "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64im
llvm RV64: aes64im "rd" "rs1"
sail RV64: aes64im "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64ks1i
llvm RV64: aes64ks1i "rd" "rs1" "rnum"
sail RV64: aes64ks1i "rd" "rs1" "rnum"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rnum) (1: rs1)
sail ins: (2: rnum) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: aes64ks2
llvm RV64: aes64ks2 "rd" "rs1" "rs2"
sail RV64: aes64ks2 "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: amoadd.b
llvm RV32_RV64: amoadd.b "rd" "rs2" "rs1"
sail RV32: amoadd.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.b.aq
llvm RV32_RV64: amoadd.b.aq "rd" "rs2" "rs1"
sail RV32: amoadd.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.b.aqrl
llvm RV32_RV64: amoadd.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.b.rl
llvm RV32_RV64: amoadd.b.rl "rd" "rs2" "rs1"
sail RV32: amoadd.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.d
llvm RV64: amoadd.d "rd" "rs2" "rs1"
sail RV64: amoadd.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.d.aq
llvm RV64: amoadd.d.aq "rd" "rs2" "rs1"
sail RV64: amoadd.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.d.aqrl
llvm RV64: amoadd.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoadd.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.d.rl
llvm RV64: amoadd.d.rl "rd" "rs2" "rs1"
sail RV64: amoadd.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.h
llvm RV32_RV64: amoadd.h "rd" "rs2" "rs1"
sail RV32: amoadd.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.h.aq
llvm RV32_RV64: amoadd.h.aq "rd" "rs2" "rs1"
sail RV32: amoadd.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.h.aqrl
llvm RV32_RV64: amoadd.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.h.rl
llvm RV32_RV64: amoadd.h.rl "rd" "rs2" "rs1"
sail RV32: amoadd.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.w
llvm RV32_RV64: amoadd.w "rd" "rs2" "rs1"
sail RV32: amoadd.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.w.aq
llvm RV32_RV64: amoadd.w.aq "rd" "rs2" "rs1"
sail RV32: amoadd.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.w.aqrl
llvm RV32_RV64: amoadd.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoadd.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoadd.w.rl
llvm RV32_RV64: amoadd.w.rl "rd" "rs2" "rs1"
sail RV32: amoadd.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.b
llvm RV32_RV64: amoand.b "rd" "rs2" "rs1"
sail RV32: amoand.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.b.aq
llvm RV32_RV64: amoand.b.aq "rd" "rs2" "rs1"
sail RV32: amoand.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.b.aqrl
llvm RV32_RV64: amoand.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.b.rl
llvm RV32_RV64: amoand.b.rl "rd" "rs2" "rs1"
sail RV32: amoand.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.d
llvm RV64: amoand.d "rd" "rs2" "rs1"
sail RV64: amoand.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.d.aq
llvm RV64: amoand.d.aq "rd" "rs2" "rs1"
sail RV64: amoand.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.d.aqrl
llvm RV64: amoand.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoand.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.d.rl
llvm RV64: amoand.d.rl "rd" "rs2" "rs1"
sail RV64: amoand.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.h
llvm RV32_RV64: amoand.h "rd" "rs2" "rs1"
sail RV32: amoand.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.h.aq
llvm RV32_RV64: amoand.h.aq "rd" "rs2" "rs1"
sail RV32: amoand.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.h.aqrl
llvm RV32_RV64: amoand.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.h.rl
llvm RV32_RV64: amoand.h.rl "rd" "rs2" "rs1"
sail RV32: amoand.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.w
llvm RV32_RV64: amoand.w "rd" "rs2" "rs1"
sail RV32: amoand.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.w.aq
llvm RV32_RV64: amoand.w.aq "rd" "rs2" "rs1"
sail RV32: amoand.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.w.aqrl
llvm RV32_RV64: amoand.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoand.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoand.w.rl
llvm RV32_RV64: amoand.w.rl "rd" "rs2" "rs1"
sail RV32: amoand.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.b
llvm RV32_RV64: amomax.b "rd" "rs2" "rs1"
sail RV32: amomax.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.b.aq
llvm RV32_RV64: amomax.b.aq "rd" "rs2" "rs1"
sail RV32: amomax.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.b.aqrl
llvm RV32_RV64: amomax.b.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.b.rl
llvm RV32_RV64: amomax.b.rl "rd" "rs2" "rs1"
sail RV32: amomax.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.d
llvm RV64: amomax.d "rd" "rs2" "rs1"
sail RV64: amomax.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.d.aq
llvm RV64: amomax.d.aq "rd" "rs2" "rs1"
sail RV64: amomax.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.d.aqrl
llvm RV64: amomax.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomax.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.d.rl
llvm RV64: amomax.d.rl "rd" "rs2" "rs1"
sail RV64: amomax.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.h
llvm RV32_RV64: amomax.h "rd" "rs2" "rs1"
sail RV32: amomax.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.h.aq
llvm RV32_RV64: amomax.h.aq "rd" "rs2" "rs1"
sail RV32: amomax.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.h.aqrl
llvm RV32_RV64: amomax.h.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.h.rl
llvm RV32_RV64: amomax.h.rl "rd" "rs2" "rs1"
sail RV32: amomax.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.w
llvm RV32_RV64: amomax.w "rd" "rs2" "rs1"
sail RV32: amomax.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.w.aq
llvm RV32_RV64: amomax.w.aq "rd" "rs2" "rs1"
sail RV32: amomax.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.w.aqrl
llvm RV32_RV64: amomax.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomax.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomax.w.rl
llvm RV32_RV64: amomax.w.rl "rd" "rs2" "rs1"
sail RV32: amomax.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.b
llvm RV32_RV64: amomaxu.b "rd" "rs2" "rs1"
sail RV32: amomaxu.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.b.aq
llvm RV32_RV64: amomaxu.b.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.b.aqrl
llvm RV32_RV64: amomaxu.b.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.b.rl
llvm RV32_RV64: amomaxu.b.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.d
llvm RV64: amomaxu.d "rd" "rs2" "rs1"
sail RV64: amomaxu.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.d.aq
llvm RV64: amomaxu.d.aq "rd" "rs2" "rs1"
sail RV64: amomaxu.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.d.aqrl
llvm RV64: amomaxu.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomaxu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.d.rl
llvm RV64: amomaxu.d.rl "rd" "rs2" "rs1"
sail RV64: amomaxu.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.h
llvm RV32_RV64: amomaxu.h "rd" "rs2" "rs1"
sail RV32: amomaxu.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.h.aq
llvm RV32_RV64: amomaxu.h.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.h.aqrl
llvm RV32_RV64: amomaxu.h.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.h.rl
llvm RV32_RV64: amomaxu.h.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.w
llvm RV32_RV64: amomaxu.w "rd" "rs2" "rs1"
sail RV32: amomaxu.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.w.aq
llvm RV32_RV64: amomaxu.w.aq "rd" "rs2" "rs1"
sail RV32: amomaxu.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.w.aqrl
llvm RV32_RV64: amomaxu.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomaxu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomaxu.w.rl
llvm RV32_RV64: amomaxu.w.rl "rd" "rs2" "rs1"
sail RV32: amomaxu.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.b
llvm RV32_RV64: amomin.b "rd" "rs2" "rs1"
sail RV32: amomin.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.b.aq
llvm RV32_RV64: amomin.b.aq "rd" "rs2" "rs1"
sail RV32: amomin.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.b.aqrl
llvm RV32_RV64: amomin.b.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.b.rl
llvm RV32_RV64: amomin.b.rl "rd" "rs2" "rs1"
sail RV32: amomin.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.d
llvm RV64: amomin.d "rd" "rs2" "rs1"
sail RV64: amomin.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.d.aq
llvm RV64: amomin.d.aq "rd" "rs2" "rs1"
sail RV64: amomin.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.d.aqrl
llvm RV64: amomin.d.aqrl "rd" "rs2" "rs1"
sail RV64: amomin.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.d.rl
llvm RV64: amomin.d.rl "rd" "rs2" "rs1"
sail RV64: amomin.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.h
llvm RV32_RV64: amomin.h "rd" "rs2" "rs1"
sail RV32: amomin.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.h.aq
llvm RV32_RV64: amomin.h.aq "rd" "rs2" "rs1"
sail RV32: amomin.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.h.aqrl
llvm RV32_RV64: amomin.h.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.h.rl
llvm RV32_RV64: amomin.h.rl "rd" "rs2" "rs1"
sail RV32: amomin.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.w
llvm RV32_RV64: amomin.w "rd" "rs2" "rs1"
sail RV32: amomin.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.w.aq
llvm RV32_RV64: amomin.w.aq "rd" "rs2" "rs1"
sail RV32: amomin.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.w.aqrl
llvm RV32_RV64: amomin.w.aqrl "rd" "rs2" "rs1"
sail RV32: amomin.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amomin.w.rl
llvm RV32_RV64: amomin.w.rl "rd" "rs2" "rs1"
sail RV32: amomin.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.b
llvm RV32_RV64: amominu.b "rd" "rs2" "rs1"
sail RV32: amominu.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.b.aq
llvm RV32_RV64: amominu.b.aq "rd" "rs2" "rs1"
sail RV32: amominu.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.b.aqrl
llvm RV32_RV64: amominu.b.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.b.rl
llvm RV32_RV64: amominu.b.rl "rd" "rs2" "rs1"
sail RV32: amominu.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.d
llvm RV64: amominu.d "rd" "rs2" "rs1"
sail RV64: amominu.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.d.aq
llvm RV64: amominu.d.aq "rd" "rs2" "rs1"
sail RV64: amominu.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.d.aqrl
llvm RV64: amominu.d.aqrl "rd" "rs2" "rs1"
sail RV64: amominu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.d.rl
llvm RV64: amominu.d.rl "rd" "rs2" "rs1"
sail RV64: amominu.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.h
llvm RV32_RV64: amominu.h "rd" "rs2" "rs1"
sail RV32: amominu.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.h.aq
llvm RV32_RV64: amominu.h.aq "rd" "rs2" "rs1"
sail RV32: amominu.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.h.aqrl
llvm RV32_RV64: amominu.h.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.h.rl
llvm RV32_RV64: amominu.h.rl "rd" "rs2" "rs1"
sail RV32: amominu.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.w
llvm RV32_RV64: amominu.w "rd" "rs2" "rs1"
sail RV32: amominu.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.w.aq
llvm RV32_RV64: amominu.w.aq "rd" "rs2" "rs1"
sail RV32: amominu.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.w.aqrl
llvm RV32_RV64: amominu.w.aqrl "rd" "rs2" "rs1"
sail RV32: amominu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amominu.w.rl
llvm RV32_RV64: amominu.w.rl "rd" "rs2" "rs1"
sail RV32: amominu.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.b
llvm RV32_RV64: amoor.b "rd" "rs2" "rs1"
sail RV32: amoor.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.b.aq
llvm RV32_RV64: amoor.b.aq "rd" "rs2" "rs1"
sail RV32: amoor.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.b.aqrl
llvm RV32_RV64: amoor.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.b.rl
llvm RV32_RV64: amoor.b.rl "rd" "rs2" "rs1"
sail RV32: amoor.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.d
llvm RV64: amoor.d "rd" "rs2" "rs1"
sail RV64: amoor.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.d.aq
llvm RV64: amoor.d.aq "rd" "rs2" "rs1"
sail RV64: amoor.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.d.aqrl
llvm RV64: amoor.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.d.rl
llvm RV64: amoor.d.rl "rd" "rs2" "rs1"
sail RV64: amoor.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.h
llvm RV32_RV64: amoor.h "rd" "rs2" "rs1"
sail RV32: amoor.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.h.aq
llvm RV32_RV64: amoor.h.aq "rd" "rs2" "rs1"
sail RV32: amoor.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.h.aqrl
llvm RV32_RV64: amoor.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.h.rl
llvm RV32_RV64: amoor.h.rl "rd" "rs2" "rs1"
sail RV32: amoor.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.w
llvm RV32_RV64: amoor.w "rd" "rs2" "rs1"
sail RV32: amoor.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.w.aq
llvm RV32_RV64: amoor.w.aq "rd" "rs2" "rs1"
sail RV32: amoor.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.w.aqrl
llvm RV32_RV64: amoor.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoor.w.rl
llvm RV32_RV64: amoor.w.rl "rd" "rs2" "rs1"
sail RV32: amoor.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.b
llvm RV32_RV64: amoswap.b "rd" "rs2" "rs1"
sail RV32: amoswap.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.b.aq
llvm RV32_RV64: amoswap.b.aq "rd" "rs2" "rs1"
sail RV32: amoswap.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.b.aqrl
llvm RV32_RV64: amoswap.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.b.rl
llvm RV32_RV64: amoswap.b.rl "rd" "rs2" "rs1"
sail RV32: amoswap.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.d
llvm RV64: amoswap.d "rd" "rs2" "rs1"
sail RV64: amoswap.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.d.aq
llvm RV64: amoswap.d.aq "rd" "rs2" "rs1"
sail RV64: amoswap.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.d.aqrl
llvm RV64: amoswap.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoswap.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.d.rl
llvm RV64: amoswap.d.rl "rd" "rs2" "rs1"
sail RV64: amoswap.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.h
llvm RV32_RV64: amoswap.h "rd" "rs2" "rs1"
sail RV32: amoswap.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.h.aq
llvm RV32_RV64: amoswap.h.aq "rd" "rs2" "rs1"
sail RV32: amoswap.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.h.aqrl
llvm RV32_RV64: amoswap.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.h.rl
llvm RV32_RV64: amoswap.h.rl "rd" "rs2" "rs1"
sail RV32: amoswap.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.w
llvm RV32_RV64: amoswap.w "rd" "rs2" "rs1"
sail RV32: amoswap.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.w.aq
llvm RV32_RV64: amoswap.w.aq "rd" "rs2" "rs1"
sail RV32: amoswap.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.w.aqrl
llvm RV32_RV64: amoswap.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoswap.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoswap.w.rl
llvm RV32_RV64: amoswap.w.rl "rd" "rs2" "rs1"
sail RV32: amoswap.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.b
llvm RV32_RV64: amoxor.b "rd" "rs2" "rs1"
sail RV32: amoxor.b "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.b.aq
llvm RV32_RV64: amoxor.b.aq "rd" "rs2" "rs1"
sail RV32: amoxor.b.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.b.aqrl
llvm RV32_RV64: amoxor.b.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.b.rl
llvm RV32_RV64: amoxor.b.rl "rd" "rs2" "rs1"
sail RV32: amoxor.b.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.d
llvm RV64: amoxor.d "rd" "rs2" "rs1"
sail RV64: amoxor.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.d.aq
llvm RV64: amoxor.d.aq "rd" "rs2" "rs1"
sail RV64: amoxor.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.d.aqrl
llvm RV64: amoxor.d.aqrl "rd" "rs2" "rs1"
sail RV64: amoxor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.d.rl
llvm RV64: amoxor.d.rl "rd" "rs2" "rs1"
sail RV64: amoxor.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.h
llvm RV32_RV64: amoxor.h "rd" "rs2" "rs1"
sail RV32: amoxor.h "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.h.aq
llvm RV32_RV64: amoxor.h.aq "rd" "rs2" "rs1"
sail RV32: amoxor.h.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.h.aqrl
llvm RV32_RV64: amoxor.h.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.h.rl
llvm RV32_RV64: amoxor.h.rl "rd" "rs2" "rs1"
sail RV32: amoxor.h.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.w
llvm RV32_RV64: amoxor.w "rd" "rs2" "rs1"
sail RV32: amoxor.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.w.aq
llvm RV32_RV64: amoxor.w.aq "rd" "rs2" "rs1"
sail RV32: amoxor.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.w.aqrl
llvm RV32_RV64: amoxor.w.aqrl "rd" "rs2" "rs1"
sail RV32: amoxor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: amoxor.w.rl
llvm RV32_RV64: amoxor.w.rl "rd" "rs2" "rs1"
sail RV32: amoxor.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = true
sail: mayStore = true

Report: and
llvm RV32_RV64: and "rd" "rs1" "rs2"
sail RV32_RV64: and "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: andi
llvm RV32_RV64: andi "rd" "rs1" "imm12"
sail RV32: andi "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: andn
llvm RV32_RV64: andn "rd" "rs1" "rs2"
sail RV32: andn "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: auipc
llvm RV32_RV64: auipc "rd" "imm20"
sail RV32: auipc "rd" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm20)
sail ins: (1: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bclr
llvm RV32_RV64: bclr "rd" "rs1" "rs2"
sail RV32: bclr "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bclri
llvm RV32_RV64: bclri "rd" "rs1" "shamt"
sail RV32: bclri "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: beq
llvm RV32_RV64: beq "rs1" "rs2" "imm12"
sail RV32: beq "rs1" "rs2" "imm"
llvm ins: (2: imm12) (1: rs2) (0: rs1)
sail ins: (2: imm) (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bext
llvm RV32_RV64: bext "rd" "rs1" "rs2"
sail RV32: bext "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bexti
llvm RV32_RV64: bexti "rd" "rs1" "shamt"
sail RV32: bexti "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bge
llvm RV32_RV64: bge "rs1" "rs2" "imm12"
sail RV32: bge "rs1" "rs2" "imm"
llvm ins: (2: imm12) (1: rs2) (0: rs1)
sail ins: (2: imm) (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bgeu
llvm RV32_RV64: bgeu "rs1" "rs2" "imm12"
sail RV32: bgeu "rs1" "rs2" "imm"
llvm ins: (2: imm12) (1: rs2) (0: rs1)
sail ins: (2: imm) (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: binv
llvm RV32_RV64: binv "rd" "rs1" "rs2"
sail RV32: binv "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: binvi
llvm RV32_RV64: binvi "rd" "rs1" "shamt"
sail RV32: binvi "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: blt
llvm RV32_RV64: blt "rs1" "rs2" "imm12"
sail RV32: blt "rs1" "rs2" "imm"
llvm ins: (2: imm12) (1: rs2) (0: rs1)
sail ins: (2: imm) (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bltu
llvm RV32_RV64: bltu "rs1" "rs2" "imm12"
sail RV32: bltu "rs1" "rs2" "imm"
llvm ins: (2: imm12) (1: rs2) (0: rs1)
sail ins: (2: imm) (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bne
llvm RV32_RV64: bne "rs1" "rs2" "imm12"
sail RV32: bne "rs1" "rs2" "imm"
llvm ins: (2: imm12) (1: rs2) (0: rs1)
sail ins: (2: imm) (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: brev8
llvm RV32_RV64: brev8 "rd" "rs1"
sail RV32: brev8 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bset
llvm RV32_RV64: bset "rd" "rs1" "rs2"
sail RV32: bset "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: bseti
llvm RV32_RV64: bseti "rd" "rs1" "shamt"
sail RV32: bseti "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.add
llvm RV32_RV64: c.add "rs1" "rs2"
sail RV32_RV64: c.add "rsd" "rs2"
llvm outs: (0: rs1)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rs1)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.addi
llvm RV32_RV64: c.addi "rd" "imm"
sail RV32: c.addi "rsd" "nzi"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: imm) (0: rd)
sail ins: (1: nzi) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.addi16sp
llvm RV32_RV64: c.addi16sp "rd" "imm"
sail RV32: c.addi16sp "imm"
llvm outs: (0: rd)
sail outs: (implicit: sp)
llvm ins: (1: imm) (0: rd)
sail ins: (0: imm) (implicit: sp)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.addi16sp discrepancies:
  number of operands

Report: c.addi4spn
llvm RV32_RV64: c.addi4spn "rd" "rs1" "imm"
sail RV32: c.addi4spn "rdc" "nzimm"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: imm) (1: rs1) (implicit: sp)
sail ins: (1: nzimm) (implicit: sp)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.addi4spn discrepancies:
  number of operands

Report: c.addiw
llvm RV64: c.addiw "rd" "imm"
sail RV64: c.addiw "rsd" "imm"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: imm) (0: rd)
sail ins: (1: imm) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.addw
llvm RV64: c.addw "rd" "rs2"
sail RV64: c.addw "rsd" "rs2"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.and
llvm RV32_RV64: c.and "rd" "rs2"
sail RV32: c.and "rsd" "rs2"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.andi
llvm RV32_RV64: c.andi "rs1" "imm"
sail RV32: c.andi "rsd" "imm"
llvm outs: (0: rs1)
sail outs: (0: rsd)
llvm ins: (1: imm) (0: rs1)
sail ins: (1: imm) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.beqz
llvm RV32_RV64: c.beqz "rs1" "imm"
sail RV32: c.beqz "rs" "imm"
llvm ins: (1: imm) (0: rs1)
sail ins: (1: imm) (0: rs) (implicit: zreg)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.beqz discrepancies:
  in sail ins: (implicit: zreg)

Report: c.bnez
llvm RV32_RV64: c.bnez "rs1" "imm"
sail RV32: c.bnez "rs" "imm"
llvm ins: (1: imm) (0: rs1)
sail ins: (1: imm) (0: rs) (implicit: zreg)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.bnez discrepancies:
  in sail ins: (implicit: zreg)

Report: c.ebreak
llvm RV32_RV64: c.ebreak 
sail RV32: c.ebreak 
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.fld
llvm RV32_RV64: c.fld "rd" "imm" "rs1"
sail RV32: c.fld "rdc" "rsc" "uimm"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: uimm) (1: rsc)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.fldsp
llvm RV32_RV64: c.fldsp "rd" "imm" "rs1"
sail RV32: c.fldsp "rd" "uimm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm)
sail ins: (1: uimm) (implicit: sp)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
c.fldsp discrepancies:
  number of operands

Report: c.flw
llvm RV32: c.flw "rd" "imm" "rs1"
sail RV32: c.flw "rdc" "rsc" "uimm"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: uimm) (1: rsc)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.flwsp
llvm RV32: c.flwsp "rd" "imm" "rs1"
sail RV32: c.flwsp "rd" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm)
sail ins: (1: imm) (implicit: sp)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
c.flwsp discrepancies:
  number of operands

Report: c.fsd
llvm RV32_RV64: c.fsd "rs2" "imm" "rs1"
sail RV32: c.fsd "rsc1" "rsc2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (2: uimm) (1: rsc2) (0: rsc1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: c.fsdsp
llvm RV32_RV64: c.fsdsp "rs2" "imm" "rs1"
sail RV32: c.fsdsp "rs2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (1: uimm) (0: rs2) (implicit: sp)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true
c.fsdsp discrepancies:
  number of operands

Report: c.fsw
llvm RV32: c.fsw "rs2" "imm" "rs1"
sail RV32: c.fsw "rsc1" "rsc2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (2: uimm) (1: rsc2) (0: rsc1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: c.fswsp
llvm RV32: c.fswsp "rs2" "imm" "rs1"
sail RV32: c.fswsp "rs2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (1: uimm) (0: rs2) (implicit: sp)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true
c.fswsp discrepancies:
  number of operands

Report: c.j
llvm RV32_RV64: c.j "offset"
sail RV32: c.j "imm"
sail outs: (implicit: zreg)
llvm ins: (0: offset)
sail ins: (0: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.j discrepancies:
  in sail outs: (implicit: zreg)

Report: c.jal
llvm RV32: c.jal "offset"
sail RV32: c.jal "imm"
llvm outs: (implicit: ra)
sail outs: (implicit: ra)
llvm ins: (0: offset)
sail ins: (0: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.jalr
llvm RV32_RV64: c.jalr "rs1"
sail RV32: c.jalr "rs1"
llvm outs: (implicit: ra)
sail outs: (implicit: ra)
llvm ins: (0: rs1)
sail ins: (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.jr
llvm RV32_RV64: c.jr "rs1"
sail RV32: c.jr "rs1"
sail outs: (implicit: zreg)
llvm ins: (0: rs1)
sail ins: (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.jr discrepancies:
  in sail outs: (implicit: zreg)

Report: c.lbu
llvm RV32_RV64: c.lbu "rd" "imm" "rs1"
sail RV32: c.lbu "rdc" "uimm" "rs1c"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: rs1c) (1: uimm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.ld
llvm RV64: c.ld "rd" "imm" "rs1"
sail RV64: c.ld "rdc" "rsc" "uimm"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: uimm) (1: rsc)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.ldsp
llvm RV64: c.ldsp "rd" "imm" "rs1"
sail RV64: c.ldsp "rd" "uimm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm)
sail ins: (1: uimm) (implicit: sp)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
c.ldsp discrepancies:
  number of operands

Report: c.lh
llvm RV32_RV64: c.lh "rd" "imm" "rs1"
sail RV32: c.lh "rdc" "uimm" "rs1c"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: rs1c) (1: uimm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.lhu
llvm RV32_RV64: c.lhu "rd" "imm" "rs1"
sail RV32: c.lhu "rdc" "uimm" "rs1c"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: rs1c) (1: uimm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.li
llvm RV32_RV64: c.li "rd" "imm"
sail RV32: c.li "rd" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm)
sail ins: (1: imm) (implicit: zreg)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.li discrepancies:
  in sail ins: (implicit: zreg)

Report: c.lui
llvm RV32_RV64: c.lui "rd" "imm"
sail RV32: c.lui "rd" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm)
sail ins: (1: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.lw
llvm RV32_RV64: c.lw "rd" "imm" "rs1"
sail RV32: c.lw "rdc" "rsc" "uimm"
llvm outs: (0: rd)
sail outs: (0: rdc)
llvm ins: (2: rs1) (1: imm)
sail ins: (2: uimm) (1: rsc)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: c.lwsp
llvm RV32_RV64: c.lwsp "rd" "imm" "rs1"
sail RV32: c.lwsp "rd" "uimm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm)
sail ins: (1: uimm) (implicit: sp)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
c.lwsp discrepancies:
  number of operands

Report: c.mul
llvm RV32_RV64: c.mul "rd" "rs2"
sail RV32: c.mul "rsdc" "rs2c"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2c) (0: rsdc)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.mv
llvm RV32_RV64: c.mv "rs1" "rs2"
sail RV32_RV64: c.mv "rd" "rs2"
llvm outs: (0: rs1)
sail outs: (0: rd)
llvm ins: (1: rs2)
sail ins: (1: rs2) (implicit: zreg)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.mv discrepancies:
  in sail ins: (implicit: zreg)

Report: c.nop
llvm RV32_RV64: c.nop "imm"
sail RV32: c.nop 
llvm ins: (0: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.nop discrepancies:
  number of operands

Report: c.not
llvm RV32_RV64: c.not "rd"
sail RV32: c.not "rsdc"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (0: rd)
sail ins: (0: rsdc)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.or
llvm RV32_RV64: c.or "rd" "rs2"
sail RV32: c.or "rsd" "rs2"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.sb
llvm RV32_RV64: c.sb "rs2" "imm" "rs1"
sail RV32: c.sb "rs2c" "uimm" "rs1c"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (2: rs1c) (1: uimm) (0: rs2c)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: c.sd
llvm RV64: c.sd "rs2" "imm" "rs1"
sail RV64: c.sd "rsc1" "rsc2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (2: uimm) (1: rsc2) (0: rsc1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: c.sdsp
llvm RV64: c.sdsp "rs2" "imm" "rs1"
sail RV64: c.sdsp "rs2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (1: uimm) (0: rs2) (implicit: sp)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true
c.sdsp discrepancies:
  number of operands

Report: c.sext.b
llvm RV32_RV64: c.sext.b "rd"
sail RV32: c.sext.b "rsdc"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (0: rd)
sail ins: (0: rsdc)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.sext.h
llvm RV32_RV64: c.sext.h "rd"
sail RV32: c.sext.h "rsdc"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (0: rd)
sail ins: (0: rsdc)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.sh
llvm RV32_RV64: c.sh "rs2" "imm" "rs1"
sail RV32: c.sh "rs1c" "uimm" "rs2c"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (2: rs2c) (1: uimm) (0: rs1c)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: c.slli
llvm RV32_RV64: c.slli "rd" "imm"
sail RV32: c.slli "rsd" "shamt"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: imm) (0: rd)
sail ins: (1: shamt) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.srai
llvm RV32_RV64: c.srai "rs1" "imm"
sail RV32: c.srai "rsd" "shamt"
llvm outs: (0: rs1)
sail outs: (0: rsd)
llvm ins: (1: imm) (0: rs1)
sail ins: (1: shamt) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.srli
llvm RV32_RV64: c.srli "rs1" "imm"
sail RV32: c.srli "rsd" "shamt"
llvm outs: (0: rs1)
sail outs: (0: rsd)
llvm ins: (1: imm) (0: rs1)
sail ins: (1: shamt) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.sub
llvm RV32_RV64: c.sub "rd" "rs2"
sail RV32: c.sub "rsd" "rs2"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.subw
llvm RV64: c.subw "rd" "rs2"
sail RV64: c.subw "rsd" "rs2"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.sw
llvm RV32_RV64: c.sw "rs2" "imm" "rs1"
sail RV32: c.sw "rsc1" "rsc2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (2: uimm) (1: rsc2) (0: rsc1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: c.swsp
llvm RV32_RV64: c.swsp "rs2" "imm" "rs1"
sail RV32: c.swsp "rs2" "uimm"
llvm ins: (2: rs1) (1: imm) (0: rs2)
sail ins: (1: uimm) (0: rs2) (implicit: sp)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true
c.swsp discrepancies:
  number of operands

Report: c.xor
llvm RV32_RV64: c.xor "rd" "rs2"
sail RV32: c.xor "rsd" "rs2"
llvm outs: (0: rd)
sail outs: (0: rsd)
llvm ins: (1: rs2) (0: rd)
sail ins: (1: rs2) (0: rsd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.zext.b
llvm RV32_RV64: c.zext.b "rd"
sail RV32: c.zext.b "rsdc"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (0: rd)
sail ins: (0: rsdc)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.zext.h
llvm RV32_RV64: c.zext.h "rd"
sail RV32: c.zext.h "rsdc"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (0: rd)
sail ins: (0: rsdc)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: c.zext.w
llvm RV64: c.zext.w "rd"
sail RV64: c.zext.w "rsdc"
llvm outs: (0: rd)
sail outs: (0: rsdc)
llvm ins: (0: rd)
sail ins: (0: rsdc) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
c.zext.w discrepancies:
  in sail ins: (implicit: v0)

Report: clmul
llvm RV32_RV64: clmul "rd" "rs1" "rs2"
sail RV32: clmul "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: clmulh
llvm RV32_RV64: clmulh "rd" "rs1" "rs2"
sail RV32: clmulh "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: clmulr
llvm RV32_RV64: clmulr "rd" "rs1" "rs2"
sail RV32: clmulr "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: clz
llvm RV32_RV64: clz "rd" "rs1"
sail RV32: clz "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: clzw
llvm RV64: clzw "rd" "rs1"
sail RV64: clzw "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: cpop
llvm RV32_RV64: cpop "rd" "rs1"
sail RV32: cpop "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: cpopw
llvm RV64: cpopw "rd" "rs1"
sail RV64: cpopw "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: csrrc
llvm RV32_RV64: csrrc "rd" "imm12" "rs1"
sail RV32: csrrc "rd" "csr" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: csr)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: csrrci
llvm RV32_RV64: csrrci "rd" "imm12" "rs1"
sail RV32: csrrci "rd" "csr" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: csr)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: csrrs
llvm RV32_RV64: csrrs "rd" "imm12" "rs1"
sail RV32: csrrs "rd" "csr" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: csr)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: csrrsi
llvm RV32_RV64: csrrsi "rd" "imm12" "rs1"
sail RV32: csrrsi "rd" "csr" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: csr)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: csrrw
llvm RV32_RV64: csrrw "rd" "imm12" "rs1"
sail RV32: csrrw "rd" "csr" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: csr)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: csrrwi
llvm RV32_RV64: csrrwi "rd" "imm12" "rs1"
sail RV32: csrrwi "rd" "csr" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: csr)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: ctz
llvm RV32_RV64: ctz "rd" "rs1"
sail RV32: ctz "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: ctzw
llvm RV64: ctzw "rd" "rs1"
sail RV64: ctzw "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: czero.eqz
llvm RV32_RV64: czero.eqz "rd" "rs1" "rs2"
sail RV32: czero.eqz "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: czero.nez
llvm RV32_RV64: czero.nez "rd" "rs1" "rs2"
sail RV32: czero.nez "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: div
llvm RV32_RV64: div "rd" "rs1" "rs2"
sail RV32: div "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: divu
llvm RV32_RV64: divu "rd" "rs1" "rs2"
sail RV32: divu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: divuw
llvm RV64: divuw "rd" "rs1" "rs2"
sail RV64: divuw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: divw
llvm RV64: divw "rd" "rs1" "rs2"
sail RV64: divw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: ebreak
llvm RV32_RV64: ebreak 
sail RV32: ebreak 
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: ecall
llvm RV32_RV64: ecall 
sail RV32: ecall 
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fadd.d
llvm RV32: fadd.d "rd" "rs1" "rs2" "frm"
sail RV32: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fadd.d
llvm RV64: fadd.d "rd" "rs1" "rs2" "frm"
sail RV64: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fadd.h
llvm RV32_RV64: fadd.h "rd" "rs1" "rs2" "frm"
sail RV32: fadd.h "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fadd.s
llvm RV32_RV64: fadd.s "rd" "rs1" "rs2" "frm"
sail RV32: fadd.s "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fclass.d
llvm RV32: fclass.d "rd" "rs1"
sail RV32: fclass.d "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fclass.d
llvm RV64: fclass.d "rd" "rs1"
sail RV64: fclass.d "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fclass.h
llvm RV32_RV64: fclass.h "rd" "rs1"
sail RV32: fclass.h "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fclass.s
llvm RV32_RV64: fclass.s "rd" "rs1"
sail RV32: fclass.s "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.h
llvm RV32: fcvt.d.h "rd" "rs1" "frm"
sail RV32: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.h
llvm RV64: fcvt.d.h "rd" "rs1" "frm"
sail RV64: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.l
llvm RV64: fcvt.d.l "rd" "rs1" "frm"
sail RV64: fcvt.d.l "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.lu
llvm RV64: fcvt.d.lu "rd" "rs1" "frm"
sail RV64: fcvt.d.lu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.s
llvm RV32: fcvt.d.s "rd" "rs1" "frm"
sail RV32: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.s
llvm RV64: fcvt.d.s "rd" "rs1" "frm"
sail RV64: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.w
llvm RV32: fcvt.d.w "rd" "rs1" "frm"
sail RV32: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.w
llvm RV64: fcvt.d.w "rd" "rs1" "frm"
sail RV64: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.wu
llvm RV32: fcvt.d.wu "rd" "rs1" "frm"
sail RV32: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.d.wu
llvm RV64: fcvt.d.wu "rd" "rs1" "frm"
sail RV64: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.d
llvm RV32: fcvt.h.d "rd" "rs1" "frm"
sail RV32: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.d
llvm RV64: fcvt.h.d "rd" "rs1" "frm"
sail RV64: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.l
llvm RV64: fcvt.h.l "rd" "rs1" "frm"
sail RV64: fcvt.h.l "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.lu
llvm RV64: fcvt.h.lu "rd" "rs1" "frm"
sail RV64: fcvt.h.lu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.s
llvm RV32_RV64: fcvt.h.s "rd" "rs1" "frm"
sail RV32: fcvt.h.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.w
llvm RV32_RV64: fcvt.h.w "rd" "rs1" "frm"
sail RV32: fcvt.h.w "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.h.wu
llvm RV32_RV64: fcvt.h.wu "rd" "rs1" "frm"
sail RV32: fcvt.h.wu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.l.d
llvm RV64: fcvt.l.d "rd" "rs1" "frm"
sail RV64: fcvt.l.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.l.h
llvm RV64: fcvt.l.h "rd" "rs1" "frm"
sail RV64: fcvt.l.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.l.s
llvm RV64: fcvt.l.s "rd" "rs1" "frm"
sail RV64: fcvt.l.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.lu.d
llvm RV64: fcvt.lu.d "rd" "rs1" "frm"
sail RV64: fcvt.lu.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.lu.h
llvm RV64: fcvt.lu.h "rd" "rs1" "frm"
sail RV64: fcvt.lu.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.lu.s
llvm RV64: fcvt.lu.s "rd" "rs1" "frm"
sail RV64: fcvt.lu.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.d
llvm RV32: fcvt.s.d "rd" "rs1" "frm"
sail RV32: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.d
llvm RV64: fcvt.s.d "rd" "rs1" "frm"
sail RV64: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.h
llvm RV32_RV64: fcvt.s.h "rd" "rs1" "frm"
sail RV32: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.l
llvm RV64: fcvt.s.l "rd" "rs1" "frm"
sail RV64: fcvt.s.l "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.lu
llvm RV64: fcvt.s.lu "rd" "rs1" "frm"
sail RV64: fcvt.s.lu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.w
llvm RV32_RV64: fcvt.s.w "rd" "rs1" "frm"
sail RV32: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.s.wu
llvm RV32_RV64: fcvt.s.wu "rd" "rs1" "frm"
sail RV32: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.w.d
llvm RV32: fcvt.w.d "rd" "rs1" "frm"
sail RV32: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.w.d
llvm RV64: fcvt.w.d "rd" "rs1" "frm"
sail RV64: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.w.h
llvm RV32_RV64: fcvt.w.h "rd" "rs1" "frm"
sail RV32: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.w.s
llvm RV32_RV64: fcvt.w.s "rd" "rs1" "frm"
sail RV32: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.wu.d
llvm RV32: fcvt.wu.d "rd" "rs1" "frm"
sail RV32: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.wu.d
llvm RV64: fcvt.wu.d "rd" "rs1" "frm"
sail RV64: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.wu.h
llvm RV32_RV64: fcvt.wu.h "rd" "rs1" "frm"
sail RV32: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvt.wu.s
llvm RV32_RV64: fcvt.wu.s "rd" "rs1" "frm"
sail RV32: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fcvtmod.w.d
llvm RV32_RV64: fcvtmod.w.d "rd" "rs1" "frm"
sail RV32: fcvtmod.w.d "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
fcvtmod.w.d discrepancies:
  number of operands

Report: fdiv.d
llvm RV32: fdiv.d "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fdiv.d
llvm RV64: fdiv.d "rd" "rs1" "rs2" "frm"
sail RV64: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fdiv.h
llvm RV32_RV64: fdiv.h "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fdiv.s
llvm RV32_RV64: fdiv.s "rd" "rs1" "rs2" "frm"
sail RV32: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fence
llvm RV32_RV64: fence "pred" "succ"
sail RV32_RV64: fence "pred" "succ"
llvm ins: (1: succ) (0: pred)
sail ins: (1: succ) (0: pred)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fence.i
llvm RV32_RV64: fence.i 
sail RV32_RV64: fence.i 
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fence.tso
llvm RV32_RV64: fence.tso 
sail RV32_RV64: fence.tso "pred" "succ"
sail ins: (1: succ) (0: pred)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
fence.tso discrepancies:
  number of operands

Report: feq.d
llvm RV32: feq.d "rd" "rs1" "rs2"
sail RV32: feq.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: feq.d
llvm RV64: feq.d "rd" "rs1" "rs2"
sail RV64: feq.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: feq.h
llvm RV32_RV64: feq.h "rd" "rs1" "rs2"
sail RV32: feq.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: feq.s
llvm RV32_RV64: feq.s "rd" "rs1" "rs2"
sail RV32: feq.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fld
llvm RV32_RV64: fld "rd" "imm12" "rs1"
sail RV32: fld "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: fle.d
llvm RV32: fle.d "rd" "rs1" "rs2"
sail RV32: fle.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fle.d
llvm RV64: fle.d "rd" "rs1" "rs2"
sail RV64: fle.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fle.h
llvm RV32_RV64: fle.h "rd" "rs1" "rs2"
sail RV32: fle.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fle.s
llvm RV32_RV64: fle.s "rd" "rs1" "rs2"
sail RV32: fle.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fleq.d
llvm RV32_RV64: fleq.d "rd" "rs1" "rs2"
sail RV32: fleq.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fleq.h
llvm RV32_RV64: fleq.h "rd" "rs1" "rs2"
sail RV32: fleq.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fleq.s
llvm RV32_RV64: fleq.s "rd" "rs1" "rs2"
sail RV32: fleq.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: flh
llvm RV32_RV64: flh "rd" "imm12" "rs1"
sail RV32: flh "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: fli.d
llvm RV32_RV64: fli.d "rd" "imm"
sail RV32: fli.d "rd" "constantidx"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm)
sail ins: (1: constantidx)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fli.h
llvm RV32_RV64: fli.h "rd" "imm"
sail RV32: fli.h "rd" "constantidx"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm)
sail ins: (1: constantidx)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fli.s
llvm RV32_RV64: fli.s "rd" "imm"
sail RV32: fli.s "rd" "constantidx"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm)
sail ins: (1: constantidx)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: flt.d
llvm RV32: flt.d "rd" "rs1" "rs2"
sail RV32: flt.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: flt.d
llvm RV64: flt.d "rd" "rs1" "rs2"
sail RV64: flt.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: flt.h
llvm RV32_RV64: flt.h "rd" "rs1" "rs2"
sail RV32: flt.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: flt.s
llvm RV32_RV64: flt.s "rd" "rs1" "rs2"
sail RV32: flt.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fltq.d
llvm RV32_RV64: fltq.d "rd" "rs1" "rs2"
sail RV32: fltq.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fltq.h
llvm RV32_RV64: fltq.h "rd" "rs1" "rs2"
sail RV32: fltq.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fltq.s
llvm RV32_RV64: fltq.s "rd" "rs1" "rs2"
sail RV32: fltq.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: flw
llvm RV32_RV64: flw "rd" "imm12" "rs1"
sail RV32: flw "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: fmadd.d
llvm RV32: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmadd.d
llvm RV64: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmadd.h
llvm RV32_RV64: fmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmadd.s
llvm RV32_RV64: fmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmax.d
llvm RV32: fmax.d "rd" "rs1" "rs2"
sail RV32: fmax.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmax.d
llvm RV64: fmax.d "rd" "rs1" "rs2"
sail RV64: fmax.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmax.h
llvm RV32_RV64: fmax.h "rd" "rs1" "rs2"
sail RV32: fmax.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmax.s
llvm RV32_RV64: fmax.s "rd" "rs1" "rs2"
sail RV32: fmax.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmaxm.d
llvm RV32_RV64: fmaxm.d "rd" "rs1" "rs2"
sail RV32: fmaxm.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmaxm.h
llvm RV32_RV64: fmaxm.h "rd" "rs1" "rs2"
sail RV32: fmaxm.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmaxm.s
llvm RV32_RV64: fmaxm.s "rd" "rs1" "rs2"
sail RV32: fmaxm.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmin.d
llvm RV32: fmin.d "rd" "rs1" "rs2"
sail RV32: fmin.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmin.d
llvm RV64: fmin.d "rd" "rs1" "rs2"
sail RV64: fmin.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmin.h
llvm RV32_RV64: fmin.h "rd" "rs1" "rs2"
sail RV32: fmin.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmin.s
llvm RV32_RV64: fmin.s "rd" "rs1" "rs2"
sail RV32: fmin.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fminm.d
llvm RV32_RV64: fminm.d "rd" "rs1" "rs2"
sail RV32: fminm.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fminm.h
llvm RV32_RV64: fminm.h "rd" "rs1" "rs2"
sail RV32: fminm.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fminm.s
llvm RV32_RV64: fminm.s "rd" "rs1" "rs2"
sail RV32: fminm.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmsub.d
llvm RV32: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmsub.d
llvm RV64: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmsub.h
llvm RV32_RV64: fmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmsub.s
llvm RV32_RV64: fmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmul.d
llvm RV32: fmul.d "rd" "rs1" "rs2" "frm"
sail RV32: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmul.d
llvm RV64: fmul.d "rd" "rs1" "rs2" "frm"
sail RV64: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmul.h
llvm RV32_RV64: fmul.h "rd" "rs1" "rs2" "frm"
sail RV32: fmul.h "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmul.s
llvm RV32_RV64: fmul.s "rd" "rs1" "rs2" "frm"
sail RV32: fmul.s "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmv.d.x
llvm RV64: fmv.d.x "rd" "rs1"
sail RV64: fmv.d.x "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmv.h.x
llvm RV32_RV64: fmv.h.x "rd" "rs1"
sail RV32: fmv.h.x "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmv.w.x
llvm RV32_RV64: fmv.w.x "rd" "rs1"
sail RV32: fmv.w.x "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmv.x.d
llvm RV64: fmv.x.d "rd" "rs1"
sail RV64: fmv.x.d "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmv.x.h
llvm RV32_RV64: fmv.x.h "rd" "rs1"
sail RV32: fmv.x.h "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmv.x.w
llvm RV32_RV64: fmv.x.w "rd" "rs1"
sail RV32: fmv.x.w "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmvh.x.d
llvm RV32: fmvh.x.d "rd" "rs1"
sail RV32: fmvh.x.d "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fmvp.d.x
llvm RV32: fmvp.d.x "rd" "rs1" "rs2"
sail RV32: fmvp.d.x "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmadd.d
llvm RV32: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmadd.d
llvm RV64: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmadd.h
llvm RV32_RV64: fnmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmadd.s
llvm RV32_RV64: fnmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmsub.d
llvm RV32: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmsub.d
llvm RV64: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail RV64: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmsub.h
llvm RV32_RV64: fnmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fnmsub.s
llvm RV32_RV64: fnmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail RV32: fnmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (4: frm) (3: rs3) (2: rs2) (1: rs1)
sail ins: (4: rm) (3: rs3) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fround.d
llvm RV32_RV64: fround.d "rd" "rs1" "frm"
sail RV32: fround.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fround.h
llvm RV32_RV64: fround.h "rd" "rs1" "frm"
sail RV32: fround.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fround.s
llvm RV32_RV64: fround.s "rd" "rs1" "frm"
sail RV32: fround.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: froundnx.d
llvm RV32_RV64: froundnx.d "rd" "rs1" "frm"
sail RV32: froundnx.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: froundnx.h
llvm RV32_RV64: froundnx.h "rd" "rs1" "frm"
sail RV32: froundnx.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: froundnx.s
llvm RV32_RV64: froundnx.s "rd" "rs1" "frm"
sail RV32: froundnx.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsd
llvm RV32_RV64: fsd "rs2" "imm12" "rs1"
sail RV32: fsd "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: fsgnj.d
llvm RV32: fsgnj.d "rd" "rs1" "rs2"
sail RV32: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnj.d
llvm RV64: fsgnj.d "rd" "rs1" "rs2"
sail RV64: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnj.h
llvm RV32_RV64: fsgnj.h "rd" "rs1" "rs2"
sail RV32: fsgnj.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnj.s
llvm RV32_RV64: fsgnj.s "rd" "rs1" "rs2"
sail RV32: fsgnj.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjn.d
llvm RV64: fsgnjn.d "rd" "rs1" "rs2"
sail RV64: fsgnjn.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjn.h
llvm RV32_RV64: fsgnjn.h "rd" "rs1" "rs2"
sail RV32: fsgnjn.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjn.s
llvm RV32_RV64: fsgnjn.s "rd" "rs1" "rs2"
sail RV32: fsgnjn.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjx.d
llvm RV32: fsgnjx.d "rd" "rs1" "rs2"
sail RV32: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjx.d
llvm RV64: fsgnjx.d "rd" "rs1" "rs2"
sail RV64: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjx.h
llvm RV32_RV64: fsgnjx.h "rd" "rs1" "rs2"
sail RV32: fsgnjx.h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsgnjx.s
llvm RV32_RV64: fsgnjx.s "rd" "rs1" "rs2"
sail RV32: fsgnjx.s "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsh
llvm RV32_RV64: fsh "rs2" "imm12" "rs1"
sail RV32: fsh "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: fsqrt.d
llvm RV32: fsqrt.d "rd" "rs1" "frm"
sail RV32: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsqrt.d
llvm RV64: fsqrt.d "rd" "rs1" "frm"
sail RV64: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsqrt.h
llvm RV32_RV64: fsqrt.h "rd" "rs1" "frm"
sail RV32: fsqrt.h "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsqrt.s
llvm RV32_RV64: fsqrt.s "rd" "rs1" "frm"
sail RV32: fsqrt.s "rd" "rs1" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: frm) (1: rs1)
sail ins: (2: rm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsub.d
llvm RV32: fsub.d "rd" "rs1" "rs2" "frm"
sail RV32: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsub.d
llvm RV64: fsub.d "rd" "rs1" "rs2" "frm"
sail RV64: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsub.h
llvm RV32_RV64: fsub.h "rd" "rs1" "rs2" "frm"
sail RV32: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsub.s
llvm RV32_RV64: fsub.s "rd" "rs1" "rs2" "frm"
sail RV32: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: frm) (2: rs2) (1: rs1)
sail ins: (3: rm) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: fsw
llvm RV32_RV64: fsw "rs2" "imm12" "rs1"
sail RV32: fsw "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: jal
llvm RV32_RV64: jal "rd" "imm20"
sail RV32: jal "rd" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm20)
sail ins: (1: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: jalr
llvm RV32_RV64: jalr "rd" "imm12" "rs1"
sail RV32: jalr "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: lb
llvm RV32_RV64: lb "rd" "imm12" "rs1"
sail RV32: lb "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lbu
llvm RV32_RV64: lbu "rd" "imm12" "rs1"
sail RV32: lbu "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: ld
llvm RV64: ld "rd" "imm12" "rs1"
sail RV64: ld "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lh
llvm RV32_RV64: lh "rd" "imm12" "rs1"
sail RV32: lh "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lhu
llvm RV32_RV64: lhu "rd" "imm12" "rs1"
sail RV32: lhu "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.d
llvm RV64: lr.d "rd" "rs1"
sail RV64: lr.d "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.d.aq
llvm RV64: lr.d.aq "rd" "rs1"
sail RV64: lr.d.aq "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.d.aqrl
llvm RV64: lr.d.aqrl "rd" "rs1"
sail RV64: lr.d.aqrl "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.d.rl
llvm RV64: lr.d.rl "rd" "rs1"
sail RV64: lr.d.rl "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.w
llvm RV32_RV64: lr.w "rd" "rs1"
sail RV32: lr.w "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.w.aq
llvm RV32_RV64: lr.w.aq "rd" "rs1"
sail RV32: lr.w.aq "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.w.aqrl
llvm RV32_RV64: lr.w.aqrl "rd" "rs1"
sail RV32: lr.w.aqrl "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lr.w.rl
llvm RV32_RV64: lr.w.rl "rd" "rs1"
sail RV32: lr.w.rl "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lui
llvm RV32_RV64: lui "rd" "imm20"
sail RV32: lui "rd" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: imm20)
sail ins: (1: imm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: lw
llvm RV32_RV64: lw "rd" "imm12" "rs1"
sail RV32: lw "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: lwu
llvm RV64: lwu "rd" "imm12" "rs1"
sail RV64: lwu "rd" "imm" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: imm12)
sail ins: (2: rs1) (1: imm)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false

Report: max
llvm RV32_RV64: max "rd" "rs1" "rs2"
sail RV32: max "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: maxu
llvm RV32_RV64: maxu "rd" "rs1" "rs2"
sail RV32: maxu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: min
llvm RV32_RV64: min "rd" "rs1" "rs2"
sail RV32: min "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: minu
llvm RV32_RV64: minu "rd" "rs1" "rs2"
sail RV32: minu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: mret
llvm RV32_RV64: mret 
sail RV32: mret 
llvm ins: (implicit: rs2) (implicit: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
mret discrepancies:
  in llvm ins: (implicit: rs2) (implicit: rs1)

Report: mul
llvm RV32_RV64: mul "rd" "rs1" "rs2"
sail RV32: mul "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: mulh
llvm RV32_RV64: mulh "rd" "rs1" "rs2"
sail RV32: mulh "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: mulhsu
llvm RV32_RV64: mulhsu "rd" "rs1" "rs2"
sail RV32: mulhsu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: mulhu
llvm RV32_RV64: mulhu "rd" "rs1" "rs2"
sail RV32: mulhu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: mulw
llvm RV64: mulw "rd" "rs1" "rs2"
sail RV64: mulw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: or
llvm RV32_RV64: or "rd" "rs1" "rs2"
sail RV32_RV64: or "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: orc.b
llvm RV32_RV64: orc.b "rd" "rs1"
sail RV32: orc.b "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: ori
llvm RV32_RV64: ori "rd" "rs1" "imm12"
sail RV32: ori "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: orn
llvm RV32_RV64: orn "rd" "rs1" "rs2"
sail RV32: orn "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: pack
llvm RV32_RV64: pack "rd" "rs1" "rs2"
sail RV32: pack "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: packh
llvm RV32_RV64: packh "rd" "rs1" "rs2"
sail RV32: packh "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: packw
llvm RV64: packw "rd" "rs1" "rs2"
sail RV64: packw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rem
llvm RV32_RV64: rem "rd" "rs1" "rs2"
sail RV32: rem "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: remu
llvm RV32_RV64: remu "rd" "rs1" "rs2"
sail RV32: remu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: remuw
llvm RV64: remuw "rd" "rs1" "rs2"
sail RV64: remuw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: remw
llvm RV64: remw "rd" "rs1" "rs2"
sail RV64: remw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rev8
llvm RV32: rev8 "rd" "rs1"
sail RV32: rev8 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rev8
llvm RV64: rev8 "rd" "rs1"
sail RV64: rev8 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rol
llvm RV32_RV64: rol "rd" "rs1" "rs2"
sail RV32: rol "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rolw
llvm RV64: rolw "rd" "rs1" "rs2"
sail RV64: rolw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: ror
llvm RV32_RV64: ror "rd" "rs1" "rs2"
sail RV32: ror "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rori
llvm RV32_RV64: rori "rd" "rs1" "shamt"
sail RV32: rori "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: roriw
llvm RV64: roriw "rd" "rs1" "shamt"
sail RV64: roriw "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: rorw
llvm RV64: rorw "rd" "rs1" "rs2"
sail RV64: rorw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sb
llvm RV32_RV64: sb "rs2" "imm12" "rs1"
sail RV32: sb "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.d
llvm RV64: sc.d "rd" "rs2" "rs1"
sail RV64: sc.d "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.d.aq
llvm RV64: sc.d.aq "rd" "rs2" "rs1"
sail RV64: sc.d.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.d.aqrl
llvm RV64: sc.d.aqrl "rd" "rs2" "rs1"
sail RV64: sc.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.d.rl
llvm RV64: sc.d.rl "rd" "rs2" "rs1"
sail RV64: sc.d.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.w
llvm RV32_RV64: sc.w "rd" "rs2" "rs1"
sail RV32: sc.w "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.w.aq
llvm RV32_RV64: sc.w.aq "rd" "rs2" "rs1"
sail RV32: sc.w.aq "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.w.aqrl
llvm RV32_RV64: sc.w.aqrl "rd" "rs2" "rs1"
sail RV32: sc.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sc.w.rl
llvm RV32_RV64: sc.w.rl "rd" "rs2" "rs1"
sail RV32: sc.w.rl "rd" "rs2" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs1) (1: rs2)
sail ins: (2: rs1) (1: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sd
llvm RV64: sd "rs2" "imm12" "rs1"
sail RV64: sd "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sext.b
llvm RV32_RV64: sext.b "rd" "rs1"
sail RV32: sext.b "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sext.h
llvm RV32_RV64: sext.h "rd" "rs1"
sail RV32: sext.h "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sfence.inval.ir
llvm RV32_RV64: sfence.inval.ir 
sail RV32: sfence.inval.ir 
llvm ins: (implicit: rs2) (implicit: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
sfence.inval.ir discrepancies:
  in llvm ins: (implicit: rs2) (implicit: rs1)

Report: sfence.vma
llvm RV32_RV64: sfence.vma "rs1" "rs2"
sail RV32: sfence.vma "rs1" "rs2"
llvm ins: (1: rs2) (0: rs1)
sail ins: (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sfence.w.inval
llvm RV32_RV64: sfence.w.inval 
sail RV32: sfence.w.inval 
llvm ins: (implicit: rs2) (implicit: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
sfence.w.inval discrepancies:
  in llvm ins: (implicit: rs2) (implicit: rs1)

Report: sh
llvm RV32_RV64: sh "rs2" "imm12" "rs1"
sail RV32: sh "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: sh1add
llvm RV32_RV64: sh1add "rd" "rs1" "rs2"
sail RV32: sh1add "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sh1add.uw
llvm RV64: sh1add.uw "rd" "rs1" "rs2"
sail RV64: sh1add.uw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sh2add
llvm RV32_RV64: sh2add "rd" "rs1" "rs2"
sail RV32: sh2add "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sh2add.uw
llvm RV64: sh2add.uw "rd" "rs1" "rs2"
sail RV64: sh2add.uw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sh3add
llvm RV32_RV64: sh3add "rd" "rs1" "rs2"
sail RV32: sh3add "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sh3add.uw
llvm RV64: sh3add.uw "rd" "rs1" "rs2"
sail RV64: sh3add.uw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha256sig0
llvm RV32_RV64: sha256sig0 "rd" "rs1"
sail RV32: sha256sig0 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha256sig1
llvm RV32_RV64: sha256sig1 "rd" "rs1"
sail RV32: sha256sig1 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha256sum0
llvm RV32_RV64: sha256sum0 "rd" "rs1"
sail RV32: sha256sum0 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha256sum1
llvm RV32_RV64: sha256sum1 "rd" "rs1"
sail RV32: sha256sum1 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sig0
llvm RV64: sha512sig0 "rd" "rs1"
sail RV64: sha512sig0 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sig0h
llvm RV32: sha512sig0h "rd" "rs1" "rs2"
sail RV32: sha512sig0h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sig0l
llvm RV32: sha512sig0l "rd" "rs1" "rs2"
sail RV32: sha512sig0l "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sig1
llvm RV64: sha512sig1 "rd" "rs1"
sail RV64: sha512sig1 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sig1h
llvm RV32: sha512sig1h "rd" "rs1" "rs2"
sail RV32: sha512sig1h "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sig1l
llvm RV32: sha512sig1l "rd" "rs1" "rs2"
sail RV32: sha512sig1l "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sum0
llvm RV64: sha512sum0 "rd" "rs1"
sail RV64: sha512sum0 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sum0r
llvm RV32: sha512sum0r "rd" "rs1" "rs2"
sail RV32: sha512sum0r "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sum1
llvm RV64: sha512sum1 "rd" "rs1"
sail RV64: sha512sum1 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sha512sum1r
llvm RV32: sha512sum1r "rd" "rs1" "rs2"
sail RV32: sha512sum1r "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sinval.vma
llvm RV32_RV64: sinval.vma "rs1" "rs2"
sail RV32: sinval.vma "rs1" "rs2"
llvm ins: (1: rs2) (0: rs1)
sail ins: (1: rs2) (0: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sll
llvm RV32_RV64: sll "rd" "rs1" "rs2"
sail RV32: sll "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: slli
llvm RV32_RV64: slli "rd" "rs1" "shamt"
sail RV32: slli "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: slli.uw
llvm RV64: slli.uw "rd" "rs1" "shamt"
sail RV64: slli.uw "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: slliw
llvm RV64: slliw "rd" "rs1" "shamt"
sail RV64: slliw "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sllw
llvm RV64: sllw "rd" "rs1" "rs2"
sail RV64: sllw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: slt
llvm RV32_RV64: slt "rd" "rs1" "rs2"
sail RV32: slt "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: slti
llvm RV32_RV64: slti "rd" "rs1" "imm12"
sail RV32: slti "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sltiu
llvm RV32_RV64: sltiu "rd" "rs1" "imm12"
sail RV32: sltiu "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sltu
llvm RV32_RV64: sltu "rd" "rs1" "rs2"
sail RV32: sltu "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sm3p0
llvm RV32_RV64: sm3p0 "rd" "rs1"
sail RV32: sm3p0 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sm3p1
llvm RV32_RV64: sm3p1 "rd" "rs1"
sail RV32: sm3p1 "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sm4ed
llvm RV32_RV64: sm4ed "rd" "rs1" "rs2" "bs"
sail RV32: sm4ed "rd" "rs1" "rs2" "bs"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: bs) (2: rs2) (1: rs1)
sail ins: (3: bs) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sm4ks
llvm RV32_RV64: sm4ks "rd" "rs1" "rs2" "bs"
sail RV32: sm4ks "rd" "rs1" "rs2" "bs"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (3: bs) (2: rs2) (1: rs1)
sail ins: (3: bs) (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sra
llvm RV32_RV64: sra "rd" "rs1" "rs2"
sail RV32: sra "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: srai
llvm RV32_RV64: srai "rd" "rs1" "shamt"
sail RV32: srai "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sraiw
llvm RV64: sraiw "rd" "rs1" "shamt"
sail RV64: sraiw "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sraw
llvm RV64: sraw "rd" "rs1" "rs2"
sail RV64: sraw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sret
llvm RV32_RV64: sret 
sail RV32: sret 
llvm ins: (implicit: rs2) (implicit: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
sret discrepancies:
  in llvm ins: (implicit: rs2) (implicit: rs1)

Report: srl
llvm RV32_RV64: srl "rd" "rs1" "rs2"
sail RV32: srl "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: srli
llvm RV32_RV64: srli "rd" "rs1" "shamt"
sail RV32: srli "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: srliw
llvm RV64: srliw "rd" "rs1" "shamt"
sail RV64: srliw "rd" "rs1" "shamt"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: shamt) (1: rs1)
sail ins: (2: shamt) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: srlw
llvm RV64: srlw "rd" "rs1" "rs2"
sail RV64: srlw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sub
llvm RV32_RV64: sub "rd" "rs1" "rs2"
sail RV32_RV64: sub "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: subw
llvm RV64: subw "rd" "rs1" "rs2"
sail RV64: subw "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: sw
llvm RV32_RV64: sw "rs2" "imm12" "rs1"
sail RV32: sw "rs2" "imm" "rs1"
llvm ins: (2: rs1) (1: imm12) (0: rs2)
sail ins: (2: rs1) (1: imm) (0: rs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: unzip
llvm RV32: unzip "rd" "rs1"
sail RV32: unzip "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vaadd.vv
llvm RV32_RV64: vaadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vaadd.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vaadd.vv discrepancies:
  in sail ins: (0: vd)

Report: vaadd.vx
llvm RV32_RV64: vaadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vaadd.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vaadd.vx discrepancies:
  in sail ins: (0: vd)

Report: vaaddu.vv
llvm RV32_RV64: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vaaddu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vaaddu.vv discrepancies:
  in sail ins: (0: vd)

Report: vaaddu.vx
llvm RV32_RV64: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vaaddu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vaaddu.vx discrepancies:
  in sail ins: (0: vd)

Report: vadc.vim
llvm RV32_RV64: vadc.vim "vd" "vs2" "imm" "v0"
sail RV32: vadc.vim "vd" "vs2" "simm" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: imm) (1: vs2)
sail ins: (3: v0) (2: simm) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vadc.vim discrepancies:
  in sail ins: (0: vd)

Report: vadc.vvm
llvm RV32_RV64: vadc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vadc.vvm "vd" "vs2" "vs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: vs1) (1: vs2)
sail ins: (3: v0) (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vadc.vvm discrepancies:
  in sail ins: (0: vd)

Report: vadc.vxm
llvm RV32_RV64: vadc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vadc.vxm "vd" "vs2" "rs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: rs1) (1: vs2)
sail ins: (3: v0) (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vadc.vxm discrepancies:
  in sail ins: (0: vd)

Report: vadd.vi
llvm RV32_RV64: vadd.vi "vd" "vs2" "imm" "vm"
sail RV32: vadd.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vadd.vi discrepancies:
  in sail ins: (0: vd)

Report: vadd.vv
llvm RV32_RV64: vadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vadd.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vadd.vv discrepancies:
  in sail ins: (0: vd)

Report: vadd.vx
llvm RV32_RV64: vadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vadd.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vadd.vx discrepancies:
  in sail ins: (0: vd)

Report: vand.vi
llvm RV32_RV64: vand.vi "vd" "vs2" "imm" "vm"
sail RV32: vand.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vand.vi discrepancies:
  in sail ins: (0: vd)

Report: vand.vv
llvm RV32_RV64: vand.vv "vd" "vs2" "vs1" "vm"
sail RV32: vand.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vand.vv discrepancies:
  in sail ins: (0: vd)

Report: vand.vx
llvm RV32_RV64: vand.vx "vd" "vs2" "rs1" "vm"
sail RV32: vand.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vand.vx discrepancies:
  in sail ins: (0: vd)

Report: vasub.vv
llvm RV32_RV64: vasub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vasub.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vasub.vv discrepancies:
  in sail ins: (0: vd)

Report: vasub.vx
llvm RV32_RV64: vasub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vasub.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vasub.vx discrepancies:
  in sail ins: (0: vd)

Report: vasubu.vv
llvm RV32_RV64: vasubu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vasubu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vasubu.vv discrepancies:
  in sail ins: (0: vd)

Report: vasubu.vx
llvm RV32_RV64: vasubu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vasubu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vasubu.vx discrepancies:
  in sail ins: (0: vd)

Report: vcompress.vm
llvm RV32_RV64: vcompress.vm "vd" "vs2" "vs1"
sail RV32: vcompress.vm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vcompress.vm discrepancies:
  in sail ins: (0: vd)

Report: vdiv.vv
llvm RV32_RV64: vdiv.vv "vd" "vs2" "vs1" "vm"
sail RV32: vdiv.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vdiv.vv discrepancies:
  in sail ins: (0: vd)

Report: vdiv.vx
llvm RV32_RV64: vdiv.vx "vd" "vs2" "rs1" "vm"
sail RV32: vdiv.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vdiv.vx discrepancies:
  in sail ins: (0: vd)

Report: vdivu.vv
llvm RV32_RV64: vdivu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vdivu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vdivu.vv discrepancies:
  in sail ins: (0: vd)

Report: vdivu.vx
llvm RV32_RV64: vdivu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vdivu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vdivu.vx discrepancies:
  in sail ins: (0: vd)

Report: vfadd.vf
llvm RV32_RV64: vfadd.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfadd.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfadd.vf discrepancies:
  in sail ins: (0: vd)

Report: vfadd.vv
llvm RV32_RV64: vfadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfadd.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfadd.vv discrepancies:
  in sail ins: (0: vd)

Report: vfclass.v
llvm RV32_RV64: vfclass.v "vd" "vs2" "vm"
sail RV32: vfclass.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfclass.v discrepancies:
  in sail ins: (0: vd)

Report: vfcvt.f.x.v
llvm RV32_RV64: vfcvt.f.x.v "vd" "vs2" "vm"
sail RV32: vfcvt.f.x.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfcvt.f.x.v discrepancies:
  in sail ins: (0: vd)

Report: vfcvt.f.xu.v
llvm RV32_RV64: vfcvt.f.xu.v "vd" "vs2" "vm"
sail RV32: vfcvt.f.xu.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfcvt.f.xu.v discrepancies:
  in sail ins: (0: vd)

Report: vfcvt.rtz.x.f.v
llvm RV32_RV64: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfcvt.rtz.x.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfcvt.rtz.xu.f.v
llvm RV32_RV64: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfcvt.rtz.xu.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfcvt.x.f.v
llvm RV32_RV64: vfcvt.x.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.x.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfcvt.x.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfcvt.xu.f.v
llvm RV32_RV64: vfcvt.xu.f.v "vd" "vs2" "vm"
sail RV32: vfcvt.xu.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfcvt.xu.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfdiv.vf
llvm RV32_RV64: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfdiv.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfdiv.vf discrepancies:
  in sail ins: (0: vd)

Report: vfdiv.vv
llvm RV32_RV64: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfdiv.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfdiv.vv discrepancies:
  in sail ins: (0: vd)

Report: vfirst.m
llvm RV32_RV64: vfirst.m "vd" "vs2" "vm"
sail RV32: vfirst.m "rd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: rd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmacc.vf
llvm RV32_RV64: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmacc.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmacc.vv
llvm RV32_RV64: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmacc.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmadd.vf
llvm RV32_RV64: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmadd.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmadd.vv
llvm RV32_RV64: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmadd.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmax.vf
llvm RV32_RV64: vfmax.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfmax.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmax.vf discrepancies:
  in sail ins: (0: vd)

Report: vfmax.vv
llvm RV32_RV64: vfmax.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfmax.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmax.vv discrepancies:
  in sail ins: (0: vd)

Report: vfmerge.vfm
llvm RV32_RV64: vfmerge.vfm "vd" "vs2" "rs1" "v0"
sail RV32: vfmerge.vfm "vd" "vs2" "rs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: rs1) (1: vs2)
sail ins: (3: v0) (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmerge.vfm discrepancies:
  in sail ins: (0: vd)

Report: vfmin.vf
llvm RV32_RV64: vfmin.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfmin.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmin.vf discrepancies:
  in sail ins: (0: vd)

Report: vfmin.vv
llvm RV32_RV64: vfmin.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfmin.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmin.vv discrepancies:
  in sail ins: (0: vd)

Report: vfmsac.vf
llvm RV32_RV64: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmsac.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmsac.vv
llvm RV32_RV64: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmsac.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmsub.vf
llvm RV32_RV64: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfmsub.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmsub.vv
llvm RV32_RV64: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfmsub.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmul.vf
llvm RV32_RV64: vfmul.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfmul.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmul.vf discrepancies:
  in sail ins: (0: vd)

Report: vfmul.vv
llvm RV32_RV64: vfmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfmul.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmul.vv discrepancies:
  in sail ins: (0: vd)

Report: vfmv.f.s
llvm RV32_RV64: vfmv.f.s "vd" "vs2"
sail RV32: vfmv.f.s "rd" "vs2"
llvm outs: (0: vd)
sail outs: (0: rd)
llvm ins: (1: vs2)
sail ins: (1: vs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmv.s.f
llvm RV32_RV64: vfmv.s.f "vd" "rs1"
sail RV32: vfmv.s.f "vd" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: rs1) (0: vd)
sail ins: (1: rs1) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfmv.v.f
llvm RV32_RV64: vfmv.v.f "vd" "rs1"
sail RV32: vfmv.v.f "vd" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: rs1)
sail ins: (1: rs1) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfmv.v.f discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.f.f.w
llvm RV32_RV64: vfncvt.f.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.f.f.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.f.f.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.f.x.w
llvm RV32_RV64: vfncvt.f.x.w "vd" "vs2" "vm"
sail RV32: vfncvt.f.x.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.f.x.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.f.xu.w
llvm RV32_RV64: vfncvt.f.xu.w "vd" "vs2" "vm"
sail RV32: vfncvt.f.xu.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.f.xu.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.rod.f.f.w
llvm RV32_RV64: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.rod.f.f.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.rod.f.f.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.rtz.x.f.w
llvm RV32_RV64: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.rtz.x.f.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.rtz.xu.f.w
llvm RV32_RV64: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.rtz.xu.f.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.x.f.w
llvm RV32_RV64: vfncvt.x.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.x.f.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.x.f.w discrepancies:
  in sail ins: (0: vd)

Report: vfncvt.xu.f.w
llvm RV32_RV64: vfncvt.xu.f.w "vd" "vs2" "vm"
sail RV32: vfncvt.xu.f.w "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfncvt.xu.f.w discrepancies:
  in sail ins: (0: vd)

Report: vfnmacc.vf
llvm RV32_RV64: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmacc.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmacc.vv
llvm RV32_RV64: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmacc.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmadd.vf
llvm RV32_RV64: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmadd.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmadd.vv
llvm RV32_RV64: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmadd.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmsac.vf
llvm RV32_RV64: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmsac.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmsac.vv
llvm RV32_RV64: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmsac.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmsub.vf
llvm RV32_RV64: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfnmsub.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfnmsub.vv
llvm RV32_RV64: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfnmsub.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfrdiv.vf
llvm RV32_RV64: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfrdiv.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfrdiv.vf discrepancies:
  in sail ins: (0: vd)

Report: vfrec7.v
llvm RV32_RV64: vfrec7.v "vd" "vs2" "vm"
sail RV32: vfrec7.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfrec7.v discrepancies:
  in sail ins: (0: vd)

Report: vfredmax.vs
llvm RV32_RV64: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredmax.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfredmax.vs discrepancies:
  in sail ins: (0: vd)

Report: vfredmin.vs
llvm RV32_RV64: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredmin.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfredmin.vs discrepancies:
  in sail ins: (0: vd)

Report: vfredosum.vs
llvm RV32_RV64: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredosum.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfredosum.vs discrepancies:
  in sail ins: (0: vd)

Report: vfredusum.vs
llvm RV32_RV64: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfredusum.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfredusum.vs discrepancies:
  in sail ins: (0: vd)

Report: vfrsqrt7.v
llvm RV32_RV64: vfrsqrt7.v "vd" "vs2" "vm"
sail RV32: vfrsqrt7.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfrsqrt7.v discrepancies:
  in sail ins: (0: vd)

Report: vfrsub.vf
llvm RV32_RV64: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfrsub.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfrsub.vf discrepancies:
  in sail ins: (0: vd)

Report: vfsgnj.vf
llvm RV32_RV64: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsgnj.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsgnj.vf discrepancies:
  in sail ins: (0: vd)

Report: vfsgnj.vv
llvm RV32_RV64: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsgnj.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsgnj.vv discrepancies:
  in sail ins: (0: vd)

Report: vfsgnjn.vf
llvm RV32_RV64: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsgnjn.vf discrepancies:
  in sail ins: (0: vd)

Report: vfsgnjn.vv
llvm RV32_RV64: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsgnjn.vv discrepancies:
  in sail ins: (0: vd)

Report: vfsgnjx.vf
llvm RV32_RV64: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsgnjx.vf discrepancies:
  in sail ins: (0: vd)

Report: vfsgnjx.vv
llvm RV32_RV64: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsgnjx.vv discrepancies:
  in sail ins: (0: vd)

Report: vfslide1down.vf
llvm RV32_RV64: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfslide1down.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfslide1down.vf discrepancies:
  in sail ins: (0: vd)

Report: vfslide1up.vf
llvm RV32_RV64: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfslide1up.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfslide1up.vf discrepancies:
  in sail ins: (0: vd)

Report: vfsqrt.v
llvm RV32_RV64: vfsqrt.v "vd" "vs2" "vm"
sail RV32: vfsqrt.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsqrt.v discrepancies:
  in sail ins: (0: vd)

Report: vfsub.vf
llvm RV32_RV64: vfsub.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfsub.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsub.vf discrepancies:
  in sail ins: (0: vd)

Report: vfsub.vv
llvm RV32_RV64: vfsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfsub.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfsub.vv discrepancies:
  in sail ins: (0: vd)

Report: vfwadd.vf
llvm RV32_RV64: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfwadd.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwadd.vf discrepancies:
  in sail ins: (0: vd)

Report: vfwadd.vv
llvm RV32_RV64: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfwadd.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwadd.vv discrepancies:
  in sail ins: (0: vd)

Report: vfwadd.wf
llvm RV32_RV64: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail RV32: vfwadd.wf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwadd.wf discrepancies:
  in sail ins: (0: vd)

Report: vfwadd.wv
llvm RV32_RV64: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail RV32: vfwadd.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwadd.wv discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.f.f.v
llvm RV32_RV64: vfwcvt.f.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.f.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.f.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.f.x.v
llvm RV32_RV64: vfwcvt.f.x.v "vd" "vs2" "vm"
sail RV32: vfwcvt.f.x.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.f.x.v discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.f.xu.v
llvm RV32_RV64: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail RV32: vfwcvt.f.xu.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.f.xu.v discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.rtz.x.f.v
llvm RV32_RV64: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.rtz.x.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.rtz.xu.f.v
llvm RV32_RV64: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.rtz.xu.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.x.f.v
llvm RV32_RV64: vfwcvt.x.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.x.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.x.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfwcvt.xu.f.v
llvm RV32_RV64: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail RV32: vfwcvt.xu.f.v "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwcvt.xu.f.v discrepancies:
  in sail ins: (0: vd)

Report: vfwmacc.vf
llvm RV32_RV64: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwmacc.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwmacc.vv
llvm RV32_RV64: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwmacc.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwmsac.vf
llvm RV32_RV64: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwmsac.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwmsac.vv
llvm RV32_RV64: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwmsac.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwmul.vf
llvm RV32_RV64: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfwmul.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwmul.vf discrepancies:
  in sail ins: (0: vd)

Report: vfwmul.vv
llvm RV32_RV64: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfwmul.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwmul.vv discrepancies:
  in sail ins: (0: vd)

Report: vfwnmacc.vf
llvm RV32_RV64: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwnmacc.vv
llvm RV32_RV64: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwnmsac.vf
llvm RV32_RV64: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail RV32: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwnmsac.vv
llvm RV32_RV64: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vfwredosum.vs
llvm RV32_RV64: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfwredosum.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwredosum.vs discrepancies:
  in sail ins: (0: vd)

Report: vfwredusum.vs
llvm RV32_RV64: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vfwredusum.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwredusum.vs discrepancies:
  in sail ins: (0: vd)

Report: vfwsub.vf
llvm RV32_RV64: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail RV32: vfwsub.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwsub.vf discrepancies:
  in sail ins: (0: vd)

Report: vfwsub.vv
llvm RV32_RV64: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vfwsub.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwsub.vv discrepancies:
  in sail ins: (0: vd)

Report: vfwsub.wf
llvm RV32_RV64: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail RV32: vfwsub.wf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwsub.wf discrepancies:
  in sail ins: (0: vd)

Report: vfwsub.wv
llvm RV32_RV64: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail RV32: vfwsub.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vfwsub.wv discrepancies:
  in sail ins: (0: vd)

Report: vid.v
llvm RV32_RV64: vid.v "vd" "vm"
sail RV32: vid.v "vd" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: vm) (implicit: v0)
sail ins: (1: vm) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vid.v discrepancies:
  in sail ins: (0: vd)

Report: viota.m
llvm RV32_RV64: viota.m "vd" "vs2" "vm"
sail RV32: viota.m "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
viota.m discrepancies:
  in sail ins: (0: vd)

Report: vle16.v
llvm RV32_RV64: vle16.v "vd" "rs1" "vm"
sail RV32: vle16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle16.v discrepancies:
  in sail ins: (0: vd)

Report: vle16ff.v
llvm RV32_RV64: vle16ff.v "vd" "rs1" "vm"
sail RV32: vle16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vle32.v
llvm RV32_RV64: vle32.v "vd" "rs1" "vm"
sail RV32: vle32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle32.v discrepancies:
  in sail ins: (0: vd)

Report: vle32ff.v
llvm RV32_RV64: vle32ff.v "vd" "rs1" "vm"
sail RV32: vle32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vle64.v
llvm RV32_RV64: vle64.v "vd" "rs1" "vm"
sail RV32: vle64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle64.v discrepancies:
  in sail ins: (0: vd)

Report: vle64ff.v
llvm RV32_RV64: vle64ff.v "vd" "rs1" "vm"
sail RV32: vle64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vle8.v
llvm RV32_RV64: vle8.v "vd" "rs1" "vm"
sail RV32: vle8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle8.v discrepancies:
  in sail ins: (0: vd)

Report: vle8ff.v
llvm RV32_RV64: vle8ff.v "vd" "rs1" "vm"
sail RV32: vle8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vle8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlm.v
llvm RV32_RV64: vlm.v "vd" "rs1"
sail RV32: vlm.v "vd_or_vs3" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd_or_vs3)
llvm ins: (1: rs1)
sail ins: (1: rs1) (0: vd_or_vs3)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlm.v discrepancies:
  in sail ins: (0: vd_or_vs3)

Report: vloxei16.v
llvm RV32_RV64: vloxei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxei32.v
llvm RV32_RV64: vloxei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxei64.v
llvm RV64: vloxei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxei8.v
llvm RV32_RV64: vloxei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg2ei16.v
llvm RV32_RV64: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg2ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg2ei32.v
llvm RV32_RV64: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg2ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg2ei64.v
llvm RV64: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg2ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg2ei8.v
llvm RV32_RV64: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg2ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg3ei16.v
llvm RV32_RV64: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg3ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg3ei32.v
llvm RV32_RV64: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg3ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg3ei64.v
llvm RV64: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg3ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg3ei8.v
llvm RV32_RV64: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg3ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg4ei16.v
llvm RV32_RV64: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg4ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg4ei32.v
llvm RV32_RV64: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg4ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg4ei64.v
llvm RV64: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg4ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg4ei8.v
llvm RV32_RV64: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg4ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg5ei16.v
llvm RV32_RV64: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg5ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg5ei32.v
llvm RV32_RV64: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg5ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg5ei64.v
llvm RV64: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg5ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg5ei8.v
llvm RV32_RV64: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg5ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg6ei16.v
llvm RV32_RV64: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg6ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg6ei32.v
llvm RV32_RV64: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg6ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg6ei64.v
llvm RV64: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg6ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg6ei8.v
llvm RV32_RV64: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg6ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg7ei16.v
llvm RV32_RV64: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg7ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg7ei32.v
llvm RV32_RV64: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg7ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg7ei64.v
llvm RV64: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg7ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg7ei8.v
llvm RV32_RV64: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg7ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg8ei16.v
llvm RV32_RV64: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg8ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg8ei32.v
llvm RV32_RV64: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg8ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg8ei64.v
llvm RV64: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg8ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vloxseg8ei8.v
llvm RV32_RV64: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vloxseg8ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vlse16.v
llvm RV32_RV64: vlse16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlse16.v discrepancies:
  in sail ins: (0: vd)

Report: vlse32.v
llvm RV32_RV64: vlse32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlse32.v discrepancies:
  in sail ins: (0: vd)

Report: vlse64.v
llvm RV32_RV64: vlse64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlse64.v discrepancies:
  in sail ins: (0: vd)

Report: vlse8.v
llvm RV32_RV64: vlse8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlse8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlse8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e16.v
llvm RV32_RV64: vlseg2e16.v "vd" "rs1" "vm"
sail RV32: vlseg2e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e16ff.v
llvm RV32_RV64: vlseg2e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e32.v
llvm RV32_RV64: vlseg2e32.v "vd" "rs1" "vm"
sail RV32: vlseg2e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e32ff.v
llvm RV32_RV64: vlseg2e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e64.v
llvm RV32_RV64: vlseg2e64.v "vd" "rs1" "vm"
sail RV32: vlseg2e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e64ff.v
llvm RV32_RV64: vlseg2e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e8.v
llvm RV32_RV64: vlseg2e8.v "vd" "rs1" "vm"
sail RV32: vlseg2e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg2e8ff.v
llvm RV32_RV64: vlseg2e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg2e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg2e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e16.v
llvm RV32_RV64: vlseg3e16.v "vd" "rs1" "vm"
sail RV32: vlseg3e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e16ff.v
llvm RV32_RV64: vlseg3e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e32.v
llvm RV32_RV64: vlseg3e32.v "vd" "rs1" "vm"
sail RV32: vlseg3e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e32ff.v
llvm RV32_RV64: vlseg3e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e64.v
llvm RV32_RV64: vlseg3e64.v "vd" "rs1" "vm"
sail RV32: vlseg3e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e64ff.v
llvm RV32_RV64: vlseg3e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e8.v
llvm RV32_RV64: vlseg3e8.v "vd" "rs1" "vm"
sail RV32: vlseg3e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg3e8ff.v
llvm RV32_RV64: vlseg3e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg3e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg3e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e16.v
llvm RV32_RV64: vlseg4e16.v "vd" "rs1" "vm"
sail RV32: vlseg4e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e16ff.v
llvm RV32_RV64: vlseg4e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e32.v
llvm RV32_RV64: vlseg4e32.v "vd" "rs1" "vm"
sail RV32: vlseg4e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e32ff.v
llvm RV32_RV64: vlseg4e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e64.v
llvm RV32_RV64: vlseg4e64.v "vd" "rs1" "vm"
sail RV32: vlseg4e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e64ff.v
llvm RV32_RV64: vlseg4e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e8.v
llvm RV32_RV64: vlseg4e8.v "vd" "rs1" "vm"
sail RV32: vlseg4e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg4e8ff.v
llvm RV32_RV64: vlseg4e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg4e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg4e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e16.v
llvm RV32_RV64: vlseg5e16.v "vd" "rs1" "vm"
sail RV32: vlseg5e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e16ff.v
llvm RV32_RV64: vlseg5e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e32.v
llvm RV32_RV64: vlseg5e32.v "vd" "rs1" "vm"
sail RV32: vlseg5e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e32ff.v
llvm RV32_RV64: vlseg5e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e64.v
llvm RV32_RV64: vlseg5e64.v "vd" "rs1" "vm"
sail RV32: vlseg5e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e64ff.v
llvm RV32_RV64: vlseg5e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e8.v
llvm RV32_RV64: vlseg5e8.v "vd" "rs1" "vm"
sail RV32: vlseg5e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg5e8ff.v
llvm RV32_RV64: vlseg5e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg5e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg5e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e16.v
llvm RV32_RV64: vlseg6e16.v "vd" "rs1" "vm"
sail RV32: vlseg6e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e16ff.v
llvm RV32_RV64: vlseg6e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e32.v
llvm RV32_RV64: vlseg6e32.v "vd" "rs1" "vm"
sail RV32: vlseg6e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e32ff.v
llvm RV32_RV64: vlseg6e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e64.v
llvm RV32_RV64: vlseg6e64.v "vd" "rs1" "vm"
sail RV32: vlseg6e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e64ff.v
llvm RV32_RV64: vlseg6e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e8.v
llvm RV32_RV64: vlseg6e8.v "vd" "rs1" "vm"
sail RV32: vlseg6e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg6e8ff.v
llvm RV32_RV64: vlseg6e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg6e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg6e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e16.v
llvm RV32_RV64: vlseg7e16.v "vd" "rs1" "vm"
sail RV32: vlseg7e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e16ff.v
llvm RV32_RV64: vlseg7e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e32.v
llvm RV32_RV64: vlseg7e32.v "vd" "rs1" "vm"
sail RV32: vlseg7e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e32ff.v
llvm RV32_RV64: vlseg7e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e64.v
llvm RV32_RV64: vlseg7e64.v "vd" "rs1" "vm"
sail RV32: vlseg7e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e64ff.v
llvm RV32_RV64: vlseg7e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e8.v
llvm RV32_RV64: vlseg7e8.v "vd" "rs1" "vm"
sail RV32: vlseg7e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg7e8ff.v
llvm RV32_RV64: vlseg7e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg7e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg7e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e16.v
llvm RV32_RV64: vlseg8e16.v "vd" "rs1" "vm"
sail RV32: vlseg8e16.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e16ff.v
llvm RV32_RV64: vlseg8e16ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e16ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e16ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e32.v
llvm RV32_RV64: vlseg8e32.v "vd" "rs1" "vm"
sail RV32: vlseg8e32.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e32ff.v
llvm RV32_RV64: vlseg8e32ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e32ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e32ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e64.v
llvm RV32_RV64: vlseg8e64.v "vd" "rs1" "vm"
sail RV32: vlseg8e64.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e64ff.v
llvm RV32_RV64: vlseg8e64ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e64ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e64ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e8.v
llvm RV32_RV64: vlseg8e8.v "vd" "rs1" "vm"
sail RV32: vlseg8e8.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlseg8e8ff.v
llvm RV32_RV64: vlseg8e8ff.v "vd" "rs1" "vm"
sail RV32: vlseg8e8ff.v "vd" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: rs1) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlseg8e8ff.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg2e16.v
llvm RV32_RV64: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg2e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg2e32.v
llvm RV32_RV64: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg2e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg2e64.v
llvm RV32_RV64: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg2e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg2e8.v
llvm RV32_RV64: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg2e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg3e16.v
llvm RV32_RV64: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg3e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg3e32.v
llvm RV32_RV64: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg3e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg3e64.v
llvm RV32_RV64: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg3e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg3e8.v
llvm RV32_RV64: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg3e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg4e16.v
llvm RV32_RV64: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg4e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg4e32.v
llvm RV32_RV64: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg4e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg4e64.v
llvm RV32_RV64: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg4e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg4e8.v
llvm RV32_RV64: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg4e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg5e16.v
llvm RV32_RV64: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg5e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg5e32.v
llvm RV32_RV64: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg5e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg5e64.v
llvm RV32_RV64: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg5e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg5e8.v
llvm RV32_RV64: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg5e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg6e16.v
llvm RV32_RV64: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg6e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg6e32.v
llvm RV32_RV64: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg6e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg6e64.v
llvm RV32_RV64: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg6e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg6e8.v
llvm RV32_RV64: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg6e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg7e16.v
llvm RV32_RV64: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg7e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg7e32.v
llvm RV32_RV64: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg7e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg7e64.v
llvm RV32_RV64: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg7e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg7e8.v
llvm RV32_RV64: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg7e8.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg8e16.v
llvm RV32_RV64: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg8e16.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg8e32.v
llvm RV32_RV64: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg8e32.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg8e64.v
llvm RV32_RV64: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg8e64.v discrepancies:
  in sail ins: (0: vd)

Report: vlsseg8e8.v
llvm RV32_RV64: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail RV32: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vlsseg8e8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxei16.v
llvm RV32_RV64: vluxei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxei32.v
llvm RV32_RV64: vluxei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxei64.v
llvm RV64: vluxei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxei8.v
llvm RV32_RV64: vluxei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg2ei16.v
llvm RV32_RV64: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg2ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg2ei32.v
llvm RV32_RV64: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg2ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg2ei64.v
llvm RV64: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg2ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg2ei8.v
llvm RV32_RV64: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg2ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg3ei16.v
llvm RV32_RV64: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg3ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg3ei32.v
llvm RV32_RV64: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg3ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg3ei64.v
llvm RV64: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg3ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg3ei8.v
llvm RV32_RV64: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg3ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg4ei16.v
llvm RV32_RV64: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg4ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg4ei32.v
llvm RV32_RV64: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg4ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg4ei64.v
llvm RV64: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg4ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg4ei8.v
llvm RV32_RV64: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg4ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg5ei16.v
llvm RV32_RV64: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg5ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg5ei32.v
llvm RV32_RV64: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg5ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg5ei64.v
llvm RV64: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg5ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg5ei8.v
llvm RV32_RV64: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg5ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg6ei16.v
llvm RV32_RV64: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg6ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg6ei32.v
llvm RV32_RV64: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg6ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg6ei64.v
llvm RV64: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg6ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg6ei8.v
llvm RV32_RV64: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg6ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg7ei16.v
llvm RV32_RV64: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg7ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg7ei32.v
llvm RV32_RV64: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg7ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg7ei64.v
llvm RV64: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg7ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg7ei8.v
llvm RV32_RV64: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg7ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg8ei16.v
llvm RV32_RV64: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg8ei16.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg8ei32.v
llvm RV32_RV64: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg8ei32.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg8ei64.v
llvm RV64: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail RV64: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg8ei64.v discrepancies:
  in sail ins: (0: vd)

Report: vluxseg8ei8.v
llvm RV32_RV64: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail RV32: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = true
sail: mayLoad = true
llvm: mayStore = false
sail: mayStore = false
vluxseg8ei8.v discrepancies:
  in sail ins: (0: vd)

Report: vmacc.vv
llvm RV32_RV64: vmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vmacc.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vmacc.vx
llvm RV32_RV64: vmacc.vx "vd" "rs1" "vs2" "vm"
sail RV32: vmacc.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vmadc.vi
llvm RV32_RV64: vmadc.vi "vd" "vs2" "imm"
sail RV32: vmadc.vi "vd" "vs2" "simm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: imm) (1: vs2)
sail ins: (2: simm) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmadc.vi discrepancies:
  in sail ins: (0: vd)

Report: vmadc.vim
llvm RV32_RV64: vmadc.vim "vd" "vs2" "imm" "v0"
sail RV32: vmadc.vim "vd" "vs2" "simm" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: imm) (1: vs2)
sail ins: (3: v0) (2: simm) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmadc.vim discrepancies:
  in sail ins: (0: vd)

Report: vmadc.vv
llvm RV32_RV64: vmadc.vv "vd" "vs2" "vs1"
sail RV32: vmadc.vv "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmadc.vv discrepancies:
  in sail ins: (0: vd)

Report: vmadc.vvm
llvm RV32_RV64: vmadc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vmadc.vvm "vd" "vs2" "vs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: vs1) (1: vs2)
sail ins: (3: v0) (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmadc.vvm discrepancies:
  in sail ins: (0: vd)

Report: vmadc.vx
llvm RV32_RV64: vmadc.vx "vd" "vs2" "rs1"
sail RV32: vmadc.vx "vd" "vs2" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: rs1) (1: vs2)
sail ins: (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmadc.vx discrepancies:
  in sail ins: (0: vd)

Report: vmadc.vxm
llvm RV32_RV64: vmadc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vmadc.vxm "vd" "vs2" "rs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: rs1) (1: vs2)
sail ins: (3: v0) (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmadc.vxm discrepancies:
  in sail ins: (0: vd)

Report: vmadd.vv
llvm RV32_RV64: vmadd.vv "vd" "vs1" "vs2" "vm"
sail RV32: vmadd.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vmadd.vx
llvm RV32_RV64: vmadd.vx "vd" "rs1" "vs2" "vm"
sail RV32: vmadd.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vmand.mm
llvm RV32_RV64: vmand.mm "vd" "vs2" "vs1"
sail RV32: vmand.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmand.mm discrepancies:
  in sail ins: (0: vd)

Report: vmandn.mm
llvm RV32_RV64: vmandn.mm "vd" "vs2" "vs1"
sail RV32: vmandn.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmandn.mm discrepancies:
  in sail ins: (0: vd)

Report: vmax.vv
llvm RV32_RV64: vmax.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmax.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmax.vv discrepancies:
  in sail ins: (0: vd)

Report: vmax.vx
llvm RV32_RV64: vmax.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmax.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmax.vx discrepancies:
  in sail ins: (0: vd)

Report: vmaxu.vv
llvm RV32_RV64: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmaxu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmaxu.vv discrepancies:
  in sail ins: (0: vd)

Report: vmaxu.vx
llvm RV32_RV64: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmaxu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmaxu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmerge.vim
llvm RV32_RV64: vmerge.vim "vd" "vs2" "imm" "v0"
sail RV32: vmerge.vim "vd" "vs2" "simm" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: imm) (1: vs2)
sail ins: (3: v0) (2: simm) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmerge.vim discrepancies:
  in sail ins: (0: vd)

Report: vmerge.vvm
llvm RV32_RV64: vmerge.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vmerge.vvm "vd" "vs2" "vs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: vs1) (1: vs2)
sail ins: (3: v0) (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmerge.vvm discrepancies:
  in sail ins: (0: vd)

Report: vmerge.vxm
llvm RV32_RV64: vmerge.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vmerge.vxm "vd" "vs2" "rs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: rs1) (1: vs2)
sail ins: (3: v0) (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmerge.vxm discrepancies:
  in sail ins: (0: vd)

Report: vmfeq.vf
llvm RV32_RV64: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfeq.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfeq.vf discrepancies:
  in sail ins: (0: vd)

Report: vmfeq.vv
llvm RV32_RV64: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmfeq.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfeq.vv discrepancies:
  in sail ins: (0: vd)

Report: vmfge.vf
llvm RV32_RV64: vmfge.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfge.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfge.vf discrepancies:
  in sail ins: (0: vd)

Report: vmfgt.vf
llvm RV32_RV64: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfgt.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfgt.vf discrepancies:
  in sail ins: (0: vd)

Report: vmfle.vf
llvm RV32_RV64: vmfle.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfle.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfle.vf discrepancies:
  in sail ins: (0: vd)

Report: vmfle.vv
llvm RV32_RV64: vmfle.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmfle.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfle.vv discrepancies:
  in sail ins: (0: vd)

Report: vmflt.vf
llvm RV32_RV64: vmflt.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmflt.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmflt.vf discrepancies:
  in sail ins: (0: vd)

Report: vmflt.vv
llvm RV32_RV64: vmflt.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmflt.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmflt.vv discrepancies:
  in sail ins: (0: vd)

Report: vmfne.vf
llvm RV32_RV64: vmfne.vf "vd" "vs2" "rs1" "vm"
sail RV32: vmfne.vf "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfne.vf discrepancies:
  in sail ins: (0: vd)

Report: vmfne.vv
llvm RV32_RV64: vmfne.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmfne.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmfne.vv discrepancies:
  in sail ins: (0: vd)

Report: vmin.vv
llvm RV32_RV64: vmin.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmin.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmin.vv discrepancies:
  in sail ins: (0: vd)

Report: vmin.vx
llvm RV32_RV64: vmin.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmin.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmin.vx discrepancies:
  in sail ins: (0: vd)

Report: vminu.vv
llvm RV32_RV64: vminu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vminu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vminu.vv discrepancies:
  in sail ins: (0: vd)

Report: vminu.vx
llvm RV32_RV64: vminu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vminu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vminu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmnand.mm
llvm RV32_RV64: vmnand.mm "vd" "vs2" "vs1"
sail RV32: vmnand.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmnand.mm discrepancies:
  in sail ins: (0: vd)

Report: vmnor.mm
llvm RV32_RV64: vmnor.mm "vd" "vs2" "vs1"
sail RV32: vmnor.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmnor.mm discrepancies:
  in sail ins: (0: vd)

Report: vmor.mm
llvm RV32_RV64: vmor.mm "vd" "vs2" "vs1"
sail RV32: vmor.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmor.mm discrepancies:
  in sail ins: (0: vd)

Report: vmorn.mm
llvm RV32_RV64: vmorn.mm "vd" "vs2" "vs1"
sail RV32: vmorn.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmorn.mm discrepancies:
  in sail ins: (0: vd)

Report: vmsbc.vv
llvm RV32_RV64: vmsbc.vv "vd" "vs2" "vs1"
sail RV32: vmsbc.vv "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsbc.vv discrepancies:
  in sail ins: (0: vd)

Report: vmsbc.vvm
llvm RV32_RV64: vmsbc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vmsbc.vvm "vd" "vs2" "vs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: vs1) (1: vs2)
sail ins: (3: v0) (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsbc.vvm discrepancies:
  in sail ins: (0: vd)

Report: vmsbc.vx
llvm RV32_RV64: vmsbc.vx "vd" "vs2" "rs1"
sail RV32: vmsbc.vx "vd" "vs2" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: rs1) (1: vs2)
sail ins: (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsbc.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsbc.vxm
llvm RV32_RV64: vmsbc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vmsbc.vxm "vd" "vs2" "rs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: rs1) (1: vs2)
sail ins: (3: v0) (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsbc.vxm discrepancies:
  in sail ins: (0: vd)

Report: vmsbf.m
llvm RV32_RV64: vmsbf.m "vd" "vs2" "vm"
sail RV32: vmsbf.m "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsbf.m discrepancies:
  in sail ins: (0: vd)

Report: vmseq.vi
llvm RV32_RV64: vmseq.vi "vd" "vs2" "imm" "vm"
sail RV32: vmseq.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmseq.vi discrepancies:
  in sail ins: (0: vd)

Report: vmseq.vv
llvm RV32_RV64: vmseq.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmseq.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmseq.vv discrepancies:
  in sail ins: (0: vd)

Report: vmseq.vx
llvm RV32_RV64: vmseq.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmseq.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmseq.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsgt.vi
llvm RV32_RV64: vmsgt.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsgt.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsgt.vi discrepancies:
  in sail ins: (0: vd)

Report: vmsgt.vx
llvm RV32_RV64: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsgt.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsgt.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsgtu.vi
llvm RV32_RV64: vmsgtu.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsgtu.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsgtu.vi discrepancies:
  in sail ins: (0: vd)

Report: vmsgtu.vx
llvm RV32_RV64: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsgtu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsgtu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsif.m
llvm RV32_RV64: vmsif.m "vd" "vs2" "vm"
sail RV32: vmsif.m "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsif.m discrepancies:
  in sail ins: (0: vd)

Report: vmsle.vi
llvm RV32_RV64: vmsle.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsle.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsle.vi discrepancies:
  in sail ins: (0: vd)

Report: vmsle.vv
llvm RV32_RV64: vmsle.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsle.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsle.vv discrepancies:
  in sail ins: (0: vd)

Report: vmsle.vx
llvm RV32_RV64: vmsle.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsle.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsle.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsleu.vi
llvm RV32_RV64: vmsleu.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsleu.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsleu.vi discrepancies:
  in sail ins: (0: vd)

Report: vmsleu.vv
llvm RV32_RV64: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsleu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsleu.vv discrepancies:
  in sail ins: (0: vd)

Report: vmsleu.vx
llvm RV32_RV64: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsleu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsleu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmslt.vv
llvm RV32_RV64: vmslt.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmslt.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmslt.vv discrepancies:
  in sail ins: (0: vd)

Report: vmslt.vx
llvm RV32_RV64: vmslt.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmslt.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmslt.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsltu.vv
llvm RV32_RV64: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsltu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsltu.vv discrepancies:
  in sail ins: (0: vd)

Report: vmsltu.vx
llvm RV32_RV64: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsltu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsltu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsne.vi
llvm RV32_RV64: vmsne.vi "vd" "vs2" "imm" "vm"
sail RV32: vmsne.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsne.vi discrepancies:
  in sail ins: (0: vd)

Report: vmsne.vv
llvm RV32_RV64: vmsne.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmsne.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsne.vv discrepancies:
  in sail ins: (0: vd)

Report: vmsne.vx
llvm RV32_RV64: vmsne.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmsne.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsne.vx discrepancies:
  in sail ins: (0: vd)

Report: vmsof.m
llvm RV32_RV64: vmsof.m "vd" "vs2" "vm"
sail RV32: vmsof.m "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmsof.m discrepancies:
  in sail ins: (0: vd)

Report: vmul.vv
llvm RV32_RV64: vmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmul.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmul.vv discrepancies:
  in sail ins: (0: vd)

Report: vmul.vx
llvm RV32_RV64: vmul.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmul.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmul.vx discrepancies:
  in sail ins: (0: vd)

Report: vmulh.vv
llvm RV32_RV64: vmulh.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmulh.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmulh.vv discrepancies:
  in sail ins: (0: vd)

Report: vmulh.vx
llvm RV32_RV64: vmulh.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmulh.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmulh.vx discrepancies:
  in sail ins: (0: vd)

Report: vmulhsu.vv
llvm RV32_RV64: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmulhsu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmulhsu.vv discrepancies:
  in sail ins: (0: vd)

Report: vmulhsu.vx
llvm RV32_RV64: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmulhsu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmulhsu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmulhu.vv
llvm RV32_RV64: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vmulhu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmulhu.vv discrepancies:
  in sail ins: (0: vd)

Report: vmulhu.vx
llvm RV32_RV64: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vmulhu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmulhu.vx discrepancies:
  in sail ins: (0: vd)

Report: vmv.s.x
llvm RV32_RV64: vmv.s.x "vd" "rs1"
sail RV32: vmv.s.x "vd" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: rs1) (0: vd)
sail ins: (1: rs1) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vmv.v.i
llvm RV32_RV64: vmv.v.i "vd" "imm"
sail RV32: vmv.v.i "vd" "simm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: imm)
sail ins: (1: simm) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv.v.i discrepancies:
  in sail ins: (0: vd)

Report: vmv.v.v
llvm RV32_RV64: vmv.v.v "vd" "vs1"
sail RV32: vmv.v.v "vd" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: vs1)
sail ins: (1: vs1) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv.v.v discrepancies:
  in sail ins: (0: vd)

Report: vmv.v.x
llvm RV32_RV64: vmv.v.x "vd" "rs1"
sail RV32: vmv.v.x "vd" "rs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: rs1)
sail ins: (1: rs1) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv.v.x discrepancies:
  in sail ins: (0: vd)

Report: vmv.x.s
llvm RV32_RV64: vmv.x.s "vd" "vs2"
sail RV32: vmv.x.s "rd" "vs2"
llvm outs: (0: vd)
sail outs: (0: rd)
llvm ins: (1: vs2)
sail ins: (1: vs2)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vmv1r.v
llvm RV32_RV64: vmv1r.v "vd" "vs2"
sail RV32: vmv1r.v "vd" "vs2"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: vs2)
sail ins: (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv1r.v discrepancies:
  in sail ins: (0: vd)

Report: vmv2r.v
llvm RV32_RV64: vmv2r.v "vd" "vs2"
sail RV32: vmv2r.v "vd" "vs2"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: vs2)
sail ins: (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv2r.v discrepancies:
  in sail ins: (0: vd)

Report: vmv4r.v
llvm RV32_RV64: vmv4r.v "vd" "vs2"
sail RV32: vmv4r.v "vd" "vs2"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: vs2)
sail ins: (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv4r.v discrepancies:
  in sail ins: (0: vd)

Report: vmv8r.v
llvm RV32_RV64: vmv8r.v "vd" "vs2"
sail RV32: vmv8r.v "vd" "vs2"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (1: vs2)
sail ins: (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmv8r.v discrepancies:
  in sail ins: (0: vd)

Report: vmxnor.mm
llvm RV32_RV64: vmxnor.mm "vd" "vs2" "vs1"
sail RV32: vmxnor.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmxnor.mm discrepancies:
  in sail ins: (0: vd)

Report: vmxor.mm
llvm RV32_RV64: vmxor.mm "vd" "vs2" "vs1"
sail RV32: vmxor.mm "vd" "vs2" "vs1"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vs1) (1: vs2)
sail ins: (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vmxor.mm discrepancies:
  in sail ins: (0: vd)

Report: vnclip.wi
llvm RV32_RV64: vnclip.wi "vd" "vs2" "imm" "vm"
sail RV32: vnclip.wi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnclip.wi discrepancies:
  in sail ins: (0: vd)

Report: vnclip.wv
llvm RV32_RV64: vnclip.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnclip.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnclip.wv discrepancies:
  in sail ins: (0: vd)

Report: vnclip.wx
llvm RV32_RV64: vnclip.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnclip.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnclip.wx discrepancies:
  in sail ins: (0: vd)

Report: vnclipu.wi
llvm RV32_RV64: vnclipu.wi "vd" "vs2" "imm" "vm"
sail RV32: vnclipu.wi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnclipu.wi discrepancies:
  in sail ins: (0: vd)

Report: vnclipu.wv
llvm RV32_RV64: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnclipu.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnclipu.wv discrepancies:
  in sail ins: (0: vd)

Report: vnclipu.wx
llvm RV32_RV64: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnclipu.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnclipu.wx discrepancies:
  in sail ins: (0: vd)

Report: vnmsac.vv
llvm RV32_RV64: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail RV32: vnmsac.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vnmsac.vx
llvm RV32_RV64: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail RV32: vnmsac.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vnmsub.vv
llvm RV32_RV64: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail RV32: vnmsub.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vnmsub.vx
llvm RV32_RV64: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail RV32: vnmsub.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vnsra.wi
llvm RV32_RV64: vnsra.wi "vd" "vs2" "imm" "vm"
sail RV32: vnsra.wi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnsra.wi discrepancies:
  in sail ins: (0: vd)

Report: vnsra.wv
llvm RV32_RV64: vnsra.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnsra.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnsra.wv discrepancies:
  in sail ins: (0: vd)

Report: vnsra.wx
llvm RV32_RV64: vnsra.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnsra.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnsra.wx discrepancies:
  in sail ins: (0: vd)

Report: vnsrl.wi
llvm RV32_RV64: vnsrl.wi "vd" "vs2" "imm" "vm"
sail RV32: vnsrl.wi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnsrl.wi discrepancies:
  in sail ins: (0: vd)

Report: vnsrl.wv
llvm RV32_RV64: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail RV32: vnsrl.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnsrl.wv discrepancies:
  in sail ins: (0: vd)

Report: vnsrl.wx
llvm RV32_RV64: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail RV32: vnsrl.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vnsrl.wx discrepancies:
  in sail ins: (0: vd)

Report: vor.vi
llvm RV32_RV64: vor.vi "vd" "vs2" "imm" "vm"
sail RV32: vor.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vor.vi discrepancies:
  in sail ins: (0: vd)

Report: vor.vv
llvm RV32_RV64: vor.vv "vd" "vs2" "vs1" "vm"
sail RV32: vor.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vor.vv discrepancies:
  in sail ins: (0: vd)

Report: vor.vx
llvm RV32_RV64: vor.vx "vd" "vs2" "rs1" "vm"
sail RV32: vor.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vor.vx discrepancies:
  in sail ins: (0: vd)

Report: vredand.vs
llvm RV32_RV64: vredand.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredand.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredand.vs discrepancies:
  in sail ins: (0: vd)

Report: vredmax.vs
llvm RV32_RV64: vredmax.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredmax.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredmax.vs discrepancies:
  in sail ins: (0: vd)

Report: vredmaxu.vs
llvm RV32_RV64: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredmaxu.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredmaxu.vs discrepancies:
  in sail ins: (0: vd)

Report: vredmin.vs
llvm RV32_RV64: vredmin.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredmin.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredmin.vs discrepancies:
  in sail ins: (0: vd)

Report: vredminu.vs
llvm RV32_RV64: vredminu.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredminu.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredminu.vs discrepancies:
  in sail ins: (0: vd)

Report: vredor.vs
llvm RV32_RV64: vredor.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredor.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredor.vs discrepancies:
  in sail ins: (0: vd)

Report: vredsum.vs
llvm RV32_RV64: vredsum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredsum.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredsum.vs discrepancies:
  in sail ins: (0: vd)

Report: vredxor.vs
llvm RV32_RV64: vredxor.vs "vd" "vs2" "vs1" "vm"
sail RV32: vredxor.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vredxor.vs discrepancies:
  in sail ins: (0: vd)

Report: vrem.vv
llvm RV32_RV64: vrem.vv "vd" "vs2" "vs1" "vm"
sail RV32: vrem.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrem.vv discrepancies:
  in sail ins: (0: vd)

Report: vrem.vx
llvm RV32_RV64: vrem.vx "vd" "vs2" "rs1" "vm"
sail RV32: vrem.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrem.vx discrepancies:
  in sail ins: (0: vd)

Report: vremu.vv
llvm RV32_RV64: vremu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vremu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vremu.vv discrepancies:
  in sail ins: (0: vd)

Report: vremu.vx
llvm RV32_RV64: vremu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vremu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vremu.vx discrepancies:
  in sail ins: (0: vd)

Report: vrgather.vi
llvm RV32_RV64: vrgather.vi "vd" "vs2" "imm" "vm"
sail RV32: vrgather.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrgather.vi discrepancies:
  in sail ins: (0: vd)

Report: vrgather.vv
llvm RV32_RV64: vrgather.vv "vd" "vs2" "vs1" "vm"
sail RV32: vrgather.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrgather.vv discrepancies:
  in sail ins: (0: vd)

Report: vrgather.vx
llvm RV32_RV64: vrgather.vx "vd" "vs2" "rs1" "vm"
sail RV32: vrgather.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrgather.vx discrepancies:
  in sail ins: (0: vd)

Report: vrgatherei16.vv
llvm RV32_RV64: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail RV32: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrgatherei16.vv discrepancies:
  in sail ins: (0: vd)

Report: vrsub.vi
llvm RV32_RV64: vrsub.vi "vd" "vs2" "imm" "vm"
sail RV32: vrsub.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrsub.vi discrepancies:
  in sail ins: (0: vd)

Report: vrsub.vx
llvm RV32_RV64: vrsub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vrsub.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vrsub.vx discrepancies:
  in sail ins: (0: vd)

Report: vsadd.vi
llvm RV32_RV64: vsadd.vi "vd" "vs2" "imm" "vm"
sail RV32: vsadd.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsadd.vi discrepancies:
  in sail ins: (0: vd)

Report: vsadd.vv
llvm RV32_RV64: vsadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsadd.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsadd.vv discrepancies:
  in sail ins: (0: vd)

Report: vsadd.vx
llvm RV32_RV64: vsadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsadd.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsadd.vx discrepancies:
  in sail ins: (0: vd)

Report: vsaddu.vi
llvm RV32_RV64: vsaddu.vi "vd" "vs2" "imm" "vm"
sail RV32: vsaddu.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsaddu.vi discrepancies:
  in sail ins: (0: vd)

Report: vsaddu.vv
llvm RV32_RV64: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsaddu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsaddu.vv discrepancies:
  in sail ins: (0: vd)

Report: vsaddu.vx
llvm RV32_RV64: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsaddu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsaddu.vx discrepancies:
  in sail ins: (0: vd)

Report: vsbc.vvm
llvm RV32_RV64: vsbc.vvm "vd" "vs2" "vs1" "v0"
sail RV32: vsbc.vvm "vd" "vs2" "vs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: vs1) (1: vs2)
sail ins: (3: v0) (2: vs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsbc.vvm discrepancies:
  in sail ins: (0: vd)

Report: vsbc.vxm
llvm RV32_RV64: vsbc.vxm "vd" "vs2" "rs1" "v0"
sail RV32: vsbc.vxm "vd" "vs2" "rs1" "v0"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: v0) (2: rs1) (1: vs2)
sail ins: (3: v0) (2: rs1) (1: vs2) (0: vd)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsbc.vxm discrepancies:
  in sail ins: (0: vd)

Report: vse16.v
llvm RV32_RV64: vse16.v "vs3" "rs1" "vm"
sail RV32: vse16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vse32.v
llvm RV32_RV64: vse32.v "vs3" "rs1" "vm"
sail RV32: vse32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vse64.v
llvm RV32_RV64: vse64.v "vs3" "rs1" "vm"
sail RV32: vse64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vse8.v
llvm RV32_RV64: vse8.v "vs3" "rs1" "vm"
sail RV32: vse8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsetivli
llvm RV32_RV64: vsetivli "rd" "uimm" "vtypei"
sail RV32: vsetivli "rd" "uimm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: vtypei) (1: uimm)
sail ins: (1: uimm)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsetivli discrepancies:
  number of operands

Report: vsetvl
llvm RV32_RV64: vsetvl "rd" "rs1" "rs2"
sail RV32: vsetvl "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vsetvli
llvm RV32_RV64: vsetvli "rd" "rs1" "vtypei"
sail RV32: vsetvli "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: vtypei) (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsetvli discrepancies:
  number of operands

Report: vsext.vf2
llvm RV32_RV64: vsext.vf2 "vd" "vs2" "vm"
sail RV32: vsext.vf2 "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsext.vf2 discrepancies:
  in sail ins: (0: vd)

Report: vsext.vf4
llvm RV32_RV64: vsext.vf4 "vd" "vs2" "vm"
sail RV32: vsext.vf4 "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsext.vf4 discrepancies:
  in sail ins: (0: vd)

Report: vsext.vf8
llvm RV32_RV64: vsext.vf8 "vd" "vs2" "vm"
sail RV32: vsext.vf8 "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsext.vf8 discrepancies:
  in sail ins: (0: vd)

Report: vslide1down.vx
llvm RV32_RV64: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslide1down.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vslide1down.vx discrepancies:
  in sail ins: (0: vd)

Report: vslide1up.vx
llvm RV32_RV64: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslide1up.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vslide1up.vx discrepancies:
  in sail ins: (0: vd)

Report: vslidedown.vi
llvm RV32_RV64: vslidedown.vi "vd" "vs2" "imm" "vm"
sail RV32: vslidedown.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vslidedown.vi discrepancies:
  in sail ins: (0: vd)

Report: vslidedown.vx
llvm RV32_RV64: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslidedown.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vslidedown.vx discrepancies:
  in sail ins: (0: vd)

Report: vslideup.vi
llvm RV32_RV64: vslideup.vi "vd" "vs2" "imm" "vm"
sail RV32: vslideup.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vslideup.vi discrepancies:
  in sail ins: (0: vd)

Report: vslideup.vx
llvm RV32_RV64: vslideup.vx "vd" "vs2" "rs1" "vm"
sail RV32: vslideup.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vslideup.vx discrepancies:
  in sail ins: (0: vd)

Report: vsll.vi
llvm RV32_RV64: vsll.vi "vd" "vs2" "imm" "vm"
sail RV32: vsll.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsll.vi discrepancies:
  in sail ins: (0: vd)

Report: vsll.vv
llvm RV32_RV64: vsll.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsll.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsll.vv discrepancies:
  in sail ins: (0: vd)

Report: vsll.vx
llvm RV32_RV64: vsll.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsll.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsll.vx discrepancies:
  in sail ins: (0: vd)

Report: vsm.v
llvm RV32_RV64: vsm.v "vs3" "rs1"
sail RV32: vsm.v "vd_or_vs3" "rs1"
llvm ins: (1: rs1) (0: vs3)
sail ins: (1: rs1) (0: vd_or_vs3)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsmul.vv
llvm RV32_RV64: vsmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsmul.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsmul.vv discrepancies:
  in sail ins: (0: vd)

Report: vsmul.vx
llvm RV32_RV64: vsmul.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsmul.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsmul.vx discrepancies:
  in sail ins: (0: vd)

Report: vsoxei16.v
llvm RV32_RV64: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxei32.v
llvm RV32_RV64: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxei64.v
llvm RV64: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxei8.v
llvm RV32_RV64: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg2ei16.v
llvm RV32_RV64: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg2ei32.v
llvm RV32_RV64: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg2ei64.v
llvm RV64: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg2ei8.v
llvm RV32_RV64: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg3ei16.v
llvm RV32_RV64: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg3ei32.v
llvm RV32_RV64: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg3ei64.v
llvm RV64: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg3ei8.v
llvm RV32_RV64: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg4ei16.v
llvm RV32_RV64: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg4ei32.v
llvm RV32_RV64: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg4ei64.v
llvm RV64: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg4ei8.v
llvm RV32_RV64: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg5ei16.v
llvm RV32_RV64: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg5ei32.v
llvm RV32_RV64: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg5ei64.v
llvm RV64: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg5ei8.v
llvm RV32_RV64: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg6ei16.v
llvm RV32_RV64: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg6ei32.v
llvm RV32_RV64: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg6ei64.v
llvm RV64: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg6ei8.v
llvm RV32_RV64: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg7ei16.v
llvm RV32_RV64: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg7ei32.v
llvm RV32_RV64: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg7ei64.v
llvm RV64: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg7ei8.v
llvm RV32_RV64: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg8ei16.v
llvm RV32_RV64: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg8ei32.v
llvm RV32_RV64: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg8ei64.v
llvm RV64: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsoxseg8ei8.v
llvm RV32_RV64: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsra.vi
llvm RV32_RV64: vsra.vi "vd" "vs2" "imm" "vm"
sail RV32: vsra.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsra.vi discrepancies:
  in sail ins: (0: vd)

Report: vsra.vv
llvm RV32_RV64: vsra.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsra.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsra.vv discrepancies:
  in sail ins: (0: vd)

Report: vsra.vx
llvm RV32_RV64: vsra.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsra.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsra.vx discrepancies:
  in sail ins: (0: vd)

Report: vsrl.vi
llvm RV32_RV64: vsrl.vi "vd" "vs2" "imm" "vm"
sail RV32: vsrl.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsrl.vi discrepancies:
  in sail ins: (0: vd)

Report: vsrl.vv
llvm RV32_RV64: vsrl.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsrl.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsrl.vv discrepancies:
  in sail ins: (0: vd)

Report: vsrl.vx
llvm RV32_RV64: vsrl.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsrl.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsrl.vx discrepancies:
  in sail ins: (0: vd)

Report: vsse16.v
llvm RV32_RV64: vsse16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsse32.v
llvm RV32_RV64: vsse32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsse64.v
llvm RV32_RV64: vsse64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsse8.v
llvm RV32_RV64: vsse8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vsse8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg2e16.v
llvm RV32_RV64: vsseg2e16.v "vs3" "rs1" "vm"
sail RV32: vsseg2e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg2e32.v
llvm RV32_RV64: vsseg2e32.v "vs3" "rs1" "vm"
sail RV32: vsseg2e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg2e64.v
llvm RV32_RV64: vsseg2e64.v "vs3" "rs1" "vm"
sail RV32: vsseg2e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg2e8.v
llvm RV32_RV64: vsseg2e8.v "vs3" "rs1" "vm"
sail RV32: vsseg2e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg3e16.v
llvm RV32_RV64: vsseg3e16.v "vs3" "rs1" "vm"
sail RV32: vsseg3e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg3e32.v
llvm RV32_RV64: vsseg3e32.v "vs3" "rs1" "vm"
sail RV32: vsseg3e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg3e64.v
llvm RV32_RV64: vsseg3e64.v "vs3" "rs1" "vm"
sail RV32: vsseg3e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg3e8.v
llvm RV32_RV64: vsseg3e8.v "vs3" "rs1" "vm"
sail RV32: vsseg3e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg4e16.v
llvm RV32_RV64: vsseg4e16.v "vs3" "rs1" "vm"
sail RV32: vsseg4e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg4e32.v
llvm RV32_RV64: vsseg4e32.v "vs3" "rs1" "vm"
sail RV32: vsseg4e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg4e64.v
llvm RV32_RV64: vsseg4e64.v "vs3" "rs1" "vm"
sail RV32: vsseg4e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg4e8.v
llvm RV32_RV64: vsseg4e8.v "vs3" "rs1" "vm"
sail RV32: vsseg4e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg5e16.v
llvm RV32_RV64: vsseg5e16.v "vs3" "rs1" "vm"
sail RV32: vsseg5e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg5e32.v
llvm RV32_RV64: vsseg5e32.v "vs3" "rs1" "vm"
sail RV32: vsseg5e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg5e64.v
llvm RV32_RV64: vsseg5e64.v "vs3" "rs1" "vm"
sail RV32: vsseg5e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg5e8.v
llvm RV32_RV64: vsseg5e8.v "vs3" "rs1" "vm"
sail RV32: vsseg5e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg6e16.v
llvm RV32_RV64: vsseg6e16.v "vs3" "rs1" "vm"
sail RV32: vsseg6e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg6e32.v
llvm RV32_RV64: vsseg6e32.v "vs3" "rs1" "vm"
sail RV32: vsseg6e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg6e64.v
llvm RV32_RV64: vsseg6e64.v "vs3" "rs1" "vm"
sail RV32: vsseg6e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg6e8.v
llvm RV32_RV64: vsseg6e8.v "vs3" "rs1" "vm"
sail RV32: vsseg6e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg7e16.v
llvm RV32_RV64: vsseg7e16.v "vs3" "rs1" "vm"
sail RV32: vsseg7e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg7e32.v
llvm RV32_RV64: vsseg7e32.v "vs3" "rs1" "vm"
sail RV32: vsseg7e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg7e64.v
llvm RV32_RV64: vsseg7e64.v "vs3" "rs1" "vm"
sail RV32: vsseg7e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg7e8.v
llvm RV32_RV64: vsseg7e8.v "vs3" "rs1" "vm"
sail RV32: vsseg7e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg8e16.v
llvm RV32_RV64: vsseg8e16.v "vs3" "rs1" "vm"
sail RV32: vsseg8e16.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg8e32.v
llvm RV32_RV64: vsseg8e32.v "vs3" "rs1" "vm"
sail RV32: vsseg8e32.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg8e64.v
llvm RV32_RV64: vsseg8e64.v "vs3" "rs1" "vm"
sail RV32: vsseg8e64.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsseg8e8.v
llvm RV32_RV64: vsseg8e8.v "vs3" "rs1" "vm"
sail RV32: vsseg8e8.v "vs3" "rs1" "vm"
llvm ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (2: vm) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssra.vi
llvm RV32_RV64: vssra.vi "vd" "vs2" "imm" "vm"
sail RV32: vssra.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssra.vi discrepancies:
  in sail ins: (0: vd)

Report: vssra.vv
llvm RV32_RV64: vssra.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssra.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssra.vv discrepancies:
  in sail ins: (0: vd)

Report: vssra.vx
llvm RV32_RV64: vssra.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssra.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssra.vx discrepancies:
  in sail ins: (0: vd)

Report: vssrl.vi
llvm RV32_RV64: vssrl.vi "vd" "vs2" "imm" "vm"
sail RV32: vssrl.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssrl.vi discrepancies:
  in sail ins: (0: vd)

Report: vssrl.vv
llvm RV32_RV64: vssrl.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssrl.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssrl.vv discrepancies:
  in sail ins: (0: vd)

Report: vssrl.vx
llvm RV32_RV64: vssrl.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssrl.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssrl.vx discrepancies:
  in sail ins: (0: vd)

Report: vssseg2e16.v
llvm RV32_RV64: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg2e32.v
llvm RV32_RV64: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg2e64.v
llvm RV32_RV64: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg2e8.v
llvm RV32_RV64: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg3e16.v
llvm RV32_RV64: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg3e32.v
llvm RV32_RV64: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg3e64.v
llvm RV32_RV64: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg3e8.v
llvm RV32_RV64: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg4e16.v
llvm RV32_RV64: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg4e32.v
llvm RV32_RV64: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg4e64.v
llvm RV32_RV64: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg4e8.v
llvm RV32_RV64: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg5e16.v
llvm RV32_RV64: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg5e32.v
llvm RV32_RV64: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg5e64.v
llvm RV32_RV64: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg5e8.v
llvm RV32_RV64: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg6e16.v
llvm RV32_RV64: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg6e32.v
llvm RV32_RV64: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg6e64.v
llvm RV32_RV64: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg6e8.v
llvm RV32_RV64: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg7e16.v
llvm RV32_RV64: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg7e32.v
llvm RV32_RV64: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg7e64.v
llvm RV32_RV64: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg7e8.v
llvm RV32_RV64: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg8e16.v
llvm RV32_RV64: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg8e32.v
llvm RV32_RV64: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg8e64.v
llvm RV32_RV64: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssseg8e8.v
llvm RV32_RV64: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail RV32: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
llvm ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: rs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vssub.vv
llvm RV32_RV64: vssub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssub.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssub.vv discrepancies:
  in sail ins: (0: vd)

Report: vssub.vx
llvm RV32_RV64: vssub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssub.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssub.vx discrepancies:
  in sail ins: (0: vd)

Report: vssubu.vv
llvm RV32_RV64: vssubu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vssubu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssubu.vv discrepancies:
  in sail ins: (0: vd)

Report: vssubu.vx
llvm RV32_RV64: vssubu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vssubu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vssubu.vx discrepancies:
  in sail ins: (0: vd)

Report: vsub.vv
llvm RV32_RV64: vsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vsub.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsub.vv discrepancies:
  in sail ins: (0: vd)

Report: vsub.vx
llvm RV32_RV64: vsub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vsub.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vsub.vx discrepancies:
  in sail ins: (0: vd)

Report: vsuxei16.v
llvm RV32_RV64: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxei32.v
llvm RV32_RV64: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxei64.v
llvm RV64: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxei8.v
llvm RV32_RV64: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg2ei16.v
llvm RV32_RV64: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg2ei32.v
llvm RV32_RV64: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg2ei64.v
llvm RV64: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg2ei8.v
llvm RV32_RV64: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg3ei16.v
llvm RV32_RV64: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg3ei32.v
llvm RV32_RV64: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg3ei64.v
llvm RV64: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg3ei8.v
llvm RV32_RV64: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg4ei16.v
llvm RV32_RV64: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg4ei32.v
llvm RV32_RV64: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg4ei64.v
llvm RV64: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg4ei8.v
llvm RV32_RV64: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg5ei16.v
llvm RV32_RV64: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg5ei32.v
llvm RV32_RV64: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg5ei64.v
llvm RV64: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg5ei8.v
llvm RV32_RV64: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg6ei16.v
llvm RV32_RV64: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg6ei32.v
llvm RV32_RV64: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg6ei64.v
llvm RV64: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg6ei8.v
llvm RV32_RV64: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg7ei16.v
llvm RV32_RV64: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg7ei32.v
llvm RV32_RV64: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg7ei64.v
llvm RV64: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg7ei8.v
llvm RV32_RV64: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg8ei16.v
llvm RV32_RV64: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg8ei32.v
llvm RV32_RV64: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg8ei64.v
llvm RV64: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail RV64: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vsuxseg8ei8.v
llvm RV32_RV64: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail RV32: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vs3) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = true
sail: mayStore = true

Report: vwadd.vv
llvm RV32_RV64: vwadd.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwadd.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwadd.vv discrepancies:
  in sail ins: (0: vd)

Report: vwadd.vx
llvm RV32_RV64: vwadd.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwadd.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwadd.vx discrepancies:
  in sail ins: (0: vd)

Report: vwadd.wv
llvm RV32_RV64: vwadd.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwadd.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwadd.wv discrepancies:
  in sail ins: (0: vd)

Report: vwadd.wx
llvm RV32_RV64: vwadd.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwadd.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwadd.wx discrepancies:
  in sail ins: (0: vd)

Report: vwaddu.vv
llvm RV32_RV64: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwaddu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwaddu.vv discrepancies:
  in sail ins: (0: vd)

Report: vwaddu.vx
llvm RV32_RV64: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwaddu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwaddu.vx discrepancies:
  in sail ins: (0: vd)

Report: vwaddu.wv
llvm RV32_RV64: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwaddu.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwaddu.wv discrepancies:
  in sail ins: (0: vd)

Report: vwaddu.wx
llvm RV32_RV64: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwaddu.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwaddu.wx discrepancies:
  in sail ins: (0: vd)

Report: vwmacc.vv
llvm RV32_RV64: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail RV32: vwmacc.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmacc.vx
llvm RV32_RV64: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmacc.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmaccsu.vv
llvm RV32_RV64: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail RV32: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmaccsu.vx
llvm RV32_RV64: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmaccu.vv
llvm RV32_RV64: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail RV32: vwmaccu.vv "vd" "vs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: vs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmaccu.vx
llvm RV32_RV64: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmaccu.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmaccus.vx
llvm RV32_RV64: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail RV32: vwmaccus.vx "vd" "rs1" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
sail ins: (3: vm) (2: vs2) (1: rs1) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: vwmul.vv
llvm RV32_RV64: vwmul.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwmul.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwmul.vv discrepancies:
  in sail ins: (0: vd)

Report: vwmul.vx
llvm RV32_RV64: vwmul.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwmul.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwmul.vx discrepancies:
  in sail ins: (0: vd)

Report: vwmulsu.vv
llvm RV32_RV64: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwmulsu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwmulsu.vv discrepancies:
  in sail ins: (0: vd)

Report: vwmulsu.vx
llvm RV32_RV64: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwmulsu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwmulsu.vx discrepancies:
  in sail ins: (0: vd)

Report: vwmulu.vv
llvm RV32_RV64: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwmulu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwmulu.vv discrepancies:
  in sail ins: (0: vd)

Report: vwmulu.vx
llvm RV32_RV64: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwmulu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwmulu.vx discrepancies:
  in sail ins: (0: vd)

Report: vwredsum.vs
llvm RV32_RV64: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail RV32: vwredsum.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwredsum.vs discrepancies:
  in sail ins: (0: vd)

Report: vwredsumu.vs
llvm RV32_RV64: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail RV32: vwredsumu.vs "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwredsumu.vs discrepancies:
  in sail ins: (0: vd)

Report: vwsub.vv
llvm RV32_RV64: vwsub.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwsub.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsub.vv discrepancies:
  in sail ins: (0: vd)

Report: vwsub.vx
llvm RV32_RV64: vwsub.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwsub.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsub.vx discrepancies:
  in sail ins: (0: vd)

Report: vwsub.wv
llvm RV32_RV64: vwsub.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwsub.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsub.wv discrepancies:
  in sail ins: (0: vd)

Report: vwsub.wx
llvm RV32_RV64: vwsub.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwsub.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsub.wx discrepancies:
  in sail ins: (0: vd)

Report: vwsubu.vv
llvm RV32_RV64: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail RV32: vwsubu.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsubu.vv discrepancies:
  in sail ins: (0: vd)

Report: vwsubu.vx
llvm RV32_RV64: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail RV32: vwsubu.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsubu.vx discrepancies:
  in sail ins: (0: vd)

Report: vwsubu.wv
llvm RV32_RV64: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail RV32: vwsubu.wv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsubu.wv discrepancies:
  in sail ins: (0: vd)

Report: vwsubu.wx
llvm RV32_RV64: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail RV32: vwsubu.wx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vwsubu.wx discrepancies:
  in sail ins: (0: vd)

Report: vxor.vi
llvm RV32_RV64: vxor.vi "vd" "vs2" "imm" "vm"
sail RV32: vxor.vi "vd" "vs2" "simm" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: imm) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: simm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vxor.vi discrepancies:
  in sail ins: (0: vd)

Report: vxor.vv
llvm RV32_RV64: vxor.vv "vd" "vs2" "vs1" "vm"
sail RV32: vxor.vv "vd" "vs2" "vs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: vs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: vs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vxor.vv discrepancies:
  in sail ins: (0: vd)

Report: vxor.vx
llvm RV32_RV64: vxor.vx "vd" "vs2" "rs1" "vm"
sail RV32: vxor.vx "vd" "vs2" "rs1" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (3: vm) (2: rs1) (1: vs2) (implicit: v0)
sail ins: (3: vm) (2: rs1) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vxor.vx discrepancies:
  in sail ins: (0: vd)

Report: vzext.vf2
llvm RV32_RV64: vzext.vf2 "vd" "vs2" "vm"
sail RV32: vzext.vf2 "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vzext.vf2 discrepancies:
  in sail ins: (0: vd)

Report: vzext.vf4
llvm RV32_RV64: vzext.vf4 "vd" "vs2" "vm"
sail RV32: vzext.vf4 "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vzext.vf4 discrepancies:
  in sail ins: (0: vd)

Report: vzext.vf8
llvm RV32_RV64: vzext.vf8 "vd" "vs2" "vm"
sail RV32: vzext.vf8 "vd" "vs2" "vm"
llvm outs: (0: vd)
sail outs: (0: vd)
llvm ins: (2: vm) (1: vs2) (implicit: v0)
sail ins: (2: vm) (1: vs2) (0: vd) (implicit: v0)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
vzext.vf8 discrepancies:
  in sail ins: (0: vd)

Report: wfi
llvm RV32_RV64: wfi 
sail RV32: wfi 
llvm ins: (implicit: rs2) (implicit: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false
wfi discrepancies:
  in llvm ins: (implicit: rs2) (implicit: rs1)

Report: xnor
llvm RV32_RV64: xnor "rd" "rs1" "rs2"
sail RV32: xnor "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: xor
llvm RV32_RV64: xor "rd" "rs1" "rs2"
sail RV32_RV64: xor "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: xori
llvm RV32_RV64: xori "rd" "rs1" "imm12"
sail RV32: xori "rd" "rs1" "imm"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: imm12) (1: rs1)
sail ins: (2: imm) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: xperm4
llvm RV32_RV64: xperm4 "rd" "rs1" "rs2"
sail RV32: xperm4 "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: xperm8
llvm RV32_RV64: xperm8 "rd" "rs1" "rs2"
sail RV32: xperm8 "rd" "rs1" "rs2"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (2: rs2) (1: rs1)
sail ins: (2: rs2) (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: zext.h
llvm RV32: zext.h "rd" "rs1"
sail RV32: zext.h "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: zext.h
llvm RV64: zext.h "rd" "rs1"
sail RV64: zext.h "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Report: zip
llvm RV32: zip "rd" "rs1"
sail RV32: zip "rd" "rs1"
llvm outs: (0: rd)
sail outs: (0: rd)
llvm ins: (1: rs1)
sail ins: (1: rs1)
llvm: mayLoad = false
sail: mayLoad = false
llvm: mayStore = false
sail: mayStore = false

Not found in sail: wrs.sto wrs.nto vwsll.vx vwsll.vv vwsll.vi vt.maskcn vt.maskc vsm4r.vv vsm4r.vs vsm4k.vi vsm3me.vv vsm3c.vi vsha2ms.vv vsha2cl.vv vsha2ch.vv vs8r.v vs4r.v vs2r.v vs1r.v vror.vx vror.vv vror.vi vrol.vx vrol.vv vrev8.v vl8re8.v vl8re64.v vl8re32.v vl8re16.v vl4re8.v vl4re64.v vl4re32.v vl4re16.v vl2re8.v vl2re64.v vl2re32.v vl2re16.v vl1re8.v vl1re64.v vl1re32.v vl1re16.v vgmul.vv vghsh.vv vfwmaccbf16.vv vfwmaccbf16.vf vfwcvtbf16.f.f.v vfncvtbf16.f.f.w vctz.v vcpop.v vcpop.m vclz.v vclmulh.vx vclmulh.vv vclmul.vx vclmul.vv vbrev8.v vbrev.v vandn.vx vandn.vv vaesz.vs vaeskf2.vi vaeskf1.vi vaesem.vv vaesem.vs vaesef.vv vaesef.vs vaesdm.vv vaesdm.vs vaesdf.vv vaesdf.vs unimp th.vmaqaus.vx th.vmaqau.vx th.vmaqau.vv th.vmaqasu.vx th.vmaqasu.vv th.vmaqa.vx th.vmaqa.vv th.tstnbz th.tst th.sync.s th.sync.is th.sync.i th.sync th.swib th.swia th.swd th.surw th.surh th.surd th.surb th.srw th.srriw th.srri th.srh th.srd th.srb th.shib th.shia th.sfence.vmas th.sdib th.sdia th.sdd th.sbib th.sbia th.revw th.rev th.mvnez th.mveqz th.mulsw th.mulsh th.muls th.mulaw th.mulah th.mula th.lwuib th.lwuia th.lwud th.lwib th.lwia th.lwd th.lurwu th.lurw th.lurhu th.lurh th.lurd th.lurbu th.lurb th.lrwu th.lrw th.lrhu th.lrh th.lrd th.lrbu th.lrb th.lhuib th.lhuia th.lhib th.lhia th.ldib th.ldia th.ldd th.lbuib th.lbuia th.lbib th.lbia th.l2cache.iall th.l2cache.ciall th.l2cache.call th.icache.iva th.icache.ipa th.icache.ialls th.icache.iall th.fsurw th.fsurd th.fsrw th.fsrd th.flurw th.flurd th.flrw th.flrd th.ff1 th.ff0 th.extu th.ext th.dcache.iva th.dcache.isw th.dcache.ipa th.dcache.iall th.dcache.cval1 th.dcache.cva th.dcache.csw th.dcache.cpal1 th.dcache.cpa th.dcache.civa th.dcache.cisw th.dcache.cipa th.dcache.ciall th.dcache.call th.addsl sw.rl sw.aq.rl ssrdp sspush sspopchk ssamoswap.w.rl ssamoswap.w.aq.rl ssamoswap.w.aq ssamoswap.w ssamoswap.d.rl ssamoswap.d.aq.rl ssamoswap.d.aq ssamoswap.d sh.rl sh.aq.rl sf.vqmaccus.4x8x4 sf.vqmaccus.2x8x2 sf.vqmaccu.4x8x4 sf.vqmaccu.2x8x2 sf.vqmaccsu.4x8x4 sf.vqmaccsu.2x8x2 sf.vqmacc.4x8x4 sf.vqmacc.2x8x2 sf.vfwmacc.4x4x4 sf.vfnrclip.xu.f.qf sf.vfnrclip.x.f.qf sf.vc.xvw sf.vc.xvv sf.vc.xv sf.vc.x sf.vc.vvw sf.vc.vvv sf.vc.vv sf.vc.v.xvw sf.vc.v.xvv sf.vc.v.xv sf.vc.v.x sf.vc.v.vvw sf.vc.v.vvv sf.vc.v.vv sf.vc.v.ivw sf.vc.v.ivv sf.vc.v.iv sf.vc.v.i sf.vc.v.fvw sf.vc.v.fvv sf.vc.v.fv sf.vc.ivw sf.vc.ivv sf.vc.iv sf.vc.i sf.vc.fvw sf.vc.fvv sf.vc.fv sf.cflush.d.l1 sf.cease sf.cdiscard.d.l1 sd.rl sd.aq.rl sb.rl sb.aq.rl qk.c.shsp qk.c.sh qk.c.sbsp qk.c.sb qk.c.lhusp qk.c.lhu qk.c.lbusp qk.c.lbu prefetch.w prefetch.r prefetch.i mop.rr.7 mop.rr.6 mop.rr.5 mop.rr.4 mop.rr.3 mop.rr.2 mop.rr.1 mop.rr.0 mop.r.9 mop.r.8 mop.r.7 mop.r.6 mop.r.5 mop.r.4 mop.r.31 mop.r.30 mop.r.3 mop.r.29 mop.r.28 mop.r.27 mop.r.26 mop.r.25 mop.r.24 mop.r.23 mop.r.22 mop.r.21 mop.r.20 mop.r.2 mop.r.19 mop.r.18 mop.r.17 mop.r.16 mop.r.15 mop.r.14 mop.r.13 mop.r.12 mop.r.11 mop.r.10 mop.r.1 mop.r.0 lw.aq.rl lw.aq lh.aq.rl lh.aq ld.aq.rl ld.aq lb.aq.rl lb.aq hsv.w hsv.h hsv.d hsv.b hlvx.wu hlvx.hu hlv.wu hlv.w hlv.hu hlv.h hlv.d hlv.bu hlv.b hinval.vvma hinval.gvma hfence.vvma hfence.gvma fcvt.s.bf16 fcvt.bf16.s dret cv.xor.sci.h cv.xor.sci.b cv.xor.sc.h cv.xor.sc.b cv.xor.h cv.xor.b cv.sw cv.suburnr cv.suburn cv.subunr cv.subun cv.subrotmj.div8 cv.subrotmj.div4 cv.subrotmj.div2 cv.subrotmj cv.subrnr cv.subrn cv.subnr cv.subn cv.sub.sci.h cv.sub.sci.b cv.sub.sc.h cv.sub.sc.b cv.sub.h cv.sub.div8 cv.sub.div4 cv.sub.div2 cv.sub.b cv.srl.sci.h cv.srl.sci.b cv.srl.sc.h cv.srl.sc.b cv.srl.h cv.srl.b cv.sra.sci.h cv.sra.sci.b cv.sra.sc.h cv.sra.sc.b cv.sra.h cv.sra.b cv.sll.sci.h cv.sll.sci.b cv.sll.sc.h cv.sll.sc.b cv.sll.h cv.sll.b cv.sletu cv.slet cv.shufflei3.sci.b cv.shufflei2.sci.b cv.shufflei1.sci.b cv.shufflei0.sci.b cv.shuffle2.h cv.shuffle2.b cv.shuffle.sci.h cv.shuffle.h cv.shuffle.b cv.sh cv.sdotusp.sci.h cv.sdotusp.sci.b cv.sdotusp.sc.h cv.sdotusp.sc.b cv.sdotusp.h cv.sdotusp.b cv.sdotup.sci.h cv.sdotup.sci.b cv.sdotup.sc.h cv.sdotup.sc.b cv.sdotup.h cv.sdotup.b cv.sdotsp.sci.h cv.sdotsp.sci.b cv.sdotsp.sc.h cv.sdotsp.sc.b cv.sdotsp.h cv.sdotsp.b cv.sb cv.ror cv.packlo.b cv.packhi.b cv.pack.h cv.pack cv.or.sci.h cv.or.sci.b cv.or.sc.h cv.or.sc.b cv.or.h cv.or.b cv.mulurn cv.mulun cv.mulsrn cv.mulsn cv.mulhhurn cv.mulhhun cv.mulhhsrn cv.mulhhsn cv.msu cv.minu.sci.h cv.minu.sci.b cv.minu.sc.h cv.minu.sc.b cv.minu.h cv.minu.b cv.minu cv.min.sci.h cv.min.sci.b cv.min.sc.h cv.min.sc.b cv.min.h cv.min.b cv.min cv.maxu.sci.h cv.maxu.sci.b cv.maxu.sc.h cv.maxu.sc.b cv.maxu.h cv.maxu.b cv.maxu cv.max.sci.h cv.max.sci.b cv.max.sc.h cv.max.sc.b cv.max.h cv.max.b cv.max cv.macurn cv.macun cv.macsrn cv.macsn cv.machhurn cv.machhun cv.machhsrn cv.machhsn cv.mac cv.lw cv.lhu cv.lh cv.lbu cv.lb cv.insertr cv.insert.h cv.insert.b cv.insert cv.fl1 cv.ff1 cv.extractur cv.extractu.h cv.extractu.b cv.extractu cv.extractr cv.extract.h cv.extract.b cv.extract cv.exthz cv.exths cv.extbz cv.extbs cv.elw cv.dotusp.sci.h cv.dotusp.sci.b cv.dotusp.sc.h cv.dotusp.sc.b cv.dotusp.h cv.dotusp.b cv.dotup.sci.h cv.dotup.sci.b cv.dotup.sc.h cv.dotup.sc.b cv.dotup.h cv.dotup.b cv.dotsp.sci.h cv.dotsp.sci.b cv.dotsp.sc.h cv.dotsp.sc.b cv.dotsp.h cv.dotsp.b cv.cplxmul.r.div8 cv.cplxmul.r.div4 cv.cplxmul.r.div2 cv.cplxmul.r cv.cplxmul.i.div8 cv.cplxmul.i.div4 cv.cplxmul.i.div2 cv.cplxmul.i cv.cplxconj cv.cnt cv.cmpne.sci.h cv.cmpne.sci.b cv.cmpne.sc.h cv.cmpne.sc.b cv.cmpne.h cv.cmpne.b cv.cmpltu.sci.h cv.cmpltu.sci.b cv.cmpltu.sc.h cv.cmpltu.sc.b cv.cmpltu.h cv.cmpltu.b cv.cmplt.sci.h cv.cmplt.sci.b cv.cmplt.sc.h cv.cmplt.sc.b cv.cmplt.h cv.cmplt.b cv.cmpleu.sci.h cv.cmpleu.sci.b cv.cmpleu.sc.h cv.cmpleu.sc.b cv.cmpleu.h cv.cmpleu.b cv.cmple.sci.h cv.cmple.sci.b cv.cmple.sc.h cv.cmple.sc.b cv.cmple.h cv.cmple.b cv.cmpgtu.sci.h cv.cmpgtu.sci.b cv.cmpgtu.sc.h cv.cmpgtu.sc.b cv.cmpgtu.h cv.cmpgtu.b cv.cmpgt.sci.h cv.cmpgt.sci.b cv.cmpgt.sc.h cv.cmpgt.sc.b cv.cmpgt.h cv.cmpgt.b cv.cmpgeu.sci.h cv.cmpgeu.sci.b cv.cmpgeu.sc.h cv.cmpgeu.sc.b cv.cmpgeu.h cv.cmpgeu.b cv.cmpge.sci.h cv.cmpge.sci.b cv.cmpge.sc.h cv.cmpge.sc.b cv.cmpge.h cv.cmpge.b cv.cmpeq.sci.h cv.cmpeq.sci.b cv.cmpeq.sc.h cv.cmpeq.sc.b cv.cmpeq.h cv.cmpeq.b cv.clipur cv.clipu cv.clipr cv.clip cv.clb cv.bsetr cv.bset cv.bneimm cv.bitrev cv.beqimm cv.bclrr cv.bclr cv.avgu.sci.h cv.avgu.sci.b cv.avgu.sc.h cv.avgu.sc.b cv.avgu.h cv.avgu.b cv.avg.sci.h cv.avg.sci.b cv.avg.sc.h cv.avg.sc.b cv.avg.h cv.avg.b cv.and.sci.h cv.and.sci.b cv.and.sc.h cv.and.sc.b cv.and.h cv.and.b cv.addurnr cv.addurn cv.addunr cv.addun cv.addrnr cv.addrn cv.addnr cv.addn cv.add.sci.h cv.add.sci.b cv.add.sc.h cv.add.sc.b cv.add.h cv.add.div8 cv.add.div4 cv.add.div2 cv.add.b cv.abs.h cv.abs.b cv.abs cm.push cm.popretz cm.popret cm.pop cm.mvsa01 cm.mva01s cm.jt cm.jalt cbo.zero cbo.inval cbo.flush cbo.clean c.unimp c.sspush c.sspopchk c.srli64 c.srai64 c.slli64 c.mop.9 c.mop.7 c.mop.5 c.mop.3 c.mop.15 c.mop.13 c.mop.11 c.mop.1 amocas.w.rl amocas.w.aq.rl amocas.w.aq amocas.w amocas.q.rl amocas.q.aq.rl amocas.q.aq amocas.q amocas.h.rl amocas.h.aq.rl amocas.h.aq amocas.h amocas.d.rl amocas.d.rl amocas.d.aq.rl amocas.d.aq.rl amocas.d.aq amocas.d.aq amocas.d amocas.d amocas.b.rl amocas.b.aq.rl amocas.b.aq amocas.b
