Board: ZCU111
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 15 seconds. 0:01:15

Entering step: 0


Info: This step started at: 2018-02-07 09:12:59

Entering step: 1


Info: This step started at: 2018-02-07 09:12:59

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  1%    0MB   0.5MB/s  ??:?? ETA  4%    1MB   0.8MB/s  ??:?? ETA  7%    2MB   1.0MB/s  ??:?? ETA  9%    3MB   1.1MB/s  ??:?? ETA 12%    4MB   1.2MB/s  00:24 ETA 14%    4MB   1.2MB/s  00:22 ETA 14%    4MB   1.0MB/s  00:28 ETA 17%    5MB   1.0MB/s  00:26 ETA 20%    6MB   1.1MB/s  00:24 ETA 22%    7MB   1.1MB/s  00:22 ETA 25%    8MB   1.2MB/s  00:21 ETA 27%    9MB   1.2MB/s  00:19 ETA 28%    9MB   1.0MB/s  00:22 ETA 30%   10MB   1.1MB/s  00:21 ETA 33%   10MB   1.1MB/s  00:19 ETA 35%   11MB   1.1MB/s  00:18 ETA 38%   12MB   1.2MB/s  00:17 ETA 40%   13MB   1.2MB/s  00:16 ETA 43%   14MB   1.2MB/s  00:15 ETA 46%   15MB   1.2MB/s  00:14 ETA 48%   16MB   1.2MB/s  00:13 ETA 51%   16MB   1.3MB/s  00:12 ETA 53%   17MB   1.3MB/s  00:11 ETA 56%   18MB   1.3MB/s  00:11 ETA 59%   19MB   1.3MB/s  00:10 ETA 61%   20MB   1.3MB/s  00:09 ETA 64%   21MB   1.3MB/s  00:08 ETA 66%   21MB   1.3MB/s  00:08 ETA 69%   22MB   1.3MB/s  00:07 ETA 71%   23MB   1.4MB/s  00:06 ETA 74%   24MB   1.4MB/s  00:06 ETA 77%   25MB   1.4MB/s  00:05 ETA 79%   26MB   1.4MB/s  00:04 ETA 82%   27MB   1.4MB/s  00:04 ETA 84%   27MB   1.4MB/s  00:03 ETA 87%   28MB   1.4MB/s  00:02 ETA 90%   29MB   1.4MB/s  00:02 ETA 92%   30MB   1.4MB/s  00:01 ETA 95%   31MB   1.4MB/s  00:01 ETA 97%   32MB   1.4MB/s  00:00 ETA100%   32MB   1.4MB/s  00:22    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/ipi_app.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf
	section, .text: 0x00000000 - 0x0001f0cb
	section, .init: 0x0001f100 - 0x0001f133
	section, .fini: 0x0001f140 - 0x0001f173
	section, .note.gnu.build-id: 0x0001f174 - 0x0001f197
	section, .rodata: 0x0001f198 - 0x00023577
	section, .rodata1: 0x00023578 - 0x0002357f
	section, .sdata2: 0x00023580 - 0x0002357f
	section, .sbss2: 0x00023580 - 0x0002357f
	section, .data: 0x00023580 - 0x000259b7
	section, .data1: 0x000259b8 - 0x000259bf
	section, .ctors: 0x000259c0 - 0x000259bf
	section, .dtors: 0x000259c0 - 0x000259bf
	section, .eh_frame: 0x000259c0 - 0x000259c3
	section, .mmu_tbl0: 0x00026000 - 0x0002600f
	section, .mmu_tbl1: 0x00027000 - 0x00028fff
	section, .mmu_tbl2: 0x00029000 - 0x0002cfff
	section, .preinit_array: 0x0002d000 - 0x0002cfff
	section, .init_array: 0x0002d000 - 0x0002d007
	section, .fini_array: 0x0002d008 - 0x0002d047
	section, .sdata: 0x0002d048 - 0x0002d07f
	section, .sbss: 0x0002d080 - 0x0002d07f
	section, .tdata: 0x0002d080 - 0x0002d07f
	section, .tbss: 0x0002d080 - 0x0002d07f
	section, .bss: 0x0002d080 - 0x0003263f
	section, .heap: 0x00032640 - 0x0003463f
	section, .stack: 0x00034640 - 0x0003763f
  0%    0MB   0.0MB/s  ??:?? ETA 53%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
**   Zynq UltraScale+ MB ZCU111 Evaluation Kit IPI Test  **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-07 09:13:46
Writing: '33'
3

*************************************************************
** ZCU102 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU102 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU102 USER Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from USER Si570

ReadBuffer[00] = 0xA0
ReadBuffer[01] = 0x42
ReadBuffer[02] = 0xF4
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x7B
ReadBuffer[05] = 0x18
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU102 USER Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU102 MGT Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from MGT Si570

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0xC2
ReadBuffer[02] = 0xBC
ReadBuffer[03] = 0x4D
ReadBuffer[04] = 0x87
ReadBuffer[05] = 0x51
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU102 MGT Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU102 Si5328 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from Si5328

Entering step: 3


Info: This step started at: 2018-02-07 09:13:51
Writing: '99'

Entering step: 4


Info: This step started at: 2018-02-07 09:14:06
Writing: 'AA'

Entering step: 5


Info: This step started at: 2018-02-07 09:14:11
Writing: 'CC'

Entering step: 6


Info: This step started at: 2018-02-07 09:14:12
Writing: 'DD'

Entering step: 7


Info: This step started at: 2018-02-07 09:14:17
Writing: 'GG'

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 8 - "(.*)All\s+Tests\s+Complete:\s+IIC\s+PASSED"

Error: Could not find regular expression in step 0 of test 8 - "(.*)###\s+PL\s+DDR4\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 8 - "(.*)###\s+PL\s+BRAM\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 8 - "(.*)Clocking\s+Test\s+Passed"

Error: Could not find regular expression in step 0 of test 8 - "(.*)PMOD\s+Test\s+passed"

Error: Could not find regular expression in step 0 of test 8 - "(.*)System\s+Monitor\s+Example\s+passed!"

Error: Could not find regular expression in step 0 of test 8 - "(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail
Info: Result for step 6: Fail
Info: Result for step 7: Fail

Info: The test took 0 hours, 01 minutes, and 24 seconds. 0:01:24

Info: MIG PS DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 43 seconds. 0:00:43

Entering step: 0


Info: This step started at: 2018-02-07 09:15:44

Entering step: 1


Info: This step started at: 2018-02-07 09:15:44

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

after 1000

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

after 1000

dow {C:/zcu111_bit/tests/ZCU111/../elf/zynq_mp_dram_test.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf
	section, .text: 0xfffc0000 - 0xfffdc4cf
	section, .boot: 0xffff0000 - 0xffff0b87
	section, .init: 0xffff0bc0 - 0xffff0bf3
	section, .fini: 0xffff0c00 - 0xffff0c33
	section, .note.gnu.build-id: 0xfffdc4d0 - 0xfffdc4f3
	section, .rodata: 0xfffdc4f8 - 0xfffdee1f
	section, .rodata1: 0xfffdee20 - 0xfffdee3f
	section, .sdata2: 0xfffdee40 - 0xfffdee3f
	section, .sbss2: 0xfffdee40 - 0xfffdee3f
	section, .data: 0xfffdee40 - 0xfffe09f7
	section, .data1: 0xfffe09f8 - 0xfffe09ff
	section, .ctors: 0xfffe0a00 - 0xfffe09ff
	section, .dtors: 0xfffe0a00 - 0xfffe09ff
	section, .eh_frame: 0xfffe0a00 - 0xfffe0a03
	section, .mmu_tbl0: 0xfffe1000 - 0xfffe100f
	section, .mmu_tbl1: 0xfffe2000 - 0xfffe3fff
	section, .mmu_tbl2: 0xfffe4000 - 0xfffe7fff
	section, .preinit_array: 0xfffe8000 - 0xfffe7fff
	section, .init_array: 0xfffe8000 - 0xfffe8007
	section, .fini_array: 0xfffe8008 - 0xfffe8047
	section, .sdata: 0xfffe8048 - 0xfffe807f
	section, .sbss: 0xfffe8080 - 0xfffe807f
	section, .tdata: 0xfffe8080 - 0xfffe807f
	section, .tbss: 0xfffe8080 - 0xfffe807f
	section, .bss: 0xfffe8080 - 0xfffe963f
	section, .heap: 0xffff0c34 - 0xffff2c3f
	section, .stack: 0xffff2c40 - 0xffff5c3f
  0%    0MB   0.0MB/s  ??:?? ETA 39%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.1MB/s  00:02    
Setting PC to Program Start Address 0xffff0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53) 
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 64,   D-cache is enable,   Verbose Mode is OFF

 Enter 'h' to print help menu
 Enter Test Option: 

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-07 09:16:05
Writing: '2\n'
2
Starting Memory Test '2' - Testing 64MB length from address 0x0...
---------+--------+------------------------------------------------+-----------
  TEST   | ERROR  |          PER-BYTE-LANE ERROR COUNT             |  TIME
         | COUNT  | LANES [ #0,  #1,  #2,  #3,  #4,  #5,  #6,  #7] |  (sec)
---------+--------+------------------------------------------------+-----------
MT0(1: 0)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.33838
---------+--------+------------------------------------------------+-----------
MTS(1: 1)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 2)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 3)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 4)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 5)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 6)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 7)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 8)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTP(1: 9)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTP(1:10)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTL(1:11)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:12)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:13)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:14)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------

memtest_all: PASSED
error_counter = 0x0000000000000000

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 41 seconds. 0:00:41

Info: MIG PL DDR4 test started...

Info: The test will take 0 hours, 04 minutes, and 12 seconds. 0:04:12

Entering step: 0


Info: This step started at: 2018-02-07 09:16:31

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_mig_pl_ddr4.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 305.500 ; gain = 2.148
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices] 1]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.bit} [lindex [get_hw_devices] 0]
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 09:17:03 2018...

Error: Could not find regular expression in step 0 of test 10 - "(.*)INFO:\s+\[Labtools\s+27\-3164\]\s+End\s+of\s+startup\s+status:\s+HIGH"

Entering step: 1


Info: This step started at: 2018-02-07 09:17:23

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_mig_pl_ddr4_status.tcl}
# set TEST_DELAY 120
# disconnect_hw_server -quiet
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# set_property PROBES.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.ltx} [lindex [get_hw_devices] 0]
# puts "\n    10 second delay for UltraScale MIG calibration\n"

    10 second delay for UltraScale MIG calibration

# after 10000
# refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

WARNING: [Labtoolstcl 44-169] No matching hw_vios were found.
# refresh_hw_vio [get_hw_vios hw_vio_*]
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 09:17:52 2018...

Error: Could not find regular expression in step 1 of test 10 - "(.*)Info:VIO\s+Core\s+Read\s+LED\s+Data\s+Pass\s+1:_________[b9]_________"

Entering step: 2


Info: This step started at: 2018-02-07 09:18:12

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000

Stopping all tests...

Error: Step 2 timed out in test number 10

Info: Result for step 0: Fail
Info: Result for step 1: Fail
Info: Result for step 2: Pass
Info: The test took 0 hours, 01 minutes, and 56 seconds. 0:01:56

Info: MIG PL DDR4 test started...

Info: The test will take 0 hours, 04 minutes, and 12 seconds. 0:04:12

Entering step: 0


Info: This step started at: 2018-02-07 09:18:29

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_mig_pl_ddr4.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 305.832 ; gain = 2.277
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices] 1]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_mig_pl_ddr4.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 882.605 ; gain = 1.266
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server
# close_hw
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 09:19:19 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-07 09:19:20

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_mig_pl_ddr4_status.tcl}
# set TEST_DELAY 120
# disconnect_hw_server -quiet
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
# set_property PROBES.FILE {[pwd]/../bitstream/zcu111_mig_pl_ddr4.ltx} [lindex [get_hw_devices] 0]
# puts "\n    10 second delay for UltraScale MIG calibration\n"

    10 second delay for UltraScale MIG calibration

# after 10000
# refresh_hw_device [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

# refresh_hw_vio [get_hw_vios hw_vio_*]
# puts "\n    Reading LED Status Before Resetting\n"

    Reading LED Status Before Resetting

# set leds [get_property INPUT_VALUE [get_hw_probes -filter {NAME =~ */led || NAME =~ */out}]]
# if {${leds} == "9" || ${leds} == "b"} {
#     set pass_1 true
# } else {
#     set pass_1 false
# }
# puts "\n    Info:VIO Core Read LED Data Pass 1:_________${leds}_________\n"

    Info:VIO Core Read LED Data Pass 1:_________1_________

# puts "\n    Reset the design\n"

    Reset the design

# set_property OUTPUT_VALUE 1 [get_hw_probes u_led_display_driver/reset_in -of_objects [get_hw_vios hw_vio_*]]
# commit_hw_vio [get_hw_probes {u_led_display_driver/reset_in} -of_objects [get_hw_vios hw_vio_*]]
# after 5000
# set_property OUTPUT_VALUE 0 [get_hw_probes u_led_display_driver/reset_in -of_objects [get_hw_vios hw_vio_*]]
# commit_hw_vio [get_hw_probes {u_led_display_driver/reset_in} -of_objects [get_hw_vios hw_vio_*]]
# puts "\n    Waiting $TEST_DELAY seconds for test to run\n"

    Waiting 120 seconds for test to run

# after [expr $TEST_DELAY * 1000]
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

# refresh_hw_vio [get_hw_vios hw_vio_*]
# puts "\n    Reading LED Status"

    Reading LED Status
# set leds [get_property INPUT_VALUE [get_hw_probes -filter {NAME =~ */led || NAME =~ */out}]]
# if {${leds} == "9" || ${leds} == "b"} {
#     set pass_2 true
# } else {
#     set pass_2 false
# }
# puts "\nInfo:VIO Core Read LED Data Pass 2:_________${leds}_________\n"

Info:VIO Core Read LED Data Pass 2:_________3_________

# if {$pass_1 == true && $pass_2 == true} {
#     puts "\n[lindex $argv 1] TEST PASSED\n"
# } else  {
#     puts "\n[lindex $argv 1] TEST FAILED\n"
# }

 TEST FAILED

# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 09:21:54 2018...
step finished 

Error: Could not find regular expression in step 1 of test 10 - "(.*)Info:VIO\s+Core\s+Read\s+LED\s+Data\s+Pass\s+1:_________[b9]_________"

Error: Could not find regular expression in step 1 of test 10 - "(.*)Info:VIO\s+Core\s+Read\s+LED\s+Data\s+Pass\s+2:_________[b9]_________"

Error: Could not find regular expression in step 1 of test 10 - "(.*)^\s+TEST\s+PASSED"

Entering step: 2


Info: This step started at: 2018-02-07 09:21:55

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 09:22:12 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Fail
Info: Result for step 2: Pass

Info: The test took 0 hours, 03 minutes, and 42 seconds. 0:03:42
