EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# LPC1785FBD208_551QFP50-RESCUE-display
#
DEF LPC1785FBD208_551QFP50-RESCUE-display U 0 40 Y Y 4 L N
F0 "U" 171 1882 45 H V L BNN
F1 "LPC1785FBD208_551QFP50-RESCUE-display" 119 -2161 45 H V L BNN
F2 "usevolt:QFP208" 30 150 20 H I C CNN
F3 "http://www.nxp.com/documents/data_sheet/LPC178X_7X.pdf" 171 1882 60 H I C CNN
F4 "568-7573-ND" 571 2282 60 H I C CNN "1st Source Part Number"
F5 "Digi-Key" 471 2182 60 H I C CNN "1st Source"
F6 "LPC1785FBD208,551" 371 2082 60 H I C CNN "Manufacturer Part Number"
F7 "NXP" 271 1982 60 H I C CNN "Manufacturer"
$FPLIST
 *QFP50P3000X3000X160-208N*
$ENDFPLIST
DRAW
P 2 1 0 0 -1000 -2000 1900 -2000 N
P 2 1 0 0 -1000 1800 -1000 -2000 N
P 2 1 0 0 1900 -2000 1900 1800 N
P 2 1 0 0 1900 1800 -1000 1800 N
P 2 2 0 0 -1000 -1900 3300 -1900 N
P 2 2 0 0 -1000 1600 -1000 -1900 N
P 2 2 0 0 3300 -1900 3300 1600 N
P 2 2 0 0 3300 1600 -1000 1600 N
P 2 3 0 0 -800 -1800 3000 -1800 N
P 2 3 0 0 -800 1500 -800 -1800 N
P 2 3 0 0 3000 -1800 3000 1500 N
P 2 3 0 0 3000 1500 -800 1500 N
P 2 4 0 0 -900 -1600 2900 -1600 N
P 2 4 0 0 -900 1800 -900 -1600 N
P 2 4 0 0 2900 -1600 2900 1800 N
P 2 4 0 0 2900 1800 -900 1800 N
X P3[12]/EMC_D[12] 1 -1100 -400 100 R 40 40 1 1 B
X JTAG_TDO/(SWO) 2 2000 1600 100 L 40 40 1 1 O
X P3[3]/EMC_D[3] 3 -1100 -500 100 R 40 40 1 1 B
X JTAG_TDI 4 -1100 900 100 R 40 40 1 1 I
X P3[28]/EMC_D[28]/PWM1[5]/T1_CAP1 5 -1100 -700 100 R 40 40 1 1 B
X JTAG_TMS/(SWDIO) 6 -1100 800 100 R 40 40 1 1 I
X P3[13]/EMC_D[13] 7 -1100 -900 100 R 40 40 1 1 B
X P5[0]/EMC_A[24]/SSP2_MOSI/T2_MAT2 9 2000 -1000 100 L 40 40 1 1 B
X VDDA 20 -1100 1600 100 R 40 40 1 1 W
X P5[1]/EMC_A[25]/SSP2_MISO/T2_MAT3 30 2000 -1100 100 L 40 40 1 1 B
X P1[31]/USB_OVRCR2_N/SSP1_SCK/ADC0_IN[5]/I2C0_SCL 40 2000 400 100 L 40 40 1 1 B
X P0[27]/I2C0_SDA/USB_SDA1 50 2000 -600 100 L 40 40 1 1 B
X P3[29]/EMC_D[29]/PWM1[6]/T1_MAT0 11 -1100 -1400 100 R 40 40 1 1 B
X P3[14]/EMC_D[14] 21 -1100 -1000 100 R 40 40 1 1 B
X P2[30]/EMC_DQM2/I2C2_SDA/T3_MAT2 31 2000 1000 100 L 40 40 1 1 B
X P0[12]/USB_PPWR2_N/SSP1_MISO/ADC0_IN[6] 41 2000 -200 100 L 40 40 1 1 B
X P0[31]/USB_D+2 51 2000 -700 100 L 40 40 1 1 B
X P0[26]/ADC0_IN[3]/DAC_OUT/U3_RXD 12 2000 -100 100 L 40 40 1 1 B
X VSSA 22 -1100 0 100 R 40 40 1 1 P
X VSSREG 32 -1100 100 100 R 40 40 1 1 P
X P1[30]/USB_PWRD2/USB_VBUS/ADC0_IN[4]/I2C0_SDA 42 2000 300 100 L 40 40 1 1 B
X USB_D-2 52 -1100 300 100 R 40 40 1 1 B
X P3[4]/EMC_D[4] 13 -1100 -1200 100 R 40 40 1 1 B
X P3[6]/EMC_D[6] 23 -1100 -1300 100 R 40 40 1 1 B
X VSS 33 -1100 -100 100 R 40 40 1 1 P
X P2[29]/EMC_DQM1 43 2000 800 100 L 40 40 1 1 B
X P2[24]/EMC_CKE0 53 2000 1100 100 L 40 40 1 1 B
X P0[25]/ADC0_IN[2]/I2S_RX_SDA/U3_TXD 14 2000 100 100 L 40 40 1 1 B
X VREFP 24 -1100 1100 100 R 40 40 1 1 B
X P2[25]/EMC_CKE1 54 2000 900 100 L 40 40 1 1 B
X VDD(3V3)_2 15 -1100 1500 100 R 40 40 1 1 W
X P3[31]/EMC_D[31]/R/T1_MAT2 25 -1100 -1700 100 R 40 40 1 1 B
X P0[13]/USB_UP_LED2/SSP1_MOSI/ADC0_IN[7] 45 2000 -400 100 L 40 40 1 1 B
X P3[26]/EMC_D[26]/PWM1[3]/T0_MAT1/STCLK 55 -1100 -1600 100 R 40 40 1 1 B
X P0[24]/ADC0_IN[1]/I2S_RX_WS/T3_CAP1 16 2000 -300 100 L 40 40 1 1 B
X VDD(REG)(3V3) 26 -1100 1300 100 R 40 40 1 1 W
X P3[25]/EMC_D[25]/PWM1[2]/T0_MAT0 56 -1100 -1800 100 R 40 40 1 1 B
X P3[5]/EMC_D[5] 17 -1100 -600 100 R 40 40 1 1 B
X P3[7]/EMC_D[7] 27 -1100 -1100 100 R 40 40 1 1 B
X P2[27]/EMC_CKE3/SSP0_MOSI/T3_MAT1 47 2000 1300 100 L 40 40 1 1 B
X P2[26]/EMC_CKE2/SSP0_MISO/T3_MAT0 57 2000 600 100 L 40 40 1 1 B
X P0[23]/ADC0_IN[0]/I2S_RX_SCK/T3_CAP0 18 2000 -500 100 L 40 40 1 1 B
X P3[15]/EMC_D[15] 28 -1100 -1500 100 R 40 40 1 1 B
X P0[28]/I2C0_SCL/USB_SCL1 48 2000 0 100 L 40 40 1 1 B
X P3[24]/EMC_D[24]/PWM1[1]/T0_CAP1 58 -1100 -1900 100 R 40 40 1 1 B
X P3[30]/EMC_D[30]/U1_RTS/T1_MAT1 19 -1100 -800 100 R 40 40 1 1 B
X P2[31]/EMC_DQM3/I2C2_SCL/T3_MAT3 39 2000 1400 100 L 40 40 1 1 B
X P2[28]/EMC_DQM0 49 2000 1200 100 L 40 40 1 1 B
X P2[18]/EMC_CLK[0] 59 2000 700 100 L 40 40 1 1 B
X VDD(3V3) 198 -1100 1400 100 R 40 40 1 1 W
X JTAG_~TRST~ 8 -1100 500 100 R 40 40 2 1 I
X JTAG_TCK/(SWDCLK) 10 -1100 400 100 R 40 40 2 1 I
X VDD(3V3)_3 60 -1100 1400 100 R 40 40 2 1 W
X P1[20]/USB_TX_DP1/PWM1[2]/QEI_PHA/MC_FB0/SSP0_SCK/LCD_VD[6]/LCD_VD[10] 70 -1100 -1600 100 R 40 40 2 1 B
X P1[25]/~USB_LS1~/~USB_HSTEN1~/T1_MAT1/MC_1A/CLKOUT/LCD_VD[11]/LCD_VD[15] 80 -1100 -800 100 R 40 40 2 1 B
X P1[28]/USB_SCL1/PWM1_CAP0/T0_MAT0/MC_2A/SSP0_SSEL/LCD_VD[14]/LCD_VD[22] 90 -1100 -1700 100 R 40 40 2 1 B
X P0[29]/USB_D+1/~EINT0 61 -1100 0 100 R 40 40 2 1 B
X VDD(3V3)_2 71 -1100 1500 100 R 40 40 2 1 W
X P2[21]/~EMC_DYCS1 81 3400 1100 100 L 40 40 2 1 B
X P2[14]/~EMC_CS2~/I2C1_SDA/T2_CAP0 91 3400 600 100 L 40 40 2 1 B
X P0[30]/USB_D-1/~EINT1 62 -1100 -400 100 R 40 40 2 1 B
X P1[21]/USB_TX_DM1/PWM1[3]/SSP0_SSEL/~MC_ABORT~/R/LCD_VD[7]/LCD_VD[11] 72 -1100 -900 100 R 40 40 2 1 B
X P1[26]/~USB_SSPND1~/PWM1[6]/T0_CAP0/MC_1B/SSP1_SSEL/LCD_VD[12]/LCD_VD[20] 82 -1100 -700 100 R 40 40 2 1 B
X P1[29]/USB_SDA1/PWM1_CAP1/T0_MAT1/MC_2B/U4_TXD/LCD_VD[15]/LCD_VD[23] 92 -1100 -1800 100 R 40 40 2 1 B
X VSS_2 63 -1100 1000 100 R 40 40 2 1 P
X P2[20]/~EMC_DYCS0 73 3400 1200 100 L 40 40 2 1 B
X P4[2]/EMC_A[2] 83 3400 -1700 100 L 40 40 2 1 B
X VSS 93 -1100 800 100 R 40 40 2 1 P
X P2[23]/~EMC_DYCS3~/SSP0_SSEL/T3_CAP1 64 3400 1300 100 L 40 40 2 1 B
X P1[22]/USB_RCV1/USB_PWRD1/T1_MAT0/MC_0B/SSP1_MOSI/LCD_VD[8]/LCD_VD[12] 74 -1100 -1000 100 R 40 40 2 1 B
X VSSREG 84 -1100 700 100 R 40 40 2 1 P
X P0[0]/CAN_RD1/U3_TXD/I2C1_SDA/U0_TXD 94 -1100 100 100 R 40 40 2 1 B
X P3[23]/EMC_D[23]/PWM1_CAP0/T0_CAP0 65 3400 -300 100 L 40 40 2 1 B
X P4[0]/EMC_A[0] 75 3400 -1600 100 L 40 40 2 1 B
X P2[22]/~EMC_DYCS2~/SSP0_SCK/T3_CAP0 85 3400 800 100 L 40 40 2 1 B
X P2[17]/~EMC_RAS 95 3400 500 100 L 40 40 2 1 B
X P1[18]/USB_UP_LED1/PWM1[1]/T1_CAP0/R/SSP1_MISO 66 -1100 -1400 100 R 40 40 2 1 B
X P1[23]/USB_RX_DP1/PWM1[4]/QEI_PHB/MC_FB1/SSP0_MISO/LCD_VD[9]/LCD_VD[13] 76 -1100 -1100 100 R 40 40 2 1 B
X P0[1]/CAN_TD1/U3_RXD/I2C1_SCL/U0_RXD 96 -1100 -100 100 R 40 40 2 1 B
X P2[19]/EMC_CLK[1] 67 3400 900 100 L 40 40 2 1 B
X VSS_3 77 -1100 900 100 R 40 40 2 1 P
X P2[16]/~EMC_CAS~ 87 3400 700 100 L 40 40 2 1 B
X P4[3]/EMC_A[3] 97 3400 -1300 100 L 40 40 2 1 B
X VBAT 38 -1100 1200 100 R 40 40 2 1 W
X P1[19]/~USB_TX_E1~/~USB_PPWR1~/T1_CAP1_MC_0A/SSP1_SCK/U2_OE 68 -1100 -1200 100 R 40 40 2 1 B
X P1[24]/USB_RX_DM1/PWM1[5]/QEI_IDX/MC_FB2/SSP0_MOSI/LCD_VD[10]/LCD_VD[14] 78 -1100 -1500 100 R 40 40 2 1 B
X P1[27]/~USB_INT1~/~USB_OVRCR1~/T0_CAP1/CLKOUT/R/LCD_VD[13]/LCD_VD[21] 88 -1100 -1300 100 R 40 40 2 1 B
X P0[10]/U2_TXD/I2C2_SDA/T3_MAT0 98 -1100 -300 100 R 40 40 2 1 B
X ~RSTOUT 29 3400 1500 100 L 40 40 2 1 O
X P0[14]/~USB_HSTEN2~/SSP1_SSEL/USB_CONNECT2 69 -1100 -200 100 R 40 40 2 1 B
X P4[1]/EMC_A[1] 79 3400 -1800 100 L 40 40 2 1 B
X P2[15]/~EMC_CS3~/I2C1_SCL/T2_CAP1 99 3400 400 100 L 40 40 2 1 B
X P0[11]/U2_RXD/I2C2_SCL/T3_MAT1 100 -1100 -500 100 R 40 40 2 1 B
X P4[16]/EMC_A[16] 101 3400 -1100 100 L 40 40 2 1 B
X VDD(3V3) 181 -1100 1300 100 R 40 40 2 1 W
X P2[13]/~EINT3~/SD_DAT[3]/I2S_TX_SDA/R/LCD_VD[5]/LCD_VD[9]/LCD_VD[19] 102 3400 300 100 L 40 40 2 1 B
X P4[4]/EMC_A[4] 103 3400 -1000 100 L 40 40 2 1 B
X P4[17]/EMC_A[17] 104 3400 -1200 100 L 40 40 2 1 B
X P4[18]/EMC_A[18] 105 3400 -1500 100 L 40 40 2 1 B
X P2[12]/~EINT2~/SD_DAT[2]/I2S_TX_WS/LCD_VD[4]/LCD_VD[3]/LCD_VD[8]/LCD_VD[18] 106 3400 1000 100 L 40 40 2 1 B
X P4[5]/EMC_A[5] 107 3400 -1400 100 L 40 40 2 1 B
X RTCX1 34 -900 0 100 R 40 40 3 1 I
X ~RESET 35 -900 -100 100 R 40 40 3 1 I
X RTCX2 36 -900 100 100 R 40 40 3 1 O
X VDD(REG)(3V3) 86 -900 1400 100 R 40 40 3 1 W
X VDD(3V3)_2 89 -900 1300 100 R 40 40 3 1 W
X P2[10]/~EINT0~/NMI 110 3100 900 100 L 40 40 3 1 B
X P0[20]/U1_DTR/SD_CMD/I2C1_SCL 120 -900 -400 100 R 40 40 3 1 B
X P0[16]/U1_RXD/SSP0_SSEL/SPIFI_IO3 130 -900 -900 100 R 40 40 3 1 B
X P2[5]/PWM1[6]/U1_DTR/T2_MAT0/R/TRACEDATA[0]/R/LCD_LP 140 3100 800 100 L 40 40 3 1 B
X P2[2]/PWM1[3]/U1_CTS/T2_MAT3/R/TRACEDATA[3]/R/LCD_DCLK 150 3100 1300 100 L 40 40 3 1 B
X P4[19]/EMC_A[19] 111 3100 -200 100 L 40 40 3 1 B
X P4[7]/EMC_A[7] 121 3100 -300 100 L 40 40 3 1 B
X P4[9]/EMC_A[9] 131 3100 -1000 100 L 40 40 3 1 B
X P5[3]/R/U4_RXD/I2C0_SCL 141 3100 -1600 100 L 40 40 3 1 B
X P3[18]/EMC_D[18]/PWM0[3]/U1_CTS 151 -900 -1400 100 R 40 40 3 1 B
X VDD(3V3)_3 112 -900 1200 100 R 40 40 3 1 W
X P0[19]/U1_DSR/SD_CLK/I1C1_SDA 122 -900 -800 100 R 40 40 3 1 B
X P2[9]/USB_CONNECT1/U2_RXD/U4_RXD/ENET_MDIO/R/LCD_VD[3]/LCD_VD[7] 132 3100 1400 100 L 40 40 3 1 B
X P2[4]/PWM1[5]/U1_DSR/T2_MAT1/R/TRACEDATA[1]/R/LCD_ENAB_M 142 3100 700 100 L 40 40 3 1 B
X P2[1]/PWM1[2]/U1_RXD/R/LCD_LE 152 3100 400 100 L 40 40 3 1 B
X P4[6]/EMC_A[6] 113 3100 -400 100 L 40 40 3 1 B
X P4[22]/EMC_A[22]/U2_TXD/SSP1_MISO 123 3100 -700 100 L 40 40 3 1 B
X VSS_4 133 -900 600 100 R 40 40 3 1 P
X P3[17]/EMC_D[17]/PWM0[2]/U1_RXD 143 -900 -1300 100 R 40 40 3 1 B
X P1[7]/ENET_COL/SD_DAT[1]/PWM0[5] 153 -900 -1700 100 R 40 40 3 1 B
X VSS_3 114 -900 700 100 R 40 40 3 1 P
X P0[18]/U1_DCD/SSP0_MOSI/SPIFI_IO0 124 -900 -500 100 R 40 40 3 1 B
X P2[8]/CAN_TD2/U2_TXD/U1_CTS/ENET_MDC/R/LCD_VD[2]/LCD_VD[6] 134 3100 1200 100 L 40 40 3 1 B
X P2[3]/PWM1[4]/U1_DCD/T2_MAT2/R/TRACEDATA[2]/R/LCD_FP 144 3100 1000 100 L 40 40 3 1 B
X P4[21]/EMC_A[21]/I2C2_SCL/SSP1_SSEL 115 3100 -600 100 L 40 40 3 1 B
X VDD(3V3) 125 -900 1100 100 R 40 40 3 1 W
X P4[10]/EMC_A[10] 135 3100 -1200 100 L 40 40 3 1 B
X P4[11]/EMC_A[11] 145 3100 -1100 100 L 40 40 3 1 B
X P0[22]/U1_RTS/SD_DAT[0]/U4_TXD/CAN_TD1/SPIFI_CLK 116 -900 -300 100 R 40 40 3 1 B
X P0[17]/U1_CTS/SSP0_MISO/SPIFI_IO1 126 -900 -700 100 R 40 40 3 1 B
X P2[7]/CAN_RD2/U1_RTS/R/SPIFI_CS/LCD_VD[1]/LCD_VD[5] 136 3100 600 100 L 40 40 3 1 B
X P5[2]/R/T3_MAT2/R/I2C0_SDA 117 3100 -1500 100 L 40 40 3 1 B
X P4[8]/EMC_A[8] 127 3100 -1300 100 L 40 40 3 1 B
X P3[16]/EMC_D[16]/PWM0[1]/U1_TXD 137 -900 -1200 100 R 40 40 3 1 B
X P1[13]/ENET_RX_DV 147 -900 -1600 100 R 40 40 3 1 B
X P2[11]/~EINT1~/SD_DAT[1]/I2S_TX-SCK/R/LCD_CLKIN 108 3100 1100 100 L 40 40 3 1 B
X P0[21]/U1_RI/SD_PWR/U4_OE/CAN_RD1/U4_SCLK 118 -900 -1000 100 R 40 40 3 1 B
X P0[15]/U1_TXD/SSP0_SCK/SPIFI_IO2 128 -900 -600 100 R 40 40 3 1 B
X P2[6]/PWM1_CAP0/U1_RI/T2_CAP0/U2_OE/TRACECLK/LCD_VD[0]/LCD_VD[4] 138 3100 500 100 L 40 40 3 1 B
X VSS 148 -900 500 100 R 40 40 3 1 P
X P4[20]/EMC_A[20]/I2C2_SDA/SSP1_SCK 109 3100 0 100 L 40 40 3 1 B
X P4[26]/~EMC_BLS0 119 3100 -100 100 L 40 40 3 1 B
X P4[23]/EMC_A[23]/U2_RXD/SSP1_MOSI 129 3100 -500 100 L 40 40 3 1 B
X P4[27]/~EMC_BLS1 139 3100 -800 100 L 40 40 3 1 B
X P4[12]/EMC_A[12] 149 3100 -900 100 L 40 40 3 1 B
X VSS_2 169 -900 800 100 R 40 40 3 1 P
X XTAL1 44 -1000 1300 100 R 40 40 4 1 I
X XTAL2 46 -1000 1200 100 R 40 40 4 1 O
X ~RTC_ALARM 37 -1000 500 100 R 40 40 4 1 O
X VSS 200 -1000 900 100 R 40 40 4 1 P
X P0[8]/I2S_TX_WS/SSP1_MISO/T2_MAT2/RTC_EV1/R/LCD_VD[16] 160 3000 300 100 L 40 40 4 1 B
X P4[28]/~EMC_BLS2~/U3_TXD/T2_MAT0/R/LCD_VD[6]/LCD_VD[10]/LCD_VD[2] 170 3000 1100 100 L 40 40 4 1 B
X P1[16]/ENET_MDC/I2S_TX_MCLK 180 -1000 -500 100 R 40 40 4 1 B
X P1[8]/ENET_CRS/R/T3_MAT1/SSP2_SSEL 190 -1000 -1200 100 R 40 40 4 1 B
X P3[1]/EMC_D[1] 201 3000 -1500 100 L 40 40 4 1 B
X P3[19]/EMC_D[19]/PWM0[4]/U1_DCD 161 3000 -1000 100 L 40 40 4 1 B
X P1[6]/ENET_TX_CLK/SD_DAT[0]/PWM0[4] 171 -1000 -1100 100 R 40 40 4 1 B
X P3[8]/EMC_D[8] 191 3000 -400 100 L 40 40 4 1 B
X P0[2]/U0_TXD/U3_TXD 202 3000 200 100 L 40 40 4 1 B
X P0[7]/I2S_TX_SCK/SSP1_SCK/T2_MAT1/RTC_EV0/R/LCD_VD[9] 162 3000 100 100 L 40 40 4 1 B
X VSSREG 172 -1000 800 100 R 40 40 4 1 P
X P1[15]/ENET_RX_CLK/R/I2C2_SDA 182 -1000 -600 100 R 40 40 4 1 B
X P1[4]/ENET_TX_EN/R/T3_MAT2/SSP2_MISO 192 -1000 -300 100 R 40 40 4 1 B
X P3[27]/EMC_D[27]/PWM1[3]/T0_MAT1/STCLK 203 3000 -600 100 L 40 40 4 1 B
X P1[11]/ENET_RXD2/SD_DAT[2]/PWM0[6] 163 -1000 -800 100 R 40 40 4 1 B
X P4[15]/EMC_A[15] 173 3000 900 100 L 40 40 4 1 B
X P4[24]/~EMC_OE 183 3000 1400 100 L 40 40 4 1 B
X P4[31]/~EMC_CS1 193 3000 1200 100 L 40 40 4 1 B
X P0[3]/U0_RXD/U3_RXD 204 3000 0 100 L 40 40 4 1 B
X P2[0]/PWM1[1]/U1_TXD/R/LCD_PWR 154 -1000 200 100 R 40 40 4 1 B
X P0[6]/I2S_RX_SDA/SSP1_SSEL/T2_MAT0/U1_RTS/R/LCD_VD[8] 164 3000 400 100 L 40 40 4 1 B
X VDD(REG)(3V3) 174 -1000 1500 100 R 40 40 4 1 W
X P1[14]/ENET_RX_ER/R/T2_CAP0 184 -1000 -900 100 R 40 40 4 1 B
X P1[1]/ENET_TXD1/R/T3_MAT3/SSP2_MOSI 194 -1000 -1500 100 R 40 40 4 1 B
X P3[10]/EMC_D[10] 205 3000 -800 100 L 40 40 4 1 B
X P4[13]/EMC_A[13] 155 3000 1000 100 L 40 40 4 1 B
X VDD(3V3) 165 -1000 1600 100 R 40 40 4 1 W
X P3[21]/EMC_D[21]/PWM0[6]/U1_DTR 175 3000 -1300 100 L 40 40 4 1 B
X P1[2]/ENET_TXD2/SD_CLK/PWM0[1] 185 -1000 -1400 100 R 40 40 4 1 B
X P3[22]/EMC_D[22]/PWM0_CAP0/U1_RI 195 3000 -500 100 L 40 40 4 1 B
X P5[4]/U0_OE/R/T3_MAT3/U4_TXD 206 3000 700 100 L 40 40 4 1 B
X VDD(3V3)_2 146 -1000 1700 100 R 40 40 4 1 W
X P1[5]/ENET_TX_ER/SD_PWR/PWM0[3] 156 -1000 0 100 R 40 40 4 1 B
X P0[5]/I2S_RX_WS/CAN_TD2/T2_CAP1/R/LCD_VD[1] 166 3000 -200 100 L 40 40 4 1 B
X P4[29]/~EMC_BLS3~/U3_RXD/T2_MAT1/I2C2_SCL/LCD_VD[7]/LCD_VD[11]/LCD_VD[3] 176 3000 1600 100 L 40 40 4 1 B
X P1[10]/ENET_RXD1/R/T3_CAP0 186 -1000 -1300 100 R 40 40 4 1 B
X P1[0]/ENET_TXD0/R/T3_CAP1/SSP2_SCK 196 -1000 -700 100 R 40 40 4 1 B
X P3[2]/EMC_D[2] 207 3000 -700 100 L 40 40 4 1 B
X P1[12]/ENET_RXD3/SD_DAT[3]/PWM0_CAP0 157 -1000 -400 100 R 40 40 4 1 B
X P3[20]/EMC_D[20]/PWM0[5]/U1_DSR 167 3000 -1100 100 L 40 40 4 1 B
X P1[3]/ENET_TXD3/SD_CMD/PWM0[2] 177 -1000 -100 100 R 40 40 4 1 B
X P4[30]/~EMC_CS0 187 3000 1300 100 L 40 40 4 1 B
X P3[0]/EMC_D[0] 197 3000 -1200 100 L 40 40 4 1 B
X P3[11]/EMC_D[11] 208 3000 -900 100 L 40 40 4 1 B
X P0[9]/I2S_TX_SDA/SSP1_MOSI/T2_MAT3/RTC_EV2/R/LCD_VD[17] 158 3000 500 100 L 40 40 4 1 B
X P0[4]/I2S_RX_SCK/CAN_RD2/T2_CAP0/R/LCD_VD[0] 168 3000 -100 100 L 40 40 4 1 B
X P1[17]/ENET_MDIO/I2S_RX_MCLK 178 -1000 -200 100 R 40 40 4 1 B
X P1[9]/ENET_RXD0/R/T3_MAT0 188 -1000 -1000 100 R 40 40 4 1 B
X P4[14]/EMC_A[14] 159 3000 1700 100 L 40 40 4 1 B
X P4[25]/~EMC_WE 179 3000 1500 100 L 40 40 4 1 B
X VSS_2 189 -1000 1000 100 R 40 40 4 1 P
X P3[9]/EMC_D[9] 199 3000 -1400 100 L 40 40 4 1 B
ENDDRAW
ENDDEF
#
#End Library
