library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all;     
use ieee.std_logic_unsigned.all; 
 
entity rom_memory is 
	port(
		addr  : in std_logic_vector(1 downto 0); 
		enable: in std_logic; 
		clk   : in std_logic; 

		data  : out std_logic_vector(7 downto 0)
	);
end entity; 
 
architecture BehavRomLab4 of RomLab4 is 
    type ROM_Array is array (0 to 3)of std_logic_vector(7 downto 0); 
    constant Content: ROM_Array := ( 
        0 => "10000001",    -- value in ROM at location 0H 
        1 => "10000010",    -- value in ROM at location 1H 
        2 => "10000011",    -- value in ROM at location 2H 
        3 => "10000100",         -- value in ROM at location 3H 
      OTHERS => "11111111");        
begin 
    process(Clock)--, Read, Address) 
    begin 
        if( Clock'event and Clock = '0' ) then 
        if( Read = '1' ) then 
           Data_out <= Content(conv_integer(Address)); 
            else 
                  Data_out <= "ZZZZZZZZ"; 
            end if; 
      end if; 
    end process; 
end BehavRomLab4; 
