$date
	Mon Oct 25 17:59:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_debouncer $end
$scope module UUT $end
$var wire 1 ! bouncy_in $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 $ debounced_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
1#
0"
0!
$end
#41000
1"
#82000
0"
#123000
1"
#164000
0#
0"
#169000
1!
#205000
1"
#218000
0!
#229000
1!
#246000
0"
#257000
0!
#275000
1!
#287000
1"
#291000
0!
#328000
0"
#329000
1!
#343000
0!
#348000
1!
#369000
0!
1"
#389000
1!
#410000
0"
#451000
1"
#492000
0"
#533000
1"
#574000
0"
#615000
1"
#656000
0"
#697000
1"
#738000
0"
#779000
1"
#820000
0"
#861000
1"
#902000
0"
#943000
1"
#984000
0"
#1025000
1"
#1066000
0"
#1107000
1"
#1148000
0"
#1189000
1"
