[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 68
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/ModPortParam/dut.sv
n<> u<67> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<67> s<66> l<1:1> el<1:0>
  n<> u<66> t<Source_text> p<67> c<20> l<1:1> el<17:10>
    n<> u<20> t<Description> p<66> c<19> s<33> l<1:1> el<6:13>
      n<> u<19> t<Interface_declaration> p<20> c<7> l<1:1> el<6:13>
        n<> u<7> t<Interface_nonansi_header> p<19> c<2> s<17> l<1:1> el<1:35>
          n<> u<2> t<INTERFACE> p<7> s<4> l<1:1> el<1:10>
          n<> u<4> t<Interface_identifier> p<7> c<3> s<6> l<1:11> el<1:31>
            n<PerformanceCounterIF> u<3> t<StringConst> p<4> l<1:11> el<1:31>
          n<> u<6> t<List_of_ports> p<7> c<5> l<1:31> el<1:34>
            n<> u<5> t<Port> p<6> l<1:33> el<1:33>
        n<> u<17> t<Interface_item> p<19> c<16> s<18> l<2:5> el<5:7>
          n<> u<16> t<Non_port_interface_item> p<17> c<15> l<2:5> el<5:7>
            n<> u<15> t<Interface_or_generate_item> p<16> c<14> l<2:5> el<5:7>
              n<> u<14> t<Modport_item> p<15> c<8> l<2:13> el<5:6>
                n<CSR> u<8> t<StringConst> p<14> s<13> l<2:13> el<2:16>
                n<> u<13> t<Modport_ports_declaration> p<14> c<12> l<3:5> el<4:20>
                  n<> u<12> t<Modport_simple_ports_declaration> p<13> c<9> l<3:5> el<4:20>
                    n<> u<9> t<PortDir_Inp> p<12> s<11> l<3:5> el<3:10>
                    n<> u<11> t<Modport_simple_port> p<12> c<10> l<4:9> el<4:20>
                      n<perfCounter> u<10> t<StringConst> p<11> l<4:9> el<4:20>
        n<> u<18> t<ENDINTERFACE> p<19> l<6:1> el<6:13>
    n<> u<33> t<Description> p<66> c<32> s<65> l<8:1> el<11:10>
      n<> u<32> t<Module_declaration> p<33> c<30> l<8:1> el<11:10>
        n<> u<30> t<Module_ansi_header> p<32> c<21> s<31> l<8:1> el<10:3>
          n<module> u<21> t<Module_keyword> p<30> s<22> l<8:1> el<8:7>
          n<CSR_Unit> u<22> t<StringConst> p<30> s<29> l<8:8> el<8:16>
          n<> u<29> t<List_of_port_declarations> p<30> c<28> l<8:16> el<10:2>
            n<> u<28> t<Ansi_port_declaration> p<29> c<26> l<9:5> el<9:41>
              n<> u<26> t<Interface_port_header> p<28> c<25> s<27> l<9:5> el<9:29>
                n<> u<25> t<Interface_identifier> p<26> c<23> l<9:5> el<9:29>
                  n<PerformanceCounterIF> u<23> t<StringConst> p<25> s<24> l<9:5> el<9:25>
                  n<CSR> u<24> t<StringConst> p<25> l<9:26> el<9:29>
              n<perfCounter> u<27> t<StringConst> p<28> l<9:30> el<9:41>
        n<> u<31> t<ENDMODULE> p<32> l<11:1> el<11:10>
    n<> u<65> t<Description> p<66> c<64> l<13:1> el<17:10>
      n<> u<64> t<Module_declaration> p<65> c<38> l<13:1> el<17:10>
        n<> u<38> t<Module_nonansi_header> p<64> c<34> s<48> l<13:1> el<13:15>
          n<module> u<34> t<Module_keyword> p<38> s<35> l<13:1> el<13:7>
          n<Core> u<35> t<StringConst> p<38> s<37> l<13:8> el<13:12>
          n<> u<37> t<List_of_ports> p<38> c<36> l<13:12> el<13:14>
            n<> u<36> t<Port> p<37> l<13:13> el<13:13>
        n<> u<48> t<Module_item> p<64> c<47> s<62> l<14:2> el<14:40>
          n<> u<47> t<Non_port_module_item> p<48> c<46> l<14:2> el<14:40>
            n<> u<46> t<Module_or_generate_item> p<47> c<45> l<14:2> el<14:40>
              n<> u<45> t<Module_instantiation> p<46> c<39> l<14:2> el<14:40>
                n<PerformanceCounterIF> u<39> t<StringConst> p<45> s<44> l<14:2> el<14:22>
                n<> u<44> t<Hierarchical_instance> p<45> c<41> l<14:23> el<14:39>
                  n<> u<41> t<Name_of_instance> p<44> c<40> s<43> l<14:23> el<14:36>
                    n<perfCounterIF> u<40> t<StringConst> p<41> l<14:23> el<14:36>
                  n<> u<43> t<List_of_port_connections> p<44> c<42> l<14:38> el<14:38>
                    n<> u<42> t<Ordered_port_connection> p<43> l<14:38> el<14:38>
        n<> u<62> t<Module_item> p<64> c<61> s<63> l<16:2> el<16:34>
          n<> u<61> t<Non_port_module_item> p<62> c<60> l<16:2> el<16:34>
            n<> u<60> t<Module_or_generate_item> p<61> c<59> l<16:2> el<16:34>
              n<> u<59> t<Module_instantiation> p<60> c<49> l<16:2> el<16:34>
                n<CSR_Unit> u<49> t<StringConst> p<59> s<58> l<16:2> el<16:10>
                n<> u<58> t<Hierarchical_instance> p<59> c<51> l<16:11> el<16:33>
                  n<> u<51> t<Name_of_instance> p<58> c<50> s<57> l<16:11> el<16:18>
                    n<csrUnit> u<50> t<StringConst> p<51> l<16:11> el<16:18>
                  n<> u<57> t<List_of_port_connections> p<58> c<56> l<16:19> el<16:32>
                    n<> u<56> t<Ordered_port_connection> p<57> c<55> l<16:19> el<16:32>
                      n<> u<55> t<Expression> p<56> c<54> l<16:19> el<16:32>
                        n<> u<54> t<Primary> p<55> c<53> l<16:19> el<16:32>
                          n<> u<53> t<Primary_literal> p<54> c<52> l<16:19> el<16:32>
                            n<perfCounterIF> u<52> t<StringConst> p<53> l<16:19> el<16:32>
        n<> u<63> t<ENDMODULE> p<64> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:1:1: No timescale set for "PerformanceCounterIF".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:8:1: No timescale set for "CSR_Unit".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:13:1: No timescale set for "Core".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:8:1: Compile module "work@CSR_Unit".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:13:1: Compile module "work@Core".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:1:1: Compile interface "work@PerformanceCounterIF".
[ERR:CP0311] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:4:9: Undefined net used in modport: "perfCounter".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
IODecl                                                 1
Interface                                              1
InterfaceTypespec                                      2
LogicNet                                               2
Modport                                                1
Module                                                 2
Port                                                   2
RefModule                                              2
RefObj                                                 2
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortParam/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ModPortParam/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ModPortParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@PerformanceCounterIF
  |vpiDefName:work@PerformanceCounterIF
  |vpiModport:
  \_Modport: (CSR), line:2:13, endln:2:16
    |vpiParent:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
    |vpiName:CSR
    |vpiIODecl:
    \_IODecl: (perfCounter), line:4:9, endln:4:20
      |vpiParent:
      \_Modport: (CSR), line:2:13, endln:2:16
      |vpiDirection:1
      |vpiName:perfCounter
|uhdmallModules:
\_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@CSR_Unit
  |vpiDefName:work@CSR_Unit
  |vpiNet:
  \_LogicNet: (work@CSR_Unit.perfCounter), line:9:30, endln:9:41
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiName:perfCounter
    |vpiFullName:work@CSR_Unit.perfCounter
  |vpiPort:
  \_Port: (perfCounter), line:9:30, endln:9:41
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiName:perfCounter
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@CSR_Unit.perfCounter.perfCounter), line:9:30, endln:9:41
      |vpiParent:
      \_Port: (perfCounter), line:9:30, endln:9:41
      |vpiName:perfCounter
      |vpiFullName:work@CSR_Unit.perfCounter.perfCounter
      |vpiActual:
      \_LogicNet: (work@CSR_Unit.perfCounter), line:9:30, endln:9:41
    |vpiTypedef:
    \_RefTypespec: (work@CSR_Unit.perfCounter)
      |vpiParent:
      \_Port: (perfCounter), line:9:30, endln:9:41
      |vpiFullName:work@CSR_Unit.perfCounter
      |vpiActual:
      \_InterfaceTypespec: (CSR), line:9:26, endln:9:29
|uhdmallModules:
\_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@Core
  |vpiDefName:work@Core
  |vpiNet:
  \_LogicNet: (work@Core.perfCounterIF), line:16:19, endln:16:32
    |vpiParent:
    \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
    |vpiName:perfCounterIF
    |vpiFullName:work@Core.perfCounterIF
    |vpiNetType:1
  |vpiRefModule:
  \_RefModule: work@PerformanceCounterIF (perfCounterIF), line:14:23, endln:14:36
    |vpiParent:
    \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
    |vpiName:perfCounterIF
    |vpiDefName:work@PerformanceCounterIF
    |vpiActual:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
  |vpiRefModule:
  \_RefModule: work@CSR_Unit (csrUnit), line:16:11, endln:16:18
    |vpiParent:
    \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
    |vpiName:csrUnit
    |vpiDefName:work@CSR_Unit
    |vpiActual:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiPort:
    \_Port: , line:16:19, endln:16:32
      |vpiParent:
      \_RefModule: work@CSR_Unit (csrUnit), line:16:11, endln:16:18
      |vpiHighConn:
      \_RefObj: (work@Core.csrUnit.perfCounterIF), line:16:19, endln:16:32
        |vpiParent:
        \_Port: , line:16:19, endln:16:32
        |vpiName:perfCounterIF
        |vpiFullName:work@Core.csrUnit.perfCounterIF
        |vpiActual:
        \_LogicNet: (work@Core.perfCounterIF), line:16:19, endln:16:32
\_weaklyReferenced:
\_InterfaceTypespec: (CSR), line:9:26, endln:9:29
  |vpiParent:
  \_InterfaceTypespec: (PerformanceCounterIF), line:9:5, endln:9:25
  |vpiName:CSR
  |vpiIsModPort:1
\_InterfaceTypespec: (PerformanceCounterIF), line:9:5, endln:9:25
  |vpiName:PerformanceCounterIF
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 0
