{
  "module_name": "fsl_dcu_drm_drv.h",
  "hash_id": "9b67880adc2f15a5ce58d1fb25fe3684bb51ab32b458c4d0a713c8d4cf4c1ea2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.h",
  "human_readable_source": " \n \n\n#ifndef __FSL_DCU_DRM_DRV_H__\n#define __FSL_DCU_DRM_DRV_H__\n\n#include <drm/drm_encoder.h>\n\n#include \"fsl_dcu_drm_crtc.h\"\n#include \"fsl_dcu_drm_output.h\"\n#include \"fsl_dcu_drm_plane.h\"\n\n#define DCU_DCU_MODE\t\t\t0x0010\n#define DCU_MODE_BLEND_ITER(x)\t\t((x) << 20)\n#define DCU_MODE_RASTER_EN\t\tBIT(14)\n#define DCU_MODE_DCU_MODE(x)\t\t(x)\n#define DCU_MODE_DCU_MODE_MASK\t\t0x03\n#define DCU_MODE_OFF\t\t\t0\n#define DCU_MODE_NORMAL\t\t\t1\n#define DCU_MODE_TEST\t\t\t2\n#define DCU_MODE_COLORBAR\t\t3\n\n#define DCU_BGND\t\t\t0x0014\n#define DCU_BGND_R(x)\t\t\t((x) << 16)\n#define DCU_BGND_G(x)\t\t\t((x) << 8)\n#define DCU_BGND_B(x)\t\t\t(x)\n\n#define DCU_DISP_SIZE\t\t\t0x0018\n#define DCU_DISP_SIZE_DELTA_Y(x)\t((x) << 16)\n \n#define DCU_DISP_SIZE_DELTA_X(x)\t((x) >> 4)\n\n#define DCU_HSYN_PARA\t\t\t0x001c\n#define DCU_HSYN_PARA_BP(x)\t\t((x) << 22)\n#define DCU_HSYN_PARA_PW(x)\t\t((x) << 11)\n#define DCU_HSYN_PARA_FP(x)\t\t(x)\n\n#define DCU_VSYN_PARA\t\t\t0x0020\n#define DCU_VSYN_PARA_BP(x)\t\t((x) << 22)\n#define DCU_VSYN_PARA_PW(x)\t\t((x) << 11)\n#define DCU_VSYN_PARA_FP(x)\t\t(x)\n\n#define DCU_SYN_POL\t\t\t0x0024\n#define DCU_SYN_POL_INV_PXCK\t\tBIT(6)\n#define DCU_SYN_POL_NEG\t\t\tBIT(5)\n#define DCU_SYN_POL_INV_VS_LOW\t\tBIT(1)\n#define DCU_SYN_POL_INV_HS_LOW\t\tBIT(0)\n\n#define DCU_THRESHOLD\t\t\t0x0028\n#define DCU_THRESHOLD_LS_BF_VS(x)\t((x) << 16)\n#define DCU_THRESHOLD_OUT_BUF_HIGH(x)\t((x) << 8)\n#define DCU_THRESHOLD_OUT_BUF_LOW(x)\t(x)\n#define BF_VS_VAL\t\t\t0x03\n#define BUF_MAX_VAL\t\t\t0x78\n#define BUF_MIN_VAL\t\t\t0x0a\n\n#define DCU_INT_STATUS\t\t\t0x002C\n#define DCU_INT_STATUS_VSYNC\t\tBIT(0)\n#define DCU_INT_STATUS_UNDRUN\t\tBIT(1)\n#define DCU_INT_STATUS_LSBFVS\t\tBIT(2)\n#define DCU_INT_STATUS_VBLANK\t\tBIT(3)\n#define DCU_INT_STATUS_CRCREADY\t\tBIT(4)\n#define DCU_INT_STATUS_CRCOVERFLOW\tBIT(5)\n#define DCU_INT_STATUS_P1FIFOLO\t\tBIT(6)\n#define DCU_INT_STATUS_P1FIFOHI\t\tBIT(7)\n#define DCU_INT_STATUS_P2FIFOLO\t\tBIT(8)\n#define DCU_INT_STATUS_P2FIFOHI\t\tBIT(9)\n#define DCU_INT_STATUS_PROGEND\t\tBIT(10)\n#define DCU_INT_STATUS_IPMERROR\t\tBIT(11)\n#define DCU_INT_STATUS_LYRTRANS\t\tBIT(12)\n#define DCU_INT_STATUS_DMATRANS\t\tBIT(14)\n#define DCU_INT_STATUS_P3FIFOLO\t\tBIT(16)\n#define DCU_INT_STATUS_P3FIFOHI\t\tBIT(17)\n#define DCU_INT_STATUS_P4FIFOLO\t\tBIT(18)\n#define DCU_INT_STATUS_P4FIFOHI\t\tBIT(19)\n#define DCU_INT_STATUS_P1EMPTY\t\tBIT(26)\n#define DCU_INT_STATUS_P2EMPTY\t\tBIT(27)\n#define DCU_INT_STATUS_P3EMPTY\t\tBIT(28)\n#define DCU_INT_STATUS_P4EMPTY\t\tBIT(29)\n\n#define DCU_INT_MASK\t\t\t0x0030\n#define DCU_INT_MASK_VSYNC\t\tBIT(0)\n#define DCU_INT_MASK_UNDRUN\t\tBIT(1)\n#define DCU_INT_MASK_LSBFVS\t\tBIT(2)\n#define DCU_INT_MASK_VBLANK\t\tBIT(3)\n#define DCU_INT_MASK_CRCREADY\t\tBIT(4)\n#define DCU_INT_MASK_CRCOVERFLOW\tBIT(5)\n#define DCU_INT_MASK_P1FIFOLO\t\tBIT(6)\n#define DCU_INT_MASK_P1FIFOHI\t\tBIT(7)\n#define DCU_INT_MASK_P2FIFOLO\t\tBIT(8)\n#define DCU_INT_MASK_P2FIFOHI\t\tBIT(9)\n#define DCU_INT_MASK_PROGEND\t\tBIT(10)\n#define DCU_INT_MASK_IPMERROR\t\tBIT(11)\n#define DCU_INT_MASK_LYRTRANS\t\tBIT(12)\n#define DCU_INT_MASK_DMATRANS\t\tBIT(14)\n#define DCU_INT_MASK_P3FIFOLO\t\tBIT(16)\n#define DCU_INT_MASK_P3FIFOHI\t\tBIT(17)\n#define DCU_INT_MASK_P4FIFOLO\t\tBIT(18)\n#define DCU_INT_MASK_P4FIFOHI\t\tBIT(19)\n#define DCU_INT_MASK_P1EMPTY\t\tBIT(26)\n#define DCU_INT_MASK_P2EMPTY\t\tBIT(27)\n#define DCU_INT_MASK_P3EMPTY\t\tBIT(28)\n#define DCU_INT_MASK_P4EMPTY\t\tBIT(29)\n\n#define DCU_DIV_RATIO\t\t\t0x0054\n\n#define DCU_UPDATE_MODE\t\t\t0x00cc\n#define DCU_UPDATE_MODE_MODE\t\tBIT(31)\n#define DCU_UPDATE_MODE_READREG\t\tBIT(30)\n\n#define DCU_DCFB_MAX\t\t\t0x300\n\n#define DCU_CTRLDESCLN(layer, reg)\t(0x200 + (reg - 1) * 4 + (layer) * 0x40)\n\n#define DCU_LAYER_HEIGHT(x)\t\t((x) << 16)\n#define DCU_LAYER_WIDTH(x)\t\t(x)\n\n#define DCU_LAYER_POSY(x)\t\t((x) << 16)\n#define DCU_LAYER_POSX(x)\t\t(x)\n\n#define DCU_LAYER_EN\t\t\tBIT(31)\n#define DCU_LAYER_TILE_EN\t\tBIT(30)\n#define DCU_LAYER_DATA_SEL_CLUT\t\tBIT(29)\n#define DCU_LAYER_SAFETY_EN\t\tBIT(28)\n#define DCU_LAYER_TRANS(x)\t\t((x) << 20)\n#define DCU_LAYER_BPP(x)\t\t((x) << 16)\n#define DCU_LAYER_RLE_EN\t\tBIT(15)\n#define DCU_LAYER_LUOFFS(x)\t\t((x) << 4)\n#define DCU_LAYER_BB_ON\t\t\tBIT(2)\n#define DCU_LAYER_AB_NONE\t\t0\n#define DCU_LAYER_AB_CHROMA_KEYING\t1\n#define DCU_LAYER_AB_WHOLE_FRAME\t2\n\n#define DCU_LAYER_CKMAX_R(x)\t\t((x) << 16)\n#define DCU_LAYER_CKMAX_G(x)\t\t((x) << 8)\n#define DCU_LAYER_CKMAX_B(x)\t\t(x)\n\n#define DCU_LAYER_CKMIN_R(x)\t\t((x) << 16)\n#define DCU_LAYER_CKMIN_G(x)\t\t((x) << 8)\n#define DCU_LAYER_CKMIN_B(x)\t\t(x)\n\n#define DCU_LAYER_TILE_VER(x)\t\t((x) << 16)\n#define DCU_LAYER_TILE_HOR(x)\t\t(x)\n\n#define DCU_LAYER_FG_FCOLOR(x)\t\t(x)\n\n#define DCU_LAYER_BG_BCOLOR(x)\t\t(x)\n\n#define DCU_LAYER_POST_SKIP(x)\t\t((x) << 16)\n#define DCU_LAYER_PRE_SKIP(x)\t\t(x)\n\n#define FSL_DCU_RGB565\t\t\t4\n#define FSL_DCU_RGB888\t\t\t5\n#define FSL_DCU_ARGB8888\t\t6\n#define FSL_DCU_ARGB1555\t\t11\n#define FSL_DCU_ARGB4444\t\t12\n#define FSL_DCU_YUV422\t\t\t14\n\n#define VF610_LAYER_REG_NUM\t\t9\n#define LS1021A_LAYER_REG_NUM\t\t10\n\nstruct clk;\nstruct device;\nstruct drm_device;\n\nstruct fsl_dcu_soc_data {\n\tconst char *name;\n\t \n\tunsigned int total_layer;\n\t \n\tunsigned int max_layer;\n\tunsigned int layer_regs;\n};\n\nstruct fsl_dcu_drm_device {\n\tstruct device *dev;\n\tstruct device_node *np;\n\tstruct regmap *regmap;\n\tint irq;\n\tstruct clk *clk;\n\tstruct clk *pix_clk;\n\tstruct fsl_tcon *tcon;\n\t \n\tspinlock_t irq_lock;\n\tstruct drm_device *drm;\n\tstruct drm_crtc crtc;\n\tstruct drm_encoder encoder;\n\tstruct fsl_dcu_drm_connector connector;\n\tconst struct fsl_dcu_soc_data *soc;\n};\n\nint fsl_dcu_drm_modeset_init(struct fsl_dcu_drm_device *fsl_dev);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}