// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/01/2023 21:11:18"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart (
	clk_50M,
	tx);
input 	clk_50M;
output 	tx;

// Design Ports Information
// tx	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50M	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tx~output_o ;
wire \clk_50M~input_o ;
wire \clk_50M~inputclkctrl_outclk ;
wire \bit_counter[0]~1_combout ;
wire \counter[0]~25_combout ;
wire \counter[1]~9_combout ;
wire \Equal0~0_combout ;
wire \counter~8_combout ;
wire \counter[1]~10 ;
wire \counter[2]~11_combout ;
wire \counter[2]~12 ;
wire \counter[3]~13_combout ;
wire \counter[3]~14 ;
wire \counter[4]~15_combout ;
wire \counter[4]~16 ;
wire \counter[5]~17_combout ;
wire \counter[5]~18 ;
wire \counter[6]~19_combout ;
wire \counter[6]~20 ;
wire \counter[7]~21_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \counter[7]~22 ;
wire \counter[8]~23_combout ;
wire \Equal0~1_combout ;
wire \always0~0_combout ;
wire \data[0]~3_combout ;
wire \cs[0]~3_combout ;
wire \cs[2]~1_combout ;
wire \cs[0]~4_combout ;
wire \cs[2]~0_combout ;
wire \data[1]~2_combout ;
wire \data[2]~0_combout ;
wire \data[2]~1_combout ;
wire \cs[2]~2_combout ;
wire \bit_counter[2]~0_combout ;
wire \Add1~0_combout ;
wire \Add1~1_combout ;
wire \Mux5~0_combout ;
wire \Equal2~0_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux4~3_combout ;
wire \Mux4~2_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Tx~q ;
wire [8:0] counter;
wire [2:0] cs;
wire [3:0] bit_counter;
wire [2:0] data;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \tx~output (
	.i(\Tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk_50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50M~inputclkctrl .clock_type = "global clock";
defparam \clk_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N8
cycloneive_lcell_comb \bit_counter[0]~1 (
// Equation(s):
// \bit_counter[0]~1_combout  = !bit_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(bit_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bit_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_counter[0]~1 .lut_mask = 16'h0F0F;
defparam \bit_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N16
cycloneive_lcell_comb \counter[0]~25 (
// Equation(s):
// \counter[0]~25_combout  = !counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\counter[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~25 .lut_mask = 16'h00FF;
defparam \counter[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y31_N27
dffeas \counter[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\counter[0]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N0
cycloneive_lcell_comb \counter[1]~9 (
// Equation(s):
// \counter[1]~9_combout  = (counter[0] & (\counter~8_combout  $ (VCC))) # (!counter[0] & (\counter~8_combout  & VCC))
// \counter[1]~10  = CARRY((counter[0] & \counter~8_combout ))

	.dataa(counter[0]),
	.datab(\counter~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[1]~9_combout ),
	.cout(\counter[1]~10 ));
// synopsys translate_off
defparam \counter[1]~9 .lut_mask = 16'h6688;
defparam \counter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y31_N1
dffeas \counter[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N28
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counter[0] & (!counter[2] & (!counter[3] & !counter[6])))

	.dataa(counter[0]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[6]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N16
cycloneive_lcell_comb \counter~8 (
// Equation(s):
// \counter~8_combout  = (counter[1] & (((!\Equal0~0_combout ) # (!\Equal1~0_combout )) # (!counter[8])))

	.dataa(counter[1]),
	.datab(counter[8]),
	.datac(\Equal1~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter~8 .lut_mask = 16'h2AAA;
defparam \counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N2
cycloneive_lcell_comb \counter[2]~11 (
// Equation(s):
// \counter[2]~11_combout  = (counter[2] & (!\counter[1]~10 )) # (!counter[2] & ((\counter[1]~10 ) # (GND)))
// \counter[2]~12  = CARRY((!\counter[1]~10 ) # (!counter[2]))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~10 ),
	.combout(\counter[2]~11_combout ),
	.cout(\counter[2]~12 ));
// synopsys translate_off
defparam \counter[2]~11 .lut_mask = 16'h3C3F;
defparam \counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N3
dffeas \counter[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N4
cycloneive_lcell_comb \counter[3]~13 (
// Equation(s):
// \counter[3]~13_combout  = (counter[3] & (\counter[2]~12  $ (GND))) # (!counter[3] & (!\counter[2]~12  & VCC))
// \counter[3]~14  = CARRY((counter[3] & !\counter[2]~12 ))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~12 ),
	.combout(\counter[3]~13_combout ),
	.cout(\counter[3]~14 ));
// synopsys translate_off
defparam \counter[3]~13 .lut_mask = 16'hA50A;
defparam \counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N5
dffeas \counter[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N6
cycloneive_lcell_comb \counter[4]~15 (
// Equation(s):
// \counter[4]~15_combout  = (\counter[3]~14  & ((\Equal1~1_combout ) # ((!counter[4])))) # (!\counter[3]~14  & (((!\Equal1~1_combout  & counter[4])) # (GND)))
// \counter[4]~16  = CARRY((\Equal1~1_combout ) # ((!\counter[3]~14 ) # (!counter[4])))

	.dataa(\Equal1~1_combout ),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~14 ),
	.combout(\counter[4]~15_combout ),
	.cout(\counter[4]~16 ));
// synopsys translate_off
defparam \counter[4]~15 .lut_mask = 16'hB4BF;
defparam \counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N7
dffeas \counter[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N8
cycloneive_lcell_comb \counter[5]~17 (
// Equation(s):
// \counter[5]~17_combout  = (\counter[4]~16  & (!\Equal1~1_combout  & (counter[5] & VCC))) # (!\counter[4]~16  & ((((!\Equal1~1_combout  & counter[5])))))
// \counter[5]~18  = CARRY((!\Equal1~1_combout  & (counter[5] & !\counter[4]~16 )))

	.dataa(\Equal1~1_combout ),
	.datab(counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~16 ),
	.combout(\counter[5]~17_combout ),
	.cout(\counter[5]~18 ));
// synopsys translate_off
defparam \counter[5]~17 .lut_mask = 16'h4B04;
defparam \counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N9
dffeas \counter[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N10
cycloneive_lcell_comb \counter[6]~19 (
// Equation(s):
// \counter[6]~19_combout  = (counter[6] & (!\counter[5]~18 )) # (!counter[6] & ((\counter[5]~18 ) # (GND)))
// \counter[6]~20  = CARRY((!\counter[5]~18 ) # (!counter[6]))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~18 ),
	.combout(\counter[6]~19_combout ),
	.cout(\counter[6]~20 ));
// synopsys translate_off
defparam \counter[6]~19 .lut_mask = 16'h3C3F;
defparam \counter[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N11
dffeas \counter[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N12
cycloneive_lcell_comb \counter[7]~21 (
// Equation(s):
// \counter[7]~21_combout  = (\counter[6]~20  & (!\Equal1~1_combout  & (counter[7] & VCC))) # (!\counter[6]~20  & ((((!\Equal1~1_combout  & counter[7])))))
// \counter[7]~22  = CARRY((!\Equal1~1_combout  & (counter[7] & !\counter[6]~20 )))

	.dataa(\Equal1~1_combout ),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~20 ),
	.combout(\counter[7]~21_combout ),
	.cout(\counter[7]~22 ));
// synopsys translate_off
defparam \counter[7]~21 .lut_mask = 16'h4B04;
defparam \counter[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N13
dffeas \counter[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N22
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (counter[7] & (counter[1] & (counter[5] & counter[4])))

	.dataa(counter[7]),
	.datab(counter[1]),
	.datac(counter[5]),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N30
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (counter[8] & (\Equal1~0_combout  & \Equal0~0_combout ))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(\Equal1~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'hC000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N14
cycloneive_lcell_comb \counter[8]~23 (
// Equation(s):
// \counter[8]~23_combout  = \counter[7]~22  $ (((!\Equal1~1_combout  & counter[8])))

	.dataa(\Equal1~1_combout ),
	.datab(counter[8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[7]~22 ),
	.combout(\counter[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \counter[8]~23 .lut_mask = 16'hB4B4;
defparam \counter[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y31_N15
dffeas \counter[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\counter[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N20
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!counter[7] & (!counter[5] & (!counter[4] & !counter[1])))

	.dataa(counter[7]),
	.datab(counter[5]),
	.datac(counter[4]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N18
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\Equal0~0_combout  & ((counter[8] & (\Equal1~0_combout )) # (!counter[8] & ((\Equal0~1_combout )))))

	.dataa(counter[8]),
	.datab(\Equal0~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hC480;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N18
cycloneive_lcell_comb \data[0]~3 (
// Equation(s):
// \data[0]~3_combout  = data[0] $ (((\cs[2]~0_combout  & \always0~0_combout )))

	.dataa(gnd),
	.datab(\cs[2]~0_combout ),
	.datac(data[0]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data[0]~3 .lut_mask = 16'h3CF0;
defparam \data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y31_N19
dffeas \data[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\data[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N12
cycloneive_lcell_comb \cs[0]~3 (
// Equation(s):
// \cs[0]~3_combout  = (cs[1]) # ((cs[0] & data[0]))

	.dataa(cs[1]),
	.datab(gnd),
	.datac(cs[0]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\cs[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cs[0]~3 .lut_mask = 16'hFAAA;
defparam \cs[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N26
cycloneive_lcell_comb \cs[2]~1 (
// Equation(s):
// \cs[2]~1_combout  = (\always0~0_combout  & ((!\Equal2~0_combout ) # (!cs[2])))

	.dataa(cs[2]),
	.datab(\Equal2~0_combout ),
	.datac(gnd),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\cs[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cs[2]~1 .lut_mask = 16'h7700;
defparam \cs[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N8
cycloneive_lcell_comb \cs[0]~4 (
// Equation(s):
// \cs[0]~4_combout  = (\cs[2]~1_combout  & (!cs[2] & (\cs[0]~3_combout  $ (!cs[0])))) # (!\cs[2]~1_combout  & (((cs[0]))))

	.dataa(\cs[0]~3_combout ),
	.datab(cs[2]),
	.datac(cs[0]),
	.datad(\cs[2]~1_combout ),
	.cin(gnd),
	.combout(\cs[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cs[0]~4 .lut_mask = 16'h21F0;
defparam \cs[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y31_N9
dffeas \cs[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cs[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cs[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs[0] .is_wysiwyg = "true";
defparam \cs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N14
cycloneive_lcell_comb \cs[2]~0 (
// Equation(s):
// \cs[2]~0_combout  = (!cs[2] & (cs[0] & !cs[1]))

	.dataa(gnd),
	.datab(cs[2]),
	.datac(cs[0]),
	.datad(cs[1]),
	.cin(gnd),
	.combout(\cs[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cs[2]~0 .lut_mask = 16'h0030;
defparam \cs[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N22
cycloneive_lcell_comb \data[1]~2 (
// Equation(s):
// \data[1]~2_combout  = data[1] $ (((data[0] & (\cs[2]~0_combout  & \always0~0_combout ))))

	.dataa(data[0]),
	.datab(\cs[2]~0_combout ),
	.datac(data[1]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data[1]~2 .lut_mask = 16'h78F0;
defparam \data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y31_N23
dffeas \data[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\data[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data[1] .is_wysiwyg = "true";
defparam \data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N10
cycloneive_lcell_comb \data[2]~0 (
// Equation(s):
// \data[2]~0_combout  = (data[1] & (data[0] & (\cs[2]~0_combout  & \always0~0_combout )))

	.dataa(data[1]),
	.datab(data[0]),
	.datac(\cs[2]~0_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data[2]~0 .lut_mask = 16'h8000;
defparam \data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N24
cycloneive_lcell_comb \data[2]~1 (
// Equation(s):
// \data[2]~1_combout  = data[2] $ (\data[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(data[2]),
	.datad(\data[2]~0_combout ),
	.cin(gnd),
	.combout(\data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data[2]~1 .lut_mask = 16'h0FF0;
defparam \data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y31_N25
dffeas \data[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\data[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data[2] .is_wysiwyg = "true";
defparam \data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N24
cycloneive_lcell_comb \cs[2]~2 (
// Equation(s):
// \cs[2]~2_combout  = (\cs[2]~1_combout  & (\cs[2]~0_combout  & (!data[2]))) # (!\cs[2]~1_combout  & (((cs[2]))))

	.dataa(\cs[2]~0_combout ),
	.datab(data[2]),
	.datac(cs[2]),
	.datad(\cs[2]~1_combout ),
	.cin(gnd),
	.combout(\cs[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cs[2]~2 .lut_mask = 16'h22F0;
defparam \cs[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y31_N25
dffeas \cs[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cs[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cs[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs[2] .is_wysiwyg = "true";
defparam \cs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N20
cycloneive_lcell_comb \bit_counter[2]~0 (
// Equation(s):
// \bit_counter[2]~0_combout  = (cs[2] & \always0~0_combout )

	.dataa(gnd),
	.datab(cs[2]),
	.datac(gnd),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\bit_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_counter[2]~0 .lut_mask = 16'hCC00;
defparam \bit_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y31_N9
dffeas \bit_counter[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\bit_counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_counter[0] .is_wysiwyg = "true";
defparam \bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N10
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = bit_counter[0] $ (bit_counter[1])

	.dataa(gnd),
	.datab(bit_counter[0]),
	.datac(bit_counter[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h3C3C;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y31_N11
dffeas \bit_counter[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_counter[1] .is_wysiwyg = "true";
defparam \bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N2
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = bit_counter[2] $ (((bit_counter[0] & bit_counter[1])))

	.dataa(gnd),
	.datab(bit_counter[0]),
	.datac(bit_counter[2]),
	.datad(bit_counter[1]),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h3CF0;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y31_N3
dffeas \bit_counter[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_counter[2] .is_wysiwyg = "true";
defparam \bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N16
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (bit_counter[3] & (((!bit_counter[2]) # (!bit_counter[0])) # (!bit_counter[1])))

	.dataa(bit_counter[1]),
	.datab(bit_counter[0]),
	.datac(bit_counter[3]),
	.datad(bit_counter[2]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h70F0;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y31_N17
dffeas \bit_counter[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_counter[3] .is_wysiwyg = "true";
defparam \bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N26
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ((bit_counter[3]) # ((!bit_counter[2]) # (!bit_counter[0]))) # (!bit_counter[1])

	.dataa(bit_counter[1]),
	.datab(bit_counter[3]),
	.datac(bit_counter[0]),
	.datad(bit_counter[2]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'hDFFF;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N28
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (cs[0] & ((data[1]) # (cs[1])))

	.dataa(gnd),
	.datab(cs[0]),
	.datac(data[1]),
	.datad(cs[1]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hCCC0;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N22
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (cs[2] & ((\Equal2~0_combout  & (cs[1])) # (!\Equal2~0_combout  & ((!\Mux10~0_combout ) # (!cs[1]))))) # (!cs[2] & (((\Mux10~0_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(cs[2]),
	.datac(cs[1]),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hB7C4;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y31_N23
dffeas \cs[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cs[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs[1] .is_wysiwyg = "true";
defparam \cs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N4
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (bit_counter[2] & (!cs[1])) # (!bit_counter[2] & (cs[1] & cs[0]))

	.dataa(gnd),
	.datab(bit_counter[2]),
	.datac(cs[1]),
	.datad(cs[0]),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'h3C0C;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N12
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (!cs[1] & cs[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(cs[1]),
	.datad(cs[0]),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'h0F00;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N18
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (bit_counter[1] & (\Mux4~2_combout  $ (((bit_counter[0]) # (!\Mux4~3_combout ))))) # (!bit_counter[1] & (bit_counter[0] & (\Mux4~3_combout  $ (\Mux4~2_combout ))))

	.dataa(bit_counter[1]),
	.datab(bit_counter[0]),
	.datac(\Mux4~3_combout ),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'h24CA;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y31_N24
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (cs[1] & (((!\Mux4~4_combout )) # (!cs[2]))) # (!cs[1] & (cs[0] $ (((!\Mux4~4_combout ) # (!cs[2])))))

	.dataa(cs[1]),
	.datab(cs[2]),
	.datac(cs[0]),
	.datad(\Mux4~4_combout ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'h63AF;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y31_N25
dffeas Tx(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Mux4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam Tx.is_wysiwyg = "true";
defparam Tx.power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
