0.6
2019.2
Nov  6 2019
21:42:20
/home/root07/Desktop/Final year/VAC Work/Project/status_bit_reg/status_bit_reg.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/root07/Desktop/Final year/VAC Work/Project/status_bit_reg/status_bit_reg.srcs/sources_1/new/register.v,1580378359,verilog,,,,register,,,,,,,,
