|main
SYS_CLK => SYS_CLK.IN3
AD5320_SCLK <= DAC_POLLING:comb_5.sclk
AD5320_SDATA <= DAC_POLLING:comb_5.dout
AD5320_SYNCn <= DAC_POLLING:comb_5.sync_n
GPIO_8 <= <GND>
GPIO_9 <= <GND>
HC4051_POS[0] <= DAC_POLLING:comb_5.pos[0]
HC4051_POS[1] <= DAC_POLLING:comb_5.pos[1]
HC4051_POS[2] <= DAC_POLLING:comb_5.pos[2]
TEST_IO[0] <> FPGA2AR9331:comb_7.data_out
TEST_IO[1] <> FPGA2AR9331:comb_7.data_out
TEST_IO[2] <> FPGA2AR9331:comb_7.data_out
TEST_IO[3] <> FPGA2AR9331:comb_7.data_out
TEST_IO[4] <> FPGA2AR9331:comb_7.data_out
TEST_IO[5] <> FPGA2AR9331:comb_7.data_out
TEST_IO[6] <> FPGA2AR9331:comb_7.data_out
TEST_IO[7] <> FPGA2AR9331:comb_7.data_out
AD_DATA_A[0] => AD_DATA_A[0].IN1
AD_DATA_A[1] => AD_DATA_A[1].IN1
AD_DATA_A[2] => AD_DATA_A[2].IN1
AD_DATA_A[3] => AD_DATA_A[3].IN1
AD_DATA_A[4] => AD_DATA_A[4].IN1
AD_DATA_A[5] => AD_DATA_A[5].IN1
AD_DATA_A[6] => AD_DATA_A[6].IN1
AD_DATA_A[7] => AD_DATA_A[7].IN1
AD_CLKA <= ADC:comb_6.clk_a
AD_CLKB <= <GND>
AR9331_NEXT => AR9331_NEXT.IN1
AR9331_EN <= FPGA2AR9331:comb_7.clk_out


|main|PLL:comb_3
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|main|PLL:comb_3|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|Div:comb_4
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => clk_div~reg0.CLK
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DAC_POLLING:comb_5
en => Selector1.IN3
en => Selector0.IN1
data_in[7][0] => Mux11.IN7
data_in[7][1] => Mux10.IN7
data_in[7][2] => Mux9.IN7
data_in[7][3] => Mux8.IN7
data_in[7][4] => Mux7.IN7
data_in[7][5] => Mux6.IN7
data_in[7][6] => Mux5.IN7
data_in[7][7] => Mux4.IN7
data_in[7][8] => Mux3.IN7
data_in[7][9] => Mux2.IN7
data_in[7][10] => Mux1.IN7
data_in[7][11] => Mux0.IN7
data_in[6][0] => Mux11.IN6
data_in[6][1] => Mux10.IN6
data_in[6][2] => Mux9.IN6
data_in[6][3] => Mux8.IN6
data_in[6][4] => Mux7.IN6
data_in[6][5] => Mux6.IN6
data_in[6][6] => Mux5.IN6
data_in[6][7] => Mux4.IN6
data_in[6][8] => Mux3.IN6
data_in[6][9] => Mux2.IN6
data_in[6][10] => Mux1.IN6
data_in[6][11] => Mux0.IN6
data_in[5][0] => Mux11.IN5
data_in[5][1] => Mux10.IN5
data_in[5][2] => Mux9.IN5
data_in[5][3] => Mux8.IN5
data_in[5][4] => Mux7.IN5
data_in[5][5] => Mux6.IN5
data_in[5][6] => Mux5.IN5
data_in[5][7] => Mux4.IN5
data_in[5][8] => Mux3.IN5
data_in[5][9] => Mux2.IN5
data_in[5][10] => Mux1.IN5
data_in[5][11] => Mux0.IN5
data_in[4][0] => Mux11.IN4
data_in[4][1] => Mux10.IN4
data_in[4][2] => Mux9.IN4
data_in[4][3] => Mux8.IN4
data_in[4][4] => Mux7.IN4
data_in[4][5] => Mux6.IN4
data_in[4][6] => Mux5.IN4
data_in[4][7] => Mux4.IN4
data_in[4][8] => Mux3.IN4
data_in[4][9] => Mux2.IN4
data_in[4][10] => Mux1.IN4
data_in[4][11] => Mux0.IN4
data_in[3][0] => Mux11.IN3
data_in[3][1] => Mux10.IN3
data_in[3][2] => Mux9.IN3
data_in[3][3] => Mux8.IN3
data_in[3][4] => Mux7.IN3
data_in[3][5] => Mux6.IN3
data_in[3][6] => Mux5.IN3
data_in[3][7] => Mux4.IN3
data_in[3][8] => Mux3.IN3
data_in[3][9] => Mux2.IN3
data_in[3][10] => Mux1.IN3
data_in[3][11] => Mux0.IN3
data_in[2][0] => Mux11.IN2
data_in[2][1] => Mux10.IN2
data_in[2][2] => Mux9.IN2
data_in[2][3] => Mux8.IN2
data_in[2][4] => Mux7.IN2
data_in[2][5] => Mux6.IN2
data_in[2][6] => Mux5.IN2
data_in[2][7] => Mux4.IN2
data_in[2][8] => Mux3.IN2
data_in[2][9] => Mux2.IN2
data_in[2][10] => Mux1.IN2
data_in[2][11] => Mux0.IN2
data_in[1][0] => Mux11.IN1
data_in[1][1] => Mux10.IN1
data_in[1][2] => Mux9.IN1
data_in[1][3] => Mux8.IN1
data_in[1][4] => Mux7.IN1
data_in[1][5] => Mux6.IN1
data_in[1][6] => Mux5.IN1
data_in[1][7] => Mux4.IN1
data_in[1][8] => Mux3.IN1
data_in[1][9] => Mux2.IN1
data_in[1][10] => Mux1.IN1
data_in[1][11] => Mux0.IN1
data_in[0][0] => Mux11.IN0
data_in[0][1] => Mux10.IN0
data_in[0][2] => Mux9.IN0
data_in[0][3] => Mux8.IN0
data_in[0][4] => Mux7.IN0
data_in[0][5] => Mux6.IN0
data_in[0][6] => Mux5.IN0
data_in[0][7] => Mux4.IN0
data_in[0][8] => Mux3.IN0
data_in[0][9] => Mux2.IN0
data_in[0][10] => Mux1.IN0
data_in[0][11] => Mux0.IN0
clk_core => clk_core.IN1
rst_n => rst_n.IN1
sclk <= SPI_OUT:comb_4.sclk
dout <= SPI_OUT:comb_4.dout
sync_n <= SPI_OUT:comb_4.sync_n
pos[0] <= pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[1] <= pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[2] <= pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DAC_POLLING:comb_5|Div:comb_3
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => clk_div~reg0.CLK
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DAC_POLLING:comb_5|SPI_OUT:comb_4
clk => dout~reg0.CLK
clk => sync_n~reg0.CLK
clk => sclk~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => data_in_save[0].CLK
clk => data_in_save[1].CLK
clk => data_in_save[2].CLK
clk => data_in_save[3].CLK
clk => data_in_save[4].CLK
clk => data_in_save[5].CLK
clk => data_in_save[6].CLK
clk => data_in_save[7].CLK
clk => data_in_save[8].CLK
clk => data_in_save[9].CLK
clk => data_in_save[10].CLK
clk => data_in_save[11].CLK
clk => data_in_save[12].CLK
clk => data_in_save[13].CLK
clk => data_in_save[14].CLK
clk => data_in_save[15].CLK
clk => current_state~1.DATAIN
data_in[0] => data_in_save.DATAB
data_in[1] => data_in_save.DATAB
data_in[2] => data_in_save.DATAB
data_in[3] => data_in_save.DATAB
data_in[4] => data_in_save.DATAB
data_in[5] => data_in_save.DATAB
data_in[6] => data_in_save.DATAB
data_in[7] => data_in_save.DATAB
data_in[8] => data_in_save.DATAB
data_in[9] => data_in_save.DATAB
data_in[10] => data_in_save.DATAB
data_in[11] => data_in_save.DATAB
data_in[12] => data_in_save.DATAB
data_in[13] => data_in_save.DATAB
data_in[14] => data_in_save.DATAB
data_in[15] => data_in_save.DATAB
rst_n => next_state.IDLE.OUTPUTSELECT
rst_n => next_state.SEND.OUTPUTSELECT
rst_n => next_state.SEND_n.OUTPUTSELECT
rst_n => next_state.END.OUTPUTSELECT
rst_n => current_state~3.DATAIN
rst_n => dout~reg0.ENA
rst_n => data_in_save[15].ENA
rst_n => data_in_save[14].ENA
rst_n => data_in_save[13].ENA
rst_n => data_in_save[12].ENA
rst_n => data_in_save[11].ENA
rst_n => data_in_save[10].ENA
rst_n => data_in_save[9].ENA
rst_n => data_in_save[8].ENA
rst_n => data_in_save[7].ENA
rst_n => data_in_save[6].ENA
rst_n => data_in_save[5].ENA
rst_n => data_in_save[4].ENA
rst_n => data_in_save[3].ENA
rst_n => data_in_save[2].ENA
rst_n => data_in_save[1].ENA
rst_n => data_in_save[0].ENA
rst_n => counter[4].ENA
rst_n => counter[3].ENA
rst_n => counter[2].ENA
rst_n => counter[1].ENA
rst_n => counter[0].ENA
rst_n => sclk~reg0.ENA
rst_n => sync_n~reg0.ENA
en => Selector2.IN3
en => Selector0.IN1
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_n <= sync_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
isIDLE <= isIDLE.DB_MAX_OUTPUT_PORT_TYPE
isEND <= isEND.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6
clk => clk.IN2
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
fifo <= <GND>
trigger <= trigger.DB_MAX_OUTPUT_PORT_TYPE
clk_a <= clk.DB_MAX_OUTPUT_PORT_TYPE
r_clk => r_clk.IN1
clear => clear.IN1
len[0] <= ADC_FIFO_CONTROL:comb_4.len
len[1] <= ADC_FIFO_CONTROL:comb_4.len
len[2] <= ADC_FIFO_CONTROL:comb_4.len
len[3] <= ADC_FIFO_CONTROL:comb_4.len
len[4] <= ADC_FIFO_CONTROL:comb_4.len
len[5] <= ADC_FIFO_CONTROL:comb_4.len
len[6] <= ADC_FIFO_CONTROL:comb_4.len
len[7] <= ADC_FIFO_CONTROL:comb_4.len
len[8] <= ADC_FIFO_CONTROL:comb_4.len
len[9] <= ADC_FIFO_CONTROL:comb_4.len
len[10] <= ADC_FIFO_CONTROL:comb_4.len
len[11] <= ADC_FIFO_CONTROL:comb_4.len
len[12] <= ADC_FIFO_CONTROL:comb_4.len
len[13] <= ADC_FIFO_CONTROL:comb_4.len
len[14] <= ADC_FIFO_CONTROL:comb_4.len
len[15] <= ADC_FIFO_CONTROL:comb_4.len
len[16] <= ADC_FIFO_CONTROL:comb_4.len
len[17] <= ADC_FIFO_CONTROL:comb_4.len
len[18] <= ADC_FIFO_CONTROL:comb_4.len
len[19] <= ADC_FIFO_CONTROL:comb_4.len
len[20] <= ADC_FIFO_CONTROL:comb_4.len
len[21] <= ADC_FIFO_CONTROL:comb_4.len
len[22] <= ADC_FIFO_CONTROL:comb_4.len
len[23] <= ADC_FIFO_CONTROL:comb_4.len
len[24] <= ADC_FIFO_CONTROL:comb_4.len
len[25] <= ADC_FIFO_CONTROL:comb_4.len
len[26] <= ADC_FIFO_CONTROL:comb_4.len
len[27] <= ADC_FIFO_CONTROL:comb_4.len
len[28] <= ADC_FIFO_CONTROL:comb_4.len
len[29] <= ADC_FIFO_CONTROL:comb_4.len
len[30] <= ADC_FIFO_CONTROL:comb_4.len
len[31] <= ADC_FIFO_CONTROL:comb_4.len
data_out[0] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[1] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[2] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[3] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[4] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[5] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[6] <= ADC_FIFO_CONTROL:comb_4.data_out
data_out[7] <= ADC_FIFO_CONTROL:comb_4.data_out
send_en <= ADC_FIFO_CONTROL:comb_4.isFull


|main|ADC:comb_6|ADC_TRIGGER:comb_3
clk => trigger~reg0.CLK
data[0] => LessThan0.IN8
data[0] => LessThan1.IN8
data[1] => LessThan0.IN7
data[1] => LessThan1.IN7
data[2] => LessThan0.IN6
data[2] => LessThan1.IN6
data[3] => LessThan0.IN5
data[3] => LessThan1.IN5
data[4] => LessThan0.IN4
data[4] => LessThan1.IN4
data[5] => LessThan0.IN3
data[5] => LessThan1.IN3
data[6] => LessThan0.IN2
data[6] => LessThan1.IN2
data[7] => LessThan0.IN1
data[7] => LessThan1.IN1
max[0] => LessThan0.IN16
max[1] => LessThan0.IN15
max[2] => LessThan0.IN14
max[3] => LessThan0.IN13
max[4] => LessThan0.IN12
max[5] => LessThan0.IN11
max[6] => LessThan0.IN10
max[7] => LessThan0.IN9
min[0] => LessThan1.IN16
min[1] => LessThan1.IN15
min[2] => LessThan1.IN14
min[3] => LessThan1.IN13
min[4] => LessThan1.IN12
min[5] => LessThan1.IN11
min[6] => LessThan1.IN10
min[7] => LessThan1.IN9
trigger <= trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4
clk => clk.IN1
trigger => trigger_save[0].DATAIN
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
r_clk => r_clk.IN1
clear => isW.OUTPUTSELECT
clear => isFull~reg0.ACLR
clear => len[0]~reg0.ENA
clear => len[31]~reg0.ENA
clear => len[30]~reg0.ENA
clear => len[29]~reg0.ENA
clear => len[28]~reg0.ENA
clear => len[27]~reg0.ENA
clear => len[26]~reg0.ENA
clear => len[25]~reg0.ENA
clear => len[24]~reg0.ENA
clear => len[23]~reg0.ENA
clear => len[22]~reg0.ENA
clear => len[21]~reg0.ENA
clear => len[20]~reg0.ENA
clear => len[19]~reg0.ENA
clear => len[18]~reg0.ENA
clear => len[17]~reg0.ENA
clear => len[16]~reg0.ENA
clear => len[15]~reg0.ENA
clear => len[14]~reg0.ENA
clear => len[13]~reg0.ENA
clear => len[12]~reg0.ENA
clear => len[11]~reg0.ENA
clear => len[10]~reg0.ENA
clear => len[9]~reg0.ENA
clear => len[8]~reg0.ENA
clear => len[7]~reg0.ENA
clear => len[6]~reg0.ENA
clear => len[5]~reg0.ENA
clear => len[4]~reg0.ENA
clear => len[3]~reg0.ENA
clear => len[2]~reg0.ENA
clear => len[1]~reg0.ENA
data_out[0] <= ADC_FIFO:comb_3.q
data_out[1] <= ADC_FIFO:comb_3.q
data_out[2] <= ADC_FIFO:comb_3.q
data_out[3] <= ADC_FIFO:comb_3.q
data_out[4] <= ADC_FIFO:comb_3.q
data_out[5] <= ADC_FIFO:comb_3.q
data_out[6] <= ADC_FIFO:comb_3.q
data_out[7] <= ADC_FIFO:comb_3.q
len[0] <= len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[1] <= len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[2] <= len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[3] <= len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[4] <= len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[5] <= len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[6] <= len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[7] <= len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[8] <= len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[9] <= len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[10] <= len[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[11] <= len[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[12] <= len[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[13] <= len[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[14] <= len[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[15] <= len[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[16] <= len[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[17] <= len[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[18] <= len[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[19] <= len[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[20] <= len[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[21] <= len[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[22] <= len[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[23] <= len[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[24] <= len[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[25] <= len[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[26] <= len[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[27] <= len[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[28] <= len[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[29] <= len[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[30] <= len[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len[31] <= len[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isFull <= isFull.DB_MAX_OUTPUT_PORT_TYPE
isW <= isW.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component
data[0] => dcfifo_anf1:auto_generated.data[0]
data[1] => dcfifo_anf1:auto_generated.data[1]
data[2] => dcfifo_anf1:auto_generated.data[2]
data[3] => dcfifo_anf1:auto_generated.data[3]
data[4] => dcfifo_anf1:auto_generated.data[4]
data[5] => dcfifo_anf1:auto_generated.data[5]
data[6] => dcfifo_anf1:auto_generated.data[6]
data[7] => dcfifo_anf1:auto_generated.data[7]
q[0] <= dcfifo_anf1:auto_generated.q[0]
q[1] <= dcfifo_anf1:auto_generated.q[1]
q[2] <= dcfifo_anf1:auto_generated.q[2]
q[3] <= dcfifo_anf1:auto_generated.q[3]
q[4] <= dcfifo_anf1:auto_generated.q[4]
q[5] <= dcfifo_anf1:auto_generated.q[5]
q[6] <= dcfifo_anf1:auto_generated.q[6]
q[7] <= dcfifo_anf1:auto_generated.q[7]
rdclk => dcfifo_anf1:auto_generated.rdclk
rdreq => dcfifo_anf1:auto_generated.rdreq
wrclk => dcfifo_anf1:auto_generated.wrclk
wrreq => dcfifo_anf1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_anf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
wrusedw[0] <= dcfifo_anf1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_anf1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_anf1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_anf1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_anf1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_anf1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_anf1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_anf1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_anf1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_anf1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_anf1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_anf1:auto_generated.wrusedw[11]


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated
data[0] => altsyncram_0011:fifo_ram.data_a[0]
data[1] => altsyncram_0011:fifo_ram.data_a[1]
data[2] => altsyncram_0011:fifo_ram.data_a[2]
data[3] => altsyncram_0011:fifo_ram.data_a[3]
data[4] => altsyncram_0011:fifo_ram.data_a[4]
data[5] => altsyncram_0011:fifo_ram.data_a[5]
data[6] => altsyncram_0011:fifo_ram.data_a[6]
data[7] => altsyncram_0011:fifo_ram.data_a[7]
q[0] <= altsyncram_0011:fifo_ram.q_b[0]
q[1] <= altsyncram_0011:fifo_ram.q_b[1]
q[2] <= altsyncram_0011:fifo_ram.q_b[2]
q[3] <= altsyncram_0011:fifo_ram.q_b[3]
q[4] <= altsyncram_0011:fifo_ram.q_b[4]
q[5] <= altsyncram_0011:fifo_ram.q_b[5]
q[6] <= altsyncram_0011:fifo_ram.q_b[6]
q[7] <= altsyncram_0011:fifo_ram.q_b[7]
rdclk => a_graycounter_6p6:rdptr_g1p.clock
rdclk => altsyncram_0011:fifo_ram.clock1
rdclk => alt_synch_pipe_g7d:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_27c:wrptr_g1p.clock
wrclk => altsyncram_0011:fifo_ram.clock0
wrclk => dffpipe_c09:ws_brp.clock
wrclk => dffpipe_c09:ws_bwp.clock
wrclk => alt_synch_pipe_h7d:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|a_graycounter_6p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|a_graycounter_27c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|altsyncram_0011:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|alt_synch_pipe_g7d:rs_dgwp
clock => dffpipe_h09:dffpipe5.clock
d[0] => dffpipe_h09:dffpipe5.d[0]
d[1] => dffpipe_h09:dffpipe5.d[1]
d[2] => dffpipe_h09:dffpipe5.d[2]
d[3] => dffpipe_h09:dffpipe5.d[3]
d[4] => dffpipe_h09:dffpipe5.d[4]
d[5] => dffpipe_h09:dffpipe5.d[5]
d[6] => dffpipe_h09:dffpipe5.d[6]
d[7] => dffpipe_h09:dffpipe5.d[7]
d[8] => dffpipe_h09:dffpipe5.d[8]
d[9] => dffpipe_h09:dffpipe5.d[9]
d[10] => dffpipe_h09:dffpipe5.d[10]
d[11] => dffpipe_h09:dffpipe5.d[11]
d[12] => dffpipe_h09:dffpipe5.d[12]
q[0] <= dffpipe_h09:dffpipe5.q[0]
q[1] <= dffpipe_h09:dffpipe5.q[1]
q[2] <= dffpipe_h09:dffpipe5.q[2]
q[3] <= dffpipe_h09:dffpipe5.q[3]
q[4] <= dffpipe_h09:dffpipe5.q[4]
q[5] <= dffpipe_h09:dffpipe5.q[5]
q[6] <= dffpipe_h09:dffpipe5.q[6]
q[7] <= dffpipe_h09:dffpipe5.q[7]
q[8] <= dffpipe_h09:dffpipe5.q[8]
q[9] <= dffpipe_h09:dffpipe5.q[9]
q[10] <= dffpipe_h09:dffpipe5.q[10]
q[11] <= dffpipe_h09:dffpipe5.q[11]
q[12] <= dffpipe_h09:dffpipe5.q[12]


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|alt_synch_pipe_g7d:rs_dgwp|dffpipe_h09:dffpipe5
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
d[12] => dffe6a[12].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|dffpipe_c09:ws_brp
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
d[11] => dffe8a[11].IN0
d[12] => dffe8a[12].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|dffpipe_c09:ws_bwp
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
d[11] => dffe8a[11].IN0
d[12] => dffe8a[12].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|alt_synch_pipe_h7d:ws_dgrp
clock => dffpipe_i09:dffpipe9.clock
d[0] => dffpipe_i09:dffpipe9.d[0]
d[1] => dffpipe_i09:dffpipe9.d[1]
d[2] => dffpipe_i09:dffpipe9.d[2]
d[3] => dffpipe_i09:dffpipe9.d[3]
d[4] => dffpipe_i09:dffpipe9.d[4]
d[5] => dffpipe_i09:dffpipe9.d[5]
d[6] => dffpipe_i09:dffpipe9.d[6]
d[7] => dffpipe_i09:dffpipe9.d[7]
d[8] => dffpipe_i09:dffpipe9.d[8]
d[9] => dffpipe_i09:dffpipe9.d[9]
d[10] => dffpipe_i09:dffpipe9.d[10]
d[11] => dffpipe_i09:dffpipe9.d[11]
d[12] => dffpipe_i09:dffpipe9.d[12]
q[0] <= dffpipe_i09:dffpipe9.q[0]
q[1] <= dffpipe_i09:dffpipe9.q[1]
q[2] <= dffpipe_i09:dffpipe9.q[2]
q[3] <= dffpipe_i09:dffpipe9.q[3]
q[4] <= dffpipe_i09:dffpipe9.q[4]
q[5] <= dffpipe_i09:dffpipe9.q[5]
q[6] <= dffpipe_i09:dffpipe9.q[6]
q[7] <= dffpipe_i09:dffpipe9.q[7]
q[8] <= dffpipe_i09:dffpipe9.q[8]
q[9] <= dffpipe_i09:dffpipe9.q[9]
q[10] <= dffpipe_i09:dffpipe9.q[10]
q[11] <= dffpipe_i09:dffpipe9.q[11]
q[12] <= dffpipe_i09:dffpipe9.q[12]


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|alt_synch_pipe_h7d:ws_dgrp|dffpipe_i09:dffpipe9
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
d[12] => dffe10a[12].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|main|ADC:comb_6|ADC_FIFO_CONTROL:comb_4|ADC_FIFO:comb_3|dcfifo:dcfifo_component|dcfifo_anf1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|main|FPGA2AR9331:comb_7
clk => r_clk~reg0.CLK
clk => len[0].CLK
clk => len[1].CLK
clk => len[2].CLK
clk => len[3].CLK
clk => len[4].CLK
clk => len[5].CLK
clk => len[6].CLK
clk => len[7].CLK
clk => len[8].CLK
clk => len[9].CLK
clk => len[10].CLK
clk => len[11].CLK
clk => len[12].CLK
clk => len[13].CLK
clk => len[14].CLK
clk => len[15].CLK
clk => len[16].CLK
clk => len[17].CLK
clk => len[18].CLK
clk => len[19].CLK
clk => len[20].CLK
clk => len[21].CLK
clk => len[22].CLK
clk => len[23].CLK
clk => len[24].CLK
clk => len[25].CLK
clk => len[26].CLK
clk => len[27].CLK
clk => len[28].CLK
clk => len[29].CLK
clk => len[30].CLK
clk => len[31].CLK
clk => ack_save.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[0]~en.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[1]~en.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[2]~en.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[3]~en.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[4]~en.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[5]~en.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[6]~en.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[7]~en.CLK
clk => clk_out~reg0.CLK
clk => delay_counter[0].CLK
clk => delay_counter[1].CLK
clk => delay_counter[2].CLK
clk => delay_counter[3].CLK
clk => delay_counter[4].CLK
clk => delay_counter[5].CLK
clk => delay_counter[6].CLK
clk => delay_counter[7].CLK
clk => delay_counter[8].CLK
clk => delay_counter[9].CLK
clk => delay_counter[10].CLK
clk => delay_counter[11].CLK
clk => delay_counter[12].CLK
clk => delay_counter[13].CLK
clk => delay_counter[14].CLK
clk => delay_counter[15].CLK
clk => delay_counter[16].CLK
clk => delay_counter[17].CLK
clk => delay_counter[18].CLK
clk => delay_counter[19].CLK
clk => delay_counter[20].CLK
clk => delay_counter[21].CLK
clk => delay_counter[22].CLK
clk => delay_counter[23].CLK
clk => delay_counter[24].CLK
clk => delay_counter[25].CLK
clk => delay_counter[26].CLK
clk => delay_counter[27].CLK
clk => delay_counter[28].CLK
clk => delay_counter[29].CLK
clk => delay_counter[30].CLK
clk => delay_counter[31].CLK
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
rst_n => data_out[7].IN1
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => r_clk~reg0.ENA
rst_n => delay_counter[31].ENA
rst_n => delay_counter[30].ENA
rst_n => delay_counter[29].ENA
rst_n => delay_counter[28].ENA
rst_n => delay_counter[27].ENA
rst_n => delay_counter[26].ENA
rst_n => delay_counter[25].ENA
rst_n => delay_counter[24].ENA
rst_n => delay_counter[23].ENA
rst_n => delay_counter[22].ENA
rst_n => delay_counter[21].ENA
rst_n => delay_counter[20].ENA
rst_n => delay_counter[19].ENA
rst_n => delay_counter[18].ENA
rst_n => delay_counter[17].ENA
rst_n => delay_counter[16].ENA
rst_n => delay_counter[15].ENA
rst_n => delay_counter[14].ENA
rst_n => delay_counter[13].ENA
rst_n => delay_counter[12].ENA
rst_n => delay_counter[11].ENA
rst_n => delay_counter[10].ENA
rst_n => delay_counter[9].ENA
rst_n => delay_counter[8].ENA
rst_n => delay_counter[7].ENA
rst_n => delay_counter[6].ENA
rst_n => delay_counter[5].ENA
rst_n => delay_counter[4].ENA
rst_n => delay_counter[3].ENA
rst_n => delay_counter[2].ENA
rst_n => delay_counter[1].ENA
rst_n => delay_counter[0].ENA
rst_n => clk_out~reg0.ENA
rst_n => ack_save.ENA
rst_n => len[31].ENA
rst_n => len[30].ENA
rst_n => len[29].ENA
rst_n => len[28].ENA
rst_n => len[27].ENA
rst_n => len[26].ENA
rst_n => len[25].ENA
rst_n => len[24].ENA
rst_n => len[23].ENA
rst_n => len[22].ENA
rst_n => len[21].ENA
rst_n => len[20].ENA
rst_n => len[19].ENA
rst_n => len[18].ENA
rst_n => len[17].ENA
rst_n => len[16].ENA
rst_n => len[15].ENA
rst_n => len[14].ENA
rst_n => len[13].ENA
rst_n => len[12].ENA
rst_n => len[11].ENA
rst_n => len[10].ENA
rst_n => len[9].ENA
rst_n => len[8].ENA
rst_n => len[7].ENA
rst_n => len[6].ENA
rst_n => len[5].ENA
rst_n => len[4].ENA
rst_n => len[3].ENA
rst_n => len[2].ENA
rst_n => len[1].ENA
rst_n => len[0].ENA
data_in[0] => Selector66.IN3
data_in[1] => Selector68.IN3
data_in[2] => Selector69.IN3
data_in[3] => Selector70.IN3
data_in[4] => Selector71.IN3
data_in[5] => Selector72.IN3
data_in[6] => Selector73.IN3
data_in[7] => Selector75.IN3
en => Mux3.IN31
len_in[0] => Selector64.IN4
len_in[1] => Selector63.IN4
len_in[2] => Selector62.IN4
len_in[3] => Selector61.IN4
len_in[4] => Selector60.IN4
len_in[5] => Selector59.IN4
len_in[6] => Selector58.IN4
len_in[7] => Selector57.IN4
len_in[8] => Selector56.IN4
len_in[9] => Selector55.IN4
len_in[10] => Selector54.IN4
len_in[11] => Selector53.IN4
len_in[12] => Selector52.IN4
len_in[13] => Selector51.IN4
len_in[14] => Selector50.IN4
len_in[15] => Selector49.IN4
len_in[16] => Selector48.IN4
len_in[17] => Selector47.IN4
len_in[18] => Selector46.IN4
len_in[19] => Selector45.IN4
len_in[20] => Selector44.IN4
len_in[21] => Selector43.IN4
len_in[22] => Selector42.IN4
len_in[23] => Selector41.IN4
len_in[24] => Selector40.IN4
len_in[25] => Selector39.IN4
len_in[26] => Selector38.IN4
len_in[27] => Selector37.IN4
len_in[28] => Selector36.IN4
len_in[29] => Selector35.IN4
len_in[30] => Selector34.IN4
len_in[31] => Selector33.IN4
ack => always1.IN1
ack => ack_save.DATAB
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
status[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
status[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
status[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
status[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
isWAIT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
r_clk <= r_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


