[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407005",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407005",
        "articleTitle": "Performance improvement technique for synchronous circuits realized as LUT-based FPGAs",
        "volume": "3",
        "issue": "3",
        "startPage": "455",
        "endPage": "459",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37536190000,
                "preferredName": "T. Miyazaki",
                "firstName": "T.",
                "lastName": "Miyazaki"
            },
            {
                "id": 37379873300,
                "preferredName": "H. Nakada",
                "firstName": "H.",
                "lastName": "Nakada"
            },
            {
                "id": 37349586100,
                "preferredName": "A. Tsutsui",
                "firstName": "A.",
                "lastName": "Tsutsui"
            },
            {
                "id": 37331782800,
                "preferredName": "K. Yamada",
                "firstName": "K.",
                "lastName": "Yamada"
            },
            {
                "id": 37342100600,
                "preferredName": "N. Ohta",
                "firstName": "N.",
                "lastName": "Ohta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386231",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386231",
        "articleTitle": "Performance-oriented technology mapping for LUT-based FPGA's",
        "volume": "3",
        "issue": "2",
        "startPage": "323",
        "endPage": "327",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087202452,
                "preferredName": "Hyunchul Shin",
                "firstName": null,
                "lastName": "Hyunchul Shin"
            },
            {
                "id": 37087403113,
                "preferredName": "Chunghee Kim",
                "firstName": null,
                "lastName": "Chunghee Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407003",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407003",
        "articleTitle": "Realizing a high measure of confidence for defect level analysis of random testing [VLSI]",
        "volume": "3",
        "issue": "3",
        "startPage": "446",
        "endPage": "450",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087156902,
                "preferredName": "Wen-Ben Jone",
                "firstName": null,
                "lastName": "Wen-Ben Jone"
            },
            {
                "id": 37087158275,
                "preferredName": "Paresh Gondalia",
                "firstName": null,
                "lastName": "Paresh Gondalia"
            },
            {
                "id": 37087158133,
                "preferredName": "A. Gutjahr",
                "firstName": "A.",
                "lastName": "Gutjahr"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365460",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365460",
        "articleTitle": "An architecture for a DSP field-programmable gate array",
        "volume": "3",
        "issue": "1",
        "startPage": "136",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37330441300,
                "preferredName": "M. Agarwala",
                "firstName": "M.",
                "lastName": "Agarwala"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.475969",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "475969",
        "articleTitle": "A new architecture for the automatic design of custom digital neural network",
        "volume": "3",
        "issue": "4",
        "startPage": "502",
        "endPage": "506",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282132600,
                "preferredName": "W. Fornaciari",
                "firstName": "W.",
                "lastName": "Fornaciari"
            },
            {
                "id": 37273949700,
                "preferredName": "F. Salice",
                "firstName": "F.",
                "lastName": "Salice"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386234",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386234",
        "articleTitle": "Implementation of micropipelines in enable/disable CMOS differential logic",
        "volume": "3",
        "issue": "2",
        "startPage": "338",
        "endPage": "341",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38184308200,
                "preferredName": "Shih-Lien Lu",
                "firstName": null,
                "lastName": "Shih-Lien Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407007",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407007",
        "articleTitle": "Efficient semicustom micropipeline design",
        "volume": "3",
        "issue": "3",
        "startPage": "464",
        "endPage": "469",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284711600,
                "preferredName": "A. De Gloria",
                "firstName": "A.",
                "lastName": "De Gloria"
            },
            {
                "id": 37268497400,
                "preferredName": "M. Olivieri",
                "firstName": "M.",
                "lastName": "Olivieri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365453",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365453",
        "articleTitle": "Bus-invert coding for low-power I/O",
        "volume": "3",
        "issue": "1",
        "startPage": "49",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272355600,
                "preferredName": "M.R. Stan",
                "firstName": "M.R.",
                "lastName": "Stan"
            },
            {
                "id": 37273906500,
                "preferredName": "W.P. Burleson",
                "firstName": "W.P.",
                "lastName": "Burleson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386219",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386219",
        "articleTitle": "Architectural power analysis: The dual bit type method",
        "volume": "3",
        "issue": "2",
        "startPage": "173",
        "endPage": "187",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37331558900,
                "preferredName": "P.E. Landman",
                "firstName": "P.E.",
                "lastName": "Landman"
            },
            {
                "id": 37276611300,
                "preferredName": "J.M. Rabaey",
                "firstName": "J.M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.475966",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "475966",
        "articleTitle": "Placement and routing tools for the Triptych FPGA",
        "volume": "3",
        "issue": "4",
        "startPage": "473",
        "endPage": "482",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284732400,
                "preferredName": "C. Ebeling",
                "firstName": "C.",
                "lastName": "Ebeling"
            },
            {
                "id": 37268608600,
                "preferredName": "L. McMurchie",
                "firstName": "L.",
                "lastName": "McMurchie"
            },
            {
                "id": 37265522000,
                "preferredName": "S.A. Hauck",
                "firstName": "S.A.",
                "lastName": "Hauck"
            },
            {
                "id": 37329257300,
                "preferredName": "S. Burns",
                "firstName": "S.",
                "lastName": "Burns"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386228",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386228",
        "articleTitle": "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology",
        "volume": "3",
        "issue": "2",
        "startPage": "292",
        "endPage": "301",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266230900,
                "preferredName": "V.G. Oklobdzija",
                "firstName": "V.G.",
                "lastName": "Oklobdzija"
            },
            {
                "id": 37389899400,
                "preferredName": "D. Villeger",
                "firstName": "D.",
                "lastName": "Villeger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406998",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406998",
        "articleTitle": "Power estimation methods for sequential logic circuits",
        "volume": "3",
        "issue": "3",
        "startPage": "404",
        "endPage": "416",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087156377,
                "preferredName": "Chi-Ying Tsui",
                "firstName": null,
                "lastName": "Chi-Ying Tsui"
            },
            {
                "id": 37270010900,
                "preferredName": "J. Monteiro",
                "firstName": "J.",
                "lastName": "Monteiro"
            },
            {
                "id": 37087537488,
                "preferredName": "Massoud Pedram",
                "firstName": null,
                "lastName": "Massoud Pedram"
            },
            {
                "id": 37087357571,
                "preferredName": "Srinivas Devadas",
                "firstName": null,
                "lastName": "Srinivas Devadas"
            },
            {
                "id": 37344362400,
                "preferredName": "A.M. Despain",
                "firstName": "A.M.",
                "lastName": "Despain"
            },
            {
                "id": 37276211100,
                "preferredName": "B. Lin",
                "firstName": "B.",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386232",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386232",
        "articleTitle": "Low-power design techniques for high-performance CMOS adders",
        "volume": "3",
        "issue": "2",
        "startPage": "327",
        "endPage": "333",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087158490,
                "preferredName": "Uming Ko",
                "firstName": null,
                "lastName": "Uming Ko"
            },
            {
                "id": 37087650546,
                "preferredName": "T. Balsara",
                "firstName": "T.",
                "lastName": "Balsara"
            },
            {
                "id": 37087068736,
                "preferredName": "Wai Lee",
                "firstName": null,
                "lastName": "Wai Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386221",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386221",
        "articleTitle": "Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming",
        "volume": "3",
        "issue": "2",
        "startPage": "201",
        "endPage": "214",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38225292600,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            },
            {
                "id": 37087768019,
                "preferredName": "R. Kalyanaraman",
                "firstName": "R.",
                "lastName": "Kalyanaraman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386226",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386226",
        "articleTitle": "Investigation into micropipeline latch design styles",
        "volume": "3",
        "issue": "2",
        "startPage": "264",
        "endPage": "272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37357580400,
                "preferredName": "P. Day",
                "firstName": "P.",
                "lastName": "Day"
            },
            {
                "id": 37357960800,
                "preferredName": "J.V. Woods",
                "firstName": "J.V.",
                "lastName": "Woods"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386218",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386218",
        "articleTitle": "Background memory area estimation for multidimensional signal processing systems",
        "volume": "3",
        "issue": "2",
        "startPage": "157",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275282900,
                "preferredName": "F. Balasa",
                "firstName": "F.",
                "lastName": "Balasa"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37087771826,
                "preferredName": "Hugo De Man",
                "firstName": null,
                "lastName": "Hugo De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386223",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386223",
        "articleTitle": "ARCHGEN: Automated synthesis of analog systems",
        "volume": "3",
        "issue": "2",
        "startPage": "231",
        "endPage": "244",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351773500,
                "preferredName": "B.A.A. Antao",
                "firstName": "B.A.A.",
                "lastName": "Antao"
            },
            {
                "id": 37325267500,
                "preferredName": "A.J. Brodersen",
                "firstName": "A.J.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386220",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386220",
        "articleTitle": "AVPGEN-A test generator for architecture verification",
        "volume": "3",
        "issue": "2",
        "startPage": "188",
        "endPage": "200",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088624837,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 37345761800,
                "preferredName": "V. Iyengar",
                "firstName": "V.",
                "lastName": "Iyengar"
            },
            {
                "id": 37352722400,
                "preferredName": "D. Jameson",
                "firstName": "D.",
                "lastName": "Jameson"
            },
            {
                "id": 37660937900,
                "preferredName": "R. Jawalekar",
                "firstName": "R.",
                "lastName": "Jawalekar"
            },
            {
                "id": 37348688700,
                "preferredName": "I. Nair",
                "firstName": "I.",
                "lastName": "Nair"
            },
            {
                "id": 37347346200,
                "preferredName": "B. Rosen",
                "firstName": "B.",
                "lastName": "Rosen"
            },
            {
                "id": 37446450700,
                "preferredName": "M. Mullen",
                "firstName": "M.",
                "lastName": "Mullen"
            },
            {
                "id": 37088784076,
                "preferredName": "J. Yoon",
                "firstName": "J.",
                "lastName": "Yoon"
            },
            {
                "id": 37293813600,
                "preferredName": "R. Armoni",
                "firstName": "R.",
                "lastName": "Armoni"
            },
            {
                "id": 37353387600,
                "preferredName": "D. Geist",
                "firstName": "D.",
                "lastName": "Geist"
            },
            {
                "id": 37353387800,
                "preferredName": "Y. Wolfsthal",
                "firstName": "Y.",
                "lastName": "Wolfsthal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386229",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386229",
        "articleTitle": "A practical current sensing technique for I/sub DDQ/ testing",
        "volume": "3",
        "issue": "2",
        "startPage": "302",
        "endPage": "310",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087142739,
                "preferredName": "Jing-Jou Tang",
                "firstName": null,
                "lastName": "Jing-Jou Tang"
            },
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            },
            {
                "id": 38257768900,
                "preferredName": "Bin-Da Liu",
                "firstName": null,
                "lastName": "Bin-Da Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407006",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407006",
        "articleTitle": "Incremental hardware estimation during hardware/software functional partitioning",
        "volume": "3",
        "issue": "3",
        "startPage": "459",
        "endPage": "464",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365450",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365450",
        "articleTitle": "Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput",
        "volume": "3",
        "issue": "1",
        "startPage": "2",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272238500,
                "preferredName": "M.B. Srivastava",
                "firstName": "M.B.",
                "lastName": "Srivastava"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386230",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386230",
        "articleTitle": "Exact moment matching model of transmission lines and application to interconnect delay estimation",
        "volume": "3",
        "issue": "2",
        "startPage": "311",
        "endPage": "322",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087144604,
                "preferredName": "Qingjian Yu",
                "firstName": null,
                "lastName": "Qingjian Yu"
            },
            {
                "id": 37294004400,
                "preferredName": "E.S. Kuh",
                "firstName": "E.S.",
                "lastName": "Kuh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407000",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407000",
        "articleTitle": "Optimal interconnect diagnosis of wiring networks",
        "volume": "3",
        "issue": "3",
        "startPage": "430",
        "endPage": "436",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087145833,
                "preferredName": "Weiping Shi",
                "firstName": null,
                "lastName": "Weiping Shi"
            },
            {
                "id": 38556050000,
                "preferredName": "W.K. Fuchs",
                "firstName": "W.K.",
                "lastName": "Fuchs"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.475968",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "475968",
        "articleTitle": "The Triptych FPGA architecture",
        "volume": "3",
        "issue": "4",
        "startPage": "491",
        "endPage": "501",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283164000,
                "preferredName": "G. Borriello",
                "firstName": "G.",
                "lastName": "Borriello"
            },
            {
                "id": 37284732400,
                "preferredName": "C. Ebeling",
                "firstName": "C.",
                "lastName": "Ebeling"
            },
            {
                "id": 37265522000,
                "preferredName": "S.A. Hauck",
                "firstName": "S.A.",
                "lastName": "Hauck"
            },
            {
                "id": 37329257300,
                "preferredName": "S. Burns",
                "firstName": "S.",
                "lastName": "Burns"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365457",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365457",
        "articleTitle": "A unified design methodology for CMOS tapered buffers",
        "volume": "3",
        "issue": "1",
        "startPage": "99",
        "endPage": "111",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294480500,
                "preferredName": "B.S. Cherkauer",
                "firstName": "B.S.",
                "lastName": "Cherkauer"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365454",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365454",
        "articleTitle": "Testing complex couplings in multiport memories",
        "volume": "3",
        "issue": "1",
        "startPage": "59",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37332469200,
                "preferredName": "M. Nicolaidis",
                "firstName": "M.",
                "lastName": "Nicolaidis"
            },
            {
                "id": 37087330861,
                "preferredName": "V. Castro Alves",
                "firstName": "V.",
                "lastName": "Castro Alves"
            },
            {
                "id": 37344968600,
                "preferredName": "H. Bederr",
                "firstName": "H.",
                "lastName": "Bederr"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386224",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386224",
        "articleTitle": "A VLSI priority packet queue with inheritance and overwrite",
        "volume": "3",
        "issue": "2",
        "startPage": "245",
        "endPage": "253",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351781800,
                "preferredName": "D. Picker",
                "firstName": "D.",
                "lastName": "Picker"
            },
            {
                "id": 37328683600,
                "preferredName": "R.D. Fellman",
                "firstName": "R.D.",
                "lastName": "Fellman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365458",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365458",
        "articleTitle": "A practical methodology for the statistical design of complex logic products for performance",
        "volume": "3",
        "issue": "1",
        "startPage": "112",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37389799300,
                "preferredName": "S.G. Duvall",
                "firstName": "S.G.",
                "lastName": "Duvall"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365452",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365452",
        "articleTitle": "Design and realization of high-performance wave-pipelined 8/spl times/8 b multiplier in CMOS technology",
        "volume": "3",
        "issue": "1",
        "startPage": "36",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38666669700,
                "preferredName": "D. Ghosh",
                "firstName": "D.",
                "lastName": "Ghosh"
            },
            {
                "id": 37279928000,
                "preferredName": "S.K. Nandy",
                "firstName": "S.K.",
                "lastName": "Nandy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365462",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365462",
        "articleTitle": "C-testable design techniques for iterative logic arrays",
        "volume": "3",
        "issue": "1",
        "startPage": "146",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087254903,
                "preferredName": "Shyue-Kung Lu",
                "firstName": null,
                "lastName": "Shyue-Kung Lu"
            },
            {
                "id": 37087481754,
                "preferredName": "Jen-Chuan Wang",
                "firstName": null,
                "lastName": "Jen-Chuan Wang"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386227",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386227",
        "articleTitle": "Critical paths in circuits with level-sensitive latches",
        "volume": "3",
        "issue": "2",
        "startPage": "273",
        "endPage": "291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37390038700,
                "preferredName": "T.M. Burks",
                "firstName": "T.M.",
                "lastName": "Burks"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            },
            {
                "id": 37267150400,
                "preferredName": "T.N. Mudge",
                "firstName": "T.N.",
                "lastName": "Mudge"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406996",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406996",
        "articleTitle": "Global scheduling with code-motions for high-level synthesis applications",
        "volume": "3",
        "issue": "3",
        "startPage": "379",
        "endPage": "392",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087606528,
                "preferredName": "Minjoong Rim",
                "firstName": null,
                "lastName": "Minjoong Rim"
            },
            {
                "id": 37087713833,
                "preferredName": "Yaw Fann",
                "firstName": null,
                "lastName": "Yaw Fann"
            },
            {
                "id": 37087712430,
                "preferredName": "Rajiv Jain",
                "firstName": null,
                "lastName": "Rajiv Jain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406999",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406999",
        "articleTitle": "Behavioral simulation for analog system design verification",
        "volume": "3",
        "issue": "3",
        "startPage": "417",
        "endPage": "429",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351773500,
                "preferredName": "B.A.A. Antao",
                "firstName": "B.A.A.",
                "lastName": "Antao"
            },
            {
                "id": 37325267500,
                "preferredName": "A.J. Brodersen",
                "firstName": "A.J.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407004",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407004",
        "articleTitle": "Short-circuit power driven gate sizing technique for reducing power dissipation",
        "volume": "3",
        "issue": "3",
        "startPage": "450",
        "endPage": "455",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087158490,
                "preferredName": "Uming Ko",
                "firstName": null,
                "lastName": "Uming Ko"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365451",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365451",
        "articleTitle": "System level hardware module generation",
        "volume": "3",
        "issue": "1",
        "startPage": "20",
        "endPage": "35",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272238500,
                "preferredName": "M.B. Srivastava",
                "firstName": "M.B.",
                "lastName": "Srivastava"
            },
            {
                "id": 37280909600,
                "preferredName": "R.W. Brodersen",
                "firstName": "R.W.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365456",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365456",
        "articleTitle": "A buffer distribution algorithm for high-performance clock net optimization",
        "volume": "3",
        "issue": "1",
        "startPage": "84",
        "endPage": "98",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087066048,
                "preferredName": "Jun-Dong Cho",
                "firstName": null,
                "lastName": "Jun-Dong Cho"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.475967",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "475967",
        "articleTitle": "Performance evaluation for application-specific architectures",
        "volume": "3",
        "issue": "4",
        "startPage": "483",
        "endPage": "490",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087181493,
                "preferredName": "Jie Gong",
                "firstName": null,
                "lastName": "Jie Gong"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365461",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365461",
        "articleTitle": "On general zero-skew clock net construction",
        "volume": "3",
        "issue": "1",
        "startPage": "141",
        "endPage": "146",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087433295,
                "preferredName": "Nan-Chi Chou",
                "firstName": null,
                "lastName": "Nan-Chi Chou"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365455",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365455",
        "articleTitle": "Cumulative balance testing of logic circuits",
        "volume": "3",
        "issue": "1",
        "startPage": "72",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406997",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406997",
        "articleTitle": "Multiprocessor implementation of real-time DSP algorithms",
        "volume": "3",
        "issue": "3",
        "startPage": "393",
        "endPage": "403",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087145697,
                "preferredName": "Duen-Jeng Wang",
                "firstName": null,
                "lastName": "Duen-Jeng Wang"
            },
            {
                "id": 37087142555,
                "preferredName": "Yu Hen Hu",
                "firstName": null,
                "lastName": "Yu Hen Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406993",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406993",
        "articleTitle": "A design system for on-chip oversampling A/D interfaces",
        "volume": "3",
        "issue": "3",
        "startPage": "345",
        "endPage": "354",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38179835100,
                "preferredName": "M.F. Mar",
                "firstName": "M.F.",
                "lastName": "Mar"
            },
            {
                "id": 37280909600,
                "preferredName": "R.W. Brodersen",
                "firstName": "R.W.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386222",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386222",
        "articleTitle": "Scheduling constraint generation for communicating processes",
        "volume": "3",
        "issue": "2",
        "startPage": "215",
        "endPage": "230",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089134881,
                "preferredName": "A. Takach",
                "firstName": "A.",
                "lastName": "Takach"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406994",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406994",
        "articleTitle": "A methodology and design tools to support system-level VLSI design",
        "volume": "3",
        "issue": "3",
        "startPage": "355",
        "endPage": "369",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298463600,
                "preferredName": "K. Kucukcakar",
                "firstName": "K.",
                "lastName": "Kucukcakar"
            },
            {
                "id": 37275825200,
                "preferredName": "A.C. Parker",
                "firstName": "A.C.",
                "lastName": "Parker"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386233",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386233",
        "articleTitle": "Sequential circuit testability enhancement using a nonscan approach",
        "volume": "3",
        "issue": "2",
        "startPage": "333",
        "endPage": "338",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281607700,
                "preferredName": "E.M. Rudnick",
                "firstName": "E.M.",
                "lastName": "Rudnick"
            },
            {
                "id": 37353170200,
                "preferredName": "V. Chickermane",
                "firstName": "V.",
                "lastName": "Chickermane"
            },
            {
                "id": 37272513800,
                "preferredName": "P. Banerjee",
                "firstName": "P.",
                "lastName": "Banerjee"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.407001",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "407001",
        "articleTitle": "Differential BiCMOS logic circuits: fault characterization and design-for-testability",
        "volume": "3",
        "issue": "3",
        "startPage": "437",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267268300,
                "preferredName": "S. Hessabi",
                "firstName": "S.",
                "lastName": "Hessabi"
            },
            {
                "id": 37345263300,
                "preferredName": "M.Y. Osman",
                "firstName": "M.Y.",
                "lastName": "Osman"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.406995",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406995",
        "articleTitle": "Design of a static MIMD data flow processor using micropipelines",
        "volume": "3",
        "issue": "3",
        "startPage": "370",
        "endPage": "378",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087431713,
                "preferredName": "Chih-Ming Chang",
                "firstName": null,
                "lastName": "Chih-Ming Chang"
            },
            {
                "id": 38184308200,
                "preferredName": "Shih-Lien Lu",
                "firstName": null,
                "lastName": "Shih-Lien Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.365459",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365459",
        "articleTitle": "Physical models and algorithms for optoelectronic MCM layout",
        "volume": "3",
        "issue": "1",
        "startPage": "124",
        "endPage": "135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088100513,
                "preferredName": "Jiao Fan",
                "firstName": null,
                "lastName": "Jiao Fan"
            },
            {
                "id": 37353269400,
                "preferredName": "D. Zaleta",
                "firstName": "D.",
                "lastName": "Zaleta"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37351511800,
                "preferredName": "S.H. Lee",
                "firstName": "S.H.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.386225",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "386225",
        "articleTitle": "Efficient network folding techniques for routing permutations in VLSI",
        "volume": "3",
        "issue": "2",
        "startPage": "254",
        "endPage": "263",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269837800,
                "preferredName": "H.M. Alnuweiri",
                "firstName": "H.M.",
                "lastName": "Alnuweiri"
            },
            {
                "id": 37265812700,
                "preferredName": "S.M. Sait",
                "firstName": "S.M.",
                "lastName": "Sait"
            }
        ]
    }
]