{"Source Block": ["hdl/library/common/up_axi.v@147:158@HdlStmAssign", "  // wait for awvalid and wvalid before asserting awready and wready\n\n  assign up_axi_wr_s = ((up_axi_awaddr >= PCORE_BASEADDR) && (up_axi_awaddr <= PCORE_HIGHADDR)) ?\n    (up_axi_awvalid & up_axi_wvalid & ~up_axi_access) : 1'b0;\n\n  assign up_axi_rd_s = ((up_axi_araddr >= PCORE_BASEADDR) && (up_axi_araddr <= PCORE_HIGHADDR)) ?\n    (up_axi_arvalid & ~up_axi_access) : 1'b0;\n\n  // return address and data channel ready right away, response depends on ack\n \n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/common/up_axi.v@144:155", "  assign up_axi_bresp = 2'd0;\n  assign up_axi_rresp = 2'd0;\n\n  // wait for awvalid and wvalid before asserting awready and wready\n\n  assign up_axi_wr_s = ((up_axi_awaddr >= PCORE_BASEADDR) && (up_axi_awaddr <= PCORE_HIGHADDR)) ?\n    (up_axi_awvalid & up_axi_wvalid & ~up_axi_access) : 1'b0;\n\n  assign up_axi_rd_s = ((up_axi_araddr >= PCORE_BASEADDR) && (up_axi_araddr <= PCORE_HIGHADDR)) ?\n    (up_axi_arvalid & ~up_axi_access) : 1'b0;\n\n  // return address and data channel ready right away, response depends on ack\n"]], "Diff Content": {"Delete": [], "Add": [[153, "  assign up_axi_ack_s = ((up_axi_bready == 1'b1) && (up_axi_bvalid == 1'b1)) ||\n"], [153, "    ((up_axi_rready == 1'b1) && (up_axi_rvalid == 1'b1));\n"]]}}