m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/Software/modelsim/examples
vALU
Z0 !s110 1741701093
!i10b 1
!s100 CB8Ed;Ld99T7>Jk7LR82Z2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV=AWk;Q`JUecjl430Nh_;3
Z2 dE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases
w1741687040
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/execute/alu.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/execute/alu.v
!i122 170
L0 2 23
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2020.4;71
r1
!s85 0
31
Z5 !s108 1741701093.000000
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/execute/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/execute/alu.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
n@a@l@u
vcpu_top
R0
!i10b 1
!s100 :GVo2FWI;bFf>I@5WA3^h2
R1
Ijce7?F[E>1AjhYXX696c_1
R2
w1741700829
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/top/cpu_top.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/top/cpu_top.v
!i122 177
L0 1 116
R3
R4
r1
!s85 0
31
R5
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/top/cpu_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/top/cpu_top.v|
!i113 0
R6
R7
vcpu_top_soc
R0
!i10b 1
!s100 HGn6gMHQCQafffM`Pc@OO3
R1
IdOaaT>mCD3i1QYnS:VXDC1
R2
w1741701044
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_soc.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_soc.v
!i122 178
L0 1 21
R3
R4
r1
!s85 0
31
R5
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_soc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_soc.v|
!i113 0
R6
R7
vdff_set
R0
!i10b 1
!s100 zSj^5Ol[f63Kg0M@<znB53
R1
I6lC>DRZW[im=a;A0lEkHF3
R2
w1741612779
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/dff_set.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/dff_set.v
!i122 172
L0 2 14
R3
R4
r1
!s85 0
31
R5
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/dff_set.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/dff_set.v|
!i113 0
R6
R7
vex
R0
!i10b 1
!s100 ?4hz5z1DZZ=016<B3I@Nb1
R1
IM5Oa[DZkIBcZVog1i9:JV1
R2
w1741700156
8E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\execute\ex.v
FE:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\execute\ex.v
!i122 171
L0 2 81
R3
R4
r1
!s85 0
31
R5
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\execute\..\common\defines.v|E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\execute\ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\execute\ex.v|
!i113 0
R6
R7
vid
R0
!i10b 1
!s100 TfHQN<UbKlVkPU[G9<]Rb0
R1
IUzdGGLcGm]Q@`Fo]VGm[j1
R2
w1741695376
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id.v
!i122 167
L0 3 88
R3
R4
r1
!s85 0
31
R5
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\decode\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id.v|
!i113 0
R6
R7
vid_ex
R0
!i10b 1
!s100 YlE9V=VRE[BR0`PoFg;VL2
R1
Ib9N^Tj]iSEV`l8hmV2PQe2
R2
w1741681751
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id_ex.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id_ex.v
!i122 168
L0 2 62
R3
R4
r1
!s85 0
31
R5
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\decode\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/id_ex.v|
!i113 0
R6
R7
viF
R0
!i10b 1
!s100 KO234V50MZ2m5k<fMEK=R1
R1
IW@7S2fAXb:GC1cn8RY4n82
R2
w1741613737
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if.v
!i122 173
L0 2 15
R3
R4
r1
!s85 0
31
R5
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if.v|
!i113 0
R6
R7
ni@f
vif_id
R0
!i10b 1
!s100 8?f7Ic]b>lz8b@nOAUSkM0
R1
IZhH1L=YRz985>jjdCE9>N1
R2
w1741618018
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if_id.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if_id.v
!i122 174
L0 4 24
R3
R4
r1
!s85 0
31
R5
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\fetch\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/if_id.v|
!i113 0
R6
R7
vimem
R0
!i10b 1
!s100 GhV:enWzHcakXUn7B0IzP1
R1
IBn]2Tjkz3]3o?<Qc>=HI=3
R2
w1741700909
Z8 8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/imem.v
Z9 FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/imem.v
!i122 175
Z10 L0 2 9
R3
R4
r1
!s85 0
31
R5
Z11 !s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/imem.v|
Z12 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/imem.v|
!i113 0
R6
R7
vinstructionROM
!s110 1741700572
!i10b 1
!s100 f5dKnUT?HCOUlC1SIAHoO1
R1
IzPZzcNUPi:^I^n]7D1W?[1
R2
w1741614802
R8
R9
!i122 164
R10
R3
R4
r1
!s85 0
31
!s108 1741700572.000000
R11
R12
!i113 0
R6
R7
ninstruction@r@o@m
vpc_reg
R0
!i10b 1
!s100 SJM<[iKkfln4V:OCJOEz_1
R1
IJ8BZ>RAi7H5a7=e7Z^c<o3
R2
w1741612744
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/pc_reg.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/pc_reg.v
!i122 176
L0 2 10
R3
R4
r1
!s85 0
31
R5
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/pc_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/fetch/pc_reg.v|
!i113 0
R6
R7
vregs
R0
!i10b 1
!s100 8STQd9d5PWTY1J;24>b1h2
R1
IC@>5l0cLmG3D7?>Ic7jn]0
R2
w1741697302
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/regs.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/regs.v
!i122 169
L0 2 36
R3
R4
r1
!s85 0
31
R5
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/decode/regs.v|
!i113 0
R6
R7
