Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jan  7 14:37:27 2026
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.948        0.000                      0                  343        0.137        0.000                      0                  343        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.948        0.000                      0                  343        0.137        0.000                      0                  343        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[3]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.748    14.364    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.748    14.364    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.748    14.364    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[7]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.748    14.364    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[0]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.653    14.437    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[1]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.653    14.437    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.653    14.437    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.301ns (30.476%)  route 2.968ns (69.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]/Q
                         net (fo=5, routed)           1.305     6.930    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[4]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.323     7.253 f  adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.440     7.693    adc_inst/conv_delay_timer/FSM_onehot_state[4]_i_5_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.348     8.041 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4/O
                         net (fo=2, routed)           0.681     8.722    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_4_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.152     8.874 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.542     9.416    adc_inst/conv_delay_timer/non_zero_delay.delay_counter
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[6]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.653    14.437    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 inst/rd_pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/rd_pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.101ns (27.076%)  route 2.965ns (72.924%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623     5.144    inst/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  inst/rd_pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inst/rd_pointer_reg[9]/Q
                         net (fo=4, routed)           1.287     6.887    inst/rd_pointer_reg_n_0_[9]
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.011 r  inst/empty_carry_i_1/O
                         net (fo=1, routed)           0.000     7.011    inst/empty_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.412 f  inst/empty_carry/CO[3]
                         net (fo=2, routed)           1.012     8.424    inst/empty_carry_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.120     8.544 r  inst/rd_pointer_rep[10]_i_1/O
                         net (fo=23, routed)          0.666     9.210    inst/rd_pointer0
    SLICE_X59Y87         FDRE                                         r  inst/rd_pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.504    14.845    inst/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  inst/rd_pointer_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y87         FDRE (Setup_fdre_C_CE)      -0.408    14.674    inst/rd_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 inst/rd_pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/rd_pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.101ns (27.076%)  route 2.965ns (72.924%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623     5.144    inst/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  inst/rd_pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inst/rd_pointer_reg[9]/Q
                         net (fo=4, routed)           1.287     6.887    inst/rd_pointer_reg_n_0_[9]
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.011 r  inst/empty_carry_i_1/O
                         net (fo=1, routed)           0.000     7.011    inst/empty_carry_i_1_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.412 f  inst/empty_carry/CO[3]
                         net (fo=2, routed)           1.012     8.424    inst/empty_carry_n_0
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.120     8.544 r  inst/rd_pointer_rep[10]_i_1/O
                         net (fo=23, routed)          0.666     9.210    inst/rd_pointer0
    SLICE_X59Y87         FDRE                                         r  inst/rd_pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.504    14.845    inst/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  inst/rd_pointer_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y87         FDRE (Setup_fdre_C_CE)      -0.408    14.674    inst/rd_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 write_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/data_buffer_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.089%)  route 0.202ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  write_data_reg[13]/Q
                         net (fo=1, routed)           0.202     1.818    inst/Q[13]
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.005    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.682    inst/data_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 write_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/data_buffer_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.966%)  route 0.203ns (59.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  write_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  write_data_reg[15]/Q
                         net (fo=1, routed)           0.203     1.819    inst/Q[15]
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.005    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.682    inst/data_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst/wr_pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/data_buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.974%)  route 0.240ns (63.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    inst/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  inst/wr_pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst/wr_pointer_reg[6]/Q
                         net (fo=4, routed)           0.240     1.829    inst/wr_pointer_reg_n_0_[6]
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.005    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    inst/data_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 write_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/data_buffer_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.880%)  route 0.204ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  write_data_reg[11]/Q
                         net (fo=1, routed)           0.204     1.820    inst/Q[11]
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.005    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.682    inst/data_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.476    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]/Q
                         net (fo=7, routed)           0.086     1.704    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[2]
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.749    adc_inst/conv_delay_timer/non_zero_delay.delay_counter[5]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_delay_timer/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.610    adc_inst/conv_delay_timer/non_zero_delay.delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/data_buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.394%)  route 0.208ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  write_data_reg[4]/Q
                         net (fo=1, routed)           0.208     1.823    inst/Q[4]
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.005    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.682    inst/data_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 write_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/data_buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.241%)  route 0.209ns (59.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  write_data_reg[2]/Q
                         net (fo=1, routed)           0.209     1.825    inst/Q[2]
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.005    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.682    inst/data_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 out_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/r_tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  out_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_data_reg[7]/Q
                         net (fo=1, routed)           0.112     1.727    uart_tx_inst/r_tx_data_reg[7]_0[7]
    SLICE_X59Y93         FDRE                                         r  uart_tx_inst/r_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.989    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  uart_tx_inst/r_tx_data_reg[7]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.078     1.569    uart_tx_inst/r_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/r_tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_data_reg[6]/Q
                         net (fo=1, routed)           0.113     1.728    uart_tx_inst/r_tx_data_reg[7]_0[6]
    SLICE_X59Y93         FDRE                                         r  uart_tx_inst/r_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.989    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  uart_tx_inst/r_tx_data_reg[6]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.076     1.567    uart_tx_inst/r_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 adc_inst/data_output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    adc_inst/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  adc_inst/data_output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  adc_inst/data_output_reg[12]/Q
                         net (fo=1, routed)           0.110     1.726    data_out[12]
    SLICE_X61Y92         FDRE                                         r  write_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.860     1.988    clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  write_data_reg[12]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.075     1.565    write_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18   inst/data_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   inst/data_buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y91   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y91   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y88   adc_busy_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y91   busy_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y92   out_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y92   out_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y92   out_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88   adc_busy_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88   adc_busy_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   busy_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   busy_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y92   out_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y92   out_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88   adc_busy_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y88   adc_busy_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   busy_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   busy_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y92   out_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y92   out_data_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/o_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 3.974ns (49.678%)  route 4.025ns (50.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     5.146    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  uart_tx_inst/o_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  uart_tx_inst/o_tx_reg/Q
                         net (fo=1, routed)           4.025     9.627    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.145 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.145    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_inst/serial_clk/divided_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.139ns (68.990%)  route 1.860ns (31.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     5.146    adc_inst/serial_clk/clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  adc_inst/serial_clk/divided_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  adc_inst/serial_clk/divided_clk_reg_reg/Q
                         net (fo=5, routed)           1.860     7.484    sclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.661    11.145 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.145    sclk
    G2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_inst/cnv_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.961ns (68.254%)  route 1.842ns (31.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.624     5.145    adc_inst/clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  adc_inst/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  adc_inst/cnv_reg_reg/Q
                         net (fo=7, routed)           1.842     7.443    cnv_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.948 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    10.948    cnv
    J1                                                                r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_inst/cnv_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.347ns (76.740%)  route 0.408ns (23.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    adc_inst/clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  adc_inst/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adc_inst/cnv_reg_reg/Q
                         net (fo=7, routed)           0.408     2.024    cnv_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.230 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     3.230    cnv
    J1                                                                r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_inst/serial_clk/divided_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.392ns (76.637%)  route 0.424ns (23.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    adc_inst/serial_clk/clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  adc_inst/serial_clk/divided_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  adc_inst/serial_clk/divided_clk_reg_reg/Q
                         net (fo=5, routed)           0.424     2.048    sclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.244     3.292 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.292    sclk
    G2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/o_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.360ns (47.962%)  route 1.475ns (52.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  uart_tx_inst/o_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_tx_inst/o_tx_reg/Q
                         net (fo=1, routed)           1.475     3.092    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.310 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.310    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst/data_buffer_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.164ns  (logic 1.565ns (17.081%)  route 7.599ns (82.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    inst/reset_IBUF
    SLICE_X60Y92         LUT1 (Prop_lut1_I0_O)        0.124     8.322 r  inst/data_buffer_reg_i_3/O
                         net (fo=2, routed)           0.842     9.164    inst/data_buffer_reg_i_3_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.485     4.826    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst/data_buffer_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.164ns  (logic 1.565ns (17.081%)  route 7.599ns (82.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    inst/reset_IBUF
    SLICE_X60Y92         LUT1 (Prop_lut1_I0_O)        0.124     8.322 r  inst/data_buffer_reg_i_3/O
                         net (fo=2, routed)           0.842     9.164    inst/data_buffer_reg_i_3_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.485     4.826    inst/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  inst/data_buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            adc_inst/data_output_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.027ns  (logic 1.594ns (17.662%)  route 7.432ns (82.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=74, routed)          6.757     8.198    adc_inst/reset_IBUF
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.153     8.351 r  adc_inst/data_output[15]_i_1/O
                         net (fo=21, routed)          0.675     9.027    adc_inst/data_output[15]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508     4.849    adc_inst/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  adc_inst/data_output_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            adc_inst/data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.221ns (33.348%)  route 0.442ns (66.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF_inst/O
                         net (fo=1, routed)           0.442     0.664    adc_inst/D[0]
    SLICE_X60Y91         FDRE                                         r  adc_inst/data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.860     1.988    adc_inst/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  adc_inst/data_buffer_reg[0]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.269ns (23.764%)  route 0.864ns (76.236%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.864     1.088    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.133 r  adc_inst/conv_clk/clock_divider_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.133    adc_inst/conv_clk/clock_divider_counter[0]_i_1__0_n_0
    SLICE_X63Y94         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[0]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/divided_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.270ns (23.832%)  route 0.864ns (76.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.864     1.088    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.046     1.134 r  adc_inst/conv_clk/divided_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.134    adc_inst/conv_clk/divided_clk_reg_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  adc_inst/conv_clk/divided_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  adc_inst/conv_clk/divided_clk_reg_reg/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.269ns (20.640%)  route 1.035ns (79.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.141     1.305    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[6]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.269ns (20.640%)  route 1.035ns (79.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.141     1.305    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[7]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.269ns (20.571%)  route 1.040ns (79.429%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.145     1.309    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[2]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.269ns (20.571%)  route 1.040ns (79.429%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.145     1.309    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[3]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.269ns (20.571%)  route 1.040ns (79.429%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.145     1.309    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[4]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.269ns (20.571%)  route 1.040ns (79.429%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.145     1.309    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[5]/C

Slack:                    inf
  Source:                 adc_enable
                            (input port)
  Destination:            adc_inst/conv_clk/clock_divider_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.269ns (20.298%)  route 1.057ns (79.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  adc_enable (IN)
                         net (fo=0)                   0.000     0.000    adc_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  adc_enable_IBUF_inst/O
                         net (fo=4, routed)           0.895     1.119    adc_inst/conv_clk/adc_enable_IBUF
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.164 r  adc_inst/conv_clk/clock_divider_counter[7]_i_1/O
                         net (fo=7, routed)           0.163     1.327    adc_inst/conv_clk/clock_divider_counter[7]_i_1_n_0
    SLICE_X62Y94         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    adc_inst/conv_clk/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  adc_inst/conv_clk/clock_divider_counter_reg[1]/C





