Classic Timing Analyzer report for 4_bitAdder
Wed Mar 20 13:17:51 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.749 ns   ; A0   ; COUT ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 13.749 ns       ; A0   ; COUT ;
; N/A   ; None              ; 13.558 ns       ; A1   ; COUT ;
; N/A   ; None              ; 13.334 ns       ; A2   ; COUT ;
; N/A   ; None              ; 13.205 ns       ; B3   ; COUT ;
; N/A   ; None              ; 13.087 ns       ; A0   ; Z    ;
; N/A   ; None              ; 13.031 ns       ; A0   ; N    ;
; N/A   ; None              ; 12.896 ns       ; A1   ; Z    ;
; N/A   ; None              ; 12.840 ns       ; A1   ; N    ;
; N/A   ; None              ; 12.749 ns       ; A0   ; S3   ;
; N/A   ; None              ; 12.742 ns       ; A3   ; COUT ;
; N/A   ; None              ; 12.674 ns       ; A2   ; Z    ;
; N/A   ; None              ; 12.618 ns       ; A2   ; N    ;
; N/A   ; None              ; 12.558 ns       ; A1   ; S3   ;
; N/A   ; None              ; 12.502 ns       ; A3   ; Z    ;
; N/A   ; None              ; 12.446 ns       ; A3   ; N    ;
; N/A   ; None              ; 12.411 ns       ; A0   ; S2   ;
; N/A   ; None              ; 12.370 ns       ; B3   ; N    ;
; N/A   ; None              ; 12.336 ns       ; A2   ; S3   ;
; N/A   ; None              ; 12.285 ns       ; B3   ; Z    ;
; N/A   ; None              ; 12.220 ns       ; A1   ; S2   ;
; N/A   ; None              ; 12.164 ns       ; A3   ; S3   ;
; N/A   ; None              ; 12.088 ns       ; B3   ; S3   ;
; N/A   ; None              ; 11.998 ns       ; A2   ; S2   ;
; N/A   ; None              ; 11.668 ns       ; A0   ; S0   ;
; N/A   ; None              ; 11.013 ns       ; A0   ; S1   ;
; N/A   ; None              ; 10.822 ns       ; A1   ; S1   ;
; N/A   ; None              ; 10.369 ns       ; B1   ; COUT ;
; N/A   ; None              ; 10.114 ns       ; B0   ; COUT ;
; N/A   ; None              ; 9.811 ns        ; B2   ; COUT ;
; N/A   ; None              ; 9.707 ns        ; B1   ; Z    ;
; N/A   ; None              ; 9.651 ns        ; B1   ; N    ;
; N/A   ; None              ; 9.452 ns        ; B0   ; Z    ;
; N/A   ; None              ; 9.396 ns        ; B0   ; N    ;
; N/A   ; None              ; 9.369 ns        ; B1   ; S3   ;
; N/A   ; None              ; 9.328 ns        ; B2   ; Z    ;
; N/A   ; None              ; 9.272 ns        ; B2   ; N    ;
; N/A   ; None              ; 9.114 ns        ; B0   ; S3   ;
; N/A   ; None              ; 9.031 ns        ; B1   ; S2   ;
; N/A   ; None              ; 8.990 ns        ; B2   ; S3   ;
; N/A   ; None              ; 8.776 ns        ; B0   ; S2   ;
; N/A   ; None              ; 8.476 ns        ; B2   ; S2   ;
; N/A   ; None              ; 8.035 ns        ; B0   ; S0   ;
; N/A   ; None              ; 7.624 ns        ; B1   ; S1   ;
; N/A   ; None              ; 7.379 ns        ; B0   ; S1   ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 20 13:17:51 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4_bitAdder -c 4_bitAdder --timing_analysis_only
Info: Longest tpd from source pin "A0" to destination pin "COUT" is 13.749 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 4; PIN Node = 'A0'
    Info: 2: + IC(4.519 ns) + CELL(0.437 ns) = 5.798 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 3; COMB Node = 'fulladder:inst2|inst4~0'
    Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 6.206 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'fulladder:inst3|inst4~0'
    Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 6.622 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 1; COMB Node = 'fulladder:inst4|inst4~0'
    Info: 5: + IC(4.319 ns) + CELL(2.808 ns) = 13.749 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'COUT'
    Info: Total cell delay = 4.387 ns ( 31.91 % )
    Info: Total interconnect delay = 9.362 ns ( 68.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Mar 20 13:17:51 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


