<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="ov5640_vga">
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:col_data_out_mux" CBX_FILE_NAME="mux_rhc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:col_data_out_mux" CBX_FILE_NAME="mux_rhc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_rhc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_rhc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo" CBX_FILE_NAME="dcfifo_3fm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_04g.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_04g.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_qve.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]" CBX_FILE_NAME="mux_rhc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo" CBX_FILE_NAME="dcfifo_3fm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_04g.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_04g.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_qve.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_vga_640x480|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]" CBX_FILE_NAME="mux_rhc.tdf"/>
	</PROJECT>
</LOG_ROOT>
