{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465237904345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465237904347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 13:31:43 2016 " "Processing started: Mon Jun 06 13:31:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465237904347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465237904347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testclase1 -c testclase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testclase1 -c testclase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465237904348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465237906601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclase1.v 1 1 " "Found 1 design units, including 1 entities, in source file testclase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 testclase1 " "Found entity 1: testclase1" {  } { { "testclase1.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/testclase1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465237930338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930338 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" sincro_inst.v(20) " "Verilog HDL syntax error at sincro_inst.v(20) near text \"(\";  expecting \";\"" {  } { { "sincro_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/sincro_inst.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465237930349 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sincro_inst.v(20) " "Verilog HDL error at sincro_inst.v(20): declaring global objects is a SystemVerilog feature" {  } { { "sincro_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/sincro_inst.v" 20 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1465237930350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincro_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file sincro_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930351 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" romcita_inst.v(21) " "Verilog HDL syntax error at romcita_inst.v(21) near text \"(\";  expecting \";\"" {  } { { "romcita_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/romcita_inst.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465237930360 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects romcita_inst.v(20) " "Verilog HDL error at romcita_inst.v(20): declaring global objects is a SystemVerilog feature" {  } { { "romcita_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/romcita_inst.v" 20 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1465237930361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romcita_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file romcita_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejm_romcita.v 1 1 " "Found 1 design units, including 1 entities, in source file ejm_romcita.v" { { "Info" "ISGN_ENTITY_NAME" "1 romcita " "Found entity 1: romcita" {  } { { "ejm_romcita.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejm_romcita.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465237930374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930374 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" ejem_mux_inst.v(21) " "Verilog HDL syntax error at ejem_mux_inst.v(21) near text \"(\";  expecting \";\"" {  } { { "ejem_mux_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_mux_inst.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465237930383 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ejem_mux_inst.v(20) " "Verilog HDL error at ejem_mux_inst.v(20): declaring global objects is a SystemVerilog feature" {  } { { "ejem_mux_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_mux_inst.v" 20 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1465237930384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejem_mux_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file ejem_mux_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejem_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ejem_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ejem_mux " "Found entity 1: ejem_mux" {  } { { "ejem_mux.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465237930396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930396 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" div_freq_inst.v(21) " "Verilog HDL syntax error at div_freq_inst.v(21) near text \"(\";  expecting \";\"" {  } { { "div_freq_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/div_freq_inst.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465237930407 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects div_freq_inst.v(20) " "Verilog HDL error at div_freq_inst.v(20): declaring global objects is a SystemVerilog feature" {  } { { "div_freq_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/div_freq_inst.v" 20 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1465237930408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file div_freq_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930410 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" contador_inst.v(21) " "Verilog HDL syntax error at contador_inst.v(21) near text \"(\";  expecting \";\"" {  } { { "contador_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/contador_inst.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465237930421 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects contador_inst.v(20) " "Verilog HDL error at contador_inst.v(20): declaring global objects is a SystemVerilog feature" {  } { { "contador_inst.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/contador_inst.v" 20 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1465237930421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file contador_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejem_contador.v 1 1 " "Found 1 design units, including 1 entities, in source file ejem_contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "ejem_contador.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465237930438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejem_sincro.v 1 1 " "Found 1 design units, including 1 entities, in source file ejem_sincro.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincro " "Found entity 1: sincro" {  } { { "ejem_sincro.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_sincro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465237930455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejm_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file ejm_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "ejm_div_freq.v" "" { Text "C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejm_div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465237930469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465237930469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465237930556 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 13:32:10 2016 " "Processing ended: Mon Jun 06 13:32:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465237930556 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465237930556 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465237930556 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465237930556 ""}
