
cam_memory3.elf:     file format elf32-littlenios2
cam_memory3.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000244

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00013be0 memsz 0x00013be0 flags r-x
    LOAD off    0x00014c00 vaddr 0x04013c00 paddr 0x04015f64 align 2**12
         filesz 0x00002364 memsz 0x00002364 flags rw-
    LOAD off    0x000172c8 vaddr 0x040182c8 paddr 0x040182c8 align 2**12
         filesz 0x00000000 memsz 0x00000160 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00013090  04000244  04000244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000092c  040132d4  040132d4  000142d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00002364  04013c00  04015f64  00014c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000160  040182c8  040182c8  000172c8  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  04018428  04018428  00016f64  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00016f64  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00001208  00000000  00000000  00016f88  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002dbb1  00000000  00000000  00018190  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000b962  00000000  00000000  00045d41  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000e226  00000000  00000000  000516a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002d58  00000000  00000000  0005f8cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00004324  00000000  00000000  00062624  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00018a3d  00000000  00000000  00066948  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  0007f388  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001aa8  00000000  00000000  0007f3e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00084c3a  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000a  00000000  00000000  00084c3d  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00084c47  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00084c48  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00084c49  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00084c4d  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00084c51  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00084c55  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00084c5e  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00084c67  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000004  00000000  00000000  00084c70  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000002d  00000000  00000000  00084c74  2**0
                  CONTENTS, READONLY
 29 .jdi          00004eb7  00000000  00000000  00084ca1  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000a0442  00000000  00000000  00089b58  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000244 l    d  .text	00000000 .text
040132d4 l    d  .rodata	00000000 .rodata
04013c00 l    d  .rwdata	00000000 .rwdata
040182c8 l    d  .bss	00000000 .bss
04018428 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../cam_memory3_bsp//obj/HAL/src/crt0.o
0400028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 I2C_core.c
00000000 l    df *ABS*	00000000 auto_focus.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 mipi_bridge_config.c
04013c00 l     O .rwdata	00000034 MipiBridgeReg
00000000 l    df *ABS*	00000000 mipi_camera_config.c
04013c34 l     O .rwdata	00000774 MipiCameraReg
00000000 l    df *ABS*	00000000 queue.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 fopen.c
00000000 l    df *ABS*	00000000 fseek.c
00000000 l    df *ABS*	00000000 fseeko.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
040143a8 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 openr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 refill.c
04003fdc l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04013946 l     O .rodata	00000010 zeroes.4404
04006690 l     F .text	000000bc __sbprintf
04013956 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 dtoa.c
04006954 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
04008484 l     F .text	00000008 __fp_unlock
04008498 l     F .text	0000019c __sinit.part.1
04008634 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 flags.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 locale.c
04014bf4 l     O .rwdata	00000020 lc_ctype_charset
04014bd4 l     O .rwdata	00000020 lc_message_charset
04014c14 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
04013984 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0400b0d8 l     F .text	000000fc __sprint_r.part.0
04013ab8 l     O .rodata	00000010 blanks.4348
04013aa8 l     O .rodata	00000010 zeroes.4349
0400c664 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
0400ff48 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
04010054 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fcntl.c
04010080 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_fstat.c
040101dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
040102c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
040103a8 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
04010494 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_open.c
04010668 l     F .text	0000003c alt_get_errno
040106a4 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
040108bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04015f54 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
04010cdc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
04010e10 l     F .text	00000034 alt_dev_reg
04014df4 l     O .rwdata	00001060 jtag_uart
04015e54 l     O .rwdata	000000c4 uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04011124 l     F .text	0000020c altera_avalon_jtag_uart_irq
04011330 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
04011968 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
04011c18 l     F .text	0000009c altera_avalon_uart_irq
04011cb4 l     F .text	000000e4 altera_avalon_uart_rxirq
04011d98 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
04011f34 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0401214c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04012600 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04012cb0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
040182fc g     O .bss	00000004 alt_instruction_exception_handler
04003ef0 g     F .text	00000018 putchar
0400a6e4 g     F .text	00000074 _mprec_log10
0400a7d0 g     F .text	0000008c __any_on
04009348 g     F .text	00000054 _isatty_r
04013990 g     O .rodata	00000028 __mprec_tinytens
040105a4 g     F .text	0000007c alt_main
04003f08 g     F .text	000000c0 _puts_r
04018328 g     O .bss	00000100 alt_irq
04009478 g     F .text	00000060 _lseek_r
04001344 g     F .text	00000090 Focus_Released
040005e4 g     F .text	00000060 ACK_check
04015f64 g       *ABS*	00000000 __flash_rwdata_start
04000558 g     F .text	0000008c ACK_single_check
04008824 g     F .text	000000ac __sflags
0400ea74 g     F .text	00000088 .hidden __eqdf2
04001164 g     F .text	000001e0 Focus_Window
04001ee4 g     F .text	0000006c OV8865_write_AF
04018428 g       *ABS*	00000000 __alt_heap_start
040027b4 g     F .text	00000064 QUEUE_IsFull
04003eac g     F .text	0000003c printf
0400cc48 g     F .text	0000009c _wcrtomb_r
04004380 g     F .text	0000005c __sseek
040087d4 g     F .text	00000010 __sinit
0400c720 g     F .text	00000140 __swbuf_r
0400939c g     F .text	0000007c _setlocale_r
0400863c g     F .text	00000068 __sfmoreglue
04010644 g     F .text	00000024 __malloc_unlock
04009704 g     F .text	0000015c memmove
04000644 g     F .text	00000200 OC_I2C_Write
040087bc g     F .text	00000018 _cleanup
04009860 g     F .text	000000a8 _Balloc
0400103c g     F .text	00000128 Focus_Init
0400eafc g     F .text	000000dc .hidden __gtdf2
04012df0 g     F .text	00000024 altera_nios2_gen2_irq_init
04000000 g     F .entry	0000001c __reset
04000020 g       *ABS*	00000000 __flash_exceptions_start
040030b0 g     F .text	0000005c _fstat_r
04015f20 g     O .rwdata	00000001 focus_scal
040182c8 g     O .bss	00000004 errno
04004240 g     F .text	00000014 __srget
040042fc g     F .text	00000008 __seofread
040182e8 g     O .bss	00000004 alt_argv
0401df18 g       *ABS*	00000000 _gp
04010cac g     F .text	00000030 usleep
04014c74 g     O .rwdata	00000180 alt_fd_list
0400320c g     F .text	00000070 _getc_r
0400327c g     F .text	00000088 getc
04003ee8 g     F .text	00000008 _putchar_r
040127a0 g     F .text	00000090 alt_find_dev
040095bc g     F .text	00000148 memcpy
04000398 g     F .text	0000013c oc_i2c_init_ex
0400848c g     F .text	0000000c _cleanup_r
0400fd60 g     F .text	000000dc .hidden __floatsidf
04012d74 g     F .text	0000007c alt_io_redirect
0400ebd8 g     F .text	000000f4 .hidden __ltdf2
040132d4 g       *ABS*	00000000 __DTOR_END__
04003fc8 g     F .text	00000014 puts
04012ea4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0400af88 g     F .text	00000074 __fpclassifyd
0400a640 g     F .text	000000a4 __ratio
0400c648 g     F .text	0000001c __vfiprintf_internal
04002774 g     F .text	00000040 QUEUE_IsEmpty
04011528 g     F .text	0000021c altera_avalon_jtag_uart_read
040034c0 g     F .text	00000014 malloc
04003e7c g     F .text	00000030 _printf_r
04002a68 g     F .text	00000064 .hidden __udivsi3
04010304 g     F .text	000000a4 isatty
040139e0 g     O .rodata	000000c8 __mprec_tens
04009418 g     F .text	0000000c __locale_charset
04012e14 g     F .text	00000090 alt_icache_flush
040182d4 g     O .bss	00000004 __malloc_top_pad
0400293c g     F .text	00000034 QUEUE_Empty
04001fd0 g     F .text	000000d0 OV8865_FOCUS_Move_to
04015f34 g     O .rwdata	00000004 __mb_cur_max
04009448 g     F .text	0000000c _localeconv_r
04009c6c g     F .text	0000003c __i2b
04008d04 g     F .text	000004bc __sfvwrite_r
040028ac g     F .text	00000090 QUEUE_Pop
04004254 g     F .text	00000054 _sbrk_r
0400a9c4 g     F .text	00000060 _read_r
04015f1e g     O .rwdata	00000002 focus_height
04015f4c g     O .rwdata	00000004 alt_max_fd
0400c93c g     F .text	000000f0 _fclose_r
04001e78 g     F .text	0000006c OV8865_write_cmos_sensor_8
04008454 g     F .text	00000030 fflush
040182d0 g     O .bss	00000004 __malloc_max_sbrked_mem
0400d8e0 g     F .text	000008ac .hidden __adddf3
0400a3e8 g     F .text	0000010c __b2d
0400d3a8 g     F .text	00000538 .hidden __umoddi3
040104d0 g     F .text	000000d4 lseek
04015f24 g     O .rwdata	00000004 _global_impure_ptr
0400aa24 g     F .text	00000564 _realloc_r
04018428 g       *ABS*	00000000 __bss_end
04012bc0 g     F .text	000000f0 alt_iic_isr_register
04010ba4 g     F .text	00000108 alt_tick
0400ce30 g     F .text	00000578 .hidden __udivdi3
0400cba4 g     F .text	00000024 _fputwc_r
040139b8 g     O .rodata	00000028 __mprec_bigtens
04009a50 g     F .text	00000104 __s2b
0400fe3c g     F .text	000000a8 .hidden __floatunsidf
04015f1a g     O .rwdata	00000002 video_h
0400a128 g     F .text	00000060 __mcmp
04011b6c g     F .text	000000ac altera_avalon_uart_init
040087f4 g     F .text	00000018 __fp_lock_all
04012b74 g     F .text	0000004c alt_ic_irq_enabled
040013d4 g     F .text	000000b8 mipi_clear_error
04000bac g     F .text	00000210 OC_I2CL_Write
04010b08 g     F .text	0000009c alt_alarm_stop
040182f8 g     O .bss	00000004 alt_irq_active
04002c50 g     F .text	00000444 _fseeko_r
04000844 g     F .text	00000064 ACK_judge_for_read
040000fc g     F .exceptions	000000d4 alt_irq_handler
04002180 g     F .text	000000cc OV8865SetGain
04014c4c g     O .rwdata	00000028 alt_dev_null
04000290 g     F .text	00000058 Write32_Data
040125b8 g     F .text	00000048 alt_dcache_flush_all
04009b54 g     F .text	00000068 __hi0bits
0400fce0 g     F .text	00000080 .hidden __fixdfsi
04015f21 g     O .rwdata	00000001 focus_scal_f
04015f64 g       *ABS*	00000000 __ram_rwdata_end
04015f44 g     O .rwdata	00000008 alt_dev_list
04010d18 g     F .text	000000f8 write
0400a85c g     F .text	000000a0 _putc_r
04013c00 g       *ABS*	00000000 __ram_rodata_end
04010218 g     F .text	000000b0 fstat
0400ebd8 g     F .text	000000f4 .hidden __ledf2
04009ea0 g     F .text	00000140 __pow5mult
0400b1ec g     F .text	0000145c ___vfiprintf_internal_r
040182e0 g     O .bss	00000004 __nlocale_changed
04002acc g     F .text	00000058 .hidden __umodsi3
04001524 g     F .text	00000178 mipi_show_error_info_more
04018428 g       *ABS*	00000000 end
04003094 g     F .text	0000001c fseeko
04012188 g     F .text	000001ac altera_avalon_uart_write
04002c34 g     F .text	0000001c fseek
04011064 g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
040132d4 g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
040119e0 g     F .text	0000007c alt_avalon_timer_sc_init
04011abc g     F .text	00000060 altera_avalon_uart_write_fd
0400fee4 g     F .text	00000064 .hidden __clzsi2
04011b1c g     F .text	00000050 altera_avalon_uart_close_fd
04011744 g     F .text	00000224 altera_avalon_jtag_uart_write
040087e4 g     F .text	00000004 __sfp_lock_acquire
040094d8 g     F .text	000000e4 memchr
0400447c g     F .text	000021f8 ___vfprintf_internal_r
040089f4 g     F .text	00000310 _free_r
04009424 g     F .text	00000010 __locale_mb_cur_max
04013120 g     F .text	00000180 __call_exitprocs
040041cc g     F .text	00000074 __srget_r
040182dc g     O .bss	00000004 __mlocale_changed
04015f2c g     O .rwdata	00000004 __malloc_sbrk_base
04000244 g     F .text	0000004c _start
040182f0 g     O .bss	00000004 _alt_tick_rate
04009fe0 g     F .text	00000148 __lshift
04002818 g     F .text	00000094 QUEUE_Push
040182f4 g     O .bss	00000004 _alt_nticks
040108f8 g     F .text	000000fc read
04010e7c g     F .text	00000084 alt_sys_init
04003e1c g     F .text	00000060 _open_r
04013008 g     F .text	00000118 __register_exitproc
04001e14 g     F .text	00000064 OV8865_read_cmos_sensor_8
04009ca8 g     F .text	000001f8 __multiply
040113d0 g     F .text	00000068 altera_avalon_jtag_uart_close
04001c00 g     F .text	0000006c MipiBridgeRegWrite
04013c00 g       *ABS*	00000000 __ram_rwdata_start
040132d4 g       *ABS*	00000000 __ram_rodata_start
04018300 g     O .bss	00000028 __malloc_current_mallinfo
0400a4f4 g     F .text	0000014c __d2b
04010f00 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04012938 g     F .text	000000a4 alt_get_fd
04012460 g     F .text	00000158 alt_busy_sleep
04006900 g     F .text	00000054 _close_r
04012f8c g     F .text	0000007c memcmp
04010fc0 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04018428 g       *ABS*	00000000 __alt_stack_base
04011010 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
0400310c g     F .text	000000cc _fwrite_r
040067ac g     F .text	00000154 __swsetup_r
04000340 g     F .text	00000058 oc_i2c_init
0400e18c g     F .text	000008e8 .hidden __divdf3
040086a4 g     F .text	00000118 __sfp
0400a758 g     F .text	00000078 __copybits
040147cc g     O .rwdata	00000408 __malloc_av_
040087f0 g     F .text	00000004 __sinit_lock_release
0400eccc g     F .text	00000718 .hidden __muldf3
040042a8 g     F .text	00000054 __sread
04012830 g     F .text	00000108 alt_find_file
0401263c g     F .text	000000a4 alt_dev_llist_insert
04010620 g     F .text	00000024 __malloc_lock
04010a58 g     F .text	000000b0 sbrk
040024c8 g     F .text	00000208 MipiCameraInit
04001bb4 g     F .text	0000004c nSWAP16
040083f8 g     F .text	0000005c _fflush_r
0400c878 g     F .text	000000c4 _calloc_r
040026d0 g     F .text	00000070 QUEUE_New
04002c18 g     F .text	00000018 fopen
040182c8 g       *ABS*	00000000 __bss_start
04003cf4 g     F .text	00000128 memset
04001724 g     F .text	00000490 main
040182ec g     O .bss	00000004 alt_envp
040182cc g     O .bss	00000004 __malloc_max_total_mem
04010f60 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400c860 g     F .text	00000018 __swbuf
040043dc g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
0400ca2c g     F .text	00000014 fclose
04006b54 g     F .text	00001688 _dtoa_r
040034e8 g     F .text	0000080c _malloc_r
0400cda4 g     F .text	00000030 __ascii_wctomb
04015f50 g     O .rwdata	00000004 alt_errno
040091c0 g     F .text	000000c4 _fwalk
0400a8fc g     F .text	000000c8 putc
04002970 g     F .text	00000084 .hidden __divsi3
040004d4 g     F .text	00000084 oc_i2c_uninit
040088d0 g     F .text	00000124 _malloc_trim_r
040132d4 g       *ABS*	00000000 __CTOR_END__
04002308 g     F .text	000001c0 MIPI_BIN_LEVEL
0400affc g     F .text	000000dc strcmp
040132d4 g       *ABS*	00000000 __flash_rodata_start
040132d4 g       *ABS*	00000000 __DTOR_LIST__
0400ea74 g     F .text	00000088 .hidden __nedf2
04010e44 g     F .text	00000038 alt_irq_init
040109f4 g     F .text	00000064 alt_release_fd
04001ce4 g     F .text	00000130 MipiBridgeInit
04013ac8 g     O .rodata	00000100 .hidden __clz_tab
040182d8 g     O .bss	00000004 _PathLocale
04012f40 g     F .text	00000014 atexit
0400674c g     F .text	00000060 _write_r
04009454 g     F .text	00000018 setlocale
04015f28 g     O .rwdata	00000004 _impure_ptr
040182e4 g     O .bss	00000004 alt_argc
04001c6c g     F .text	00000078 MipiBridgeRegRead
040081dc g     F .text	0000021c __sflush_r
04012740 g     F .text	00000060 _do_dtors
04009440 g     F .text	00000008 __locale_cjk_lang
04002c30 g     F .text	00000004 _fseek_r
04015f18 g     O .rwdata	00000002 video_w
04003ff8 g     F .text	000001d4 __srefill_r
04000020 g       .exceptions	00000000 alt_irq_entry
0400a384 g     F .text	00000064 __ulp
0400880c g     F .text	00000018 __fp_unlock_all
04015f3c g     O .rwdata	00000008 alt_fs_list
040002e8 g     F .text	00000058 Read32_Data
040008a8 g     F .text	000001cc OC_I2C_Read
04000020 g       *ABS*	00000000 __ram_exceptions_start
0400946c g     F .text	0000000c localeconv
04012a10 g     F .text	00000050 alt_ic_isr_register
040031d8 g     F .text	00000034 fwrite
04015f64 g       *ABS*	00000000 _edata
04011a5c g     F .text	00000060 altera_avalon_uart_read_fd
04018428 g       *ABS*	00000000 _end
0400224c g     F .text	000000bc OV8865ReadExposure
0400ca40 g     F .text	00000164 __fputwc
04000244 g       *ABS*	00000000 __ram_exceptions_end
04011438 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04012ae8 g     F .text	0000008c alt_ic_irq_disable
04004304 g     F .text	0000007c __swrite
04015f30 g     O .rwdata	00000004 __malloc_trim_threshold
04000a74 g     F .text	00000138 OC_I2C_Read_Continue
04009434 g     F .text	0000000c __locale_msgcharset
04012f54 g     F .text	00000038 exit
04015f22 g     O .rwdata	00000001 focus_th
04009284 g     F .text	000000c4 _fwalk_reent
0400a188 g     F .text	000001fc __mdiff
040029f4 g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
040087e8 g     F .text	00000004 __sfp_lock_release
04000000 g       *ABS*	00000000 __alt_mem_sdram
0400148c g     F .text	00000098 mipi_show_error_info
04002740 g     F .text	00000034 QUEUE_Delete
04011ee0 g     F .text	00000054 altera_avalon_uart_close
04000dbc g     F .text	00000280 OC_I2CL_Read
04002b24 g     F .text	000000f4 _fopen_r
040132a0 g     F .text	00000034 _exit
04012334 g     F .text	0000012c alt_alarm_start
04003304 g     F .text	000001bc __smakebuf_r
040043e4 g     F .text	00000098 strlen
04010768 g     F .text	00000154 open
0400eafc g     F .text	000000dc .hidden __gedf2
04015f38 g     O .rwdata	00000004 __wctomb
0400b1d4 g     F .text	00000018 __sprint_r
040129dc g     F .text	00000034 alt_icache_flush_all
040020a0 g     F .text	000000e0 OV8865SetExposure
04015f60 g     O .rwdata	00000004 alt_priority_mask
04015f1c g     O .rwdata	00000002 focus_width
04012a60 g     F .text	00000088 alt_ic_irq_enable
04006674 g     F .text	0000001c __vfprintf_internal
04011f70 g     F .text	000001dc altera_avalon_uart_read
0400cdd4 g     F .text	0000005c _wctomb_r
0400169c g     F .text	00000088 MIPI_Init
0400f3e4 g     F .text	000008fc .hidden __subdf3
040100bc g     F .text	00000120 fcntl
04009bbc g     F .text	000000b0 __lo0bits
04015f58 g     O .rwdata	00000008 alt_alarm_list
040126e0 g     F .text	00000060 _do_ctors
0400cce4 g     F .text	000000c0 wcrtomb
0400ff84 g     F .text	000000d0 close
04001f50 g     F .text	00000080 OV8865_read_AF
04010410 g     F .text	00000084 alt_load
0400cbc8 g     F .text	00000080 fputwc
040034d4 g     F .text	00000014 free
040087ec g     F .text	00000004 __sinit_lock_acquire
04009930 g     F .text	00000120 __multadd
04009908 g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 4000000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 4000004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 4000008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 400000c:	00bffd16 	blt	zero,r2,4000004 <__alt_data_end+0xfc000004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000010:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000014:	08409114 	ori	at,at,580
    jmp r1
 4000018:	0800683a 	jmp	at
 400001c:	00000000 	call	0 <__reset-0x4000000>

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	008100b4 	movhi	r2,1026
 4000140:	10a0ca04 	addi	r2,r2,-31960
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	008100b4 	movhi	r2,1026
 4000158:	10a0ca04 	addi	r2,r2,-31960
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__alt_data_end+0xfc00012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__alt_data_end+0xfc000120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 40001e4:	000531fa 	rdctl	r2,exception
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 40001ec:	e0bffd17 	ldw	r2,-12(fp)
 40001f0:	10801f0c 	andi	r2,r2,124
 40001f4:	1004d0ba 	srli	r2,r2,2
 40001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 40001fc:	0005333a 	rdctl	r2,badaddr
 4000200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 4000204:	d0a8f917 	ldw	r2,-23580(gp)
 4000208:	10000726 	beq	r2,zero,4000228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 400020c:	d0a8f917 	ldw	r2,-23580(gp)
 4000210:	e0fffd17 	ldw	r3,-12(fp)
 4000214:	e1bffe17 	ldw	r6,-8(fp)
 4000218:	e17fff17 	ldw	r5,-4(fp)
 400021c:	1809883a 	mov	r4,r3
 4000220:	103ee83a 	callr	r2
 4000224:	00000206 	br	4000230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 400022c:	0005883a 	mov	r2,zero
}
 4000230:	e037883a 	mov	sp,fp
 4000234:	dfc00117 	ldw	ra,4(sp)
 4000238:	df000017 	ldw	fp,0(sp)
 400023c:	dec00204 	addi	sp,sp,8
 4000240:	f800283a 	ret

Disassembly of section .text:

04000244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 4000244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4000248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 400024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4000250:	00bffd16 	blt	zero,r2,4000248 <__alt_data_end+0xfc000248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000254:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 4000258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 400025c:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 4000260:	d6b7c614 	ori	gp,gp,57112
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000264:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 4000268:	10a0b214 	ori	r2,r2,33480

    movhi r3, %hi(__bss_end)
 400026c:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 4000270:	18e10a14 	ori	r3,r3,33832

    beq r2, r3, 1f
 4000274:	10c00326 	beq	r2,r3,4000284 <_start+0x40>

0:
    stw zero, (r2)
 4000278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 400027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4000280:	10fffd36 	bltu	r2,r3,4000278 <__alt_data_end+0xfc000278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000284:	40104100 	call	4010410 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000288:	40105a40 	call	40105a4 <alt_main>

0400028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 400028c:	003fff06 	br	400028c <__alt_data_end+0xfc00028c>

04000290 <Write32_Data>:
#define SLEEP_TIME 250  //us
#define ACK_SLEEP_TIME 250 //us
#define TRUE 1
#define FALSE 0

bool Write32_Data(alt_32 base_address, alt_32 offset_address, alt_32 Data){
 4000290:	defffb04 	addi	sp,sp,-20
 4000294:	df000415 	stw	fp,16(sp)
 4000298:	df000404 	addi	fp,sp,16
 400029c:	e13ffd15 	stw	r4,-12(fp)
 40002a0:	e17ffe15 	stw	r5,-8(fp)
 40002a4:	e1bfff15 	stw	r6,-4(fp)
	bool bPass;
    IOWR(base_address, offset_address,Data);
 40002a8:	e0bffe17 	ldw	r2,-8(fp)
 40002ac:	1085883a 	add	r2,r2,r2
 40002b0:	1085883a 	add	r2,r2,r2
 40002b4:	1007883a 	mov	r3,r2
 40002b8:	e0bffd17 	ldw	r2,-12(fp)
 40002bc:	1885883a 	add	r2,r3,r2
 40002c0:	1007883a 	mov	r3,r2
 40002c4:	e0bfff17 	ldw	r2,-4(fp)
 40002c8:	18800035 	stwio	r2,0(r3)
    bPass=TRUE;
 40002cc:	00800044 	movi	r2,1
 40002d0:	e0bffc15 	stw	r2,-16(fp)
    return bPass;
 40002d4:	e0bffc17 	ldw	r2,-16(fp)
}
 40002d8:	e037883a 	mov	sp,fp
 40002dc:	df000017 	ldw	fp,0(sp)
 40002e0:	dec00104 	addi	sp,sp,4
 40002e4:	f800283a 	ret

040002e8 <Read32_Data>:



bool  Read32_Data(alt_32 base_address, alt_32 offset_address, alt_32 *pData32){
 40002e8:	defffb04 	addi	sp,sp,-20
 40002ec:	df000415 	stw	fp,16(sp)
 40002f0:	df000404 	addi	fp,sp,16
 40002f4:	e13ffd15 	stw	r4,-12(fp)
 40002f8:	e17ffe15 	stw	r5,-8(fp)
 40002fc:	e1bfff15 	stw	r6,-4(fp)
	bool bPass;
	*pData32 =IORD(base_address ,offset_address  );
 4000300:	e0bffe17 	ldw	r2,-8(fp)
 4000304:	1085883a 	add	r2,r2,r2
 4000308:	1085883a 	add	r2,r2,r2
 400030c:	1007883a 	mov	r3,r2
 4000310:	e0bffd17 	ldw	r2,-12(fp)
 4000314:	1885883a 	add	r2,r3,r2
 4000318:	10c00037 	ldwio	r3,0(r2)
 400031c:	e0bfff17 	ldw	r2,-4(fp)
 4000320:	10c00015 	stw	r3,0(r2)
	bPass=TRUE;
 4000324:	00800044 	movi	r2,1
 4000328:	e0bffc15 	stw	r2,-16(fp)
    return bPass;
 400032c:	e0bffc17 	ldw	r2,-16(fp)
}
 4000330:	e037883a 	mov	sp,fp
 4000334:	df000017 	ldw	fp,0(sp)
 4000338:	dec00104 	addi	sp,sp,4
 400033c:	f800283a 	ret

04000340 <oc_i2c_init>:

bool oc_i2c_init(alt_32 i2c_base){
 4000340:	defffa04 	addi	sp,sp,-24
 4000344:	dfc00515 	stw	ra,20(sp)
 4000348:	df000415 	stw	fp,16(sp)
 400034c:	df000404 	addi	fp,sp,16
 4000350:	e13fff15 	stw	r4,-4(fp)
	bool bSuccess;
	const alt_32 ref_clk = 50*1000*1000; // 50MHz
 4000354:	0080bef4 	movhi	r2,763
 4000358:	10bc2004 	addi	r2,r2,-3968
 400035c:	e0bffc15 	stw	r2,-16(fp)
	const alt_32 i2c_clk = 400*1000; // 400KHz
 4000360:	008001b4 	movhi	r2,6
 4000364:	1086a004 	addi	r2,r2,6784
 4000368:	e0bffd15 	stw	r2,-12(fp)

	bSuccess = oc_i2c_init_ex(i2c_base, ref_clk, i2c_clk);
 400036c:	e1bffd17 	ldw	r6,-12(fp)
 4000370:	e17ffc17 	ldw	r5,-16(fp)
 4000374:	e13fff17 	ldw	r4,-4(fp)
 4000378:	40003980 	call	4000398 <oc_i2c_init_ex>
 400037c:	e0bffe15 	stw	r2,-8(fp)

	return bSuccess;
 4000380:	e0bffe17 	ldw	r2,-8(fp)
}
 4000384:	e037883a 	mov	sp,fp
 4000388:	dfc00117 	ldw	ra,4(sp)
 400038c:	df000017 	ldw	fp,0(sp)
 4000390:	dec00204 	addi	sp,sp,8
 4000394:	f800283a 	ret

04000398 <oc_i2c_init_ex>:

bool  oc_i2c_init_ex(alt_32 i2c_base, alt_32 ref_clk, alt_32 i2c_clk)
{
 4000398:	defff604 	addi	sp,sp,-40
 400039c:	dfc00915 	stw	ra,36(sp)
 40003a0:	df000815 	stw	fp,32(sp)
 40003a4:	df000804 	addi	fp,sp,32
 40003a8:	e13ffd15 	stw	r4,-12(fp)
 40003ac:	e17ffe15 	stw	r5,-8(fp)
 40003b0:	e1bfff15 	stw	r6,-4(fp)
	bool bSuccess=TRUE;
 40003b4:	00800044 	movi	r2,1
 40003b8:	e0bff815 	stw	r2,-32(fp)
	alt_32 read_data;
	alt_32 prescale;
	alt_u8 prescale_high;
	alt_u8 prescale_low;
	const alt_u8 ControlValue = 0x80;
 40003bc:	00bfe004 	movi	r2,-128
 40003c0:	e0bff905 	stb	r2,-28(fp)

    // I2c sysclock =50M hz
	// i2c scl max 400k
	//scl =sysclock/(prescale*5)
	prescale = (ref_clk/(5*i2c_clk))-1;
 40003c4:	e0bfff17 	ldw	r2,-4(fp)
 40003c8:	10800164 	muli	r2,r2,5
 40003cc:	100b883a 	mov	r5,r2
 40003d0:	e13ffe17 	ldw	r4,-8(fp)
 40003d4:	40029700 	call	4002970 <__divsi3>
 40003d8:	10bfffc4 	addi	r2,r2,-1
 40003dc:	e0bffa15 	stw	r2,-24(fp)
	prescale_low = prescale & 0xFF;
 40003e0:	e0bffa17 	ldw	r2,-24(fp)
 40003e4:	e0bffb05 	stb	r2,-20(fp)
	prescale_high = (prescale >> 8) & 0xFF;
 40003e8:	e0bffa17 	ldw	r2,-24(fp)
 40003ec:	1005d23a 	srai	r2,r2,8
 40003f0:	e0bffb45 	stb	r2,-19(fp)

   IOWR(i2c_base, 0, prescale_low);//write low byte of  prescale (reg 0)
 40003f4:	e0bffd17 	ldw	r2,-12(fp)
 40003f8:	e0fffb03 	ldbu	r3,-20(fp)
 40003fc:	10c00035 	stwio	r3,0(r2)
   IOWR(i2c_base, 1, prescale_high);//write high byte of prescale (reg 1)
 4000400:	e0bffd17 	ldw	r2,-12(fp)
 4000404:	10800104 	addi	r2,r2,4
 4000408:	1007883a 	mov	r3,r2
 400040c:	e0bffb43 	ldbu	r2,-19(fp)
 4000410:	18800035 	stwio	r2,0(r3)

   //enable the I2C core, but disable the IRQ
   IOWR( i2c_base, 2, ControlValue);
 4000414:	e0bffd17 	ldw	r2,-12(fp)
 4000418:	10800204 	addi	r2,r2,8
 400041c:	1007883a 	mov	r3,r2
 4000420:	e0bff903 	ldbu	r2,-28(fp)
 4000424:	18800035 	stwio	r2,0(r3)


    // check prescale low byte
    if (bSuccess){
 4000428:	e0bff817 	ldw	r2,-32(fp)
 400042c:	10000826 	beq	r2,zero,4000450 <oc_i2c_init_ex+0xb8>
    	read_data =IORD(i2c_base, 0);
 4000430:	e0bffd17 	ldw	r2,-12(fp)
 4000434:	10800037 	ldwio	r2,0(r2)
 4000438:	e0bffc15 	stw	r2,-16(fp)
        if( (read_data & 0x00ff) != prescale_low ){
 400043c:	e0bffc17 	ldw	r2,-16(fp)
 4000440:	10c03fcc 	andi	r3,r2,255
 4000444:	e0bffb03 	ldbu	r2,-20(fp)
 4000448:	18800126 	beq	r3,r2,4000450 <oc_i2c_init_ex+0xb8>
            bSuccess = FALSE;
 400044c:	e03ff815 	stw	zero,-32(fp)
        }
    }

    // check prescale high byte
    if (bSuccess){
 4000450:	e0bff817 	ldw	r2,-32(fp)
 4000454:	10000926 	beq	r2,zero,400047c <oc_i2c_init_ex+0xe4>
    	read_data =IORD(i2c_base, 1);
 4000458:	e0bffd17 	ldw	r2,-12(fp)
 400045c:	10800104 	addi	r2,r2,4
 4000460:	10800037 	ldwio	r2,0(r2)
 4000464:	e0bffc15 	stw	r2,-16(fp)
        if( (read_data & 0x00ff) != prescale_high ){
 4000468:	e0bffc17 	ldw	r2,-16(fp)
 400046c:	10c03fcc 	andi	r3,r2,255
 4000470:	e0bffb43 	ldbu	r2,-19(fp)
 4000474:	18800126 	beq	r3,r2,400047c <oc_i2c_init_ex+0xe4>
            bSuccess = FALSE;
 4000478:	e03ff815 	stw	zero,-32(fp)
        }
    }

    // check control
    if (bSuccess){
 400047c:	e0bff817 	ldw	r2,-32(fp)
 4000480:	10000926 	beq	r2,zero,40004a8 <oc_i2c_init_ex+0x110>
    	read_data =IORD(i2c_base, 2);
 4000484:	e0bffd17 	ldw	r2,-12(fp)
 4000488:	10800204 	addi	r2,r2,8
 400048c:	10800037 	ldwio	r2,0(r2)
 4000490:	e0bffc15 	stw	r2,-16(fp)
        if( (read_data & 0x00ff) != ControlValue ){
 4000494:	e0bffc17 	ldw	r2,-16(fp)
 4000498:	10c03fcc 	andi	r3,r2,255
 400049c:	e0bff903 	ldbu	r2,-28(fp)
 40004a0:	18800126 	beq	r3,r2,40004a8 <oc_i2c_init_ex+0x110>
            bSuccess = FALSE;
 40004a4:	e03ff815 	stw	zero,-32(fp)
        }
    }

   if (bSuccess){
 40004a8:	e0bff817 	ldw	r2,-32(fp)
 40004ac:	1000031e 	bne	r2,zero,40004bc <oc_i2c_init_ex+0x124>
//       printf("\nI2C core is enabled! \r\n");
   }
   else
       printf("\nI2C core is not enabled successfully! \r\n");
 40004b0:	01010074 	movhi	r4,1025
 40004b4:	210cb504 	addi	r4,r4,13012
 40004b8:	4003fc80 	call	4003fc8 <puts>

   return bSuccess;
 40004bc:	e0bff817 	ldw	r2,-32(fp)

}
 40004c0:	e037883a 	mov	sp,fp
 40004c4:	dfc00117 	ldw	ra,4(sp)
 40004c8:	df000017 	ldw	fp,0(sp)
 40004cc:	dec00204 	addi	sp,sp,8
 40004d0:	f800283a 	ret

040004d4 <oc_i2c_uninit>:

bool oc_i2c_uninit(alt_32 i2c_base)
{
 40004d4:	defffa04 	addi	sp,sp,-24
 40004d8:	dfc00515 	stw	ra,20(sp)
 40004dc:	df000415 	stw	fp,16(sp)
 40004e0:	df000404 	addi	fp,sp,16
 40004e4:	e13fff15 	stw	r4,-4(fp)
	bool bSuccess=TRUE;
 40004e8:	00800044 	movi	r2,1
 40004ec:	e0bffc15 	stw	r2,-16(fp)
	alt_32 read_data;
	const alt_u8 ControlValue = 0x00;
 40004f0:	e03ffd05 	stb	zero,-12(fp)

    IOWR( i2c_base, 2, ControlValue);
 40004f4:	e0bfff17 	ldw	r2,-4(fp)
 40004f8:	10800204 	addi	r2,r2,8
 40004fc:	1007883a 	mov	r3,r2
 4000500:	e0bffd03 	ldbu	r2,-12(fp)
 4000504:	18800035 	stwio	r2,0(r3)
   	read_data =IORD(i2c_base, 2);
 4000508:	e0bfff17 	ldw	r2,-4(fp)
 400050c:	10800204 	addi	r2,r2,8
 4000510:	10800037 	ldwio	r2,0(r2)
 4000514:	e0bffe15 	stw	r2,-8(fp)
	if( (read_data & 0x00ff) != ControlValue ){
 4000518:	e0bffe17 	ldw	r2,-8(fp)
 400051c:	10c03fcc 	andi	r3,r2,255
 4000520:	e0bffd03 	ldbu	r2,-12(fp)
 4000524:	18800126 	beq	r3,r2,400052c <oc_i2c_uninit+0x58>
            bSuccess = FALSE;
 4000528:	e03ffc15 	stw	zero,-16(fp)
    }

   if (bSuccess){
 400052c:	e0bffc17 	ldw	r2,-16(fp)
 4000530:	1000031e 	bne	r2,zero,4000540 <oc_i2c_uninit+0x6c>
//       printf("\I2C core  is disabled! \r\n");
   }
   else
       printf("\I2C core is failed to disable! \r\n");
 4000534:	01010074 	movhi	r4,1025
 4000538:	210cc004 	addi	r4,r4,13056
 400053c:	4003fc80 	call	4003fc8 <puts>

   return bSuccess;
 4000540:	e0bffc17 	ldw	r2,-16(fp)

}
 4000544:	e037883a 	mov	sp,fp
 4000548:	dfc00117 	ldw	ra,4(sp)
 400054c:	df000017 	ldw	fp,0(sp)
 4000550:	dec00204 	addi	sp,sp,8
 4000554:	f800283a 	ret

04000558 <ACK_single_check>:




bool  ACK_single_check(alt_32 i2c_base)
{
 4000558:	defffb04 	addi	sp,sp,-20
 400055c:	dfc00415 	stw	ra,16(sp)
 4000560:	df000315 	stw	fp,12(sp)
 4000564:	df000304 	addi	fp,sp,12
 4000568:	e13fff15 	stw	r4,-4(fp)
	bool bSuccess=TRUE;
 400056c:	00800044 	movi	r2,1
 4000570:	e0bffd15 	stw	r2,-12(fp)
	alt_32 read_data;

    usleep(ACK_SLEEP_TIME);
 4000574:	01003e84 	movi	r4,250
 4000578:	4010cac0 	call	4010cac <usleep>
    read_data =IORD(i2c_base, 4);
 400057c:	e0bfff17 	ldw	r2,-4(fp)
 4000580:	10800404 	addi	r2,r2,16
 4000584:	10800037 	ldwio	r2,0(r2)
 4000588:	e0bffe15 	stw	r2,-8(fp)
    if(read_data & 0x02)
 400058c:	e0bffe17 	ldw	r2,-8(fp)
 4000590:	1080008c 	andi	r2,r2,2
 4000594:	10000126 	beq	r2,zero,400059c <ACK_single_check+0x44>
            bSuccess = FALSE;
 4000598:	e03ffd15 	stw	zero,-12(fp)
     if (bSuccess){
 400059c:	e0bffd17 	ldw	r2,-12(fp)
 40005a0:	10000a26 	beq	r2,zero,40005cc <ACK_single_check+0x74>
            usleep(ACK_SLEEP_TIME);
 40005a4:	01003e84 	movi	r4,250
 40005a8:	4010cac0 	call	4010cac <usleep>
            read_data =IORD(i2c_base, 4);
 40005ac:	e0bfff17 	ldw	r2,-4(fp)
 40005b0:	10800404 	addi	r2,r2,16
 40005b4:	10800037 	ldwio	r2,0(r2)
 40005b8:	e0bffe15 	stw	r2,-8(fp)
                if(read_data & 0x80)
 40005bc:	e0bffe17 	ldw	r2,-8(fp)
 40005c0:	1080200c 	andi	r2,r2,128
 40005c4:	10000126 	beq	r2,zero,40005cc <ACK_single_check+0x74>
                    bSuccess = FALSE;
 40005c8:	e03ffd15 	stw	zero,-12(fp)
     }
    return bSuccess;
 40005cc:	e0bffd17 	ldw	r2,-12(fp)
}
 40005d0:	e037883a 	mov	sp,fp
 40005d4:	dfc00117 	ldw	ra,4(sp)
 40005d8:	df000017 	ldw	fp,0(sp)
 40005dc:	dec00204 	addi	sp,sp,8
 40005e0:	f800283a 	ret

040005e4 <ACK_check>:


bool  ACK_check(alt_32 i2c_base){
 40005e4:	defffb04 	addi	sp,sp,-20
 40005e8:	dfc00415 	stw	ra,16(sp)
 40005ec:	df000315 	stw	fp,12(sp)
 40005f0:	df000304 	addi	fp,sp,12
 40005f4:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
 40005f8:	e03ffd15 	stw	zero,-12(fp)
    int i=0;
 40005fc:	e03ffe15 	stw	zero,-8(fp)

    while(!bSuccess && i++ < 10){
 4000600:	00000306 	br	4000610 <ACK_check+0x2c>
        bSuccess = ACK_single_check(i2c_base);
 4000604:	e13fff17 	ldw	r4,-4(fp)
 4000608:	40005580 	call	4000558 <ACK_single_check>
 400060c:	e0bffd15 	stw	r2,-12(fp)

bool  ACK_check(alt_32 i2c_base){
    bool bSuccess = FALSE;
    int i=0;

    while(!bSuccess && i++ < 10){
 4000610:	e0bffd17 	ldw	r2,-12(fp)
 4000614:	1000051e 	bne	r2,zero,400062c <ACK_check+0x48>
 4000618:	e0bffe17 	ldw	r2,-8(fp)
 400061c:	10c00044 	addi	r3,r2,1
 4000620:	e0fffe15 	stw	r3,-8(fp)
 4000624:	10800290 	cmplti	r2,r2,10
 4000628:	103ff61e 	bne	r2,zero,4000604 <__alt_data_end+0xfc000604>
        bSuccess = ACK_single_check(i2c_base);
    }

    return bSuccess;
 400062c:	e0bffd17 	ldw	r2,-12(fp)
}
 4000630:	e037883a 	mov	sp,fp
 4000634:	dfc00117 	ldw	ra,4(sp)
 4000638:	df000017 	ldw	fp,0(sp)
 400063c:	dec00204 	addi	sp,sp,8
 4000640:	f800283a 	ret

04000644 <OC_I2C_Write>:

bool  OC_I2C_Write(alt_32 i2c_base,alt_u8 device_address,alt_u8 sub_address, alt_u8 *pData, int nWriteLength)
{
 4000644:	defff904 	addi	sp,sp,-28
 4000648:	dfc00615 	stw	ra,24(sp)
 400064c:	df000515 	stw	fp,20(sp)
 4000650:	df000504 	addi	fp,sp,20
 4000654:	e13ffc15 	stw	r4,-16(fp)
 4000658:	2807883a 	mov	r3,r5
 400065c:	3005883a 	mov	r2,r6
 4000660:	e1ffff15 	stw	r7,-4(fp)
 4000664:	e0fffd05 	stb	r3,-12(fp)
 4000668:	e0bffe05 	stb	r2,-8(fp)
    //DWORD reg_data = 0x0;
    int i;

   //set the tx reg audio chip dev address with write bit
   if (!Write32_Data( i2c_base, 3,device_address)){
 400066c:	e0bffd03 	ldbu	r2,-12(fp)
 4000670:	100d883a 	mov	r6,r2
 4000674:	014000c4 	movi	r5,3
 4000678:	e13ffc17 	ldw	r4,-16(fp)
 400067c:	40002900 	call	4000290 <Write32_Data>
 4000680:	1000051e 	bne	r2,zero,4000698 <OC_I2C_Write+0x54>
       printf("OC_I2C_Write error[0]\r\n");
 4000684:	01010074 	movhi	r4,1025
 4000688:	210cc904 	addi	r4,r4,13092
 400068c:	4003fc80 	call	4003fc8 <puts>
       return FALSE;
 4000690:	0005883a 	mov	r2,zero
 4000694:	00006606 	br	4000830 <OC_I2C_Write+0x1ec>
   }
   //set STA and WR bits(bit7 and bit4)
   if (!Write32_Data( i2c_base, 4,0x90)){
 4000698:	01802404 	movi	r6,144
 400069c:	01400104 	movi	r5,4
 40006a0:	e13ffc17 	ldw	r4,-16(fp)
 40006a4:	40002900 	call	4000290 <Write32_Data>
 40006a8:	1000051e 	bne	r2,zero,40006c0 <OC_I2C_Write+0x7c>
       printf("OC_I2C_Write error[1]\r\n");
 40006ac:	01010074 	movhi	r4,1025
 40006b0:	210ccf04 	addi	r4,r4,13116
 40006b4:	4003fc80 	call	4003fc8 <puts>
       return FALSE;
 40006b8:	0005883a 	mov	r2,zero
 40006bc:	00005c06 	br	4000830 <OC_I2C_Write+0x1ec>
   }

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 40006c0:	e13ffc17 	ldw	r4,-16(fp)
 40006c4:	40005e40 	call	40005e4 <ACK_check>
 40006c8:	1000051e 	bne	r2,zero,40006e0 <OC_I2C_Write+0x9c>
        printf("OC_I2C_Write error[2]\r\n");
 40006cc:	01010074 	movhi	r4,1025
 40006d0:	210cd504 	addi	r4,r4,13140
 40006d4:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 40006d8:	0005883a 	mov	r2,zero
 40006dc:	00005406 	br	4000830 <OC_I2C_Write+0x1ec>
    }
  // printf("\n receive ACK-device address! \n");

   //set the txr reg data with reg address + 1 data MSB
   if (!Write32_Data( i2c_base, 3,sub_address)){
 40006e0:	e0bffe03 	ldbu	r2,-8(fp)
 40006e4:	100d883a 	mov	r6,r2
 40006e8:	014000c4 	movi	r5,3
 40006ec:	e13ffc17 	ldw	r4,-16(fp)
 40006f0:	40002900 	call	4000290 <Write32_Data>
 40006f4:	1000051e 	bne	r2,zero,400070c <OC_I2C_Write+0xc8>
       printf("OC_I2C_Write error[3]\r\n");
 40006f8:	01010074 	movhi	r4,1025
 40006fc:	210cdb04 	addi	r4,r4,13164
 4000700:	4003fc80 	call	4003fc8 <puts>
       return FALSE;
 4000704:	0005883a 	mov	r2,zero
 4000708:	00004906 	br	4000830 <OC_I2C_Write+0x1ec>
   }

   //set WR bits(bit4)
    if (!Write32_Data( i2c_base, 4,0x10)){
 400070c:	01800404 	movi	r6,16
 4000710:	01400104 	movi	r5,4
 4000714:	e13ffc17 	ldw	r4,-16(fp)
 4000718:	40002900 	call	4000290 <Write32_Data>
 400071c:	1000051e 	bne	r2,zero,4000734 <OC_I2C_Write+0xf0>
        printf("OC_I2C_Write error[4]\r\n");
 4000720:	01010074 	movhi	r4,1025
 4000724:	210ce104 	addi	r4,r4,13188
 4000728:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 400072c:	0005883a 	mov	r2,zero
 4000730:	00003f06 	br	4000830 <OC_I2C_Write+0x1ec>
    }

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000734:	e13ffc17 	ldw	r4,-16(fp)
 4000738:	40005e40 	call	40005e4 <ACK_check>
 400073c:	1000051e 	bne	r2,zero,4000754 <OC_I2C_Write+0x110>
        printf("OC_I2C_Write error[5]\r\n");
 4000740:	01010074 	movhi	r4,1025
 4000744:	210ce704 	addi	r4,r4,13212
 4000748:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 400074c:	0005883a 	mov	r2,zero
 4000750:	00003706 	br	4000830 <OC_I2C_Write+0x1ec>
    }
 //  printf("\n receive ACK-reg address! \n");

#if 1
        for( i=nWriteLength-1;i>=0;i--){
 4000754:	e0800217 	ldw	r2,8(fp)
 4000758:	10bfffc4 	addi	r2,r2,-1
 400075c:	e0bffb15 	stw	r2,-20(fp)
 4000760:	00002406 	br	40007f4 <OC_I2C_Write+0x1b0>
        //set the txr reg data with the data
          if (!Write32_Data( i2c_base, 3,*(pData+i))){
 4000764:	e0bffb17 	ldw	r2,-20(fp)
 4000768:	e0ffff17 	ldw	r3,-4(fp)
 400076c:	1885883a 	add	r2,r3,r2
 4000770:	10800003 	ldbu	r2,0(r2)
 4000774:	10803fcc 	andi	r2,r2,255
 4000778:	100d883a 	mov	r6,r2
 400077c:	014000c4 	movi	r5,3
 4000780:	e13ffc17 	ldw	r4,-16(fp)
 4000784:	40002900 	call	4000290 <Write32_Data>
 4000788:	1000051e 	bne	r2,zero,40007a0 <OC_I2C_Write+0x15c>
              printf("OC_I2C_Write error[6]\r\n");
 400078c:	01010074 	movhi	r4,1025
 4000790:	210ced04 	addi	r4,r4,13236
 4000794:	4003fc80 	call	4003fc8 <puts>
              return FALSE;
 4000798:	0005883a 	mov	r2,zero
 400079c:	00002406 	br	4000830 <OC_I2C_Write+0x1ec>
          }

        //set STO and WR bits(bit7 and bit4)
         if (!Write32_Data( i2c_base, 4,0x10)){
 40007a0:	01800404 	movi	r6,16
 40007a4:	01400104 	movi	r5,4
 40007a8:	e13ffc17 	ldw	r4,-16(fp)
 40007ac:	40002900 	call	4000290 <Write32_Data>
 40007b0:	1000051e 	bne	r2,zero,40007c8 <OC_I2C_Write+0x184>
             printf("OC_I2C_Write error[7]\r\n");
 40007b4:	01010074 	movhi	r4,1025
 40007b8:	210cf304 	addi	r4,r4,13260
 40007bc:	4003fc80 	call	4003fc8 <puts>
              return FALSE;
 40007c0:	0005883a 	mov	r2,zero
 40007c4:	00001a06 	br	4000830 <OC_I2C_Write+0x1ec>
         }

         //wait TIP bit go to 0 to end Tx
          if(!ACK_check( i2c_base)){
 40007c8:	e13ffc17 	ldw	r4,-16(fp)
 40007cc:	40005e40 	call	40005e4 <ACK_check>
 40007d0:	1000051e 	bne	r2,zero,40007e8 <OC_I2C_Write+0x1a4>
              printf("OC_I2C_Write error[8]\r\n");
 40007d4:	01010074 	movhi	r4,1025
 40007d8:	210cf904 	addi	r4,r4,13284
 40007dc:	4003fc80 	call	4003fc8 <puts>
              return FALSE;
 40007e0:	0005883a 	mov	r2,zero
 40007e4:	00001206 	br	4000830 <OC_I2C_Write+0x1ec>
        return FALSE;
    }
 //  printf("\n receive ACK-reg address! \n");

#if 1
        for( i=nWriteLength-1;i>=0;i--){
 40007e8:	e0bffb17 	ldw	r2,-20(fp)
 40007ec:	10bfffc4 	addi	r2,r2,-1
 40007f0:	e0bffb15 	stw	r2,-20(fp)
 40007f4:	e0bffb17 	ldw	r2,-20(fp)
 40007f8:	103fda0e 	bge	r2,zero,4000764 <__alt_data_end+0xfc000764>
   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base))
        return false;
#endif

     if (!Write32_Data( i2c_base, 4,0x40)){
 40007fc:	01801004 	movi	r6,64
 4000800:	01400104 	movi	r5,4
 4000804:	e13ffc17 	ldw	r4,-16(fp)
 4000808:	40002900 	call	4000290 <Write32_Data>
 400080c:	1000051e 	bne	r2,zero,4000824 <OC_I2C_Write+0x1e0>
         printf("OC_I2C_Write error[9]\r\n");
 4000810:	01010074 	movhi	r4,1025
 4000814:	210cff04 	addi	r4,r4,13308
 4000818:	4003fc80 	call	4003fc8 <puts>
         return FALSE;
 400081c:	0005883a 	mov	r2,zero
 4000820:	00000306 	br	4000830 <OC_I2C_Write+0x1ec>
     }
         //Sleep(10);
     //OS_msleep(1);
     usleep(SLEEP_TIME);
 4000824:	01003e84 	movi	r4,250
 4000828:	4010cac0 	call	4010cac <usleep>

  // printf("\n receive ACK-data! \n");

     return TRUE;
 400082c:	00800044 	movi	r2,1

}
 4000830:	e037883a 	mov	sp,fp
 4000834:	dfc00117 	ldw	ra,4(sp)
 4000838:	df000017 	ldw	fp,0(sp)
 400083c:	dec00204 	addi	sp,sp,8
 4000840:	f800283a 	ret

04000844 <ACK_judge_for_read>:


bool ACK_judge_for_read(alt_32 i2c_base)
{
 4000844:	defffb04 	addi	sp,sp,-20
 4000848:	dfc00415 	stw	ra,16(sp)
 400084c:	df000315 	stw	fp,12(sp)
 4000850:	df000304 	addi	fp,sp,12
 4000854:	e13fff15 	stw	r4,-4(fp)
	bool bSuccess;
    alt_32 this_data;

   // OS_msleep( SLEEP_TIME );
     usleep(ACK_SLEEP_TIME);
 4000858:	01003e84 	movi	r4,250
 400085c:	4010cac0 	call	4010cac <usleep>
    //   while(this_data & 0x02)
//   {
//      this_data =  Read32_Data ( hPCIe, i2c_base, 4);
//   }
    bSuccess =  Read32_Data ( i2c_base, 4, &this_data);
 4000860:	e0bffe04 	addi	r2,fp,-8
 4000864:	100d883a 	mov	r6,r2
 4000868:	01400104 	movi	r5,4
 400086c:	e13fff17 	ldw	r4,-4(fp)
 4000870:	40002e80 	call	40002e8 <Read32_Data>
 4000874:	e0bffd15 	stw	r2,-12(fp)
    if (bSuccess){
 4000878:	e0bffd17 	ldw	r2,-12(fp)
 400087c:	10000426 	beq	r2,zero,4000890 <ACK_judge_for_read+0x4c>
        if(this_data & 0x02)
 4000880:	e0bffe17 	ldw	r2,-8(fp)
 4000884:	1080008c 	andi	r2,r2,2
 4000888:	10000126 	beq	r2,zero,4000890 <ACK_judge_for_read+0x4c>
            bSuccess = FALSE;
 400088c:	e03ffd15 	stw	zero,-12(fp)
    }
   //wait the rx ACK signal 0-valid

    return bSuccess;
 4000890:	e0bffd17 	ldw	r2,-12(fp)

}
 4000894:	e037883a 	mov	sp,fp
 4000898:	dfc00117 	ldw	ra,4(sp)
 400089c:	df000017 	ldw	fp,0(sp)
 40008a0:	dec00204 	addi	sp,sp,8
 40008a4:	f800283a 	ret

040008a8 <OC_I2C_Read>:

bool  OC_I2C_Read(alt_32 i2c_base,alt_u8 device_address,alt_u8 sub_address, alt_u8 *pData8, int nReadLength){
 40008a8:	defff804 	addi	sp,sp,-32
 40008ac:	dfc00715 	stw	ra,28(sp)
 40008b0:	df000615 	stw	fp,24(sp)
 40008b4:	df000604 	addi	fp,sp,24
 40008b8:	e13ffc15 	stw	r4,-16(fp)
 40008bc:	2807883a 	mov	r3,r5
 40008c0:	3005883a 	mov	r2,r6
 40008c4:	e1ffff15 	stw	r7,-4(fp)
 40008c8:	e0fffd05 	stb	r3,-12(fp)
 40008cc:	e0bffe05 	stb	r2,-8(fp)
    //BYTE data = 0x0;
    alt_32 Data32;
    int i;

   //set the tx reg audio chip dev address with write bit
   IOWR( i2c_base, 3,device_address);
 40008d0:	e0bffc17 	ldw	r2,-16(fp)
 40008d4:	10800304 	addi	r2,r2,12
 40008d8:	1007883a 	mov	r3,r2
 40008dc:	e0bffd03 	ldbu	r2,-12(fp)
 40008e0:	18800035 	stwio	r2,0(r3)
   //set STA and WR bits(bit7 and bit4)
   IOWR( i2c_base, 4,0x90);
 40008e4:	e0bffc17 	ldw	r2,-16(fp)
 40008e8:	10800404 	addi	r2,r2,16
 40008ec:	1007883a 	mov	r3,r2
 40008f0:	00802404 	movi	r2,144
 40008f4:	18800035 	stwio	r2,0(r3)
   //wait TIP bit go to 0 to end Tx
   if (!ACK_check( i2c_base)){
 40008f8:	e13ffc17 	ldw	r4,-16(fp)
 40008fc:	40005e40 	call	40005e4 <ACK_check>
 4000900:	1000051e 	bne	r2,zero,4000918 <OC_I2C_Read+0x70>
       printf("OC_I2C_Read error[2]\r\n");
 4000904:	01010074 	movhi	r4,1025
 4000908:	210d0504 	addi	r4,r4,13332
 400090c:	4003fc80 	call	4003fc8 <puts>
       return FALSE;
 4000910:	0005883a 	mov	r2,zero
 4000914:	00005206 	br	4000a60 <OC_I2C_Read+0x1b8>
   }
   IOWR(i2c_base, 3,sub_address);
 4000918:	e0bffc17 	ldw	r2,-16(fp)
 400091c:	10800304 	addi	r2,r2,12
 4000920:	1007883a 	mov	r3,r2
 4000924:	e0bffe03 	ldbu	r2,-8(fp)
 4000928:	18800035 	stwio	r2,0(r3)

   //set WR bits(bit4)
   IOWR( i2c_base, 4,0x10);
 400092c:	e0bffc17 	ldw	r2,-16(fp)
 4000930:	10800404 	addi	r2,r2,16
 4000934:	1007883a 	mov	r3,r2
 4000938:	00800404 	movi	r2,16
 400093c:	18800035 	stwio	r2,0(r3)
   //wait TIP bit go to 0 to end Tx
    if (!ACK_check( i2c_base)){
 4000940:	e13ffc17 	ldw	r4,-16(fp)
 4000944:	40005e40 	call	40005e4 <ACK_check>
 4000948:	1000051e 	bne	r2,zero,4000960 <OC_I2C_Read+0xb8>
        printf("OC_I2C_Read error[5]\r\n");
 400094c:	01010074 	movhi	r4,1025
 4000950:	210d0b04 	addi	r4,r4,13356
 4000954:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000958:	0005883a 	mov	r2,zero
 400095c:	00004006 	br	4000a60 <OC_I2C_Read+0x1b8>
  // printf("\n read receive ACK-reg address! \n");

   //read
    //set the tx reg audio chip dev address with read bit 1

    IOWR(i2c_base, 3,device_address|0x01);
 4000960:	e0bffc17 	ldw	r2,-16(fp)
 4000964:	10800304 	addi	r2,r2,12
 4000968:	1007883a 	mov	r3,r2
 400096c:	e0bffd03 	ldbu	r2,-12(fp)
 4000970:	10800054 	ori	r2,r2,1
 4000974:	10803fcc 	andi	r2,r2,255
 4000978:	18800035 	stwio	r2,0(r3)

   //set STA and WR bits(bit7 and bit4)
    IOWR( i2c_base, 4,0x90);
 400097c:	e0bffc17 	ldw	r2,-16(fp)
 4000980:	10800404 	addi	r2,r2,16
 4000984:	1007883a 	mov	r3,r2
 4000988:	00802404 	movi	r2,144
 400098c:	18800035 	stwio	r2,0(r3)

   //wait TIP bit go to 0 to end Tx
    if (!ACK_check( i2c_base)){
 4000990:	e13ffc17 	ldw	r4,-16(fp)
 4000994:	40005e40 	call	40005e4 <ACK_check>
 4000998:	1000051e 	bne	r2,zero,40009b0 <OC_I2C_Read+0x108>
        printf("OC_I2C_Read error[8]\r\n");
 400099c:	01010074 	movhi	r4,1025
 40009a0:	210d1104 	addi	r4,r4,13380
 40009a4:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 40009a8:	0005883a 	mov	r2,zero
 40009ac:	00002c06 	br	4000a60 <OC_I2C_Read+0x1b8>
    }

    for(i=0;i<nReadLength;i++){
 40009b0:	e03ffa15 	stw	zero,-24(fp)
 40009b4:	00001f06 	br	4000a34 <OC_I2C_Read+0x18c>
  // printf("\n read receive ACK-device address(read)! \n");
   //set the RD and ACK bit(bit5 and bit3)
    	IOWR( i2c_base, 4,((i+1) == nReadLength)?0x28:0x20);
 40009b8:	e0bffc17 	ldw	r2,-16(fp)
 40009bc:	10800404 	addi	r2,r2,16
 40009c0:	1009883a 	mov	r4,r2
 40009c4:	e0bffa17 	ldw	r2,-24(fp)
 40009c8:	10c00044 	addi	r3,r2,1
 40009cc:	e0800217 	ldw	r2,8(fp)
 40009d0:	1880021e 	bne	r3,r2,40009dc <OC_I2C_Read+0x134>
 40009d4:	00800a04 	movi	r2,40
 40009d8:	00000106 	br	40009e0 <OC_I2C_Read+0x138>
 40009dc:	00800804 	movi	r2,32
 40009e0:	20800035 	stwio	r2,0(r4)

        if (!ACK_judge_for_read( i2c_base)){
 40009e4:	e13ffc17 	ldw	r4,-16(fp)
 40009e8:	40008440 	call	4000844 <ACK_judge_for_read>
 40009ec:	1000051e 	bne	r2,zero,4000a04 <OC_I2C_Read+0x15c>
            printf("OC_I2C_Read error[10]\r\n");
 40009f0:	01010074 	movhi	r4,1025
 40009f4:	210d1704 	addi	r4,r4,13404
 40009f8:	4003fc80 	call	4003fc8 <puts>
            return FALSE;
 40009fc:	0005883a 	mov	r2,zero
 4000a00:	00001706 	br	4000a60 <OC_I2C_Read+0x1b8>
        }
   // printf("\n read receive ACK-device address(read)! \n");

        Data32=IORD( i2c_base, 3);
 4000a04:	e0bffc17 	ldw	r2,-16(fp)
 4000a08:	10800304 	addi	r2,r2,12
 4000a0c:	10800037 	ldwio	r2,0(r2)
 4000a10:	e0bffb15 	stw	r2,-20(fp)
        *(pData8+i) =  Data32 & 0xff;
 4000a14:	e0bffa17 	ldw	r2,-24(fp)
 4000a18:	e0ffff17 	ldw	r3,-4(fp)
 4000a1c:	1885883a 	add	r2,r3,r2
 4000a20:	e0fffb17 	ldw	r3,-20(fp)
 4000a24:	10c00005 	stb	r3,0(r2)
    if (!ACK_check( i2c_base)){
        printf("OC_I2C_Read error[8]\r\n");
        return FALSE;
    }

    for(i=0;i<nReadLength;i++){
 4000a28:	e0bffa17 	ldw	r2,-24(fp)
 4000a2c:	10800044 	addi	r2,r2,1
 4000a30:	e0bffa15 	stw	r2,-24(fp)
 4000a34:	e0fffa17 	ldw	r3,-24(fp)
 4000a38:	e0800217 	ldw	r2,8(fp)
 4000a3c:	18bfde16 	blt	r3,r2,40009b8 <__alt_data_end+0xfc0009b8>

        Data32=IORD( i2c_base, 3);
        *(pData8+i) =  Data32 & 0xff;
    }

    IOWR( i2c_base, 4,0x40);
 4000a40:	e0bffc17 	ldw	r2,-16(fp)
 4000a44:	10800404 	addi	r2,r2,16
 4000a48:	1007883a 	mov	r3,r2
 4000a4c:	00801004 	movi	r2,64
 4000a50:	18800035 	stwio	r2,0(r3)

  // Sleep(10);
   //OS_msleep(1);
    usleep(SLEEP_TIME);
 4000a54:	01003e84 	movi	r4,250
 4000a58:	4010cac0 	call	4010cac <usleep>
 //  printf(" Read  [%02X] = %02Xh\r\n", sub_address, data);


   return TRUE;
 4000a5c:	00800044 	movi	r2,1

}
 4000a60:	e037883a 	mov	sp,fp
 4000a64:	dfc00117 	ldw	ra,4(sp)
 4000a68:	df000017 	ldw	fp,0(sp)
 4000a6c:	dec00204 	addi	sp,sp,8
 4000a70:	f800283a 	ret

04000a74 <OC_I2C_Read_Continue>:


bool  OC_I2C_Read_Continue(alt_32 i2c_base,alt_u8 device_address, alt_u8 *pData8, int nReadLength){
 4000a74:	defff804 	addi	sp,sp,-32
 4000a78:	dfc00715 	stw	ra,28(sp)
 4000a7c:	df000615 	stw	fp,24(sp)
 4000a80:	df000604 	addi	fp,sp,24
 4000a84:	e13ffc15 	stw	r4,-16(fp)
 4000a88:	2805883a 	mov	r2,r5
 4000a8c:	e1bffe15 	stw	r6,-8(fp)
 4000a90:	e1ffff15 	stw	r7,-4(fp)
 4000a94:	e0bffd05 	stb	r2,-12(fp)
	int i;
	alt_u32 Data32;

    IOWR(i2c_base, 3,device_address|0x01);
 4000a98:	e0bffc17 	ldw	r2,-16(fp)
 4000a9c:	10800304 	addi	r2,r2,12
 4000aa0:	1007883a 	mov	r3,r2
 4000aa4:	e0bffd03 	ldbu	r2,-12(fp)
 4000aa8:	10800054 	ori	r2,r2,1
 4000aac:	10803fcc 	andi	r2,r2,255
 4000ab0:	18800035 	stwio	r2,0(r3)

   //set STA and WR bits(bit7 and bit4)
    IOWR( i2c_base, 4,0x90);
 4000ab4:	e0bffc17 	ldw	r2,-16(fp)
 4000ab8:	10800404 	addi	r2,r2,16
 4000abc:	1007883a 	mov	r3,r2
 4000ac0:	00802404 	movi	r2,144
 4000ac4:	18800035 	stwio	r2,0(r3)
//usleep(5*1000);
   //wait TIP bit go to 0 to end Tx
    if (!ACK_check( i2c_base)){
 4000ac8:	e13ffc17 	ldw	r4,-16(fp)
 4000acc:	40005e40 	call	40005e4 <ACK_check>
 4000ad0:	1000051e 	bne	r2,zero,4000ae8 <OC_I2C_Read_Continue+0x74>
        printf("OC_I2C_Read error[8]\r\n");
 4000ad4:	01010074 	movhi	r4,1025
 4000ad8:	210d1104 	addi	r4,r4,13380
 4000adc:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000ae0:	0005883a 	mov	r2,zero
 4000ae4:	00002c06 	br	4000b98 <OC_I2C_Read_Continue+0x124>
    }

    for(i=0;i<nReadLength;i++){
 4000ae8:	e03ffa15 	stw	zero,-24(fp)
 4000aec:	00001f06 	br	4000b6c <OC_I2C_Read_Continue+0xf8>
  // printf("\n read receive ACK-device address(read)! \n");
   //set the RD and ACK bit(bit5 and bit3)
    	IOWR( i2c_base, 4,((i+1) == nReadLength)?0x28:0x20);
 4000af0:	e0bffc17 	ldw	r2,-16(fp)
 4000af4:	10800404 	addi	r2,r2,16
 4000af8:	1009883a 	mov	r4,r2
 4000afc:	e0bffa17 	ldw	r2,-24(fp)
 4000b00:	10c00044 	addi	r3,r2,1
 4000b04:	e0bfff17 	ldw	r2,-4(fp)
 4000b08:	1880021e 	bne	r3,r2,4000b14 <OC_I2C_Read_Continue+0xa0>
 4000b0c:	00800a04 	movi	r2,40
 4000b10:	00000106 	br	4000b18 <OC_I2C_Read_Continue+0xa4>
 4000b14:	00800804 	movi	r2,32
 4000b18:	20800035 	stwio	r2,0(r4)

        if (!ACK_judge_for_read( i2c_base)){
 4000b1c:	e13ffc17 	ldw	r4,-16(fp)
 4000b20:	40008440 	call	4000844 <ACK_judge_for_read>
 4000b24:	1000051e 	bne	r2,zero,4000b3c <OC_I2C_Read_Continue+0xc8>
            printf("OC_I2C_Read error[10]\r\n");
 4000b28:	01010074 	movhi	r4,1025
 4000b2c:	210d1704 	addi	r4,r4,13404
 4000b30:	4003fc80 	call	4003fc8 <puts>
            return FALSE;
 4000b34:	0005883a 	mov	r2,zero
 4000b38:	00001706 	br	4000b98 <OC_I2C_Read_Continue+0x124>
        }
   // printf("\n read receive ACK-device address(read)! \n");

        Data32=IORD( i2c_base, 3);
 4000b3c:	e0bffc17 	ldw	r2,-16(fp)
 4000b40:	10800304 	addi	r2,r2,12
 4000b44:	10800037 	ldwio	r2,0(r2)
 4000b48:	e0bffb15 	stw	r2,-20(fp)
        *(pData8+i) =  Data32 & 0xff;
 4000b4c:	e0bffa17 	ldw	r2,-24(fp)
 4000b50:	e0fffe17 	ldw	r3,-8(fp)
 4000b54:	1885883a 	add	r2,r3,r2
 4000b58:	e0fffb17 	ldw	r3,-20(fp)
 4000b5c:	10c00005 	stb	r3,0(r2)
    if (!ACK_check( i2c_base)){
        printf("OC_I2C_Read error[8]\r\n");
        return FALSE;
    }

    for(i=0;i<nReadLength;i++){
 4000b60:	e0bffa17 	ldw	r2,-24(fp)
 4000b64:	10800044 	addi	r2,r2,1
 4000b68:	e0bffa15 	stw	r2,-24(fp)
 4000b6c:	e0fffa17 	ldw	r3,-24(fp)
 4000b70:	e0bfff17 	ldw	r2,-4(fp)
 4000b74:	18bfde16 	blt	r3,r2,4000af0 <__alt_data_end+0xfc000af0>

        Data32=IORD( i2c_base, 3);
        *(pData8+i) =  Data32 & 0xff;
    }

    IOWR( i2c_base, 4,0x40);
 4000b78:	e0bffc17 	ldw	r2,-16(fp)
 4000b7c:	10800404 	addi	r2,r2,16
 4000b80:	1007883a 	mov	r3,r2
 4000b84:	00801004 	movi	r2,64
 4000b88:	18800035 	stwio	r2,0(r3)

  // Sleep(10);
   //OS_msleep(1);
    usleep(SLEEP_TIME);
 4000b8c:	01003e84 	movi	r4,250
 4000b90:	4010cac0 	call	4010cac <usleep>
 //  printf(" Read  [%02X] = %02Xh\r\n", sub_address, data);


   return TRUE;
 4000b94:	00800044 	movi	r2,1

}
 4000b98:	e037883a 	mov	sp,fp
 4000b9c:	dfc00117 	ldw	ra,4(sp)
 4000ba0:	df000017 	ldw	fp,0(sp)
 4000ba4:	dec00204 	addi	sp,sp,8
 4000ba8:	f800283a 	ret

04000bac <OC_I2CL_Write>:


//  size > 2Kb
bool  OC_I2CL_Write(alt_32 i2c_base,alt_u8 device_address,alt_u16 sub_address,alt_u8 *pData, int nWriteLength)
    {
 4000bac:	defff804 	addi	sp,sp,-32
 4000bb0:	dfc00715 	stw	ra,28(sp)
 4000bb4:	df000615 	stw	fp,24(sp)
 4000bb8:	df000604 	addi	fp,sp,24
 4000bbc:	e13ffc15 	stw	r4,-16(fp)
 4000bc0:	2807883a 	mov	r3,r5
 4000bc4:	3005883a 	mov	r2,r6
 4000bc8:	e1ffff15 	stw	r7,-4(fp)
 4000bcc:	e0fffd05 	stb	r3,-12(fp)
 4000bd0:	e0bffe0d 	sth	r2,-8(fp)
    //DWORD reg_data = 0x0;
	alt_u8 AddrHigh, AddrLow;
    //int count= 0;

    AddrHigh = (sub_address >> 8) & 0xFF;
 4000bd4:	e0bffe0b 	ldhu	r2,-8(fp)
 4000bd8:	1004d23a 	srli	r2,r2,8
 4000bdc:	e0bffb05 	stb	r2,-20(fp)
    AddrLow  = sub_address & 0xFF;
 4000be0:	e0bffe0b 	ldhu	r2,-8(fp)
 4000be4:	e0bffb45 	stb	r2,-19(fp)

    int i;

    //set the tx reg audio chip dev address with write bit
   if (!Write32_Data( i2c_base, 3,device_address))
 4000be8:	e0bffd03 	ldbu	r2,-12(fp)
 4000bec:	100d883a 	mov	r6,r2
 4000bf0:	014000c4 	movi	r5,3
 4000bf4:	e13ffc17 	ldw	r4,-16(fp)
 4000bf8:	40002900 	call	4000290 <Write32_Data>
 4000bfc:	1000021e 	bne	r2,zero,4000c08 <OC_I2CL_Write+0x5c>
       return FALSE;
 4000c00:	0005883a 	mov	r2,zero
 4000c04:	00006806 	br	4000da8 <OC_I2CL_Write+0x1fc>
   //set STA and WR bits(bit7 and bit4)
   if (!Write32_Data( i2c_base, 4,0x90))//0x90
 4000c08:	01802404 	movi	r6,144
 4000c0c:	01400104 	movi	r5,4
 4000c10:	e13ffc17 	ldw	r4,-16(fp)
 4000c14:	40002900 	call	4000290 <Write32_Data>
 4000c18:	1000021e 	bne	r2,zero,4000c24 <OC_I2CL_Write+0x78>
       return FALSE;
 4000c1c:	0005883a 	mov	r2,zero
 4000c20:	00006106 	br	4000da8 <OC_I2CL_Write+0x1fc>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000c24:	e13ffc17 	ldw	r4,-16(fp)
 4000c28:	40005e40 	call	40005e4 <ACK_check>
 4000c2c:	1000051e 	bne	r2,zero,4000c44 <OC_I2CL_Write+0x98>
        printf("OC_I2CL_Write error[0]\r\n");
 4000c30:	01010074 	movhi	r4,1025
 4000c34:	210d1d04 	addi	r4,r4,13428
 4000c38:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000c3c:	0005883a 	mov	r2,zero
 4000c40:	00005906 	br	4000da8 <OC_I2CL_Write+0x1fc>
  // printf("\n receive ACK-device address! \n");

   //set the txr reg data with reg address + 1 data MSB
 //  reg_data  = (sub_address << 1) & 0xFE;
   //reg_data |= ((data >> 8) & 0x01);
   if (!Write32_Data( i2c_base, 3,AddrHigh))//reg_data&0xff);
 4000c44:	e0bffb03 	ldbu	r2,-20(fp)
 4000c48:	100d883a 	mov	r6,r2
 4000c4c:	014000c4 	movi	r5,3
 4000c50:	e13ffc17 	ldw	r4,-16(fp)
 4000c54:	40002900 	call	4000290 <Write32_Data>
 4000c58:	1000021e 	bne	r2,zero,4000c64 <OC_I2CL_Write+0xb8>
       return FALSE;
 4000c5c:	0005883a 	mov	r2,zero
 4000c60:	00005106 	br	4000da8 <OC_I2CL_Write+0x1fc>

   //set WR bits(bit4)
    if (!Write32_Data( i2c_base, 4,0x10))
 4000c64:	01800404 	movi	r6,16
 4000c68:	01400104 	movi	r5,4
 4000c6c:	e13ffc17 	ldw	r4,-16(fp)
 4000c70:	40002900 	call	4000290 <Write32_Data>
 4000c74:	1000021e 	bne	r2,zero,4000c80 <OC_I2CL_Write+0xd4>
        return FALSE;
 4000c78:	0005883a 	mov	r2,zero
 4000c7c:	00004a06 	br	4000da8 <OC_I2CL_Write+0x1fc>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000c80:	e13ffc17 	ldw	r4,-16(fp)
 4000c84:	40005e40 	call	40005e4 <ACK_check>
 4000c88:	1000051e 	bne	r2,zero,4000ca0 <OC_I2CL_Write+0xf4>
        printf("OC_I2CL_Write error[1]\r\n");
 4000c8c:	01010074 	movhi	r4,1025
 4000c90:	210d2304 	addi	r4,r4,13452
 4000c94:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000c98:	0005883a 	mov	r2,zero
 4000c9c:	00004206 	br	4000da8 <OC_I2CL_Write+0x1fc>
    }
  // printf("\n receive ACK-reg high address! \n");

   //set the txr reg data with reg address + 1 data MSB
   if (!Write32_Data( i2c_base, 3,AddrLow))//reg_data&0xff);
 4000ca0:	e0bffb43 	ldbu	r2,-19(fp)
 4000ca4:	100d883a 	mov	r6,r2
 4000ca8:	014000c4 	movi	r5,3
 4000cac:	e13ffc17 	ldw	r4,-16(fp)
 4000cb0:	40002900 	call	4000290 <Write32_Data>
 4000cb4:	1000021e 	bne	r2,zero,4000cc0 <OC_I2CL_Write+0x114>
       return FALSE;
 4000cb8:	0005883a 	mov	r2,zero
 4000cbc:	00003a06 	br	4000da8 <OC_I2CL_Write+0x1fc>

   //set WR bits(bit4)
    Write32_Data( i2c_base, 4,0x10);
 4000cc0:	01800404 	movi	r6,16
 4000cc4:	01400104 	movi	r5,4
 4000cc8:	e13ffc17 	ldw	r4,-16(fp)
 4000ccc:	40002900 	call	4000290 <Write32_Data>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000cd0:	e13ffc17 	ldw	r4,-16(fp)
 4000cd4:	40005e40 	call	40005e4 <ACK_check>
 4000cd8:	1000051e 	bne	r2,zero,4000cf0 <OC_I2CL_Write+0x144>
        printf("OC_I2CL_Write error[2]\r\n");
 4000cdc:	01010074 	movhi	r4,1025
 4000ce0:	210d2904 	addi	r4,r4,13476
 4000ce4:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000ce8:	0005883a 	mov	r2,zero
 4000cec:	00002e06 	br	4000da8 <OC_I2CL_Write+0x1fc>
    }
  //  printf("\n receive ACK-reg low address! \n");

#if 1
    for( i=nWriteLength-1;i>=0;i--){
 4000cf0:	e0800217 	ldw	r2,8(fp)
 4000cf4:	10bfffc4 	addi	r2,r2,-1
 4000cf8:	e0bffa15 	stw	r2,-24(fp)
 4000cfc:	00001e06 	br	4000d78 <OC_I2CL_Write+0x1cc>
        //set the txr reg data with the other data 8 bit LSB
        if (!Write32_Data( i2c_base, 3,*(pData+i)))
 4000d00:	e0bffa17 	ldw	r2,-24(fp)
 4000d04:	e0ffff17 	ldw	r3,-4(fp)
 4000d08:	1885883a 	add	r2,r3,r2
 4000d0c:	10800003 	ldbu	r2,0(r2)
 4000d10:	10803fcc 	andi	r2,r2,255
 4000d14:	100d883a 	mov	r6,r2
 4000d18:	014000c4 	movi	r5,3
 4000d1c:	e13ffc17 	ldw	r4,-16(fp)
 4000d20:	40002900 	call	4000290 <Write32_Data>
 4000d24:	1000021e 	bne	r2,zero,4000d30 <OC_I2CL_Write+0x184>
            return FALSE;
 4000d28:	0005883a 	mov	r2,zero
 4000d2c:	00001e06 	br	4000da8 <OC_I2CL_Write+0x1fc>

       //set STO and WR bits(bit7 and bit4)
        if (!Write32_Data( i2c_base, 4,0x10))
 4000d30:	01800404 	movi	r6,16
 4000d34:	01400104 	movi	r5,4
 4000d38:	e13ffc17 	ldw	r4,-16(fp)
 4000d3c:	40002900 	call	4000290 <Write32_Data>
 4000d40:	1000021e 	bne	r2,zero,4000d4c <OC_I2CL_Write+0x1a0>
            return FALSE;
 4000d44:	0005883a 	mov	r2,zero
 4000d48:	00001706 	br	4000da8 <OC_I2CL_Write+0x1fc>

        //wait TIP bit go to 0 to end Tx
         if(!ACK_check( i2c_base)){
 4000d4c:	e13ffc17 	ldw	r4,-16(fp)
 4000d50:	40005e40 	call	40005e4 <ACK_check>
 4000d54:	1000051e 	bne	r2,zero,4000d6c <OC_I2CL_Write+0x1c0>
             printf("OC_I2CL_Write error[3]\r\n");
 4000d58:	01010074 	movhi	r4,1025
 4000d5c:	210d2f04 	addi	r4,r4,13500
 4000d60:	4003fc80 	call	4003fc8 <puts>
             return FALSE;
 4000d64:	0005883a 	mov	r2,zero
 4000d68:	00000f06 	br	4000da8 <OC_I2CL_Write+0x1fc>
        return FALSE;
    }
  //  printf("\n receive ACK-reg low address! \n");

#if 1
    for( i=nWriteLength-1;i>=0;i--){
 4000d6c:	e0bffa17 	ldw	r2,-24(fp)
 4000d70:	10bfffc4 	addi	r2,r2,-1
 4000d74:	e0bffa15 	stw	r2,-24(fp)
 4000d78:	e0bffa17 	ldw	r2,-24(fp)
 4000d7c:	103fe00e 	bge	r2,zero,4000d00 <__alt_data_end+0xfc000d00>
   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base))
        return FALSE;

#endif
    if (!Write32_Data( i2c_base, 4,0x40))
 4000d80:	01801004 	movi	r6,64
 4000d84:	01400104 	movi	r5,4
 4000d88:	e13ffc17 	ldw	r4,-16(fp)
 4000d8c:	40002900 	call	4000290 <Write32_Data>
 4000d90:	1000021e 	bne	r2,zero,4000d9c <OC_I2CL_Write+0x1f0>
         return FALSE;
 4000d94:	0005883a 	mov	r2,zero
 4000d98:	00000306 	br	4000da8 <OC_I2CL_Write+0x1fc>

     //OS_msleep(1);
      usleep(SLEEP_TIME);
 4000d9c:	01003e84 	movi	r4,250
 4000da0:	4010cac0 	call	4010cac <usleep>
  //  printf("\n receive ACK-data! \n");

     return TRUE;
 4000da4:	00800044 	movi	r2,1
}
 4000da8:	e037883a 	mov	sp,fp
 4000dac:	dfc00117 	ldw	ra,4(sp)
 4000db0:	df000017 	ldw	fp,0(sp)
 4000db4:	dec00204 	addi	sp,sp,8
 4000db8:	f800283a 	ret

04000dbc <OC_I2CL_Read>:

   return TRUE;

} */

bool  OC_I2CL_Read(alt_32 i2c_base,alt_u8 device_address, alt_u16 sub_address, alt_u8 *pData8, int nReadLength){
 4000dbc:	defff704 	addi	sp,sp,-36
 4000dc0:	dfc00815 	stw	ra,32(sp)
 4000dc4:	df000715 	stw	fp,28(sp)
 4000dc8:	df000704 	addi	fp,sp,28
 4000dcc:	e13ffc15 	stw	r4,-16(fp)
 4000dd0:	2807883a 	mov	r3,r5
 4000dd4:	3005883a 	mov	r2,r6
 4000dd8:	e1ffff15 	stw	r7,-4(fp)
 4000ddc:	e0fffd05 	stb	r3,-12(fp)
 4000de0:	e0bffe0d 	sth	r2,-8(fp)
    int i;

    alt_u8 AddrHigh, AddrLow;
    alt_u8 DataHigh, DataLow;

    AddrHigh = (sub_address >> 8) & 0xFF;
 4000de4:	e0bffe0b 	ldhu	r2,-8(fp)
 4000de8:	1004d23a 	srli	r2,r2,8
 4000dec:	e0bffa05 	stb	r2,-24(fp)
    AddrLow  = sub_address & 0xFF;
 4000df0:	e0bffe0b 	ldhu	r2,-8(fp)
 4000df4:	e0bffa45 	stb	r2,-23(fp)


   //set the tx reg audio chip dev address with write bit
   if (!Write32_Data( i2c_base, 3,device_address))
 4000df8:	e0bffd03 	ldbu	r2,-12(fp)
 4000dfc:	100d883a 	mov	r6,r2
 4000e00:	014000c4 	movi	r5,3
 4000e04:	e13ffc17 	ldw	r4,-16(fp)
 4000e08:	40002900 	call	4000290 <Write32_Data>
 4000e0c:	1000021e 	bne	r2,zero,4000e18 <OC_I2CL_Read+0x5c>
       return FALSE;
 4000e10:	0005883a 	mov	r2,zero
 4000e14:	00008406 	br	4001028 <OC_I2CL_Read+0x26c>

   //set STA and WR bits(bit7 and bit4)
   if (!Write32_Data( i2c_base, 4,0x90))
 4000e18:	01802404 	movi	r6,144
 4000e1c:	01400104 	movi	r5,4
 4000e20:	e13ffc17 	ldw	r4,-16(fp)
 4000e24:	40002900 	call	4000290 <Write32_Data>
 4000e28:	1000021e 	bne	r2,zero,4000e34 <OC_I2CL_Read+0x78>
       return FALSE;
 4000e2c:	0005883a 	mov	r2,zero
 4000e30:	00007d06 	br	4001028 <OC_I2CL_Read+0x26c>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000e34:	e13ffc17 	ldw	r4,-16(fp)
 4000e38:	40005e40 	call	40005e4 <ACK_check>
 4000e3c:	1000051e 	bne	r2,zero,4000e54 <OC_I2CL_Read+0x98>
        printf("OC_I2CL_Read error[0]\r\n");
 4000e40:	01010074 	movhi	r4,1025
 4000e44:	210d3504 	addi	r4,r4,13524
 4000e48:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000e4c:	0005883a 	mov	r2,zero
 4000e50:	00007506 	br	4001028 <OC_I2CL_Read+0x26c>
 //  printf("\n receive ACK-device address! \n");


   //set the txr reg data with reg address + 0

   if (!Write32_Data( i2c_base, 3,AddrHigh))//reg_data&0xff);
 4000e54:	e0bffa03 	ldbu	r2,-24(fp)
 4000e58:	100d883a 	mov	r6,r2
 4000e5c:	014000c4 	movi	r5,3
 4000e60:	e13ffc17 	ldw	r4,-16(fp)
 4000e64:	40002900 	call	4000290 <Write32_Data>
 4000e68:	1000021e 	bne	r2,zero,4000e74 <OC_I2CL_Read+0xb8>
       return FALSE;
 4000e6c:	0005883a 	mov	r2,zero
 4000e70:	00006d06 	br	4001028 <OC_I2CL_Read+0x26c>

   //set WR bits(bit4)
    if (!Write32_Data( i2c_base, 4,0x10))
 4000e74:	01800404 	movi	r6,16
 4000e78:	01400104 	movi	r5,4
 4000e7c:	e13ffc17 	ldw	r4,-16(fp)
 4000e80:	40002900 	call	4000290 <Write32_Data>
 4000e84:	1000021e 	bne	r2,zero,4000e90 <OC_I2CL_Read+0xd4>
        return FALSE;
 4000e88:	0005883a 	mov	r2,zero
 4000e8c:	00006606 	br	4001028 <OC_I2CL_Read+0x26c>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000e90:	e13ffc17 	ldw	r4,-16(fp)
 4000e94:	40005e40 	call	40005e4 <ACK_check>
 4000e98:	1000051e 	bne	r2,zero,4000eb0 <OC_I2CL_Read+0xf4>
        printf("OC_I2CL_Read error[1]\r\n");
 4000e9c:	01010074 	movhi	r4,1025
 4000ea0:	210d3b04 	addi	r4,r4,13548
 4000ea4:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000ea8:	0005883a 	mov	r2,zero
 4000eac:	00005e06 	br	4001028 <OC_I2CL_Read+0x26c>
    }
//   printf("\n read receive ACK-reg High address! \n");

     //set the txr reg data with reg address + 0
   if (!Write32_Data( i2c_base, 3,AddrLow)) //;//reg_data&0xff);
 4000eb0:	e0bffa43 	ldbu	r2,-23(fp)
 4000eb4:	100d883a 	mov	r6,r2
 4000eb8:	014000c4 	movi	r5,3
 4000ebc:	e13ffc17 	ldw	r4,-16(fp)
 4000ec0:	40002900 	call	4000290 <Write32_Data>
 4000ec4:	1000021e 	bne	r2,zero,4000ed0 <OC_I2CL_Read+0x114>
       return FALSE;
 4000ec8:	0005883a 	mov	r2,zero
 4000ecc:	00005606 	br	4001028 <OC_I2CL_Read+0x26c>
   //set WR bits(bit4)
    if (!Write32_Data( i2c_base, 4,0x10))
 4000ed0:	01800404 	movi	r6,16
 4000ed4:	01400104 	movi	r5,4
 4000ed8:	e13ffc17 	ldw	r4,-16(fp)
 4000edc:	40002900 	call	4000290 <Write32_Data>
 4000ee0:	1000021e 	bne	r2,zero,4000eec <OC_I2CL_Read+0x130>
        return FALSE;
 4000ee4:	0005883a 	mov	r2,zero
 4000ee8:	00004f06 	br	4001028 <OC_I2CL_Read+0x26c>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000eec:	e13ffc17 	ldw	r4,-16(fp)
 4000ef0:	40005e40 	call	40005e4 <ACK_check>
 4000ef4:	1000051e 	bne	r2,zero,4000f0c <OC_I2CL_Read+0x150>
        printf("OC_I2CL_Read error[2]\r\n");
 4000ef8:	01010074 	movhi	r4,1025
 4000efc:	210d4104 	addi	r4,r4,13572
 4000f00:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000f04:	0005883a 	mov	r2,zero
 4000f08:	00004706 	br	4001028 <OC_I2CL_Read+0x26c>

 //  printf("\n read receive ACK-reg Low address! \n");

   //read
    //set the tx reg audio chip dev address with read bit 1
     if (!Write32_Data( i2c_base, 3,device_address|0x01))
 4000f0c:	e0bffd03 	ldbu	r2,-12(fp)
 4000f10:	10800054 	ori	r2,r2,1
 4000f14:	10803fcc 	andi	r2,r2,255
 4000f18:	100d883a 	mov	r6,r2
 4000f1c:	014000c4 	movi	r5,3
 4000f20:	e13ffc17 	ldw	r4,-16(fp)
 4000f24:	40002900 	call	4000290 <Write32_Data>
 4000f28:	1000021e 	bne	r2,zero,4000f34 <OC_I2CL_Read+0x178>
         return FALSE;
 4000f2c:	0005883a 	mov	r2,zero
 4000f30:	00003d06 	br	4001028 <OC_I2CL_Read+0x26c>

   //set STA and WR bits(bit7 and bit4)
     if (!Write32_Data( i2c_base, 4,0x90))
 4000f34:	01802404 	movi	r6,144
 4000f38:	01400104 	movi	r5,4
 4000f3c:	e13ffc17 	ldw	r4,-16(fp)
 4000f40:	40002900 	call	4000290 <Write32_Data>
 4000f44:	1000021e 	bne	r2,zero,4000f50 <OC_I2CL_Read+0x194>
         return FALSE;
 4000f48:	0005883a 	mov	r2,zero
 4000f4c:	00003606 	br	4001028 <OC_I2CL_Read+0x26c>

   //wait TIP bit go to 0 to end Tx
    if(!ACK_check( i2c_base)){
 4000f50:	e13ffc17 	ldw	r4,-16(fp)
 4000f54:	40005e40 	call	40005e4 <ACK_check>
 4000f58:	1000051e 	bne	r2,zero,4000f70 <OC_I2CL_Read+0x1b4>
        printf("OC_I2CL_Read error[3]\r\n");
 4000f5c:	01010074 	movhi	r4,1025
 4000f60:	210d4704 	addi	r4,r4,13596
 4000f64:	4003fc80 	call	4003fc8 <puts>
        return FALSE;
 4000f68:	0005883a 	mov	r2,zero
 4000f6c:	00002e06 	br	4001028 <OC_I2CL_Read+0x26c>
//   printf("\n read receive ACK-device address(read)! \n");

       //read the rxr data

#if 1
    for(i=0;i<nReadLength;i++){
 4000f70:	e03ff915 	stw	zero,-28(fp)
 4000f74:	00001f06 	br	4000ff4 <OC_I2CL_Read+0x238>
  // printf("\n read receive ACK-device address(read)! \n");
   //set the RD and ACK bit(bit5 and bit3)
    	IOWR( i2c_base, 4,((i+1) == nReadLength)?0x28:0x20);
 4000f78:	e0bffc17 	ldw	r2,-16(fp)
 4000f7c:	10800404 	addi	r2,r2,16
 4000f80:	1009883a 	mov	r4,r2
 4000f84:	e0bff917 	ldw	r2,-28(fp)
 4000f88:	10c00044 	addi	r3,r2,1
 4000f8c:	e0800217 	ldw	r2,8(fp)
 4000f90:	1880021e 	bne	r3,r2,4000f9c <OC_I2CL_Read+0x1e0>
 4000f94:	00800a04 	movi	r2,40
 4000f98:	00000106 	br	4000fa0 <OC_I2CL_Read+0x1e4>
 4000f9c:	00800804 	movi	r2,32
 4000fa0:	20800035 	stwio	r2,0(r4)

        if (!ACK_judge_for_read( i2c_base)){
 4000fa4:	e13ffc17 	ldw	r4,-16(fp)
 4000fa8:	40008440 	call	4000844 <ACK_judge_for_read>
 4000fac:	1000051e 	bne	r2,zero,4000fc4 <OC_I2CL_Read+0x208>
            printf("OC_I2CL_Read error[4]\r\n");
 4000fb0:	01010074 	movhi	r4,1025
 4000fb4:	210d4d04 	addi	r4,r4,13620
 4000fb8:	4003fc80 	call	4003fc8 <puts>
            return FALSE;
 4000fbc:	0005883a 	mov	r2,zero
 4000fc0:	00001906 	br	4001028 <OC_I2CL_Read+0x26c>
        }
   // printf("\n read receive ACK-device address(read)! \n");

        Data32=IORD( i2c_base, 3);
 4000fc4:	e0bffc17 	ldw	r2,-16(fp)
 4000fc8:	10800304 	addi	r2,r2,12
 4000fcc:	10800037 	ldwio	r2,0(r2)
 4000fd0:	e0bffb15 	stw	r2,-20(fp)
        *(pData8+i) =  Data32 & 0xff;
 4000fd4:	e0bff917 	ldw	r2,-28(fp)
 4000fd8:	e0ffff17 	ldw	r3,-4(fp)
 4000fdc:	1885883a 	add	r2,r3,r2
 4000fe0:	e0fffb17 	ldw	r3,-20(fp)
 4000fe4:	10c00005 	stb	r3,0(r2)
//   printf("\n read receive ACK-device address(read)! \n");

       //read the rxr data

#if 1
    for(i=0;i<nReadLength;i++){
 4000fe8:	e0bff917 	ldw	r2,-28(fp)
 4000fec:	10800044 	addi	r2,r2,1
 4000ff0:	e0bff915 	stw	r2,-28(fp)
 4000ff4:	e0fff917 	ldw	r3,-28(fp)
 4000ff8:	e0800217 	ldw	r2,8(fp)
 4000ffc:	18bfde16 	blt	r3,r2,4000f78 <__alt_data_end+0xfc000f78>
    DataLow =  Data32 & 0xff;

    pData16 = (DataHigh << 8) | DataLow;
#endif

   if (!Write32_Data( i2c_base, 4,0x40))
 4001000:	01801004 	movi	r6,64
 4001004:	01400104 	movi	r5,4
 4001008:	e13ffc17 	ldw	r4,-16(fp)
 400100c:	40002900 	call	4000290 <Write32_Data>
 4001010:	1000021e 	bne	r2,zero,400101c <OC_I2CL_Read+0x260>
       return FALSE;
 4001014:	0005883a 	mov	r2,zero
 4001018:	00000306 	br	4001028 <OC_I2CL_Read+0x26c>

   //OS_msleep(1);
    usleep(SLEEP_TIME);
 400101c:	01003e84 	movi	r4,250
 4001020:	4010cac0 	call	4010cac <usleep>

   return TRUE;
 4001024:	00800044 	movi	r2,1

}
 4001028:	e037883a 	mov	sp,fp
 400102c:	dfc00117 	ldw	ra,4(sp)
 4001030:	df000017 	ldw	fp,0(sp)
 4001034:	dec00204 	addi	sp,sp,8
 4001038:	f800283a 	ret

0400103c <Focus_Init>:
// please observe focus performance when change the scal ,scal_f. or when change camera frame rate
alt_u8  focus_scal   =   4;  // scan 0 -> 1023 , step: SCAL , to find STEP_UP
alt_u8  focus_scal_f =   1;  //  scan STEP_UP + - SCAL/2 , step: SCAL_F
alt_u8  focus_th     =   20;

void Focus_Init(void){
 400103c:	defffe04 	addi	sp,sp,-8
 4001040:	dfc00115 	stw	ra,4(sp)
 4001044:	df000015 	stw	fp,0(sp)
 4001048:	d839883a 	mov	fp,sp
  // please look at TERASIC_AUTO_FOCUS IP to see register's detail.
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_CTRL, 0);// focus mode : 1: window-screen, 0: full-screen
 400104c:	0007883a 	mov	r3,zero
 4001050:	00820034 	movhi	r2,2048
 4001054:	10841104 	addi	r2,r2,4164
 4001058:	10c00035 	stwio	r3,0(r2)
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_FOCUS_W, focus_width);// focus_width
 400105c:	d0a0010b 	ldhu	r2,-32764(gp)
 4001060:	10ffffcc 	andi	r3,r2,65535
 4001064:	00820034 	movhi	r2,2048
 4001068:	10841204 	addi	r2,r2,4168
 400106c:	10c00035 	stwio	r3,0(r2)
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_FOCUS_H, focus_height);// focus_height
 4001070:	d0a0018b 	ldhu	r2,-32762(gp)
 4001074:	10ffffcc 	andi	r3,r2,65535
 4001078:	00820034 	movhi	r2,2048
 400107c:	10841304 	addi	r2,r2,4172
 4001080:	10c00035 	stwio	r3,0(r2)
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_FOCUS_X_START, video_w/2-focus_width/2);//x_start
 4001084:	d0a0000b 	ldhu	r2,-32768(gp)
 4001088:	10bfffcc 	andi	r2,r2,65535
 400108c:	1004d07a 	srli	r2,r2,1
 4001090:	10ffffcc 	andi	r3,r2,65535
 4001094:	d0a0010b 	ldhu	r2,-32764(gp)
 4001098:	10bfffcc 	andi	r2,r2,65535
 400109c:	1004d07a 	srli	r2,r2,1
 40010a0:	10bfffcc 	andi	r2,r2,65535
 40010a4:	1887c83a 	sub	r3,r3,r2
 40010a8:	00820034 	movhi	r2,2048
 40010ac:	10841404 	addi	r2,r2,4176
 40010b0:	10c00035 	stwio	r3,0(r2)
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_FOCUS_Y_START, video_h/2-focus_height/2);// y_start
 40010b4:	d0a0008b 	ldhu	r2,-32766(gp)
 40010b8:	10bfffcc 	andi	r2,r2,65535
 40010bc:	1004d07a 	srli	r2,r2,1
 40010c0:	10ffffcc 	andi	r3,r2,65535
 40010c4:	d0a0018b 	ldhu	r2,-32762(gp)
 40010c8:	10bfffcc 	andi	r2,r2,65535
 40010cc:	1004d07a 	srli	r2,r2,1
 40010d0:	10bfffcc 	andi	r2,r2,65535
 40010d4:	1887c83a 	sub	r3,r3,r2
 40010d8:	00820034 	movhi	r2,2048
 40010dc:	10841504 	addi	r2,r2,4180
 40010e0:	10c00035 	stwio	r3,0(r2)

  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_SCAL, focus_scal*256 + focus_scal_f); // scan 0 -> 1023 , step: SCAL , to find STEP_UP
 40010e4:	d0a00203 	ldbu	r2,-32760(gp)
 40010e8:	10803fcc 	andi	r2,r2,255
 40010ec:	1006923a 	slli	r3,r2,8
 40010f0:	d0a00243 	ldbu	r2,-32759(gp)
 40010f4:	10803fcc 	andi	r2,r2,255
 40010f8:	1887883a 	add	r3,r3,r2
 40010fc:	00820034 	movhi	r2,2048
 4001100:	10841604 	addi	r2,r2,4184
 4001104:	10c00035 	stwio	r3,0(r2)
                                                                          //  scan STEP_UP + - SCAL/2 , step: SCAL_F
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_TH, focus_th);
 4001108:	d0a00283 	ldbu	r2,-32758(gp)
 400110c:	10c03fcc 	andi	r3,r2,255
 4001110:	00820034 	movhi	r2,2048
 4001114:	10841704 	addi	r2,r2,4188
 4001118:	10c00035 	stwio	r3,0(r2)

  //////////// focus at initial time
  usleep(100);
 400111c:	01001904 	movi	r4,100
 4001120:	4010cac0 	call	4010cac <usleep>
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_GO, 1);
 4001124:	00c00044 	movi	r3,1
 4001128:	00820034 	movhi	r2,2048
 400112c:	10841004 	addi	r2,r2,4160
 4001130:	10c00035 	stwio	r3,0(r2)
  usleep(2);
 4001134:	01000084 	movi	r4,2
 4001138:	4010cac0 	call	4010cac <usleep>
  IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_GO, 0);
 400113c:	0007883a 	mov	r3,zero
 4001140:	00820034 	movhi	r2,2048
 4001144:	10841004 	addi	r2,r2,4160
 4001148:	10c00035 	stwio	r3,0(r2)
}
 400114c:	0001883a 	nop
 4001150:	e037883a 	mov	sp,fp
 4001154:	dfc00117 	ldw	ra,4(sp)
 4001158:	df000017 	ldw	fp,0(sp)
 400115c:	dec00204 	addi	sp,sp,8
 4001160:	f800283a 	ret

04001164 <Focus_Window>:

alt_u16 Focus_Window(int x,int y){
 4001164:	defffa04 	addi	sp,sp,-24
 4001168:	dfc00515 	stw	ra,20(sp)
 400116c:	df000415 	stw	fp,16(sp)
 4001170:	df000404 	addi	fp,sp,16
 4001174:	e13ffe15 	stw	r4,-8(fp)
 4001178:	e17fff15 	stw	r5,-4(fp)
   alt_u16 x_start,y_start;
   alt_u16 end_focus;

   if(Focus_Released()) { // pre focus done
 400117c:	40013440 	call	4001344 <Focus_Released>
 4001180:	10006a26 	beq	r2,zero,400132c <Focus_Window+0x1c8>
	   IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_CTRL, 1);// focus mode : 1: window-screen, 0: full-screen
 4001184:	00c00044 	movi	r3,1
 4001188:	00820034 	movhi	r2,2048
 400118c:	10841104 	addi	r2,r2,4164
 4001190:	10c00035 	stwio	r3,0(r2)

	   if(( x -  focus_width/2) < 0 ) x_start = 0;
 4001194:	d0a0010b 	ldhu	r2,-32764(gp)
 4001198:	10bfffcc 	andi	r2,r2,65535
 400119c:	1004d07a 	srli	r2,r2,1
 40011a0:	10bfffcc 	andi	r2,r2,65535
 40011a4:	e0fffe17 	ldw	r3,-8(fp)
 40011a8:	1885c83a 	sub	r2,r3,r2
 40011ac:	1000020e 	bge	r2,zero,40011b8 <Focus_Window+0x54>
 40011b0:	e03ffc0d 	sth	zero,-16(fp)
 40011b4:	00001606 	br	4001210 <Focus_Window+0xac>
	   else if(( x + focus_width/2 ) > video_w )  x_start = video_w -1 -focus_width;
 40011b8:	d0a0010b 	ldhu	r2,-32764(gp)
 40011bc:	10bfffcc 	andi	r2,r2,65535
 40011c0:	1004d07a 	srli	r2,r2,1
 40011c4:	10ffffcc 	andi	r3,r2,65535
 40011c8:	e0bffe17 	ldw	r2,-8(fp)
 40011cc:	1885883a 	add	r2,r3,r2
 40011d0:	d0e0000b 	ldhu	r3,-32768(gp)
 40011d4:	18ffffcc 	andi	r3,r3,65535
 40011d8:	1880060e 	bge	r3,r2,40011f4 <Focus_Window+0x90>
 40011dc:	d0e0000b 	ldhu	r3,-32768(gp)
 40011e0:	d0a0010b 	ldhu	r2,-32764(gp)
 40011e4:	1885c83a 	sub	r2,r3,r2
 40011e8:	10bfffc4 	addi	r2,r2,-1
 40011ec:	e0bffc0d 	sth	r2,-16(fp)
 40011f0:	00000706 	br	4001210 <Focus_Window+0xac>
	   else x_start = x - focus_width/2;
 40011f4:	e0bffe17 	ldw	r2,-8(fp)
 40011f8:	1007883a 	mov	r3,r2
 40011fc:	d0a0010b 	ldhu	r2,-32764(gp)
 4001200:	10bfffcc 	andi	r2,r2,65535
 4001204:	1004d07a 	srli	r2,r2,1
 4001208:	1885c83a 	sub	r2,r3,r2
 400120c:	e0bffc0d 	sth	r2,-16(fp)

	   if(( y -  focus_height/2) < 0 ) y_start = 0;
 4001210:	d0a0018b 	ldhu	r2,-32762(gp)
 4001214:	10bfffcc 	andi	r2,r2,65535
 4001218:	1004d07a 	srli	r2,r2,1
 400121c:	10bfffcc 	andi	r2,r2,65535
 4001220:	e0ffff17 	ldw	r3,-4(fp)
 4001224:	1885c83a 	sub	r2,r3,r2
 4001228:	1000020e 	bge	r2,zero,4001234 <Focus_Window+0xd0>
 400122c:	e03ffc8d 	sth	zero,-14(fp)
 4001230:	00001606 	br	400128c <Focus_Window+0x128>
	   else if(( y + focus_height/2 ) > video_h )  y_start = video_h -1 -focus_height;
 4001234:	d0a0018b 	ldhu	r2,-32762(gp)
 4001238:	10bfffcc 	andi	r2,r2,65535
 400123c:	1004d07a 	srli	r2,r2,1
 4001240:	10ffffcc 	andi	r3,r2,65535
 4001244:	e0bfff17 	ldw	r2,-4(fp)
 4001248:	1885883a 	add	r2,r3,r2
 400124c:	d0e0008b 	ldhu	r3,-32766(gp)
 4001250:	18ffffcc 	andi	r3,r3,65535
 4001254:	1880060e 	bge	r3,r2,4001270 <Focus_Window+0x10c>
 4001258:	d0e0008b 	ldhu	r3,-32766(gp)
 400125c:	d0a0018b 	ldhu	r2,-32762(gp)
 4001260:	1885c83a 	sub	r2,r3,r2
 4001264:	10bfffc4 	addi	r2,r2,-1
 4001268:	e0bffc8d 	sth	r2,-14(fp)
 400126c:	00000706 	br	400128c <Focus_Window+0x128>
	   else y_start = y - focus_height/2;
 4001270:	e0bfff17 	ldw	r2,-4(fp)
 4001274:	1007883a 	mov	r3,r2
 4001278:	d0a0018b 	ldhu	r2,-32762(gp)
 400127c:	10bfffcc 	andi	r2,r2,65535
 4001280:	1004d07a 	srli	r2,r2,1
 4001284:	1885c83a 	sub	r2,r3,r2
 4001288:	e0bffc8d 	sth	r2,-14(fp)

	   printf("x_start= %d,y_start= %d\n",x_start,y_start);
 400128c:	e0bffc0b 	ldhu	r2,-16(fp)
 4001290:	e0fffc8b 	ldhu	r3,-14(fp)
 4001294:	180d883a 	mov	r6,r3
 4001298:	100b883a 	mov	r5,r2
 400129c:	01010074 	movhi	r4,1025
 40012a0:	210d5304 	addi	r4,r4,13644
 40012a4:	4003eac0 	call	4003eac <printf>

	   IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_FOCUS_X_START, x_start);//x_start
 40012a8:	e0fffc0b 	ldhu	r3,-16(fp)
 40012ac:	00820034 	movhi	r2,2048
 40012b0:	10841404 	addi	r2,r2,4176
 40012b4:	10c00035 	stwio	r3,0(r2)
	   IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_FOCUS_Y_START, y_start);//y_start
 40012b8:	e0fffc8b 	ldhu	r3,-14(fp)
 40012bc:	00820034 	movhi	r2,2048
 40012c0:	10841504 	addi	r2,r2,4180
 40012c4:	10c00035 	stwio	r3,0(r2)

	   usleep(10);
 40012c8:	01000284 	movi	r4,10
 40012cc:	4010cac0 	call	4010cac <usleep>

	   IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_GO, 1);
 40012d0:	00c00044 	movi	r3,1
 40012d4:	00820034 	movhi	r2,2048
 40012d8:	10841004 	addi	r2,r2,4160
 40012dc:	10c00035 	stwio	r3,0(r2)
	   usleep(2);
 40012e0:	01000084 	movi	r4,2
 40012e4:	4010cac0 	call	4010cac <usleep>
	   IOWR(TERASIC_AUTO_FOCUS_0_BASE,REG_GO, 0);
 40012e8:	0007883a 	mov	r3,zero
 40012ec:	00820034 	movhi	r2,2048
 40012f0:	10841004 	addi	r2,r2,4160
 40012f4:	10c00035 	stwio	r3,0(r2)
	   Focus_Released();
 40012f8:	40013440 	call	4001344 <Focus_Released>

	   end_focus = IORD(TERASIC_AUTO_FOCUS_0_BASE,REG_STATUS)&0x0FFF;
 40012fc:	00820034 	movhi	r2,2048
 4001300:	10841004 	addi	r2,r2,4160
 4001304:	10800037 	ldwio	r2,0(r2)
 4001308:	1083ffcc 	andi	r2,r2,4095
 400130c:	e0bffd0d 	sth	r2,-12(fp)
	   printf("end_focus = %d \n",end_focus);
 4001310:	e0bffd0b 	ldhu	r2,-12(fp)
 4001314:	100b883a 	mov	r5,r2
 4001318:	01010074 	movhi	r4,1025
 400131c:	210d5a04 	addi	r4,r4,13672
 4001320:	4003eac0 	call	4003eac <printf>

	   return end_focus;
 4001324:	e0bffd0b 	ldhu	r2,-12(fp)
 4001328:	00000106 	br	4001330 <Focus_Window+0x1cc>

   }
   return end_focus;
 400132c:	e0bffd0b 	ldhu	r2,-12(fp)

}
 4001330:	e037883a 	mov	sp,fp
 4001334:	dfc00117 	ldw	ra,4(sp)
 4001338:	df000017 	ldw	fp,0(sp)
 400133c:	dec00204 	addi	sp,sp,8
 4001340:	f800283a 	ret

04001344 <Focus_Released>:

int Focus_Released(void){
 4001344:	defffc04 	addi	sp,sp,-16
 4001348:	dfc00315 	stw	ra,12(sp)
 400134c:	df000215 	stw	fp,8(sp)
 4001350:	df000204 	addi	fp,sp,8
  int Released = FALSE;
 4001354:	e03ffe15 	stw	zero,-8(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4001358:	d0e8f717 	ldw	r3,-23588(gp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400135c:	d0a8f617 	ldw	r2,-23592(gp)
  alt_u32 TimeOut;

  TimeOut = alt_nticks() + alt_ticks_per_second()*8;
 4001360:	100490fa 	slli	r2,r2,3
 4001364:	1885883a 	add	r2,r3,r2
 4001368:	e0bfff15 	stw	r2,-4(fp)

  while((IORD(TERASIC_AUTO_FOCUS_0_BASE,REG_STATUS)&0x8000) ==0 && alt_nticks() < TimeOut ); // waiting for VCM release I2C bus
 400136c:	0001883a 	nop
 4001370:	00820034 	movhi	r2,2048
 4001374:	10841004 	addi	r2,r2,4160
 4001378:	10800037 	ldwio	r2,0(r2)
 400137c:	10a0000c 	andi	r2,r2,32768
 4001380:	1000031e 	bne	r2,zero,4001390 <Focus_Released+0x4c>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4001384:	d0e8f717 	ldw	r3,-23588(gp)
 4001388:	e0bfff17 	ldw	r2,-4(fp)
 400138c:	18bff836 	bltu	r3,r2,4001370 <__alt_data_end+0xfc001370>
 4001390:	d0e8f717 	ldw	r3,-23588(gp)

  if(alt_nticks() < TimeOut ) Released = TRUE;
 4001394:	e0bfff17 	ldw	r2,-4(fp)
 4001398:	1880032e 	bgeu	r3,r2,40013a8 <Focus_Released+0x64>
 400139c:	00800044 	movi	r2,1
 40013a0:	e0bffe15 	stw	r2,-8(fp)
 40013a4:	00000306 	br	40013b4 <Focus_Released+0x70>
  else printf("\n =>Released check TimeOut!\n");
 40013a8:	01010074 	movhi	r4,1025
 40013ac:	210d5f04 	addi	r4,r4,13692
 40013b0:	4003fc80 	call	4003fc8 <puts>

  usleep(10000);
 40013b4:	0109c404 	movi	r4,10000
 40013b8:	4010cac0 	call	4010cac <usleep>

  return Released;
 40013bc:	e0bffe17 	ldw	r2,-8(fp)
}
 40013c0:	e037883a 	mov	sp,fp
 40013c4:	dfc00117 	ldw	ra,4(sp)
 40013c8:	df000017 	ldw	fp,0(sp)
 40013cc:	dec00204 	addi	sp,sp,8
 40013d0:	f800283a 	ret

040013d4 <mipi_clear_error>:
#define MIPI_REG_CSIErrEn		0x0066
#define MIPI_REG_MDLSynErr		0x0068
#define MIPI_REG_FrmErrCnt		0x0080
#define MIPI_REG_MDLErrCnt		0x0090

void mipi_clear_error(void){
 40013d4:	defffe04 	addi	sp,sp,-8
 40013d8:	dfc00115 	stw	ra,4(sp)
 40013dc:	df000015 	stw	fp,0(sp)
 40013e0:	d839883a 	mov	fp,sp
	MipiBridgeRegWrite(MIPI_REG_CSIStatus,0x01FF); // clear error
 40013e4:	01407fc4 	movi	r5,511
 40013e8:	01001904 	movi	r4,100
 40013ec:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
	MipiBridgeRegWrite(MIPI_REG_MDLSynErr,0x0000); // clear error
 40013f0:	000b883a 	mov	r5,zero
 40013f4:	01001a04 	movi	r4,104
 40013f8:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
	MipiBridgeRegWrite(MIPI_REG_FrmErrCnt,0x0000); // clear error
 40013fc:	000b883a 	mov	r5,zero
 4001400:	01002004 	movi	r4,128
 4001404:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
	MipiBridgeRegWrite(MIPI_REG_MDLErrCnt, 0x0000); // clear error
 4001408:	000b883a 	mov	r5,zero
 400140c:	01002404 	movi	r4,144
 4001410:	4001c000 	call	4001c00 <MipiBridgeRegWrite>

  	MipiBridgeRegWrite(0x0082,0x00);
 4001414:	000b883a 	mov	r5,zero
 4001418:	01002084 	movi	r4,130
 400141c:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x0084,0x00);
 4001420:	000b883a 	mov	r5,zero
 4001424:	01002104 	movi	r4,132
 4001428:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x0086,0x00);
 400142c:	000b883a 	mov	r5,zero
 4001430:	01002184 	movi	r4,134
 4001434:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x0088,0x00);
 4001438:	000b883a 	mov	r5,zero
 400143c:	01002204 	movi	r4,136
 4001440:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x008A,0x00);
 4001444:	000b883a 	mov	r5,zero
 4001448:	01002284 	movi	r4,138
 400144c:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x008C,0x00);
 4001450:	000b883a 	mov	r5,zero
 4001454:	01002304 	movi	r4,140
 4001458:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x008E,0x00);
 400145c:	000b883a 	mov	r5,zero
 4001460:	01002384 	movi	r4,142
 4001464:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
  	MipiBridgeRegWrite(0x0090,0x00);
 4001468:	000b883a 	mov	r5,zero
 400146c:	01002404 	movi	r4,144
 4001470:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
}
 4001474:	0001883a 	nop
 4001478:	e037883a 	mov	sp,fp
 400147c:	dfc00117 	ldw	ra,4(sp)
 4001480:	df000017 	ldw	fp,0(sp)
 4001484:	dec00204 	addi	sp,sp,8
 4001488:	f800283a 	ret

0400148c <mipi_show_error_info>:

void mipi_show_error_info(void){
 400148c:	defff904 	addi	sp,sp,-28
 4001490:	dfc00615 	stw	ra,24(sp)
 4001494:	df000515 	stw	fp,20(sp)
 4001498:	df000504 	addi	fp,sp,20

	alt_u16 PHY_status, SCI_status, MDLSynErr, FrmErrCnt, MDLErrCnt;

	PHY_status = MipiBridgeRegRead(MIPI_REG_PHYSta);
 400149c:	01001884 	movi	r4,98
 40014a0:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40014a4:	e0bffd0d 	sth	r2,-12(fp)
	SCI_status = MipiBridgeRegRead(MIPI_REG_CSIStatus);
 40014a8:	01001904 	movi	r4,100
 40014ac:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40014b0:	e0bffd8d 	sth	r2,-10(fp)
	MDLSynErr = MipiBridgeRegRead(MIPI_REG_MDLSynErr);
 40014b4:	01001a04 	movi	r4,104
 40014b8:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40014bc:	e0bffe0d 	sth	r2,-8(fp)
	FrmErrCnt = MipiBridgeRegRead(MIPI_REG_FrmErrCnt);
 40014c0:	01002004 	movi	r4,128
 40014c4:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40014c8:	e0bffe8d 	sth	r2,-6(fp)
	MDLErrCnt = MipiBridgeRegRead(MIPI_REG_MDLErrCnt);
 40014cc:	01002404 	movi	r4,144
 40014d0:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40014d4:	e0bfff0d 	sth	r2,-4(fp)
	printf("PHY_status=%xh, CSI_status=%xh, MDLSynErr=%xh, FrmErrCnt=%xh, MDLErrCnt=%xh\r\n", PHY_status, SCI_status, MDLSynErr,FrmErrCnt, MDLErrCnt);
 40014d8:	e13ffd0b 	ldhu	r4,-12(fp)
 40014dc:	e17ffd8b 	ldhu	r5,-10(fp)
 40014e0:	e1bffe0b 	ldhu	r6,-8(fp)
 40014e4:	e0bffe8b 	ldhu	r2,-6(fp)
 40014e8:	e0ffff0b 	ldhu	r3,-4(fp)
 40014ec:	d8c00115 	stw	r3,4(sp)
 40014f0:	d8800015 	stw	r2,0(sp)
 40014f4:	300f883a 	mov	r7,r6
 40014f8:	280d883a 	mov	r6,r5
 40014fc:	200b883a 	mov	r5,r4
 4001500:	01010074 	movhi	r4,1025
 4001504:	210d6704 	addi	r4,r4,13724
 4001508:	4003eac0 	call	4003eac <printf>
}
 400150c:	0001883a 	nop
 4001510:	e037883a 	mov	sp,fp
 4001514:	dfc00117 	ldw	ra,4(sp)
 4001518:	df000017 	ldw	fp,0(sp)
 400151c:	dec00204 	addi	sp,sp,8
 4001520:	f800283a 	ret

04001524 <mipi_show_error_info_more>:

void mipi_show_error_info_more(void){
 4001524:	defffe04 	addi	sp,sp,-8
 4001528:	dfc00115 	stw	ra,4(sp)
 400152c:	df000015 	stw	fp,0(sp)
 4001530:	d839883a 	mov	fp,sp
    printf("FrmErrCnt = %d\n",MipiBridgeRegRead(0x0080));
 4001534:	01002004 	movi	r4,128
 4001538:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 400153c:	10bfffcc 	andi	r2,r2,65535
 4001540:	100b883a 	mov	r5,r2
 4001544:	01010074 	movhi	r4,1025
 4001548:	210d7b04 	addi	r4,r4,13804
 400154c:	4003eac0 	call	4003eac <printf>
    printf("CRCErrCnt = %d\n",MipiBridgeRegRead(0x0082));
 4001550:	01002084 	movi	r4,130
 4001554:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001558:	10bfffcc 	andi	r2,r2,65535
 400155c:	100b883a 	mov	r5,r2
 4001560:	01010074 	movhi	r4,1025
 4001564:	210d7f04 	addi	r4,r4,13820
 4001568:	4003eac0 	call	4003eac <printf>
    printf("CorErrCnt = %d\n",MipiBridgeRegRead(0x0084));
 400156c:	01002104 	movi	r4,132
 4001570:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001574:	10bfffcc 	andi	r2,r2,65535
 4001578:	100b883a 	mov	r5,r2
 400157c:	01010074 	movhi	r4,1025
 4001580:	210d8304 	addi	r4,r4,13836
 4001584:	4003eac0 	call	4003eac <printf>
    printf("HdrErrCnt = %d\n",MipiBridgeRegRead(0x0086));
 4001588:	01002184 	movi	r4,134
 400158c:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001590:	10bfffcc 	andi	r2,r2,65535
 4001594:	100b883a 	mov	r5,r2
 4001598:	01010074 	movhi	r4,1025
 400159c:	210d8704 	addi	r4,r4,13852
 40015a0:	4003eac0 	call	4003eac <printf>
    printf("EIDErrCnt = %d\n",MipiBridgeRegRead(0x0088));
 40015a4:	01002204 	movi	r4,136
 40015a8:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40015ac:	10bfffcc 	andi	r2,r2,65535
 40015b0:	100b883a 	mov	r5,r2
 40015b4:	01010074 	movhi	r4,1025
 40015b8:	210d8b04 	addi	r4,r4,13868
 40015bc:	4003eac0 	call	4003eac <printf>
    printf("CtlErrCnt = %d\n",MipiBridgeRegRead(0x008A));
 40015c0:	01002284 	movi	r4,138
 40015c4:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40015c8:	10bfffcc 	andi	r2,r2,65535
 40015cc:	100b883a 	mov	r5,r2
 40015d0:	01010074 	movhi	r4,1025
 40015d4:	210d8f04 	addi	r4,r4,13884
 40015d8:	4003eac0 	call	4003eac <printf>
    printf("SoTErrCnt = %d\n",MipiBridgeRegRead(0x008C));
 40015dc:	01002304 	movi	r4,140
 40015e0:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 40015e4:	10bfffcc 	andi	r2,r2,65535
 40015e8:	100b883a 	mov	r5,r2
 40015ec:	01010074 	movhi	r4,1025
 40015f0:	210d9304 	addi	r4,r4,13900
 40015f4:	4003eac0 	call	4003eac <printf>
    printf("SynErrCnt = %d\n",MipiBridgeRegRead(0x008E));
 40015f8:	01002384 	movi	r4,142
 40015fc:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001600:	10bfffcc 	andi	r2,r2,65535
 4001604:	100b883a 	mov	r5,r2
 4001608:	01010074 	movhi	r4,1025
 400160c:	210d9704 	addi	r4,r4,13916
 4001610:	4003eac0 	call	4003eac <printf>
    printf("MDLErrCnt = %d\n",MipiBridgeRegRead(0x0090));
 4001614:	01002404 	movi	r4,144
 4001618:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 400161c:	10bfffcc 	andi	r2,r2,65535
 4001620:	100b883a 	mov	r5,r2
 4001624:	01010074 	movhi	r4,1025
 4001628:	210d9b04 	addi	r4,r4,13932
 400162c:	4003eac0 	call	4003eac <printf>
    printf("FIFOSTATUS = %d\n",MipiBridgeRegRead(0x00F8));
 4001630:	01003e04 	movi	r4,248
 4001634:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001638:	10bfffcc 	andi	r2,r2,65535
 400163c:	100b883a 	mov	r5,r2
 4001640:	01010074 	movhi	r4,1025
 4001644:	210d9f04 	addi	r4,r4,13948
 4001648:	4003eac0 	call	4003eac <printf>
    printf("DataType = 0x%04x\n",MipiBridgeRegRead(0x006A));
 400164c:	01001a84 	movi	r4,106
 4001650:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001654:	10bfffcc 	andi	r2,r2,65535
 4001658:	100b883a 	mov	r5,r2
 400165c:	01010074 	movhi	r4,1025
 4001660:	210da404 	addi	r4,r4,13968
 4001664:	4003eac0 	call	4003eac <printf>
    printf("CSIPktLen = %d\n",MipiBridgeRegRead(0x006E));
 4001668:	01001b84 	movi	r4,110
 400166c:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001670:	10bfffcc 	andi	r2,r2,65535
 4001674:	100b883a 	mov	r5,r2
 4001678:	01010074 	movhi	r4,1025
 400167c:	210da904 	addi	r4,r4,13988
 4001680:	4003eac0 	call	4003eac <printf>
}
 4001684:	0001883a 	nop
 4001688:	e037883a 	mov	sp,fp
 400168c:	dfc00117 	ldw	ra,4(sp)
 4001690:	df000017 	ldw	fp,0(sp)
 4001694:	dec00204 	addi	sp,sp,8
 4001698:	f800283a 	ret

0400169c <MIPI_Init>:



bool MIPI_Init(void){
 400169c:	defffd04 	addi	sp,sp,-12
 40016a0:	dfc00215 	stw	ra,8(sp)
 40016a4:	df000115 	stw	fp,4(sp)
 40016a8:	df000104 	addi	fp,sp,4
	bool bSuccess;


	bSuccess = oc_i2c_init_ex(I2C_OPENCORES_MIPI_BASE, 50*1000*1000,400*1000); //I2C: 400K
 40016ac:	018001b4 	movhi	r6,6
 40016b0:	3186a004 	addi	r6,r6,6784
 40016b4:	0140bef4 	movhi	r5,763
 40016b8:	297c2004 	addi	r5,r5,-3968
 40016bc:	01020034 	movhi	r4,2048
 40016c0:	21042004 	addi	r4,r4,4224
 40016c4:	40003980 	call	4000398 <oc_i2c_init_ex>
 40016c8:	e0bfff15 	stw	r2,-4(fp)
	if (!bSuccess)
 40016cc:	e0bfff17 	ldw	r2,-4(fp)
 40016d0:	1000031e 	bne	r2,zero,40016e0 <MIPI_Init+0x44>
		printf("failed to init MIPI- Bridge i2c\r\n");
 40016d4:	01010074 	movhi	r4,1025
 40016d8:	210dad04 	addi	r4,r4,14004
 40016dc:	4003fc80 	call	4003fc8 <puts>

    usleep(50*1000);
 40016e0:	0130d414 	movui	r4,50000
 40016e4:	4010cac0 	call	4010cac <usleep>
    MipiBridgeInit();
 40016e8:	4001ce40 	call	4001ce4 <MipiBridgeInit>

    usleep(500*1000);
 40016ec:	01000234 	movhi	r4,8
 40016f0:	21284804 	addi	r4,r4,-24288
 40016f4:	4010cac0 	call	4010cac <usleep>

//	bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
//	if (!bSuccess)
//		printf("failed to init MIPI- Camera i2c\r\n");

    MipiCameraInit();
 40016f8:	40024c80 	call	40024c8 <MipiCameraInit>
    MIPI_BIN_LEVEL(DEFAULT_LEVEL);
 40016fc:	010000c4 	movi	r4,3
 4001700:	40023080 	call	4002308 <MIPI_BIN_LEVEL>
//    OV8865_FOCUS_Move_to(340);

//    oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);  // Release I2C bus , due to two I2C master shared!


 	usleep(1000);
 4001704:	0100fa04 	movi	r4,1000
 4001708:	4010cac0 	call	4010cac <usleep>


//    oc_i2c_uninit(I2C_OPENCORES_MIPI_BASE);

	return bSuccess;
 400170c:	e0bfff17 	ldw	r2,-4(fp)
}
 4001710:	e037883a 	mov	sp,fp
 4001714:	dfc00117 	ldw	ra,4(sp)
 4001718:	df000017 	ldw	fp,0(sp)
 400171c:	dec00204 	addi	sp,sp,8
 4001720:	f800283a 	ret

04001724 <main>:




int main()
{
 4001724:	defff704 	addi	sp,sp,-36
 4001728:	dfc00815 	stw	ra,32(sp)
 400172c:	df000715 	stw	fp,28(sp)
 4001730:	df000704 	addi	fp,sp,28

	fcntl(STDIN_FILENO, F_SETFL, O_NONBLOCK);
 4001734:	01900004 	movi	r6,16384
 4001738:	01400104 	movi	r5,4
 400173c:	0009883a 	mov	r4,zero
 4001740:	40100bc0 	call	40100bc <fcntl>

  printf("DE10-LITE D8M VGA Demo\n");
 4001744:	01010074 	movhi	r4,1025
 4001748:	210db604 	addi	r4,r4,14040
 400174c:	4003fc80 	call	4003fc8 <puts>
  printf("Imperial College EEE2 Project version\n");
 4001750:	01010074 	movhi	r4,1025
 4001754:	210dbc04 	addi	r4,r4,14064
 4001758:	4003fc80 	call	4003fc8 <puts>
  IOWR(MIPI_PWDN_N_BASE, 0x00, 0x00);
 400175c:	0007883a 	mov	r3,zero
 4001760:	00820034 	movhi	r2,2048
 4001764:	10843004 	addi	r2,r2,4288
 4001768:	10c00035 	stwio	r3,0(r2)
  IOWR(MIPI_RESET_N_BASE, 0x00, 0x00);
 400176c:	0007883a 	mov	r3,zero
 4001770:	00820034 	movhi	r2,2048
 4001774:	10843404 	addi	r2,r2,4304
 4001778:	10c00035 	stwio	r3,0(r2)

  usleep(2000);
 400177c:	0101f404 	movi	r4,2000
 4001780:	4010cac0 	call	4010cac <usleep>
  IOWR(MIPI_PWDN_N_BASE, 0x00, 0xFF);
 4001784:	00c03fc4 	movi	r3,255
 4001788:	00820034 	movhi	r2,2048
 400178c:	10843004 	addi	r2,r2,4288
 4001790:	10c00035 	stwio	r3,0(r2)
  usleep(2000);
 4001794:	0101f404 	movi	r4,2000
 4001798:	4010cac0 	call	4010cac <usleep>
  IOWR(MIPI_RESET_N_BASE, 0x00, 0xFF);
 400179c:	00c03fc4 	movi	r3,255
 40017a0:	00820034 	movhi	r2,2048
 40017a4:	10843404 	addi	r2,r2,4304
 40017a8:	10c00035 	stwio	r3,0(r2)

  printf("Image Processor ID: %x\n",IORD(0x42000,EEE_IMGPROC_ID));
 40017ac:	00800134 	movhi	r2,4
 40017b0:	10880204 	addi	r2,r2,8200
 40017b4:	10800037 	ldwio	r2,0(r2)
 40017b8:	100b883a 	mov	r5,r2
 40017bc:	01010074 	movhi	r4,1025
 40017c0:	210dc604 	addi	r4,r4,14104
 40017c4:	4003eac0 	call	4003eac <printf>
  //printf("Image Processor ID: %x\n",IORD(EEE_IMGPROC_0_BASE,EEE_IMGPROC_ID)); //Don't know why this doesn't work - definition is in system.h in BSP


  usleep(2000);
 40017c8:	0101f404 	movi	r4,2000
 40017cc:	4010cac0 	call	4010cac <usleep>


  // MIPI Init
   if (!MIPI_Init()){
 40017d0:	400169c0 	call	400169c <MIPI_Init>
 40017d4:	1000041e 	bne	r2,zero,40017e8 <main+0xc4>
	  printf("MIPI_Init Init failed!\r\n");
 40017d8:	01010074 	movhi	r4,1025
 40017dc:	210dcc04 	addi	r4,r4,14128
 40017e0:	4003fc80 	call	4003fc8 <puts>
 40017e4:	00000306 	br	40017f4 <main+0xd0>
  }else{
	  printf("MIPI_Init Init successfully!\r\n");
 40017e8:	01010074 	movhi	r4,1025
 40017ec:	210dd204 	addi	r4,r4,14152
 40017f0:	4003fc80 	call	4003fc8 <puts>
  }

//   while(1){
 	    mipi_clear_error();
 40017f4:	40013d40 	call	40013d4 <mipi_clear_error>
	 	usleep(50*1000);
 40017f8:	0130d414 	movui	r4,50000
 40017fc:	4010cac0 	call	4010cac <usleep>
 	    mipi_clear_error();
 4001800:	40013d40 	call	40013d4 <mipi_clear_error>
	 	usleep(1000*1000);
 4001804:	010003f4 	movhi	r4,15
 4001808:	21109004 	addi	r4,r4,16960
 400180c:	4010cac0 	call	4010cac <usleep>
	    mipi_show_error_info();
 4001810:	400148c0 	call	400148c <mipi_show_error_info>
//	    mipi_show_error_info_more();
	    printf("\n");
 4001814:	01000284 	movi	r4,10
 4001818:	4003ef00 	call	4003ef0 <putchar>




    //////////////////////////////////////////////////////////
        alt_u16 bin_level = DEFAULT_LEVEL;
 400181c:	008000c4 	movi	r2,3
 4001820:	e0bff90d 	sth	r2,-28(fp)
        alt_u8  manual_focus_step = 10;
 4001824:	00800284 	movi	r2,10
 4001828:	e0bffc85 	stb	r2,-14(fp)
        alt_u16  current_focus = 300;
 400182c:	00804b04 	movi	r2,300
 4001830:	e0bff98d 	sth	r2,-26(fp)
    	int boundingBoxColour = 0;
 4001834:	e03ffa15 	stw	zero,-24(fp)
    	alt_u32 exposureTime = EXPOSURE_INIT;
 4001838:	00880004 	movi	r2,8192
 400183c:	e0bffb15 	stw	r2,-20(fp)
    	alt_u16 gain = GAIN_INIT;
 4001840:	0080a004 	movi	r2,640
 4001844:	e0bffc0d 	sth	r2,-16(fp)

        OV8865SetExposure(exposureTime);
 4001848:	e13ffb17 	ldw	r4,-20(fp)
 400184c:	40020a00 	call	40020a0 <OV8865SetExposure>
        OV8865SetGain(gain);
 4001850:	e0bffc0b 	ldhu	r2,-16(fp)
 4001854:	1009883a 	mov	r4,r2
 4001858:	40021800 	call	4002180 <OV8865SetGain>
        Focus_Init();
 400185c:	400103c0 	call	400103c <Focus_Init>

        FILE* ser = fopen("/dev/uart_0", "rb+");
 4001860:	01410074 	movhi	r5,1025
 4001864:	294dda04 	addi	r5,r5,14184
 4001868:	01010074 	movhi	r4,1025
 400186c:	210ddb04 	addi	r4,r4,14188
 4001870:	4002c180 	call	4002c18 <fopen>
 4001874:	e0bffd15 	stw	r2,-12(fp)
        if(ser){
 4001878:	e0bffd17 	ldw	r2,-12(fp)
 400187c:	10000426 	beq	r2,zero,4001890 <main+0x16c>
        	printf("Opened UART\n");
 4001880:	01010074 	movhi	r4,1025
 4001884:	210dde04 	addi	r4,r4,14200
 4001888:	4003fc80 	call	4003fc8 <puts>
 400188c:	00000406 	br	40018a0 <main+0x17c>
        } else {
        	printf("Failed to open UART\n");
 4001890:	01010074 	movhi	r4,1025
 4001894:	210de104 	addi	r4,r4,14212
 4001898:	4003fc80 	call	4003fc8 <puts>
        	while (1);
 400189c:	003fff06 	br	400189c <__alt_data_end+0xfc00189c>
        }

  while(1){

       // touch KEY0 to trigger Auto focus
	   if((IORD(KEY_BASE,0)&0x03) == 0x02){
 40018a0:	00820034 	movhi	r2,2048
 40018a4:	10843804 	addi	r2,r2,4320
 40018a8:	10800037 	ldwio	r2,0(r2)
 40018ac:	108000cc 	andi	r2,r2,3
 40018b0:	10800098 	cmpnei	r2,r2,2
 40018b4:	1000041e 	bne	r2,zero,40018c8 <main+0x1a4>

    	   current_focus = Focus_Window(320,240);
 40018b8:	01403c04 	movi	r5,240
 40018bc:	01005004 	movi	r4,320
 40018c0:	40011640 	call	4001164 <Focus_Window>
 40018c4:	e0bff98d 	sth	r2,-26(fp)
       }
	   // touch KEY1 to ZOOM
	         if((IORD(KEY_BASE,0)&0x03) == 0x01){
 40018c8:	00820034 	movhi	r2,2048
 40018cc:	10843804 	addi	r2,r2,4320
 40018d0:	10800037 	ldwio	r2,0(r2)
 40018d4:	108000cc 	andi	r2,r2,3
 40018d8:	10800058 	cmpnei	r2,r2,1
 40018dc:	1000301e 	bne	r2,zero,40019a0 <main+0x27c>
	      	   if(bin_level == 3 )bin_level = 1;
 40018e0:	e0bff90b 	ldhu	r2,-28(fp)
 40018e4:	108000d8 	cmpnei	r2,r2,3
 40018e8:	1000031e 	bne	r2,zero,40018f8 <main+0x1d4>
 40018ec:	00800044 	movi	r2,1
 40018f0:	e0bff90d 	sth	r2,-28(fp)
 40018f4:	00000306 	br	4001904 <main+0x1e0>
	      	   else bin_level ++;
 40018f8:	e0bff90b 	ldhu	r2,-28(fp)
 40018fc:	10800044 	addi	r2,r2,1
 4001900:	e0bff90d 	sth	r2,-28(fp)
	      	   printf("set bin level to %d\n",bin_level);
 4001904:	e0bff90b 	ldhu	r2,-28(fp)
 4001908:	100b883a 	mov	r5,r2
 400190c:	01010074 	movhi	r4,1025
 4001910:	210de604 	addi	r4,r4,14232
 4001914:	4003eac0 	call	4003eac <printf>
	      	   MIPI_BIN_LEVEL(bin_level);
 4001918:	e0bff90b 	ldhu	r2,-28(fp)
 400191c:	10803fcc 	andi	r2,r2,255
 4001920:	1009883a 	mov	r4,r2
 4001924:	40023080 	call	4002308 <MIPI_BIN_LEVEL>
	      	 	usleep(500000);
 4001928:	01000234 	movhi	r4,8
 400192c:	21284804 	addi	r4,r4,-24288
 4001930:	4010cac0 	call	4010cac <usleep>

       }
	#endif

       //Read messages from the image processor and print them on the terminal
       while ((IORD(0x42000,EEE_IMGPROC_STATUS)>>8) & 0xff) { 	//Find out if there are words to read
 4001934:	00001a06 	br	40019a0 <main+0x27c>
           int word = IORD(0x42000,EEE_IMGPROC_MSG); 			//Get next word from message buffer
 4001938:	00800134 	movhi	r2,4
 400193c:	10880104 	addi	r2,r2,8196
 4001940:	10800037 	ldwio	r2,0(r2)
 4001944:	e0bfff15 	stw	r2,-4(fp)
    	   if (fwrite(&word, 4, 1, ser) != 1)
 4001948:	e0bfff04 	addi	r2,fp,-4
 400194c:	e1fffd17 	ldw	r7,-12(fp)
 4001950:	01800044 	movi	r6,1
 4001954:	01400104 	movi	r5,4
 4001958:	1009883a 	mov	r4,r2
 400195c:	40031d80 	call	40031d8 <fwrite>
 4001960:	10800060 	cmpeqi	r2,r2,1
 4001964:	1000031e 	bne	r2,zero,4001974 <main+0x250>
    		   printf("Error writing to UART");
 4001968:	01010074 	movhi	r4,1025
 400196c:	210dec04 	addi	r4,r4,14256
 4001970:	4003eac0 	call	4003eac <printf>
           if (word == EEE_IMGPROC_MSG_START)				//Newline on message identifier
 4001974:	e0ffff17 	ldw	r3,-4(fp)
 4001978:	008014b4 	movhi	r2,82
 400197c:	10909084 	addi	r2,r2,16962
 4001980:	1880021e 	bne	r3,r2,400198c <main+0x268>
    		   printf("\n");
 4001984:	01000284 	movi	r4,10
 4001988:	4003ef00 	call	4003ef0 <putchar>
    	   printf("%08x ",word);
 400198c:	e0bfff17 	ldw	r2,-4(fp)
 4001990:	100b883a 	mov	r5,r2
 4001994:	01010074 	movhi	r4,1025
 4001998:	210df204 	addi	r4,r4,14280
 400199c:	4003eac0 	call	4003eac <printf>

       }
	#endif

       //Read messages from the image processor and print them on the terminal
       while ((IORD(0x42000,EEE_IMGPROC_STATUS)>>8) & 0xff) { 	//Find out if there are words to read
 40019a0:	00800134 	movhi	r2,4
 40019a4:	10880004 	addi	r2,r2,8192
 40019a8:	10800037 	ldwio	r2,0(r2)
 40019ac:	1005d23a 	srai	r2,r2,8
 40019b0:	10803fcc 	andi	r2,r2,255
 40019b4:	103fe01e 	bne	r2,zero,4001938 <__alt_data_end+0xfc001938>
    		   printf("\n");
    	   printf("%08x ",word);
       }

       //Update the bounding box colour
       boundingBoxColour = ((boundingBoxColour + 1) & 0xff);
 40019b8:	e0bffa17 	ldw	r2,-24(fp)
 40019bc:	10800044 	addi	r2,r2,1
 40019c0:	10803fcc 	andi	r2,r2,255
 40019c4:	e0bffa15 	stw	r2,-24(fp)
       IOWR(0x42000, EEE_IMGPROC_BBCOL, (boundingBoxColour << 8) | (0xff - boundingBoxColour));
 40019c8:	e0bffa17 	ldw	r2,-24(fp)
 40019cc:	1006923a 	slli	r3,r2,8
 40019d0:	01003fc4 	movi	r4,255
 40019d4:	e0bffa17 	ldw	r2,-24(fp)
 40019d8:	2085c83a 	sub	r2,r4,r2
 40019dc:	1886b03a 	or	r3,r3,r2
 40019e0:	00800134 	movhi	r2,4
 40019e4:	10880304 	addi	r2,r2,8204
 40019e8:	10c00035 	stwio	r3,0(r2)

       //Process input commands
       int in = getchar();
 40019ec:	d0a00417 	ldw	r2,-32752(gp)
 40019f0:	10800117 	ldw	r2,4(r2)
 40019f4:	1009883a 	mov	r4,r2
 40019f8:	400327c0 	call	400327c <getc>
 40019fc:	e0bffe15 	stw	r2,-8(fp)
       switch (in) {
 4001a00:	e0bffe17 	ldw	r2,-8(fp)
 4001a04:	10bfe704 	addi	r2,r2,-100
 4001a08:	10c00468 	cmpgeui	r3,r2,17
 4001a0c:	1800661e 	bne	r3,zero,4001ba8 <main+0x484>
 4001a10:	100690ba 	slli	r3,r2,2
 4001a14:	00810034 	movhi	r2,1024
 4001a18:	10868a04 	addi	r2,r2,6696
 4001a1c:	1885883a 	add	r2,r3,r2
 4001a20:	10800017 	ldw	r2,0(r2)
 4001a24:	1000683a 	jmp	r2
 4001a28:	04001a94 	movui	r16,106
 4001a2c:	04001a6c 	andhi	r16,zero,105
 4001a30:	04001b64 	muli	r16,zero,109
 4001a34:	04001aec 	andhi	r16,zero,107
 4001a38:	04001ba8 	cmpgeui	r16,zero,110
 4001a3c:	04001ba8 	cmpgeui	r16,zero,110
 4001a40:	04001ba8 	cmpgeui	r16,zero,110
 4001a44:	04001ba8 	cmpgeui	r16,zero,110
 4001a48:	04001ba8 	cmpgeui	r16,zero,110
 4001a4c:	04001ba8 	cmpgeui	r16,zero,110
 4001a50:	04001ba8 	cmpgeui	r16,zero,110
 4001a54:	04001ba8 	cmpgeui	r16,zero,110
 4001a58:	04001ba8 	cmpgeui	r16,zero,110
 4001a5c:	04001ba8 	cmpgeui	r16,zero,110
 4001a60:	04001b1c 	xori	r16,zero,108
 4001a64:	04001ba8 	cmpgeui	r16,zero,110
 4001a68:	04001abc 	xorhi	r16,zero,106
       	   case 'e': {
       		   exposureTime += EXPOSURE_STEP;
 4001a6c:	e0bffb17 	ldw	r2,-20(fp)
 4001a70:	10804004 	addi	r2,r2,256
 4001a74:	e0bffb15 	stw	r2,-20(fp)
       		   OV8865SetExposure(exposureTime);
 4001a78:	e13ffb17 	ldw	r4,-20(fp)
 4001a7c:	40020a00 	call	40020a0 <OV8865SetExposure>
       		   printf("\nExposure = %x ", exposureTime);
 4001a80:	e17ffb17 	ldw	r5,-20(fp)
 4001a84:	01010074 	movhi	r4,1025
 4001a88:	210df404 	addi	r4,r4,14288
 4001a8c:	4003eac0 	call	4003eac <printf>
       	   	   break;}
 4001a90:	00004506 	br	4001ba8 <main+0x484>
       	   case 'd': {
       		   exposureTime -= EXPOSURE_STEP;
 4001a94:	e0bffb17 	ldw	r2,-20(fp)
 4001a98:	10bfc004 	addi	r2,r2,-256
 4001a9c:	e0bffb15 	stw	r2,-20(fp)
       		   OV8865SetExposure(exposureTime);
 4001aa0:	e13ffb17 	ldw	r4,-20(fp)
 4001aa4:	40020a00 	call	40020a0 <OV8865SetExposure>
       		   printf("\nExposure = %x ", exposureTime);
 4001aa8:	e17ffb17 	ldw	r5,-20(fp)
 4001aac:	01010074 	movhi	r4,1025
 4001ab0:	210df404 	addi	r4,r4,14288
 4001ab4:	4003eac0 	call	4003eac <printf>
       	   	   break;}
 4001ab8:	00003b06 	br	4001ba8 <main+0x484>
       	   case 't': {
       		   gain += GAIN_STEP;
 4001abc:	e0bffc0b 	ldhu	r2,-16(fp)
 4001ac0:	10801004 	addi	r2,r2,64
 4001ac4:	e0bffc0d 	sth	r2,-16(fp)
       		   OV8865SetGain(gain);
 4001ac8:	e0bffc0b 	ldhu	r2,-16(fp)
 4001acc:	1009883a 	mov	r4,r2
 4001ad0:	40021800 	call	4002180 <OV8865SetGain>
       		   printf("\nGain = %x ", gain);
 4001ad4:	e0bffc0b 	ldhu	r2,-16(fp)
 4001ad8:	100b883a 	mov	r5,r2
 4001adc:	01010074 	movhi	r4,1025
 4001ae0:	210df804 	addi	r4,r4,14304
 4001ae4:	4003eac0 	call	4003eac <printf>
       	   	   break;}
 4001ae8:	00002f06 	br	4001ba8 <main+0x484>
       	   case 'g': {
       		   gain -= GAIN_STEP;
 4001aec:	e0bffc0b 	ldhu	r2,-16(fp)
 4001af0:	10bff004 	addi	r2,r2,-64
 4001af4:	e0bffc0d 	sth	r2,-16(fp)
       		   OV8865SetGain(gain);
 4001af8:	e0bffc0b 	ldhu	r2,-16(fp)
 4001afc:	1009883a 	mov	r4,r2
 4001b00:	40021800 	call	4002180 <OV8865SetGain>
       		   printf("\nGain = %x ", gain);
 4001b04:	e0bffc0b 	ldhu	r2,-16(fp)
 4001b08:	100b883a 	mov	r5,r2
 4001b0c:	01010074 	movhi	r4,1025
 4001b10:	210df804 	addi	r4,r4,14304
 4001b14:	4003eac0 	call	4003eac <printf>
       	   	   break;}
 4001b18:	00002306 	br	4001ba8 <main+0x484>
       	   case 'r': {
        	   current_focus += manual_focus_step;
 4001b1c:	e0fffc83 	ldbu	r3,-14(fp)
 4001b20:	e0bff98b 	ldhu	r2,-26(fp)
 4001b24:	1885883a 	add	r2,r3,r2
 4001b28:	e0bff98d 	sth	r2,-26(fp)
        	   if(current_focus >1023) current_focus = 1023;
 4001b2c:	e0bff98b 	ldhu	r2,-26(fp)
 4001b30:	10810030 	cmpltui	r2,r2,1024
 4001b34:	1000021e 	bne	r2,zero,4001b40 <main+0x41c>
 4001b38:	0080ffc4 	movi	r2,1023
 4001b3c:	e0bff98d 	sth	r2,-26(fp)
        	   OV8865_FOCUS_Move_to(current_focus);
 4001b40:	e0bff98b 	ldhu	r2,-26(fp)
 4001b44:	1009883a 	mov	r4,r2
 4001b48:	4001fd00 	call	4001fd0 <OV8865_FOCUS_Move_to>
        	   printf("\nFocus = %x ",current_focus);
 4001b4c:	e0bff98b 	ldhu	r2,-26(fp)
 4001b50:	100b883a 	mov	r5,r2
 4001b54:	01010074 	movhi	r4,1025
 4001b58:	210dfb04 	addi	r4,r4,14316
 4001b5c:	4003eac0 	call	4003eac <printf>
       	   	   break;}
 4001b60:	00001106 	br	4001ba8 <main+0x484>
       	   case 'f': {
        	   if(current_focus > manual_focus_step) current_focus -= manual_focus_step;
 4001b64:	e0bffc83 	ldbu	r2,-14(fp)
 4001b68:	10ffffcc 	andi	r3,r2,65535
 4001b6c:	e0bff98b 	ldhu	r2,-26(fp)
 4001b70:	1880042e 	bgeu	r3,r2,4001b84 <main+0x460>
 4001b74:	e0bffc83 	ldbu	r2,-14(fp)
 4001b78:	e0fff98b 	ldhu	r3,-26(fp)
 4001b7c:	1885c83a 	sub	r2,r3,r2
 4001b80:	e0bff98d 	sth	r2,-26(fp)
        	   OV8865_FOCUS_Move_to(current_focus);
 4001b84:	e0bff98b 	ldhu	r2,-26(fp)
 4001b88:	1009883a 	mov	r4,r2
 4001b8c:	4001fd00 	call	4001fd0 <OV8865_FOCUS_Move_to>
        	   printf("\nFocus = %x ",current_focus);
 4001b90:	e0bff98b 	ldhu	r2,-26(fp)
 4001b94:	100b883a 	mov	r5,r2
 4001b98:	01010074 	movhi	r4,1025
 4001b9c:	210dfb04 	addi	r4,r4,14316
 4001ba0:	4003eac0 	call	4003eac <printf>
       	   	   break;}
 4001ba4:	0001883a 	nop
       }


	   //Main loop delay
	   usleep(10000);
 4001ba8:	0109c404 	movi	r4,10000
 4001bac:	4010cac0 	call	4010cac <usleep>

   };
 4001bb0:	003f3b06 	br	40018a0 <__alt_data_end+0xfc0018a0>

04001bb4 <nSWAP16>:
	{0x0004,0x8047} // Configuration Control Register

};


alt_u16 nSWAP16(alt_u16 x){
 4001bb4:	defffd04 	addi	sp,sp,-12
 4001bb8:	df000215 	stw	fp,8(sp)
 4001bbc:	df000204 	addi	fp,sp,8
 4001bc0:	2005883a 	mov	r2,r4
 4001bc4:	e0bfff0d 	sth	r2,-4(fp)
	alt_u16 y;
	//y =  (((x) >> 8) & 0xff) | (((x) & 0xff) << 8);

//	y = x;
	y = (x >> 8) & 0x00ff;
 4001bc8:	e0bfff0b 	ldhu	r2,-4(fp)
 4001bcc:	1004d23a 	srli	r2,r2,8
 4001bd0:	e0bffe0d 	sth	r2,-8(fp)
	y |= (x << 8) & 0xff00;
 4001bd4:	e0bfff0b 	ldhu	r2,-4(fp)
 4001bd8:	1004923a 	slli	r2,r2,8
 4001bdc:	1007883a 	mov	r3,r2
 4001be0:	e0bffe0b 	ldhu	r2,-8(fp)
 4001be4:	1884b03a 	or	r2,r3,r2
 4001be8:	e0bffe0d 	sth	r2,-8(fp)
	return y;
 4001bec:	e0bffe0b 	ldhu	r2,-8(fp)
}
 4001bf0:	e037883a 	mov	sp,fp
 4001bf4:	df000017 	ldw	fp,0(sp)
 4001bf8:	dec00104 	addi	sp,sp,4
 4001bfc:	f800283a 	ret

04001c00 <MipiBridgeRegWrite>:


void MipiBridgeRegWrite(alt_u16 Addr, alt_u16 Value){
 4001c00:	defffa04 	addi	sp,sp,-24
 4001c04:	dfc00515 	stw	ra,20(sp)
 4001c08:	df000415 	stw	fp,16(sp)
 4001c0c:	df000404 	addi	fp,sp,16
 4001c10:	2007883a 	mov	r3,r4
 4001c14:	2805883a 	mov	r2,r5
 4001c18:	e0fffe0d 	sth	r3,-8(fp)
 4001c1c:	e0bfff0d 	sth	r2,-4(fp)
	const alt_u8 device_address = MIPI_BRIDGE_I2C_ADDR;
 4001c20:	00800704 	movi	r2,28
 4001c24:	e0bffd05 	stb	r2,-12(fp)
	OC_I2CL_Write(I2C_OPENCORES_MIPI_BASE, device_address, Addr, (alt_u8 *)&Value, sizeof(Value));
 4001c28:	e0fffd03 	ldbu	r3,-12(fp)
 4001c2c:	e13ffe0b 	ldhu	r4,-8(fp)
 4001c30:	e17fff04 	addi	r5,fp,-4
 4001c34:	00800084 	movi	r2,2
 4001c38:	d8800015 	stw	r2,0(sp)
 4001c3c:	280f883a 	mov	r7,r5
 4001c40:	200d883a 	mov	r6,r4
 4001c44:	180b883a 	mov	r5,r3
 4001c48:	01020034 	movhi	r4,2048
 4001c4c:	21042004 	addi	r4,r4,4224
 4001c50:	4000bac0 	call	4000bac <OC_I2CL_Write>
}
 4001c54:	0001883a 	nop
 4001c58:	e037883a 	mov	sp,fp
 4001c5c:	dfc00117 	ldw	ra,4(sp)
 4001c60:	df000017 	ldw	fp,0(sp)
 4001c64:	dec00204 	addi	sp,sp,8
 4001c68:	f800283a 	ret

04001c6c <MipiBridgeRegRead>:

alt_u16 MipiBridgeRegRead(alt_u16 Addr){
 4001c6c:	defffa04 	addi	sp,sp,-24
 4001c70:	dfc00515 	stw	ra,20(sp)
 4001c74:	df000415 	stw	fp,16(sp)
 4001c78:	df000404 	addi	fp,sp,16
 4001c7c:	2005883a 	mov	r2,r4
 4001c80:	e0bfff0d 	sth	r2,-4(fp)
	alt_u16 Value,tValue;
	const alt_u8 device_address = MIPI_BRIDGE_I2C_ADDR;
 4001c84:	00800704 	movi	r2,28
 4001c88:	e0bffd05 	stb	r2,-12(fp)

	OC_I2CL_Read(I2C_OPENCORES_MIPI_BASE,device_address, Addr,(alt_u8 *)&Value,sizeof(Value));
 4001c8c:	e0fffd03 	ldbu	r3,-12(fp)
 4001c90:	e13fff0b 	ldhu	r4,-4(fp)
 4001c94:	e17ffe04 	addi	r5,fp,-8
 4001c98:	00800084 	movi	r2,2
 4001c9c:	d8800015 	stw	r2,0(sp)
 4001ca0:	280f883a 	mov	r7,r5
 4001ca4:	200d883a 	mov	r6,r4
 4001ca8:	180b883a 	mov	r5,r3
 4001cac:	01020034 	movhi	r4,2048
 4001cb0:	21042004 	addi	r4,r4,4224
 4001cb4:	4000dbc0 	call	4000dbc <OC_I2CL_Read>

	tValue = nSWAP16(Value);
 4001cb8:	e0bffe0b 	ldhu	r2,-8(fp)
 4001cbc:	10bfffcc 	andi	r2,r2,65535
 4001cc0:	1009883a 	mov	r4,r2
 4001cc4:	4001bb40 	call	4001bb4 <nSWAP16>
 4001cc8:	e0bffd8d 	sth	r2,-10(fp)

	return (tValue);
 4001ccc:	e0bffd8b 	ldhu	r2,-10(fp)
}
 4001cd0:	e037883a 	mov	sp,fp
 4001cd4:	dfc00117 	ldw	ra,4(sp)
 4001cd8:	df000017 	ldw	fp,0(sp)
 4001cdc:	dec00204 	addi	sp,sp,8
 4001ce0:	f800283a 	ret

04001ce4 <MipiBridgeInit>:




void MipiBridgeInit(void){
 4001ce4:	defffb04 	addi	sp,sp,-20
 4001ce8:	dfc00415 	stw	ra,16(sp)
 4001cec:	df000315 	stw	fp,12(sp)
 4001cf0:	df000304 	addi	fp,sp,12

	alt_u16 data;
    int i, num;

	printf("\nStart MipiBridgeInit!\n");
 4001cf4:	01010074 	movhi	r4,1025
 4001cf8:	210dff04 	addi	r4,r4,14332
 4001cfc:	4003fc80 	call	4003fc8 <puts>

	data = MipiBridgeRegRead(0x0000); // read chip and revision id;
 4001d00:	0009883a 	mov	r4,zero
 4001d04:	4001c6c0 	call	4001c6c <MipiBridgeRegRead>
 4001d08:	e0bffe0d 	sth	r2,-8(fp)

	printf("Chip and Revision ID is 0x%04xh(expected: 0x4401);\n",data);
 4001d0c:	e0bffe0b 	ldhu	r2,-8(fp)
 4001d10:	100b883a 	mov	r5,r2
 4001d14:	01010074 	movhi	r4,1025
 4001d18:	210e0504 	addi	r4,r4,14356
 4001d1c:	4003eac0 	call	4003eac <printf>


    num = sizeof(MipiBridgeReg)/sizeof(MipiBridgeReg[0]);
 4001d20:	00800344 	movi	r2,13
 4001d24:	e0bfff15 	stw	r2,-4(fp)

    for(i=0;i<num;i++){
 4001d28:	e03ffd15 	stw	zero,-12(fp)
 4001d2c:	00002d06 	br	4001de4 <MipiBridgeInit+0x100>
   	 if (MipiBridgeReg[i].Addr == 0xFFFF)   usleep(MipiBridgeReg[i].Data*1000);
 4001d30:	00810074 	movhi	r2,1025
 4001d34:	108f0004 	addi	r2,r2,15360
 4001d38:	e0fffd17 	ldw	r3,-12(fp)
 4001d3c:	18c7883a 	add	r3,r3,r3
 4001d40:	18c7883a 	add	r3,r3,r3
 4001d44:	10c5883a 	add	r2,r2,r3
 4001d48:	1080000b 	ldhu	r2,0(r2)
 4001d4c:	10ffffcc 	andi	r3,r2,65535
 4001d50:	00bfffd4 	movui	r2,65535
 4001d54:	18800d1e 	bne	r3,r2,4001d8c <MipiBridgeInit+0xa8>
 4001d58:	00810074 	movhi	r2,1025
 4001d5c:	108f0004 	addi	r2,r2,15360
 4001d60:	e0fffd17 	ldw	r3,-12(fp)
 4001d64:	18c7883a 	add	r3,r3,r3
 4001d68:	18c7883a 	add	r3,r3,r3
 4001d6c:	10c5883a 	add	r2,r2,r3
 4001d70:	10800084 	addi	r2,r2,2
 4001d74:	1080000b 	ldhu	r2,0(r2)
 4001d78:	10bfffcc 	andi	r2,r2,65535
 4001d7c:	1080fa24 	muli	r2,r2,1000
 4001d80:	1009883a 	mov	r4,r2
 4001d84:	4010cac0 	call	4010cac <usleep>
 4001d88:	00001306 	br	4001dd8 <MipiBridgeInit+0xf4>
        else MipiBridgeRegWrite(MipiBridgeReg[i].Addr,  MipiBridgeReg[i].Data);
 4001d8c:	00810074 	movhi	r2,1025
 4001d90:	108f0004 	addi	r2,r2,15360
 4001d94:	e0fffd17 	ldw	r3,-12(fp)
 4001d98:	18c7883a 	add	r3,r3,r3
 4001d9c:	18c7883a 	add	r3,r3,r3
 4001da0:	10c5883a 	add	r2,r2,r3
 4001da4:	1080000b 	ldhu	r2,0(r2)
 4001da8:	113fffcc 	andi	r4,r2,65535
 4001dac:	00810074 	movhi	r2,1025
 4001db0:	108f0004 	addi	r2,r2,15360
 4001db4:	e0fffd17 	ldw	r3,-12(fp)
 4001db8:	18c7883a 	add	r3,r3,r3
 4001dbc:	18c7883a 	add	r3,r3,r3
 4001dc0:	10c5883a 	add	r2,r2,r3
 4001dc4:	10800084 	addi	r2,r2,2
 4001dc8:	1080000b 	ldhu	r2,0(r2)
 4001dcc:	10bfffcc 	andi	r2,r2,65535
 4001dd0:	100b883a 	mov	r5,r2
 4001dd4:	4001c000 	call	4001c00 <MipiBridgeRegWrite>
	printf("Chip and Revision ID is 0x%04xh(expected: 0x4401);\n",data);


    num = sizeof(MipiBridgeReg)/sizeof(MipiBridgeReg[0]);

    for(i=0;i<num;i++){
 4001dd8:	e0bffd17 	ldw	r2,-12(fp)
 4001ddc:	10800044 	addi	r2,r2,1
 4001de0:	e0bffd15 	stw	r2,-12(fp)
 4001de4:	e0fffd17 	ldw	r3,-12(fp)
 4001de8:	e0bfff17 	ldw	r2,-4(fp)
 4001dec:	18bfd016 	blt	r3,r2,4001d30 <__alt_data_end+0xfc001d30>
//     MipiBridgeRegWrite(0x005A,((cap<<6) + (HsRxRs<<4) + ClkDly_data));
//     MipiBridgeRegWrite(0x005C,((cap<<6) + (HsRxRs<<4) + ClkDly_data));
//     MipiBridgeRegWrite(0x005E,((cap<<6) + (HsRxRs<<4) + ClkDly_data));
//

    printf("End MipiBridgeInit!\n\n");
 4001df0:	01010074 	movhi	r4,1025
 4001df4:	210e1204 	addi	r4,r4,14408
 4001df8:	4003fc80 	call	4003fc8 <puts>

}
 4001dfc:	0001883a 	nop
 4001e00:	e037883a 	mov	sp,fp
 4001e04:	dfc00117 	ldw	ra,4(sp)
 4001e08:	df000017 	ldw	fp,0(sp)
 4001e0c:	dec00204 	addi	sp,sp,8
 4001e10:	f800283a 	ret

04001e14 <OV8865_read_cmos_sensor_8>:
   };




alt_u8 OV8865_read_cmos_sensor_8(alt_u16 Addr){
 4001e14:	defffb04 	addi	sp,sp,-20
 4001e18:	dfc00415 	stw	ra,16(sp)
 4001e1c:	df000315 	stw	fp,12(sp)
 4001e20:	df000304 	addi	fp,sp,12
 4001e24:	2005883a 	mov	r2,r4
 4001e28:	e0bfff0d 	sth	r2,-4(fp)
	const alt_u8 device_address = MIPI_I2C_ADDR;
 4001e2c:	00801b04 	movi	r2,108
 4001e30:	e0bffe05 	stb	r2,-8(fp)
	alt_u8 Value;

	//OC_I2CL_Write(I2C_OPENCORES_CAMERA_BASE, device_address, SWAP16(Addr), (alt_u8 *)&Value, sizeof(Value));
	OC_I2CL_Read(I2C_OPENCORES_CAMERA_BASE, device_address, Addr, (alt_u8 *)&Value, sizeof(Value));
 4001e34:	e0fffe03 	ldbu	r3,-8(fp)
 4001e38:	e13fff0b 	ldhu	r4,-4(fp)
 4001e3c:	e17ffe44 	addi	r5,fp,-7
 4001e40:	00800044 	movi	r2,1
 4001e44:	d8800015 	stw	r2,0(sp)
 4001e48:	280f883a 	mov	r7,r5
 4001e4c:	200d883a 	mov	r6,r4
 4001e50:	180b883a 	mov	r5,r3
 4001e54:	01020034 	movhi	r4,2048
 4001e58:	21041804 	addi	r4,r4,4192
 4001e5c:	4000dbc0 	call	4000dbc <OC_I2CL_Read>

	return (Value);
 4001e60:	e0bffe43 	ldbu	r2,-7(fp)
}
 4001e64:	e037883a 	mov	sp,fp
 4001e68:	dfc00117 	ldw	ra,4(sp)
 4001e6c:	df000017 	ldw	fp,0(sp)
 4001e70:	dec00204 	addi	sp,sp,8
 4001e74:	f800283a 	ret

04001e78 <OV8865_write_cmos_sensor_8>:


void OV8865_write_cmos_sensor_8(alt_u16 Addr, alt_u8 Value){
 4001e78:	defffa04 	addi	sp,sp,-24
 4001e7c:	dfc00515 	stw	ra,20(sp)
 4001e80:	df000415 	stw	fp,16(sp)
 4001e84:	df000404 	addi	fp,sp,16
 4001e88:	2007883a 	mov	r3,r4
 4001e8c:	2805883a 	mov	r2,r5
 4001e90:	e0fffe0d 	sth	r3,-8(fp)
 4001e94:	e0bfff05 	stb	r2,-4(fp)
	const alt_u8 device_address = MIPI_I2C_ADDR;
 4001e98:	00801b04 	movi	r2,108
 4001e9c:	e0bffd05 	stb	r2,-12(fp)
	//OC_I2CL_Write(I2C_OPENCORES_CAMERA_BASE, device_address, SWAP16(Addr), (alt_u8 *)&Value, sizeof(Value));
	OC_I2CL_Write(I2C_OPENCORES_CAMERA_BASE, device_address, Addr, (alt_u8 *)&Value, sizeof(Value));
 4001ea0:	e0fffd03 	ldbu	r3,-12(fp)
 4001ea4:	e13ffe0b 	ldhu	r4,-8(fp)
 4001ea8:	e17fff04 	addi	r5,fp,-4
 4001eac:	00800044 	movi	r2,1
 4001eb0:	d8800015 	stw	r2,0(sp)
 4001eb4:	280f883a 	mov	r7,r5
 4001eb8:	200d883a 	mov	r6,r4
 4001ebc:	180b883a 	mov	r5,r3
 4001ec0:	01020034 	movhi	r4,2048
 4001ec4:	21041804 	addi	r4,r4,4192
 4001ec8:	4000bac0 	call	4000bac <OC_I2CL_Write>
}
 4001ecc:	0001883a 	nop
 4001ed0:	e037883a 	mov	sp,fp
 4001ed4:	dfc00117 	ldw	ra,4(sp)
 4001ed8:	df000017 	ldw	fp,0(sp)
 4001edc:	dec00204 	addi	sp,sp,8
 4001ee0:	f800283a 	ret

04001ee4 <OV8865_write_AF>:


void OV8865_write_AF(alt_u8 msb, alt_u8 lsb){
 4001ee4:	defffa04 	addi	sp,sp,-24
 4001ee8:	dfc00515 	stw	ra,20(sp)
 4001eec:	df000415 	stw	fp,16(sp)
 4001ef0:	df000404 	addi	fp,sp,16
 4001ef4:	2007883a 	mov	r3,r4
 4001ef8:	2805883a 	mov	r2,r5
 4001efc:	e0fffe05 	stb	r3,-8(fp)
 4001f00:	e0bfff05 	stb	r2,-4(fp)
	// VCM149C
	const alt_u8 device_address = MIPI_AF_I2C_ADDR;
 4001f04:	00800604 	movi	r2,24
 4001f08:	e0bffd05 	stb	r2,-12(fp)
	OC_I2C_Write(I2C_OPENCORES_CAMERA_BASE, device_address, msb, (alt_u8 *)&lsb, sizeof(lsb));
 4001f0c:	e0fffd03 	ldbu	r3,-12(fp)
 4001f10:	e13ffe03 	ldbu	r4,-8(fp)
 4001f14:	e17fff04 	addi	r5,fp,-4
 4001f18:	00800044 	movi	r2,1
 4001f1c:	d8800015 	stw	r2,0(sp)
 4001f20:	280f883a 	mov	r7,r5
 4001f24:	200d883a 	mov	r6,r4
 4001f28:	180b883a 	mov	r5,r3
 4001f2c:	01020034 	movhi	r4,2048
 4001f30:	21041804 	addi	r4,r4,4192
 4001f34:	40006440 	call	4000644 <OC_I2C_Write>
}
 4001f38:	0001883a 	nop
 4001f3c:	e037883a 	mov	sp,fp
 4001f40:	dfc00117 	ldw	ra,4(sp)
 4001f44:	df000017 	ldw	fp,0(sp)
 4001f48:	dec00204 	addi	sp,sp,8
 4001f4c:	f800283a 	ret

04001f50 <OV8865_read_AF>:

void OV8865_read_AF(void){
 4001f50:	defffb04 	addi	sp,sp,-20
 4001f54:	dfc00415 	stw	ra,16(sp)
 4001f58:	df000315 	stw	fp,12(sp)
 4001f5c:	df000304 	addi	fp,sp,12
	// VCM149C
	const alt_u8 device_address = MIPI_AF_I2C_ADDR;
 4001f60:	00800604 	movi	r2,24
 4001f64:	e0bffd05 	stb	r2,-12(fp)
	alt_u8 szData8[2];
	bool bSuccess;

		bSuccess = OC_I2C_Read_Continue(I2C_OPENCORES_CAMERA_BASE, device_address, szData8, sizeof(szData8));
 4001f68:	e0bffd03 	ldbu	r2,-12(fp)
 4001f6c:	e0ffff04 	addi	r3,fp,-4
 4001f70:	01c00084 	movi	r7,2
 4001f74:	180d883a 	mov	r6,r3
 4001f78:	100b883a 	mov	r5,r2
 4001f7c:	01020034 	movhi	r4,2048
 4001f80:	21041804 	addi	r4,r4,4192
 4001f84:	4000a740 	call	4000a74 <OC_I2C_Read_Continue>
 4001f88:	e0bffe15 	stw	r2,-8(fp)
		if (bSuccess)
 4001f8c:	e0bffe17 	ldw	r2,-8(fp)
 4001f90:	10000926 	beq	r2,zero,4001fb8 <OV8865_read_AF+0x68>
			printf("Read MSB=%xh, LSB=%xh\r\n", szData8[0], szData8[1]);
 4001f94:	e0bfff03 	ldbu	r2,-4(fp)
 4001f98:	10803fcc 	andi	r2,r2,255
 4001f9c:	e0ffff43 	ldbu	r3,-3(fp)
 4001fa0:	18c03fcc 	andi	r3,r3,255
 4001fa4:	180d883a 	mov	r6,r3
 4001fa8:	100b883a 	mov	r5,r2
 4001fac:	01010074 	movhi	r4,1025
 4001fb0:	210e1804 	addi	r4,r4,14432
 4001fb4:	4003eac0 	call	4003eac <printf>
}
 4001fb8:	0001883a 	nop
 4001fbc:	e037883a 	mov	sp,fp
 4001fc0:	dfc00117 	ldw	ra,4(sp)
 4001fc4:	df000017 	ldw	fp,0(sp)
 4001fc8:	dec00204 	addi	sp,sp,8
 4001fcc:	f800283a 	ret

04001fd0 <OV8865_FOCUS_Move_to>:

void OV8865_FOCUS_Move_to(alt_u16 a_u2MovePosition)
{
 4001fd0:	defffb04 	addi	sp,sp,-20
 4001fd4:	dfc00415 	stw	ra,16(sp)
 4001fd8:	df000315 	stw	fp,12(sp)
 4001fdc:	df000304 	addi	fp,sp,12
 4001fe0:	2005883a 	mov	r2,r4
 4001fe4:	e0bfff0d 	sth	r2,-4(fp)
  if (a_u2MovePosition > 1023)   {a_u2MovePosition = 1023;}
 4001fe8:	e0bfff0b 	ldhu	r2,-4(fp)
 4001fec:	10810030 	cmpltui	r2,r2,1024
 4001ff0:	1000021e 	bne	r2,zero,4001ffc <OV8865_FOCUS_Move_to+0x2c>
 4001ff4:	0080ffc4 	movi	r2,1023
 4001ff8:	e0bfff0d 	sth	r2,-4(fp)
  if (a_u2MovePosition < 0)     {a_u2MovePosition = 0;}
  int bSuccess;

  Focus_Released(); // waiting for VCM release I2C bus
 4001ffc:	40013440 	call	4001344 <Focus_Released>

	bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
 4002000:	018001b4 	movhi	r6,6
 4002004:	3186a004 	addi	r6,r6,6784
 4002008:	0140bef4 	movhi	r5,763
 400200c:	297c2004 	addi	r5,r5,-3968
 4002010:	01020034 	movhi	r4,2048
 4002014:	21041804 	addi	r4,r4,4192
 4002018:	40003980 	call	4000398 <oc_i2c_init_ex>
 400201c:	e0bffd15 	stw	r2,-12(fp)
	if (!bSuccess)
 4002020:	e0bffd17 	ldw	r2,-12(fp)
 4002024:	1000031e 	bne	r2,zero,4002034 <OV8865_FOCUS_Move_to+0x64>
		printf("failed to init MIPI- Camera i2c\r\n");
 4002028:	01010074 	movhi	r4,1025
 400202c:	210e1e04 	addi	r4,r4,14456
 4002030:	4003fc80 	call	4003fc8 <puts>

	//printf("Manual set focus to %d\r\n",a_u2MovePosition);
  alt_u8 msb,lsb;
  msb = (a_u2MovePosition >> 4)&0x00FF;
 4002034:	e0bfff0b 	ldhu	r2,-4(fp)
 4002038:	1004d13a 	srli	r2,r2,4
 400203c:	e0bffe05 	stb	r2,-8(fp)
  lsb = (a_u2MovePosition << 4 )&0x00F0;
 4002040:	e0bfff0b 	ldhu	r2,-4(fp)
 4002044:	1004913a 	slli	r2,r2,4
 4002048:	e0bffe45 	stb	r2,-7(fp)
  lsb += 0x06;
 400204c:	e0bffe43 	ldbu	r2,-7(fp)
 4002050:	10800184 	addi	r2,r2,6
 4002054:	e0bffe45 	stb	r2,-7(fp)
//	printf("Write MSB=%xh, LSB=%xh\r\n", msb, lsb);
	OV8865_write_AF(msb, lsb+0x6);
 4002058:	e0fffe03 	ldbu	r3,-8(fp)
 400205c:	e0bffe43 	ldbu	r2,-7(fp)
 4002060:	10800184 	addi	r2,r2,6
 4002064:	10803fcc 	andi	r2,r2,255
 4002068:	100b883a 	mov	r5,r2
 400206c:	1809883a 	mov	r4,r3
 4002070:	4001ee40 	call	4001ee4 <OV8865_write_AF>
	usleep(1000);
 4002074:	0100fa04 	movi	r4,1000
 4002078:	4010cac0 	call	4010cac <usleep>
//	OV8865_read_AF();

	oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);  // Release I2C bus , due to two I2C master shared!
 400207c:	01020034 	movhi	r4,2048
 4002080:	21041804 	addi	r4,r4,4192
 4002084:	40004d40 	call	40004d4 <oc_i2c_uninit>

}
 4002088:	0001883a 	nop
 400208c:	e037883a 	mov	sp,fp
 4002090:	dfc00117 	ldw	ra,4(sp)
 4002094:	df000017 	ldw	fp,0(sp)
 4002098:	dec00204 	addi	sp,sp,8
 400209c:	f800283a 	ret

040020a0 <OV8865SetExposure>:

void OV8865SetExposure(alt_u32 exposure){
 40020a0:	defffc04 	addi	sp,sp,-16
 40020a4:	dfc00315 	stw	ra,12(sp)
 40020a8:	df000215 	stw	fp,8(sp)
 40020ac:	df000204 	addi	fp,sp,8
 40020b0:	e13fff15 	stw	r4,-4(fp)

	Focus_Released(); // waiting for VCM release I2C bus
 40020b4:	40013440 	call	4001344 <Focus_Released>

	int bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
 40020b8:	018001b4 	movhi	r6,6
 40020bc:	3186a004 	addi	r6,r6,6784
 40020c0:	0140bef4 	movhi	r5,763
 40020c4:	297c2004 	addi	r5,r5,-3968
 40020c8:	01020034 	movhi	r4,2048
 40020cc:	21041804 	addi	r4,r4,4192
 40020d0:	40003980 	call	4000398 <oc_i2c_init_ex>
 40020d4:	e0bffe15 	stw	r2,-8(fp)
	if (!bSuccess)
 40020d8:	e0bffe17 	ldw	r2,-8(fp)
 40020dc:	1000031e 	bne	r2,zero,40020ec <OV8865SetExposure+0x4c>
		printf("failed to init MIPI- Camera i2c\r\n");
 40020e0:	01010074 	movhi	r4,1025
 40020e4:	210e1e04 	addi	r4,r4,14456
 40020e8:	4003fc80 	call	4003fc8 <puts>

	if (exposure > 0xFFFFF) exposure = 0xFFFFF;
 40020ec:	e0ffff17 	ldw	r3,-4(fp)
 40020f0:	00800434 	movhi	r2,16
 40020f4:	18800336 	bltu	r3,r2,4002104 <OV8865SetExposure+0x64>
 40020f8:	00800434 	movhi	r2,16
 40020fc:	10bfffc4 	addi	r2,r2,-1
 4002100:	e0bfff15 	stw	r2,-4(fp)
	if (exposure < 0x20) exposure = 0x20;
 4002104:	e0bfff17 	ldw	r2,-4(fp)
 4002108:	10800828 	cmpgeui	r2,r2,32
 400210c:	1000021e 	bne	r2,zero,4002118 <OV8865SetExposure+0x78>
 4002110:	00800804 	movi	r2,32
 4002114:	e0bfff15 	stw	r2,-4(fp)

	OV8865_write_cmos_sensor_8(0x3500, (exposure >> 16) & 0x0F);
 4002118:	e0bfff17 	ldw	r2,-4(fp)
 400211c:	1004d43a 	srli	r2,r2,16
 4002120:	108003cc 	andi	r2,r2,15
 4002124:	100b883a 	mov	r5,r2
 4002128:	010d4004 	movi	r4,13568
 400212c:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
	OV8865_write_cmos_sensor_8(0x3501, (exposure >> 8) & 0xFF);
 4002130:	e0bfff17 	ldw	r2,-4(fp)
 4002134:	1004d23a 	srli	r2,r2,8
 4002138:	10803fcc 	andi	r2,r2,255
 400213c:	100b883a 	mov	r5,r2
 4002140:	010d4044 	movi	r4,13569
 4002144:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
	OV8865_write_cmos_sensor_8(0x3502, exposure & 0xFF);
 4002148:	e0bfff17 	ldw	r2,-4(fp)
 400214c:	10803fcc 	andi	r2,r2,255
 4002150:	100b883a 	mov	r5,r2
 4002154:	010d4084 	movi	r4,13570
 4002158:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>


	oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);
 400215c:	01020034 	movhi	r4,2048
 4002160:	21041804 	addi	r4,r4,4192
 4002164:	40004d40 	call	40004d4 <oc_i2c_uninit>
}
 4002168:	0001883a 	nop
 400216c:	e037883a 	mov	sp,fp
 4002170:	dfc00117 	ldw	ra,4(sp)
 4002174:	df000017 	ldw	fp,0(sp)
 4002178:	dec00204 	addi	sp,sp,8
 400217c:	f800283a 	ret

04002180 <OV8865SetGain>:

void OV8865SetGain(alt_u16 gain){
 4002180:	defffc04 	addi	sp,sp,-16
 4002184:	dfc00315 	stw	ra,12(sp)
 4002188:	df000215 	stw	fp,8(sp)
 400218c:	df000204 	addi	fp,sp,8
 4002190:	2005883a 	mov	r2,r4
 4002194:	e0bfff0d 	sth	r2,-4(fp)

	Focus_Released(); // waiting for VCM release I2C bus
 4002198:	40013440 	call	4001344 <Focus_Released>

	int bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
 400219c:	018001b4 	movhi	r6,6
 40021a0:	3186a004 	addi	r6,r6,6784
 40021a4:	0140bef4 	movhi	r5,763
 40021a8:	297c2004 	addi	r5,r5,-3968
 40021ac:	01020034 	movhi	r4,2048
 40021b0:	21041804 	addi	r4,r4,4192
 40021b4:	40003980 	call	4000398 <oc_i2c_init_ex>
 40021b8:	e0bffe15 	stw	r2,-8(fp)
	if (!bSuccess)
 40021bc:	e0bffe17 	ldw	r2,-8(fp)
 40021c0:	1000031e 	bne	r2,zero,40021d0 <OV8865SetGain+0x50>
		printf("failed to init MIPI- Camera i2c\r\n");
 40021c4:	01010074 	movhi	r4,1025
 40021c8:	210e1e04 	addi	r4,r4,14456
 40021cc:	4003fc80 	call	4003fc8 <puts>

	if (gain > 0x7FF) gain = 0x7FF;
 40021d0:	e0bfff0b 	ldhu	r2,-4(fp)
 40021d4:	10820030 	cmpltui	r2,r2,2048
 40021d8:	1000021e 	bne	r2,zero,40021e4 <OV8865SetGain+0x64>
 40021dc:	0081ffc4 	movi	r2,2047
 40021e0:	e0bfff0d 	sth	r2,-4(fp)
	if (gain < 0x080) gain = 0x080;
 40021e4:	e0bfff0b 	ldhu	r2,-4(fp)
 40021e8:	10802028 	cmpgeui	r2,r2,128
 40021ec:	1000021e 	bne	r2,zero,40021f8 <OV8865SetGain+0x78>
 40021f0:	00802004 	movi	r2,128
 40021f4:	e0bfff0d 	sth	r2,-4(fp)

	OV8865_write_cmos_sensor_8(0x3508, (gain >> 8) & 0x0F);
 40021f8:	e0bfff0b 	ldhu	r2,-4(fp)
 40021fc:	1004d23a 	srli	r2,r2,8
 4002200:	10803fcc 	andi	r2,r2,255
 4002204:	108003cc 	andi	r2,r2,15
 4002208:	100b883a 	mov	r5,r2
 400220c:	010d4204 	movi	r4,13576
 4002210:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
	OV8865_write_cmos_sensor_8(0x3509, gain & 0xFF);
 4002214:	e0bfff0b 	ldhu	r2,-4(fp)
 4002218:	10803fcc 	andi	r2,r2,255
 400221c:	100b883a 	mov	r5,r2
 4002220:	010d4244 	movi	r4,13577
 4002224:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>


	oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);
 4002228:	01020034 	movhi	r4,2048
 400222c:	21041804 	addi	r4,r4,4192
 4002230:	40004d40 	call	40004d4 <oc_i2c_uninit>
}
 4002234:	0001883a 	nop
 4002238:	e037883a 	mov	sp,fp
 400223c:	dfc00117 	ldw	ra,4(sp)
 4002240:	df000017 	ldw	fp,0(sp)
 4002244:	dec00204 	addi	sp,sp,8
 4002248:	f800283a 	ret

0400224c <OV8865ReadExposure>:

alt_u32 OV8865ReadExposure(){
 400224c:	defffb04 	addi	sp,sp,-20
 4002250:	dfc00415 	stw	ra,16(sp)
 4002254:	df000315 	stw	fp,12(sp)
 4002258:	dc000215 	stw	r16,8(sp)
 400225c:	df000304 	addi	fp,sp,12

	alt_u32 exposure;

	Focus_Released(); // waiting for VCM release I2C bus
 4002260:	40013440 	call	4001344 <Focus_Released>

	int bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
 4002264:	018001b4 	movhi	r6,6
 4002268:	3186a004 	addi	r6,r6,6784
 400226c:	0140bef4 	movhi	r5,763
 4002270:	297c2004 	addi	r5,r5,-3968
 4002274:	01020034 	movhi	r4,2048
 4002278:	21041804 	addi	r4,r4,4192
 400227c:	40003980 	call	4000398 <oc_i2c_init_ex>
 4002280:	e0bffd15 	stw	r2,-12(fp)
	if (!bSuccess)
 4002284:	e0bffd17 	ldw	r2,-12(fp)
 4002288:	1000031e 	bne	r2,zero,4002298 <OV8865ReadExposure+0x4c>
		printf("failed to init MIPI- Camera i2c\r\n");
 400228c:	01010074 	movhi	r4,1025
 4002290:	210e1e04 	addi	r4,r4,14456
 4002294:	4003fc80 	call	4003fc8 <puts>

	exposure = OV8865_read_cmos_sensor_8(0x3500);
 4002298:	010d4004 	movi	r4,13568
 400229c:	4001e140 	call	4001e14 <OV8865_read_cmos_sensor_8>
 40022a0:	10803fcc 	andi	r2,r2,255
 40022a4:	e0bffe15 	stw	r2,-8(fp)
	exposure = (exposure <<8) | OV8865_read_cmos_sensor_8(0x3501);
 40022a8:	e0bffe17 	ldw	r2,-8(fp)
 40022ac:	1020923a 	slli	r16,r2,8
 40022b0:	010d4044 	movi	r4,13569
 40022b4:	4001e140 	call	4001e14 <OV8865_read_cmos_sensor_8>
 40022b8:	10803fcc 	andi	r2,r2,255
 40022bc:	8084b03a 	or	r2,r16,r2
 40022c0:	e0bffe15 	stw	r2,-8(fp)
	exposure = (exposure <<8) | OV8865_read_cmos_sensor_8(0x3502);
 40022c4:	e0bffe17 	ldw	r2,-8(fp)
 40022c8:	1020923a 	slli	r16,r2,8
 40022cc:	010d4084 	movi	r4,13570
 40022d0:	4001e140 	call	4001e14 <OV8865_read_cmos_sensor_8>
 40022d4:	10803fcc 	andi	r2,r2,255
 40022d8:	8084b03a 	or	r2,r16,r2
 40022dc:	e0bffe15 	stw	r2,-8(fp)

	oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);
 40022e0:	01020034 	movhi	r4,2048
 40022e4:	21041804 	addi	r4,r4,4192
 40022e8:	40004d40 	call	40004d4 <oc_i2c_uninit>

	return exposure;
 40022ec:	e0bffe17 	ldw	r2,-8(fp)
}
 40022f0:	e6ffff04 	addi	sp,fp,-4
 40022f4:	dfc00217 	ldw	ra,8(sp)
 40022f8:	df000117 	ldw	fp,4(sp)
 40022fc:	dc000017 	ldw	r16,0(sp)
 4002300:	dec00304 	addi	sp,sp,12
 4002304:	f800283a 	ret

04002308 <MIPI_BIN_LEVEL>:




//ZOOM
void MIPI_BIN_LEVEL(alt_u8 level){
 4002308:	defffc04 	addi	sp,sp,-16
 400230c:	dfc00315 	stw	ra,12(sp)
 4002310:	df000215 	stw	fp,8(sp)
 4002314:	df000204 	addi	fp,sp,8
 4002318:	2005883a 	mov	r2,r4
 400231c:	e0bfff05 	stb	r2,-4(fp)
	if(level <= 1) level = 1;
 4002320:	e0bfff03 	ldbu	r2,-4(fp)
 4002324:	108000a8 	cmpgeui	r2,r2,2
 4002328:	1000021e 	bne	r2,zero,4002334 <MIPI_BIN_LEVEL+0x2c>
 400232c:	00800044 	movi	r2,1
 4002330:	e0bfff05 	stb	r2,-4(fp)
	if(level >= 3) level = 3;
 4002334:	e0bfff03 	ldbu	r2,-4(fp)
 4002338:	108000f0 	cmpltui	r2,r2,3
 400233c:	1000021e 	bne	r2,zero,4002348 <MIPI_BIN_LEVEL+0x40>
 4002340:	008000c4 	movi	r2,3
 4002344:	e0bfff05 	stb	r2,-4(fp)

	  Focus_Released(); // waiting for VCM release I2C bus
 4002348:	40013440 	call	4001344 <Focus_Released>

	  int bSuccess;
		bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
 400234c:	018001b4 	movhi	r6,6
 4002350:	3186a004 	addi	r6,r6,6784
 4002354:	0140bef4 	movhi	r5,763
 4002358:	297c2004 	addi	r5,r5,-3968
 400235c:	01020034 	movhi	r4,2048
 4002360:	21041804 	addi	r4,r4,4192
 4002364:	40003980 	call	4000398 <oc_i2c_init_ex>
 4002368:	e0bffe15 	stw	r2,-8(fp)
		if (!bSuccess)
 400236c:	e0bffe17 	ldw	r2,-8(fp)
 4002370:	1000031e 	bne	r2,zero,4002380 <MIPI_BIN_LEVEL+0x78>
			printf("failed to init MIPI- Camera i2c\r\n");
 4002374:	01010074 	movhi	r4,1025
 4002378:	210e1e04 	addi	r4,r4,14456
 400237c:	4003fc80 	call	4003fc8 <puts>


	OV8865_write_cmos_sensor_8(0x0100, 0x00);
 4002380:	000b883a 	mov	r5,zero
 4002384:	01004004 	movi	r4,256
 4002388:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>

	if(level == 1){
 400238c:	e0bfff03 	ldbu	r2,-4(fp)
 4002390:	10800058 	cmpnei	r2,r2,1
 4002394:	1000131e 	bne	r2,zero,40023e4 <MIPI_BIN_LEVEL+0xdc>

		OV8865_write_cmos_sensor_8(0x3814, 0x01);
 4002398:	01400044 	movi	r5,1
 400239c:	010e0504 	movi	r4,14356
 40023a0:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x3815, 0x01);
 40023a4:	01400044 	movi	r5,1
 40023a8:	010e0544 	movi	r4,14357
 40023ac:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x382a, 0x01);
 40023b0:	01400044 	movi	r5,1
 40023b4:	010e0a84 	movi	r4,14378
 40023b8:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x382b, 0x01);
 40023bc:	01400044 	movi	r5,1
 40023c0:	010e0ac4 	movi	r4,14379
 40023c4:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>

		OV8865_write_cmos_sensor_8(0x3830, 8);
 40023c8:	01400204 	movi	r5,8
 40023cc:	010e0c04 	movi	r4,14384
 40023d0:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x3836, 2);
 40023d4:	01400084 	movi	r5,2
 40023d8:	010e0d84 	movi	r4,14390
 40023dc:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
 40023e0:	00002b06 	br	4002490 <MIPI_BIN_LEVEL+0x188>
	}
	else if(level == 2){
 40023e4:	e0bfff03 	ldbu	r2,-4(fp)
 40023e8:	10800098 	cmpnei	r2,r2,2
 40023ec:	1000131e 	bne	r2,zero,400243c <MIPI_BIN_LEVEL+0x134>

		OV8865_write_cmos_sensor_8(0x3814, 0x03);
 40023f0:	014000c4 	movi	r5,3
 40023f4:	010e0504 	movi	r4,14356
 40023f8:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x3815, 0x01);
 40023fc:	01400044 	movi	r5,1
 4002400:	010e0544 	movi	r4,14357
 4002404:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x382a, 0x03);
 4002408:	014000c4 	movi	r5,3
 400240c:	010e0a84 	movi	r4,14378
 4002410:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x382b, 0x01);
 4002414:	01400044 	movi	r5,1
 4002418:	010e0ac4 	movi	r4,14379
 400241c:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>

		OV8865_write_cmos_sensor_8(0x3830, 4);
 4002420:	01400104 	movi	r5,4
 4002424:	010e0c04 	movi	r4,14384
 4002428:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x3836, 1);
 400242c:	01400044 	movi	r5,1
 4002430:	010e0d84 	movi	r4,14390
 4002434:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
 4002438:	00001506 	br	4002490 <MIPI_BIN_LEVEL+0x188>

	}
	else if(level == 3){
 400243c:	e0bfff03 	ldbu	r2,-4(fp)
 4002440:	108000d8 	cmpnei	r2,r2,3
 4002444:	1000121e 	bne	r2,zero,4002490 <MIPI_BIN_LEVEL+0x188>

		OV8865_write_cmos_sensor_8(0x3814, 0x07);
 4002448:	014001c4 	movi	r5,7
 400244c:	010e0504 	movi	r4,14356
 4002450:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x3815, 0x01);
 4002454:	01400044 	movi	r5,1
 4002458:	010e0544 	movi	r4,14357
 400245c:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x382a, 0x07);
 4002460:	014001c4 	movi	r5,7
 4002464:	010e0a84 	movi	r4,14378
 4002468:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x382b, 0x01);
 400246c:	01400044 	movi	r5,1
 4002470:	010e0ac4 	movi	r4,14379
 4002474:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>

		OV8865_write_cmos_sensor_8(0x3830, 8);
 4002478:	01400204 	movi	r5,8
 400247c:	010e0c04 	movi	r4,14384
 4002480:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
		OV8865_write_cmos_sensor_8(0x3836, 2);
 4002484:	01400084 	movi	r5,2
 4002488:	010e0d84 	movi	r4,14390
 400248c:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
	}
    usleep(10000);
 4002490:	0109c404 	movi	r4,10000
 4002494:	4010cac0 	call	4010cac <usleep>
	OV8865_write_cmos_sensor_8(0x0100, 0x01);
 4002498:	01400044 	movi	r5,1
 400249c:	01004004 	movi	r4,256
 40024a0:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>

	oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);  // Release I2C bus , due to two I2C master shared!
 40024a4:	01020034 	movhi	r4,2048
 40024a8:	21041804 	addi	r4,r4,4192
 40024ac:	40004d40 	call	40004d4 <oc_i2c_uninit>

}
 40024b0:	0001883a 	nop
 40024b4:	e037883a 	mov	sp,fp
 40024b8:	dfc00117 	ldw	ra,4(sp)
 40024bc:	df000017 	ldw	fp,0(sp)
 40024c0:	dec00204 	addi	sp,sp,8
 40024c4:	f800283a 	ret

040024c8 <MipiCameraInit>:
//		OV8865_write_cmos_sensor_8(0x0100, 0x01);
//}


void MipiCameraInit(void)
{
 40024c8:	defffb04 	addi	sp,sp,-20
 40024cc:	dfc00415 	stw	ra,16(sp)
 40024d0:	df000315 	stw	fp,12(sp)
 40024d4:	df000304 	addi	fp,sp,12

    int i, num;
    int bSuccess;

    Focus_Released(); // waiting for VCM release I2C bus
 40024d8:	40013440 	call	4001344 <Focus_Released>


		bSuccess = oc_i2c_init_ex(I2C_OPENCORES_CAMERA_BASE, 50*1000*1000,400*1000); //I2C: 400K
 40024dc:	018001b4 	movhi	r6,6
 40024e0:	3186a004 	addi	r6,r6,6784
 40024e4:	0140bef4 	movhi	r5,763
 40024e8:	297c2004 	addi	r5,r5,-3968
 40024ec:	01020034 	movhi	r4,2048
 40024f0:	21041804 	addi	r4,r4,4192
 40024f4:	40003980 	call	4000398 <oc_i2c_init_ex>
 40024f8:	e0bffe15 	stw	r2,-8(fp)
		if (!bSuccess)
 40024fc:	e0bffe17 	ldw	r2,-8(fp)
 4002500:	1000031e 	bne	r2,zero,4002510 <MipiCameraInit+0x48>
			printf("failed to init MIPI- Camera i2c\r\n");
 4002504:	01010074 	movhi	r4,1025
 4002508:	210e1e04 	addi	r4,r4,14456
 400250c:	4003fc80 	call	4003fc8 <puts>
//        usleep(10000);
//    }
//


	 OV8865DB("\nStart MipiCameraInit -OV8865!\r\n");
 4002510:	01010074 	movhi	r4,1025
 4002514:	210e2704 	addi	r4,r4,14492
 4002518:	4003fc80 	call	4003fc8 <puts>
	 OV8865DB("Write Read Test!\n");
 400251c:	01010074 	movhi	r4,1025
 4002520:	210e2f04 	addi	r4,r4,14524
 4002524:	4003fc80 	call	4003fc8 <puts>

	    for(i=0;i<10;i++){
 4002528:	e03ffd15 	stw	zero,-12(fp)
 400252c:	00001406 	br	4002580 <MipiCameraInit+0xb8>
	       OV8865_write_cmos_sensor_8(0x3809,i);
 4002530:	e0bffd17 	ldw	r2,-12(fp)
 4002534:	10803fcc 	andi	r2,r2,255
 4002538:	100b883a 	mov	r5,r2
 400253c:	010e0244 	movi	r4,14345
 4002540:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
	      usleep(100);
 4002544:	01001904 	movi	r4,100
 4002548:	4010cac0 	call	4010cac <usleep>
	        printf("%d (%d)\n",OV8865_read_cmos_sensor_8(0x3809),i);
 400254c:	010e0244 	movi	r4,14345
 4002550:	4001e140 	call	4001e14 <OV8865_read_cmos_sensor_8>
 4002554:	10803fcc 	andi	r2,r2,255
 4002558:	e1bffd17 	ldw	r6,-12(fp)
 400255c:	100b883a 	mov	r5,r2
 4002560:	01010074 	movhi	r4,1025
 4002564:	210e3404 	addi	r4,r4,14544
 4002568:	4003eac0 	call	4003eac <printf>
	      usleep(100);
 400256c:	01001904 	movi	r4,100
 4002570:	4010cac0 	call	4010cac <usleep>


	 OV8865DB("\nStart MipiCameraInit -OV8865!\r\n");
	 OV8865DB("Write Read Test!\n");

	    for(i=0;i<10;i++){
 4002574:	e0bffd17 	ldw	r2,-12(fp)
 4002578:	10800044 	addi	r2,r2,1
 400257c:	e0bffd15 	stw	r2,-12(fp)
 4002580:	e0bffd17 	ldw	r2,-12(fp)
 4002584:	10800290 	cmplti	r2,r2,10
 4002588:	103fe91e 	bne	r2,zero,4002530 <__alt_data_end+0xfc002530>
	       OV8865_write_cmos_sensor_8(0x3809,i);
	      usleep(100);
	        printf("%d (%d)\n",OV8865_read_cmos_sensor_8(0x3809),i);
	      usleep(100);
	    }
	 num = sizeof(MipiCameraReg)/sizeof(MipiCameraReg[0]);
 400258c:	00804f84 	movi	r2,318
 4002590:	e0bfff15 	stw	r2,-4(fp)
     for(i=0;i<num;i++){
 4002594:	e03ffd15 	stw	zero,-12(fp)
 4002598:	00003c06 	br	400268c <MipiCameraInit+0x1c4>

    	 if (MipiCameraReg[i].Type == TIME_DELAY)   usleep(MipiCameraReg[i].Data*100);
 400259c:	00810074 	movhi	r2,1025
 40025a0:	108f0d04 	addi	r2,r2,15412
 40025a4:	e0fffd17 	ldw	r3,-12(fp)
 40025a8:	18c001a4 	muli	r3,r3,6
 40025ac:	10c5883a 	add	r2,r2,r3
 40025b0:	10800003 	ldbu	r2,0(r2)
 40025b4:	10803fcc 	andi	r2,r2,255
 40025b8:	108000d8 	cmpnei	r2,r2,3
 40025bc:	10000c1e 	bne	r2,zero,40025f0 <MipiCameraInit+0x128>
 40025c0:	00810074 	movhi	r2,1025
 40025c4:	108f0d04 	addi	r2,r2,15412
 40025c8:	e0fffd17 	ldw	r3,-12(fp)
 40025cc:	18c001a4 	muli	r3,r3,6
 40025d0:	10c5883a 	add	r2,r2,r3
 40025d4:	10800104 	addi	r2,r2,4
 40025d8:	10800003 	ldbu	r2,0(r2)
 40025dc:	10803fcc 	andi	r2,r2,255
 40025e0:	10801924 	muli	r2,r2,100
 40025e4:	1009883a 	mov	r4,r2
 40025e8:	4010cac0 	call	4010cac <usleep>
 40025ec:	00002406 	br	4002680 <MipiCameraInit+0x1b8>
    	 else if(MipiCameraReg[i].Type == END_OF_SCRIPT)   break;
 40025f0:	00810074 	movhi	r2,1025
 40025f4:	108f0d04 	addi	r2,r2,15412
 40025f8:	e0fffd17 	ldw	r3,-12(fp)
 40025fc:	18c001a4 	muli	r3,r3,6
 4002600:	10c5883a 	add	r2,r2,r3
 4002604:	10800003 	ldbu	r2,0(r2)
 4002608:	10803fcc 	andi	r2,r2,255
 400260c:	10800118 	cmpnei	r2,r2,4
 4002610:	10002226 	beq	r2,zero,400269c <MipiCameraInit+0x1d4>
    	 else if(MipiCameraReg[i].Type == 0x6c)   OV8865_write_cmos_sensor_8(MipiCameraReg[i].Addr, MipiCameraReg[i].Data);
 4002614:	00810074 	movhi	r2,1025
 4002618:	108f0d04 	addi	r2,r2,15412
 400261c:	e0fffd17 	ldw	r3,-12(fp)
 4002620:	18c001a4 	muli	r3,r3,6
 4002624:	10c5883a 	add	r2,r2,r3
 4002628:	10800003 	ldbu	r2,0(r2)
 400262c:	10803fcc 	andi	r2,r2,255
 4002630:	10801b18 	cmpnei	r2,r2,108
 4002634:	1000121e 	bne	r2,zero,4002680 <MipiCameraInit+0x1b8>
 4002638:	00810074 	movhi	r2,1025
 400263c:	108f0d04 	addi	r2,r2,15412
 4002640:	e0fffd17 	ldw	r3,-12(fp)
 4002644:	18c001a4 	muli	r3,r3,6
 4002648:	10c5883a 	add	r2,r2,r3
 400264c:	10800084 	addi	r2,r2,2
 4002650:	1080000b 	ldhu	r2,0(r2)
 4002654:	113fffcc 	andi	r4,r2,65535
 4002658:	00810074 	movhi	r2,1025
 400265c:	108f0d04 	addi	r2,r2,15412
 4002660:	e0fffd17 	ldw	r3,-12(fp)
 4002664:	18c001a4 	muli	r3,r3,6
 4002668:	10c5883a 	add	r2,r2,r3
 400266c:	10800104 	addi	r2,r2,4
 4002670:	10800003 	ldbu	r2,0(r2)
 4002674:	10803fcc 	andi	r2,r2,255
 4002678:	100b883a 	mov	r5,r2
 400267c:	4001e780 	call	4001e78 <OV8865_write_cmos_sensor_8>
	      usleep(100);
	        printf("%d (%d)\n",OV8865_read_cmos_sensor_8(0x3809),i);
	      usleep(100);
	    }
	 num = sizeof(MipiCameraReg)/sizeof(MipiCameraReg[0]);
     for(i=0;i<num;i++){
 4002680:	e0bffd17 	ldw	r2,-12(fp)
 4002684:	10800044 	addi	r2,r2,1
 4002688:	e0bffd15 	stw	r2,-12(fp)
 400268c:	e0fffd17 	ldw	r3,-12(fp)
 4002690:	e0bfff17 	ldw	r2,-4(fp)
 4002694:	18bfc116 	blt	r3,r2,400259c <__alt_data_end+0xfc00259c>
 4002698:	00000106 	br	40026a0 <MipiCameraInit+0x1d8>

    	 if (MipiCameraReg[i].Type == TIME_DELAY)   usleep(MipiCameraReg[i].Data*100);
    	 else if(MipiCameraReg[i].Type == END_OF_SCRIPT)   break;
 400269c:	0001883a 	nop
    	 else if(MipiCameraReg[i].Type == 0x6c)   OV8865_write_cmos_sensor_8(MipiCameraReg[i].Addr, MipiCameraReg[i].Data);
     }


 	oc_i2c_uninit(I2C_OPENCORES_CAMERA_BASE);  // Release I2C bus , due to two I2C master shared!
 40026a0:	01020034 	movhi	r4,2048
 40026a4:	21041804 	addi	r4,r4,4192
 40026a8:	40004d40 	call	40004d4 <oc_i2c_uninit>



	 OV8865DB("\nEnd MipiCameraInit! -OV8865!\r\n\n");
 40026ac:	01010074 	movhi	r4,1025
 40026b0:	210e3704 	addi	r4,r4,14556
 40026b4:	4003fc80 	call	4003fc8 <puts>

}
 40026b8:	0001883a 	nop
 40026bc:	e037883a 	mov	sp,fp
 40026c0:	dfc00117 	ldw	ra,4(sp)
 40026c4:	df000017 	ldw	fp,0(sp)
 40026c8:	dec00204 	addi	sp,sp,8
 40026cc:	f800283a 	ret

040026d0 <QUEUE_New>:
#include "queue.h"




QUEUE_STRUCT* QUEUE_New(int nQueueNum){
 40026d0:	defffb04 	addi	sp,sp,-20
 40026d4:	dfc00415 	stw	ra,16(sp)
 40026d8:	df000315 	stw	fp,12(sp)
 40026dc:	df000304 	addi	fp,sp,12
 40026e0:	e13fff15 	stw	r4,-4(fp)
    int nSize;
    QUEUE_STRUCT *pQueue;
    nSize = sizeof(QUEUE_STRUCT)+nQueueNum*sizeof(alt_u32);
 40026e4:	e0bfff17 	ldw	r2,-4(fp)
 40026e8:	10800144 	addi	r2,r2,5
 40026ec:	1085883a 	add	r2,r2,r2
 40026f0:	1085883a 	add	r2,r2,r2
 40026f4:	e0bffd15 	stw	r2,-12(fp)
    pQueue = (QUEUE_STRUCT *)malloc(nSize);
 40026f8:	e0bffd17 	ldw	r2,-12(fp)
 40026fc:	1009883a 	mov	r4,r2
 4002700:	40034c00 	call	40034c0 <malloc>
 4002704:	e0bffe15 	stw	r2,-8(fp)
    memset((void *)pQueue, 0, nSize);
 4002708:	e0bffd17 	ldw	r2,-12(fp)
 400270c:	100d883a 	mov	r6,r2
 4002710:	000b883a 	mov	r5,zero
 4002714:	e13ffe17 	ldw	r4,-8(fp)
 4002718:	4003cf40 	call	4003cf4 <memset>
    pQueue->num = nQueueNum;
 400271c:	e0ffff17 	ldw	r3,-4(fp)
 4002720:	e0bffe17 	ldw	r2,-8(fp)
 4002724:	10c00015 	stw	r3,0(r2)
    return pQueue;
 4002728:	e0bffe17 	ldw	r2,-8(fp)
}
 400272c:	e037883a 	mov	sp,fp
 4002730:	dfc00117 	ldw	ra,4(sp)
 4002734:	df000017 	ldw	fp,0(sp)
 4002738:	dec00204 	addi	sp,sp,8
 400273c:	f800283a 	ret

04002740 <QUEUE_Delete>:

void QUEUE_Delete(QUEUE_STRUCT *pQueue){
 4002740:	defffd04 	addi	sp,sp,-12
 4002744:	dfc00215 	stw	ra,8(sp)
 4002748:	df000115 	stw	fp,4(sp)
 400274c:	df000104 	addi	fp,sp,4
 4002750:	e13fff15 	stw	r4,-4(fp)
    free(pQueue);
 4002754:	e13fff17 	ldw	r4,-4(fp)
 4002758:	40034d40 	call	40034d4 <free>
}
 400275c:	0001883a 	nop
 4002760:	e037883a 	mov	sp,fp
 4002764:	dfc00117 	ldw	ra,4(sp)
 4002768:	df000017 	ldw	fp,0(sp)
 400276c:	dec00204 	addi	sp,sp,8
 4002770:	f800283a 	ret

04002774 <QUEUE_IsEmpty>:

bool QUEUE_IsEmpty(QUEUE_STRUCT *pQueue){
 4002774:	defffe04 	addi	sp,sp,-8
 4002778:	df000115 	stw	fp,4(sp)
 400277c:	df000104 	addi	fp,sp,4
 4002780:	e13fff15 	stw	r4,-4(fp)
    if (pQueue->front == pQueue->rear)
 4002784:	e0bfff17 	ldw	r2,-4(fp)
 4002788:	10c00117 	ldw	r3,4(r2)
 400278c:	e0bfff17 	ldw	r2,-4(fp)
 4002790:	10800217 	ldw	r2,8(r2)
 4002794:	1880021e 	bne	r3,r2,40027a0 <QUEUE_IsEmpty+0x2c>
        return TRUE;
 4002798:	00800044 	movi	r2,1
 400279c:	00000106 	br	40027a4 <QUEUE_IsEmpty+0x30>
    return FALSE;
 40027a0:	0005883a 	mov	r2,zero
}
 40027a4:	e037883a 	mov	sp,fp
 40027a8:	df000017 	ldw	fp,0(sp)
 40027ac:	dec00104 	addi	sp,sp,4
 40027b0:	f800283a 	ret

040027b4 <QUEUE_IsFull>:

bool QUEUE_IsFull(QUEUE_STRUCT *pQueue){
 40027b4:	defffd04 	addi	sp,sp,-12
 40027b8:	dfc00215 	stw	ra,8(sp)
 40027bc:	df000115 	stw	fp,4(sp)
 40027c0:	df000104 	addi	fp,sp,4
 40027c4:	e13fff15 	stw	r4,-4(fp)
    if (((pQueue->front+1)%pQueue->num) == pQueue->rear)
 40027c8:	e0bfff17 	ldw	r2,-4(fp)
 40027cc:	10800117 	ldw	r2,4(r2)
 40027d0:	10c00044 	addi	r3,r2,1
 40027d4:	e0bfff17 	ldw	r2,-4(fp)
 40027d8:	10800017 	ldw	r2,0(r2)
 40027dc:	100b883a 	mov	r5,r2
 40027e0:	1809883a 	mov	r4,r3
 40027e4:	4002acc0 	call	4002acc <__umodsi3>
 40027e8:	1007883a 	mov	r3,r2
 40027ec:	e0bfff17 	ldw	r2,-4(fp)
 40027f0:	10800217 	ldw	r2,8(r2)
 40027f4:	1880021e 	bne	r3,r2,4002800 <QUEUE_IsFull+0x4c>
        return TRUE;
 40027f8:	00800044 	movi	r2,1
 40027fc:	00000106 	br	4002804 <QUEUE_IsFull+0x50>
    return FALSE;
 4002800:	0005883a 	mov	r2,zero
}
 4002804:	e037883a 	mov	sp,fp
 4002808:	dfc00117 	ldw	ra,4(sp)
 400280c:	df000017 	ldw	fp,0(sp)
 4002810:	dec00204 	addi	sp,sp,8
 4002814:	f800283a 	ret

04002818 <QUEUE_Push>:

bool QUEUE_Push(QUEUE_STRUCT *pQueue, alt_u32 data32){
 4002818:	defffc04 	addi	sp,sp,-16
 400281c:	dfc00315 	stw	ra,12(sp)
 4002820:	df000215 	stw	fp,8(sp)
 4002824:	df000204 	addi	fp,sp,8
 4002828:	e13ffe15 	stw	r4,-8(fp)
 400282c:	e17fff15 	stw	r5,-4(fp)
    if (QUEUE_IsFull(pQueue))
 4002830:	e13ffe17 	ldw	r4,-8(fp)
 4002834:	40027b40 	call	40027b4 <QUEUE_IsFull>
 4002838:	10000226 	beq	r2,zero,4002844 <QUEUE_Push+0x2c>
        return FALSE;
 400283c:	0005883a 	mov	r2,zero
 4002840:	00001506 	br	4002898 <QUEUE_Push+0x80>
    pQueue->data[pQueue->front] = data32;
 4002844:	e0bffe17 	ldw	r2,-8(fp)
 4002848:	10800117 	ldw	r2,4(r2)
 400284c:	e0fffe17 	ldw	r3,-8(fp)
 4002850:	108000c4 	addi	r2,r2,3
 4002854:	1085883a 	add	r2,r2,r2
 4002858:	1085883a 	add	r2,r2,r2
 400285c:	1885883a 	add	r2,r3,r2
 4002860:	e0ffff17 	ldw	r3,-4(fp)
 4002864:	10c00015 	stw	r3,0(r2)
    pQueue->front = (pQueue->front+1)%pQueue->num;        
 4002868:	e0bffe17 	ldw	r2,-8(fp)
 400286c:	10800117 	ldw	r2,4(r2)
 4002870:	10c00044 	addi	r3,r2,1
 4002874:	e0bffe17 	ldw	r2,-8(fp)
 4002878:	10800017 	ldw	r2,0(r2)
 400287c:	100b883a 	mov	r5,r2
 4002880:	1809883a 	mov	r4,r3
 4002884:	4002acc0 	call	4002acc <__umodsi3>
 4002888:	1007883a 	mov	r3,r2
 400288c:	e0bffe17 	ldw	r2,-8(fp)
 4002890:	10c00115 	stw	r3,4(r2)
    return TRUE;
 4002894:	00800044 	movi	r2,1
}
 4002898:	e037883a 	mov	sp,fp
 400289c:	dfc00117 	ldw	ra,4(sp)
 40028a0:	df000017 	ldw	fp,0(sp)
 40028a4:	dec00204 	addi	sp,sp,8
 40028a8:	f800283a 	ret

040028ac <QUEUE_Pop>:

alt_u32 QUEUE_Pop(QUEUE_STRUCT *pQueue){
 40028ac:	defffc04 	addi	sp,sp,-16
 40028b0:	dfc00315 	stw	ra,12(sp)
 40028b4:	df000215 	stw	fp,8(sp)
 40028b8:	df000204 	addi	fp,sp,8
 40028bc:	e13fff15 	stw	r4,-4(fp)
    alt_u32 data32;
    if (QUEUE_IsEmpty(pQueue))
 40028c0:	e13fff17 	ldw	r4,-4(fp)
 40028c4:	40027740 	call	4002774 <QUEUE_IsEmpty>
 40028c8:	10000226 	beq	r2,zero,40028d4 <QUEUE_Pop+0x28>
        return 0;
 40028cc:	0005883a 	mov	r2,zero
 40028d0:	00001506 	br	4002928 <QUEUE_Pop+0x7c>
    data32 = pQueue->data[pQueue->rear];
 40028d4:	e0bfff17 	ldw	r2,-4(fp)
 40028d8:	10800217 	ldw	r2,8(r2)
 40028dc:	e0ffff17 	ldw	r3,-4(fp)
 40028e0:	108000c4 	addi	r2,r2,3
 40028e4:	1085883a 	add	r2,r2,r2
 40028e8:	1085883a 	add	r2,r2,r2
 40028ec:	1885883a 	add	r2,r3,r2
 40028f0:	10800017 	ldw	r2,0(r2)
 40028f4:	e0bffe15 	stw	r2,-8(fp)
    pQueue->rear = (pQueue->rear+1)%pQueue->num;        
 40028f8:	e0bfff17 	ldw	r2,-4(fp)
 40028fc:	10800217 	ldw	r2,8(r2)
 4002900:	10c00044 	addi	r3,r2,1
 4002904:	e0bfff17 	ldw	r2,-4(fp)
 4002908:	10800017 	ldw	r2,0(r2)
 400290c:	100b883a 	mov	r5,r2
 4002910:	1809883a 	mov	r4,r3
 4002914:	4002acc0 	call	4002acc <__umodsi3>
 4002918:	1007883a 	mov	r3,r2
 400291c:	e0bfff17 	ldw	r2,-4(fp)
 4002920:	10c00215 	stw	r3,8(r2)
    return data32;
 4002924:	e0bffe17 	ldw	r2,-8(fp)
}
 4002928:	e037883a 	mov	sp,fp
 400292c:	dfc00117 	ldw	ra,4(sp)
 4002930:	df000017 	ldw	fp,0(sp)
 4002934:	dec00204 	addi	sp,sp,8
 4002938:	f800283a 	ret

0400293c <QUEUE_Empty>:

void QUEUE_Empty(QUEUE_STRUCT *pQueue){
 400293c:	defffe04 	addi	sp,sp,-8
 4002940:	df000115 	stw	fp,4(sp)
 4002944:	df000104 	addi	fp,sp,4
 4002948:	e13fff15 	stw	r4,-4(fp)
    pQueue->front = 0;
 400294c:	e0bfff17 	ldw	r2,-4(fp)
 4002950:	10000115 	stw	zero,4(r2)
    pQueue->rear = 0;
 4002954:	e0bfff17 	ldw	r2,-4(fp)
 4002958:	10000215 	stw	zero,8(r2)
}
 400295c:	0001883a 	nop
 4002960:	e037883a 	mov	sp,fp
 4002964:	df000017 	ldw	fp,0(sp)
 4002968:	dec00104 	addi	sp,sp,4
 400296c:	f800283a 	ret

04002970 <__divsi3>:
 4002970:	20001b16 	blt	r4,zero,40029e0 <__divsi3+0x70>
 4002974:	000f883a 	mov	r7,zero
 4002978:	28001616 	blt	r5,zero,40029d4 <__divsi3+0x64>
 400297c:	200d883a 	mov	r6,r4
 4002980:	29001a2e 	bgeu	r5,r4,40029ec <__divsi3+0x7c>
 4002984:	00800804 	movi	r2,32
 4002988:	00c00044 	movi	r3,1
 400298c:	00000106 	br	4002994 <__divsi3+0x24>
 4002990:	10000d26 	beq	r2,zero,40029c8 <__divsi3+0x58>
 4002994:	294b883a 	add	r5,r5,r5
 4002998:	10bfffc4 	addi	r2,r2,-1
 400299c:	18c7883a 	add	r3,r3,r3
 40029a0:	293ffb36 	bltu	r5,r4,4002990 <__alt_data_end+0xfc002990>
 40029a4:	0005883a 	mov	r2,zero
 40029a8:	18000726 	beq	r3,zero,40029c8 <__divsi3+0x58>
 40029ac:	0005883a 	mov	r2,zero
 40029b0:	31400236 	bltu	r6,r5,40029bc <__divsi3+0x4c>
 40029b4:	314dc83a 	sub	r6,r6,r5
 40029b8:	10c4b03a 	or	r2,r2,r3
 40029bc:	1806d07a 	srli	r3,r3,1
 40029c0:	280ad07a 	srli	r5,r5,1
 40029c4:	183ffa1e 	bne	r3,zero,40029b0 <__alt_data_end+0xfc0029b0>
 40029c8:	38000126 	beq	r7,zero,40029d0 <__divsi3+0x60>
 40029cc:	0085c83a 	sub	r2,zero,r2
 40029d0:	f800283a 	ret
 40029d4:	014bc83a 	sub	r5,zero,r5
 40029d8:	39c0005c 	xori	r7,r7,1
 40029dc:	003fe706 	br	400297c <__alt_data_end+0xfc00297c>
 40029e0:	0109c83a 	sub	r4,zero,r4
 40029e4:	01c00044 	movi	r7,1
 40029e8:	003fe306 	br	4002978 <__alt_data_end+0xfc002978>
 40029ec:	00c00044 	movi	r3,1
 40029f0:	003fee06 	br	40029ac <__alt_data_end+0xfc0029ac>

040029f4 <__modsi3>:
 40029f4:	20001716 	blt	r4,zero,4002a54 <__modsi3+0x60>
 40029f8:	000f883a 	mov	r7,zero
 40029fc:	2005883a 	mov	r2,r4
 4002a00:	28001216 	blt	r5,zero,4002a4c <__modsi3+0x58>
 4002a04:	2900162e 	bgeu	r5,r4,4002a60 <__modsi3+0x6c>
 4002a08:	01800804 	movi	r6,32
 4002a0c:	00c00044 	movi	r3,1
 4002a10:	00000106 	br	4002a18 <__modsi3+0x24>
 4002a14:	30000a26 	beq	r6,zero,4002a40 <__modsi3+0x4c>
 4002a18:	294b883a 	add	r5,r5,r5
 4002a1c:	31bfffc4 	addi	r6,r6,-1
 4002a20:	18c7883a 	add	r3,r3,r3
 4002a24:	293ffb36 	bltu	r5,r4,4002a14 <__alt_data_end+0xfc002a14>
 4002a28:	18000526 	beq	r3,zero,4002a40 <__modsi3+0x4c>
 4002a2c:	1806d07a 	srli	r3,r3,1
 4002a30:	11400136 	bltu	r2,r5,4002a38 <__modsi3+0x44>
 4002a34:	1145c83a 	sub	r2,r2,r5
 4002a38:	280ad07a 	srli	r5,r5,1
 4002a3c:	183ffb1e 	bne	r3,zero,4002a2c <__alt_data_end+0xfc002a2c>
 4002a40:	38000126 	beq	r7,zero,4002a48 <__modsi3+0x54>
 4002a44:	0085c83a 	sub	r2,zero,r2
 4002a48:	f800283a 	ret
 4002a4c:	014bc83a 	sub	r5,zero,r5
 4002a50:	003fec06 	br	4002a04 <__alt_data_end+0xfc002a04>
 4002a54:	0109c83a 	sub	r4,zero,r4
 4002a58:	01c00044 	movi	r7,1
 4002a5c:	003fe706 	br	40029fc <__alt_data_end+0xfc0029fc>
 4002a60:	00c00044 	movi	r3,1
 4002a64:	003ff106 	br	4002a2c <__alt_data_end+0xfc002a2c>

04002a68 <__udivsi3>:
 4002a68:	200d883a 	mov	r6,r4
 4002a6c:	2900152e 	bgeu	r5,r4,4002ac4 <__udivsi3+0x5c>
 4002a70:	28001416 	blt	r5,zero,4002ac4 <__udivsi3+0x5c>
 4002a74:	00800804 	movi	r2,32
 4002a78:	00c00044 	movi	r3,1
 4002a7c:	00000206 	br	4002a88 <__udivsi3+0x20>
 4002a80:	10000e26 	beq	r2,zero,4002abc <__udivsi3+0x54>
 4002a84:	28000516 	blt	r5,zero,4002a9c <__udivsi3+0x34>
 4002a88:	294b883a 	add	r5,r5,r5
 4002a8c:	10bfffc4 	addi	r2,r2,-1
 4002a90:	18c7883a 	add	r3,r3,r3
 4002a94:	293ffa36 	bltu	r5,r4,4002a80 <__alt_data_end+0xfc002a80>
 4002a98:	18000826 	beq	r3,zero,4002abc <__udivsi3+0x54>
 4002a9c:	0005883a 	mov	r2,zero
 4002aa0:	31400236 	bltu	r6,r5,4002aac <__udivsi3+0x44>
 4002aa4:	314dc83a 	sub	r6,r6,r5
 4002aa8:	10c4b03a 	or	r2,r2,r3
 4002aac:	1806d07a 	srli	r3,r3,1
 4002ab0:	280ad07a 	srli	r5,r5,1
 4002ab4:	183ffa1e 	bne	r3,zero,4002aa0 <__alt_data_end+0xfc002aa0>
 4002ab8:	f800283a 	ret
 4002abc:	0005883a 	mov	r2,zero
 4002ac0:	f800283a 	ret
 4002ac4:	00c00044 	movi	r3,1
 4002ac8:	003ff406 	br	4002a9c <__alt_data_end+0xfc002a9c>

04002acc <__umodsi3>:
 4002acc:	2005883a 	mov	r2,r4
 4002ad0:	2900122e 	bgeu	r5,r4,4002b1c <__umodsi3+0x50>
 4002ad4:	28001116 	blt	r5,zero,4002b1c <__umodsi3+0x50>
 4002ad8:	01800804 	movi	r6,32
 4002adc:	00c00044 	movi	r3,1
 4002ae0:	00000206 	br	4002aec <__umodsi3+0x20>
 4002ae4:	30000c26 	beq	r6,zero,4002b18 <__umodsi3+0x4c>
 4002ae8:	28000516 	blt	r5,zero,4002b00 <__umodsi3+0x34>
 4002aec:	294b883a 	add	r5,r5,r5
 4002af0:	31bfffc4 	addi	r6,r6,-1
 4002af4:	18c7883a 	add	r3,r3,r3
 4002af8:	293ffa36 	bltu	r5,r4,4002ae4 <__alt_data_end+0xfc002ae4>
 4002afc:	18000626 	beq	r3,zero,4002b18 <__umodsi3+0x4c>
 4002b00:	1806d07a 	srli	r3,r3,1
 4002b04:	11400136 	bltu	r2,r5,4002b0c <__umodsi3+0x40>
 4002b08:	1145c83a 	sub	r2,r2,r5
 4002b0c:	280ad07a 	srli	r5,r5,1
 4002b10:	183ffb1e 	bne	r3,zero,4002b00 <__alt_data_end+0xfc002b00>
 4002b14:	f800283a 	ret
 4002b18:	f800283a 	ret
 4002b1c:	00c00044 	movi	r3,1
 4002b20:	003ff706 	br	4002b00 <__alt_data_end+0xfc002b00>

04002b24 <_fopen_r>:
 4002b24:	defffa04 	addi	sp,sp,-24
 4002b28:	3005883a 	mov	r2,r6
 4002b2c:	dcc00415 	stw	r19,16(sp)
 4002b30:	d80d883a 	mov	r6,sp
 4002b34:	2827883a 	mov	r19,r5
 4002b38:	100b883a 	mov	r5,r2
 4002b3c:	dc800315 	stw	r18,12(sp)
 4002b40:	dfc00515 	stw	ra,20(sp)
 4002b44:	dc400215 	stw	r17,8(sp)
 4002b48:	dc000115 	stw	r16,4(sp)
 4002b4c:	2025883a 	mov	r18,r4
 4002b50:	40088240 	call	4008824 <__sflags>
 4002b54:	10002726 	beq	r2,zero,4002bf4 <_fopen_r+0xd0>
 4002b58:	9009883a 	mov	r4,r18
 4002b5c:	1023883a 	mov	r17,r2
 4002b60:	40086a40 	call	40086a4 <__sfp>
 4002b64:	1021883a 	mov	r16,r2
 4002b68:	10002226 	beq	r2,zero,4002bf4 <_fopen_r+0xd0>
 4002b6c:	d9800017 	ldw	r6,0(sp)
 4002b70:	01c06d84 	movi	r7,438
 4002b74:	980b883a 	mov	r5,r19
 4002b78:	9009883a 	mov	r4,r18
 4002b7c:	4003e1c0 	call	4003e1c <_open_r>
 4002b80:	10001916 	blt	r2,zero,4002be8 <_fopen_r+0xc4>
 4002b84:	8080038d 	sth	r2,14(r16)
 4002b88:	00810034 	movhi	r2,1024
 4002b8c:	1090aa04 	addi	r2,r2,17064
 4002b90:	80800815 	stw	r2,32(r16)
 4002b94:	00810034 	movhi	r2,1024
 4002b98:	1090c104 	addi	r2,r2,17156
 4002b9c:	80800915 	stw	r2,36(r16)
 4002ba0:	00810034 	movhi	r2,1024
 4002ba4:	1090e004 	addi	r2,r2,17280
 4002ba8:	80800a15 	stw	r2,40(r16)
 4002bac:	00810034 	movhi	r2,1024
 4002bb0:	1090f704 	addi	r2,r2,17372
 4002bb4:	8440030d 	sth	r17,12(r16)
 4002bb8:	84000715 	stw	r16,28(r16)
 4002bbc:	80800b15 	stw	r2,44(r16)
 4002bc0:	8c40400c 	andi	r17,r17,256
 4002bc4:	88000d1e 	bne	r17,zero,4002bfc <_fopen_r+0xd8>
 4002bc8:	8005883a 	mov	r2,r16
 4002bcc:	dfc00517 	ldw	ra,20(sp)
 4002bd0:	dcc00417 	ldw	r19,16(sp)
 4002bd4:	dc800317 	ldw	r18,12(sp)
 4002bd8:	dc400217 	ldw	r17,8(sp)
 4002bdc:	dc000117 	ldw	r16,4(sp)
 4002be0:	dec00604 	addi	sp,sp,24
 4002be4:	f800283a 	ret
 4002be8:	40087e40 	call	40087e4 <__sfp_lock_acquire>
 4002bec:	8000030d 	sth	zero,12(r16)
 4002bf0:	40087e80 	call	40087e8 <__sfp_lock_release>
 4002bf4:	0005883a 	mov	r2,zero
 4002bf8:	003ff406 	br	4002bcc <__alt_data_end+0xfc002bcc>
 4002bfc:	01c00084 	movi	r7,2
 4002c00:	000d883a 	mov	r6,zero
 4002c04:	800b883a 	mov	r5,r16
 4002c08:	9009883a 	mov	r4,r18
 4002c0c:	4002c300 	call	4002c30 <_fseek_r>
 4002c10:	8005883a 	mov	r2,r16
 4002c14:	003fed06 	br	4002bcc <__alt_data_end+0xfc002bcc>

04002c18 <fopen>:
 4002c18:	00810074 	movhi	r2,1025
 4002c1c:	1097ca04 	addi	r2,r2,24360
 4002c20:	280d883a 	mov	r6,r5
 4002c24:	200b883a 	mov	r5,r4
 4002c28:	11000017 	ldw	r4,0(r2)
 4002c2c:	4002b241 	jmpi	4002b24 <_fopen_r>

04002c30 <_fseek_r>:
 4002c30:	4002c501 	jmpi	4002c50 <_fseeko_r>

04002c34 <fseek>:
 4002c34:	00810074 	movhi	r2,1025
 4002c38:	1097ca04 	addi	r2,r2,24360
 4002c3c:	300f883a 	mov	r7,r6
 4002c40:	280d883a 	mov	r6,r5
 4002c44:	200b883a 	mov	r5,r4
 4002c48:	11000017 	ldw	r4,0(r2)
 4002c4c:	4002c501 	jmpi	4002c50 <_fseeko_r>

04002c50 <_fseeko_r>:
 4002c50:	deffe804 	addi	sp,sp,-96
 4002c54:	dd401415 	stw	r21,80(sp)
 4002c58:	dc801115 	stw	r18,68(sp)
 4002c5c:	dc401015 	stw	r17,64(sp)
 4002c60:	dc000f15 	stw	r16,60(sp)
 4002c64:	dfc01715 	stw	ra,92(sp)
 4002c68:	ddc01615 	stw	r23,88(sp)
 4002c6c:	dd801515 	stw	r22,84(sp)
 4002c70:	dd001315 	stw	r20,76(sp)
 4002c74:	dcc01215 	stw	r19,72(sp)
 4002c78:	2023883a 	mov	r17,r4
 4002c7c:	2821883a 	mov	r16,r5
 4002c80:	302b883a 	mov	r21,r6
 4002c84:	3825883a 	mov	r18,r7
 4002c88:	20000226 	beq	r4,zero,4002c94 <_fseeko_r+0x44>
 4002c8c:	20800e17 	ldw	r2,56(r4)
 4002c90:	10005a26 	beq	r2,zero,4002dfc <_fseeko_r+0x1ac>
 4002c94:	8080030b 	ldhu	r2,12(r16)
 4002c98:	00c04204 	movi	r3,264
 4002c9c:	1080420c 	andi	r2,r2,264
 4002ca0:	10c05b26 	beq	r2,r3,4002e10 <_fseeko_r+0x1c0>
 4002ca4:	85000a17 	ldw	r20,40(r16)
 4002ca8:	a000f626 	beq	r20,zero,4003084 <_fseeko_r+0x434>
 4002cac:	00800044 	movi	r2,1
 4002cb0:	90803e26 	beq	r18,r2,4002dac <_fseeko_r+0x15c>
 4002cb4:	00800084 	movi	r2,2
 4002cb8:	90801026 	beq	r18,r2,4002cfc <_fseeko_r+0xac>
 4002cbc:	90000f26 	beq	r18,zero,4002cfc <_fseeko_r+0xac>
 4002cc0:	00800584 	movi	r2,22
 4002cc4:	88800015 	stw	r2,0(r17)
 4002cc8:	04ffffc4 	movi	r19,-1
 4002ccc:	9805883a 	mov	r2,r19
 4002cd0:	dfc01717 	ldw	ra,92(sp)
 4002cd4:	ddc01617 	ldw	r23,88(sp)
 4002cd8:	dd801517 	ldw	r22,84(sp)
 4002cdc:	dd401417 	ldw	r21,80(sp)
 4002ce0:	dd001317 	ldw	r20,76(sp)
 4002ce4:	dcc01217 	ldw	r19,72(sp)
 4002ce8:	dc801117 	ldw	r18,68(sp)
 4002cec:	dc401017 	ldw	r17,64(sp)
 4002cf0:	dc000f17 	ldw	r16,60(sp)
 4002cf4:	dec01804 	addi	sp,sp,96
 4002cf8:	f800283a 	ret
 4002cfc:	80800417 	ldw	r2,16(r16)
 4002d00:	002f883a 	mov	r23,zero
 4002d04:	0027883a 	mov	r19,zero
 4002d08:	1000cb26 	beq	r2,zero,4003038 <_fseeko_r+0x3e8>
 4002d0c:	8080030b 	ldhu	r2,12(r16)
 4002d10:	10c2068c 	andi	r3,r2,2074
 4002d14:	1800071e 	bne	r3,zero,4002d34 <_fseeko_r+0xe4>
 4002d18:	10c1000c 	andi	r3,r2,1024
 4002d1c:	1800451e 	bne	r3,zero,4002e34 <_fseeko_r+0x1e4>
 4002d20:	00c10034 	movhi	r3,1024
 4002d24:	18d0e004 	addi	r3,r3,17280
 4002d28:	a0c0b726 	beq	r20,r3,4003008 <_fseeko_r+0x3b8>
 4002d2c:	10820014 	ori	r2,r2,2048
 4002d30:	8080030d 	sth	r2,12(r16)
 4002d34:	800b883a 	mov	r5,r16
 4002d38:	8809883a 	mov	r4,r17
 4002d3c:	40083f80 	call	40083f8 <_fflush_r>
 4002d40:	1027883a 	mov	r19,r2
 4002d44:	103fe01e 	bne	r2,zero,4002cc8 <__alt_data_end+0xfc002cc8>
 4002d48:	81400717 	ldw	r5,28(r16)
 4002d4c:	900f883a 	mov	r7,r18
 4002d50:	a80d883a 	mov	r6,r21
 4002d54:	8809883a 	mov	r4,r17
 4002d58:	a03ee83a 	callr	r20
 4002d5c:	00ffffc4 	movi	r3,-1
 4002d60:	10ffd926 	beq	r2,r3,4002cc8 <__alt_data_end+0xfc002cc8>
 4002d64:	81400c17 	ldw	r5,48(r16)
 4002d68:	28000526 	beq	r5,zero,4002d80 <_fseeko_r+0x130>
 4002d6c:	80801004 	addi	r2,r16,64
 4002d70:	28800226 	beq	r5,r2,4002d7c <_fseeko_r+0x12c>
 4002d74:	8809883a 	mov	r4,r17
 4002d78:	40089f40 	call	40089f4 <_free_r>
 4002d7c:	80000c15 	stw	zero,48(r16)
 4002d80:	8080030b 	ldhu	r2,12(r16)
 4002d84:	80c00417 	ldw	r3,16(r16)
 4002d88:	80000115 	stw	zero,4(r16)
 4002d8c:	10bdf7cc 	andi	r2,r2,63455
 4002d90:	80c00015 	stw	r3,0(r16)
 4002d94:	8080030d 	sth	r2,12(r16)
 4002d98:	01800204 	movi	r6,8
 4002d9c:	000b883a 	mov	r5,zero
 4002da0:	81001704 	addi	r4,r16,92
 4002da4:	4003cf40 	call	4003cf4 <memset>
 4002da8:	003fc806 	br	4002ccc <__alt_data_end+0xfc002ccc>
 4002dac:	800b883a 	mov	r5,r16
 4002db0:	8809883a 	mov	r4,r17
 4002db4:	40083f80 	call	40083f8 <_fflush_r>
 4002db8:	8080030b 	ldhu	r2,12(r16)
 4002dbc:	10c4000c 	andi	r3,r2,4096
 4002dc0:	18008726 	beq	r3,zero,4002fe0 <_fseeko_r+0x390>
 4002dc4:	84c01417 	ldw	r19,80(r16)
 4002dc8:	10c0010c 	andi	r3,r2,4
 4002dcc:	1800431e 	bne	r3,zero,4002edc <_fseeko_r+0x28c>
 4002dd0:	1080020c 	andi	r2,r2,8
 4002dd4:	10008026 	beq	r2,zero,4002fd8 <_fseeko_r+0x388>
 4002dd8:	80c00017 	ldw	r3,0(r16)
 4002ddc:	80800417 	ldw	r2,16(r16)
 4002de0:	18000226 	beq	r3,zero,4002dec <_fseeko_r+0x19c>
 4002de4:	1887c83a 	sub	r3,r3,r2
 4002de8:	98e7883a 	add	r19,r19,r3
 4002dec:	aceb883a 	add	r21,r21,r19
 4002df0:	05c00044 	movi	r23,1
 4002df4:	0025883a 	mov	r18,zero
 4002df8:	003fc306 	br	4002d08 <__alt_data_end+0xfc002d08>
 4002dfc:	40087d40 	call	40087d4 <__sinit>
 4002e00:	8080030b 	ldhu	r2,12(r16)
 4002e04:	00c04204 	movi	r3,264
 4002e08:	1080420c 	andi	r2,r2,264
 4002e0c:	10ffa51e 	bne	r2,r3,4002ca4 <__alt_data_end+0xfc002ca4>
 4002e10:	800b883a 	mov	r5,r16
 4002e14:	8809883a 	mov	r4,r17
 4002e18:	40083f80 	call	40083f8 <_fflush_r>
 4002e1c:	003fa106 	br	4002ca4 <__alt_data_end+0xfc002ca4>
 4002e20:	8080030b 	ldhu	r2,12(r16)
 4002e24:	00c10004 	movi	r3,1024
 4002e28:	80c01315 	stw	r3,76(r16)
 4002e2c:	10c4b03a 	or	r2,r2,r3
 4002e30:	8080030d 	sth	r2,12(r16)
 4002e34:	9000311e 	bne	r18,zero,4002efc <_fseeko_r+0x2ac>
 4002e38:	a82d883a 	mov	r22,r21
 4002e3c:	b800371e 	bne	r23,zero,4002f1c <_fseeko_r+0x2cc>
 4002e40:	8080030b 	ldhu	r2,12(r16)
 4002e44:	1084000c 	andi	r2,r2,4096
 4002e48:	10007f26 	beq	r2,zero,4003048 <_fseeko_r+0x3f8>
 4002e4c:	80801417 	ldw	r2,80(r16)
 4002e50:	81800117 	ldw	r6,4(r16)
 4002e54:	81400c17 	ldw	r5,48(r16)
 4002e58:	11a7c83a 	sub	r19,r2,r6
 4002e5c:	28008226 	beq	r5,zero,4003068 <_fseeko_r+0x418>
 4002e60:	81c00f17 	ldw	r7,60(r16)
 4002e64:	99e7c83a 	sub	r19,r19,r7
 4002e68:	81000e17 	ldw	r4,56(r16)
 4002e6c:	80800417 	ldw	r2,16(r16)
 4002e70:	99a7883a 	add	r19,r19,r6
 4002e74:	2087c83a 	sub	r3,r4,r2
 4002e78:	98e7c83a 	sub	r19,r19,r3
 4002e7c:	38c7883a 	add	r3,r7,r3
 4002e80:	b4c02b16 	blt	r22,r19,4002f30 <_fseeko_r+0x2e0>
 4002e84:	98c9883a 	add	r4,r19,r3
 4002e88:	b100292e 	bgeu	r22,r4,4002f30 <_fseeko_r+0x2e0>
 4002e8c:	b4e7c83a 	sub	r19,r22,r19
 4002e90:	14c5883a 	add	r2,r2,r19
 4002e94:	1ce7c83a 	sub	r19,r3,r19
 4002e98:	80800015 	stw	r2,0(r16)
 4002e9c:	84c00115 	stw	r19,4(r16)
 4002ea0:	28000526 	beq	r5,zero,4002eb8 <_fseeko_r+0x268>
 4002ea4:	80801004 	addi	r2,r16,64
 4002ea8:	28800226 	beq	r5,r2,4002eb4 <_fseeko_r+0x264>
 4002eac:	8809883a 	mov	r4,r17
 4002eb0:	40089f40 	call	40089f4 <_free_r>
 4002eb4:	80000c15 	stw	zero,48(r16)
 4002eb8:	8080030b 	ldhu	r2,12(r16)
 4002ebc:	01800204 	movi	r6,8
 4002ec0:	000b883a 	mov	r5,zero
 4002ec4:	10bff7cc 	andi	r2,r2,65503
 4002ec8:	8080030d 	sth	r2,12(r16)
 4002ecc:	81001704 	addi	r4,r16,92
 4002ed0:	4003cf40 	call	4003cf4 <memset>
 4002ed4:	0027883a 	mov	r19,zero
 4002ed8:	003f7c06 	br	4002ccc <__alt_data_end+0xfc002ccc>
 4002edc:	80c00117 	ldw	r3,4(r16)
 4002ee0:	80800c17 	ldw	r2,48(r16)
 4002ee4:	98e7c83a 	sub	r19,r19,r3
 4002ee8:	10003b26 	beq	r2,zero,4002fd8 <_fseeko_r+0x388>
 4002eec:	80c00f17 	ldw	r3,60(r16)
 4002ef0:	80800417 	ldw	r2,16(r16)
 4002ef4:	98e7c83a 	sub	r19,r19,r3
 4002ef8:	003fbc06 	br	4002dec <__alt_data_end+0xfc002dec>
 4002efc:	8140038f 	ldh	r5,14(r16)
 4002f00:	d80d883a 	mov	r6,sp
 4002f04:	8809883a 	mov	r4,r17
 4002f08:	40030b00 	call	40030b0 <_fstat_r>
 4002f0c:	103f891e 	bne	r2,zero,4002d34 <__alt_data_end+0xfc002d34>
 4002f10:	dd800417 	ldw	r22,16(sp)
 4002f14:	adad883a 	add	r22,r21,r22
 4002f18:	b83fc926 	beq	r23,zero,4002e40 <__alt_data_end+0xfc002e40>
 4002f1c:	81400c17 	ldw	r5,48(r16)
 4002f20:	81800117 	ldw	r6,4(r16)
 4002f24:	28005026 	beq	r5,zero,4003068 <_fseeko_r+0x418>
 4002f28:	81c00f17 	ldw	r7,60(r16)
 4002f2c:	003fce06 	br	4002e68 <__alt_data_end+0xfc002e68>
 4002f30:	84c01317 	ldw	r19,76(r16)
 4002f34:	81400717 	ldw	r5,28(r16)
 4002f38:	000f883a 	mov	r7,zero
 4002f3c:	04e7c83a 	sub	r19,zero,r19
 4002f40:	9da6703a 	and	r19,r19,r22
 4002f44:	980d883a 	mov	r6,r19
 4002f48:	8809883a 	mov	r4,r17
 4002f4c:	a03ee83a 	callr	r20
 4002f50:	00ffffc4 	movi	r3,-1
 4002f54:	10ff7726 	beq	r2,r3,4002d34 <__alt_data_end+0xfc002d34>
 4002f58:	80800417 	ldw	r2,16(r16)
 4002f5c:	81400c17 	ldw	r5,48(r16)
 4002f60:	80000115 	stw	zero,4(r16)
 4002f64:	80800015 	stw	r2,0(r16)
 4002f68:	28000526 	beq	r5,zero,4002f80 <_fseeko_r+0x330>
 4002f6c:	80801004 	addi	r2,r16,64
 4002f70:	28800226 	beq	r5,r2,4002f7c <_fseeko_r+0x32c>
 4002f74:	8809883a 	mov	r4,r17
 4002f78:	40089f40 	call	40089f4 <_free_r>
 4002f7c:	80000c15 	stw	zero,48(r16)
 4002f80:	8080030b 	ldhu	r2,12(r16)
 4002f84:	b4e7c83a 	sub	r19,r22,r19
 4002f88:	10bff7cc 	andi	r2,r2,65503
 4002f8c:	8080030d 	sth	r2,12(r16)
 4002f90:	98000b26 	beq	r19,zero,4002fc0 <_fseeko_r+0x370>
 4002f94:	800b883a 	mov	r5,r16
 4002f98:	8809883a 	mov	r4,r17
 4002f9c:	4003ff80 	call	4003ff8 <__srefill_r>
 4002fa0:	103f641e 	bne	r2,zero,4002d34 <__alt_data_end+0xfc002d34>
 4002fa4:	80800117 	ldw	r2,4(r16)
 4002fa8:	14ff6236 	bltu	r2,r19,4002d34 <__alt_data_end+0xfc002d34>
 4002fac:	80c00017 	ldw	r3,0(r16)
 4002fb0:	14c5c83a 	sub	r2,r2,r19
 4002fb4:	80800115 	stw	r2,4(r16)
 4002fb8:	1ce7883a 	add	r19,r3,r19
 4002fbc:	84c00015 	stw	r19,0(r16)
 4002fc0:	01800204 	movi	r6,8
 4002fc4:	000b883a 	mov	r5,zero
 4002fc8:	81001704 	addi	r4,r16,92
 4002fcc:	4003cf40 	call	4003cf4 <memset>
 4002fd0:	0027883a 	mov	r19,zero
 4002fd4:	003f3d06 	br	4002ccc <__alt_data_end+0xfc002ccc>
 4002fd8:	80800417 	ldw	r2,16(r16)
 4002fdc:	003f8306 	br	4002dec <__alt_data_end+0xfc002dec>
 4002fe0:	81400717 	ldw	r5,28(r16)
 4002fe4:	900f883a 	mov	r7,r18
 4002fe8:	000d883a 	mov	r6,zero
 4002fec:	8809883a 	mov	r4,r17
 4002ff0:	a03ee83a 	callr	r20
 4002ff4:	1027883a 	mov	r19,r2
 4002ff8:	00bfffc4 	movi	r2,-1
 4002ffc:	98bf3226 	beq	r19,r2,4002cc8 <__alt_data_end+0xfc002cc8>
 4003000:	8080030b 	ldhu	r2,12(r16)
 4003004:	003f7006 	br	4002dc8 <__alt_data_end+0xfc002dc8>
 4003008:	8140038f 	ldh	r5,14(r16)
 400300c:	283f4716 	blt	r5,zero,4002d2c <__alt_data_end+0xfc002d2c>
 4003010:	d80d883a 	mov	r6,sp
 4003014:	8809883a 	mov	r4,r17
 4003018:	40030b00 	call	40030b0 <_fstat_r>
 400301c:	1000041e 	bne	r2,zero,4003030 <_fseeko_r+0x3e0>
 4003020:	d8800117 	ldw	r2,4(sp)
 4003024:	00e00014 	movui	r3,32768
 4003028:	10bc000c 	andi	r2,r2,61440
 400302c:	10ff7c26 	beq	r2,r3,4002e20 <__alt_data_end+0xfc002e20>
 4003030:	8080030b 	ldhu	r2,12(r16)
 4003034:	003f3d06 	br	4002d2c <__alt_data_end+0xfc002d2c>
 4003038:	800b883a 	mov	r5,r16
 400303c:	8809883a 	mov	r4,r17
 4003040:	40033040 	call	4003304 <__smakebuf_r>
 4003044:	003f3106 	br	4002d0c <__alt_data_end+0xfc002d0c>
 4003048:	81400717 	ldw	r5,28(r16)
 400304c:	01c00044 	movi	r7,1
 4003050:	000d883a 	mov	r6,zero
 4003054:	8809883a 	mov	r4,r17
 4003058:	a03ee83a 	callr	r20
 400305c:	00ffffc4 	movi	r3,-1
 4003060:	10ff7b1e 	bne	r2,r3,4002e50 <__alt_data_end+0xfc002e50>
 4003064:	003f3306 	br	4002d34 <__alt_data_end+0xfc002d34>
 4003068:	80c00017 	ldw	r3,0(r16)
 400306c:	80800417 	ldw	r2,16(r16)
 4003070:	000b883a 	mov	r5,zero
 4003074:	1887c83a 	sub	r3,r3,r2
 4003078:	98e7c83a 	sub	r19,r19,r3
 400307c:	30c7883a 	add	r3,r6,r3
 4003080:	003f7f06 	br	4002e80 <__alt_data_end+0xfc002e80>
 4003084:	00800744 	movi	r2,29
 4003088:	88800015 	stw	r2,0(r17)
 400308c:	04ffffc4 	movi	r19,-1
 4003090:	003f0e06 	br	4002ccc <__alt_data_end+0xfc002ccc>

04003094 <fseeko>:
 4003094:	00810074 	movhi	r2,1025
 4003098:	1097ca04 	addi	r2,r2,24360
 400309c:	300f883a 	mov	r7,r6
 40030a0:	280d883a 	mov	r6,r5
 40030a4:	200b883a 	mov	r5,r4
 40030a8:	11000017 	ldw	r4,0(r2)
 40030ac:	4002c501 	jmpi	4002c50 <_fseeko_r>

040030b0 <_fstat_r>:
 40030b0:	defffd04 	addi	sp,sp,-12
 40030b4:	2805883a 	mov	r2,r5
 40030b8:	dc000015 	stw	r16,0(sp)
 40030bc:	040100b4 	movhi	r16,1026
 40030c0:	dc400115 	stw	r17,4(sp)
 40030c4:	8420b204 	addi	r16,r16,-32056
 40030c8:	2023883a 	mov	r17,r4
 40030cc:	300b883a 	mov	r5,r6
 40030d0:	1009883a 	mov	r4,r2
 40030d4:	dfc00215 	stw	ra,8(sp)
 40030d8:	80000015 	stw	zero,0(r16)
 40030dc:	40102180 	call	4010218 <fstat>
 40030e0:	00ffffc4 	movi	r3,-1
 40030e4:	10c00526 	beq	r2,r3,40030fc <_fstat_r+0x4c>
 40030e8:	dfc00217 	ldw	ra,8(sp)
 40030ec:	dc400117 	ldw	r17,4(sp)
 40030f0:	dc000017 	ldw	r16,0(sp)
 40030f4:	dec00304 	addi	sp,sp,12
 40030f8:	f800283a 	ret
 40030fc:	80c00017 	ldw	r3,0(r16)
 4003100:	183ff926 	beq	r3,zero,40030e8 <__alt_data_end+0xfc0030e8>
 4003104:	88c00015 	stw	r3,0(r17)
 4003108:	003ff706 	br	40030e8 <__alt_data_end+0xfc0030e8>

0400310c <_fwrite_r>:
 400310c:	defff504 	addi	sp,sp,-44
 4003110:	dc800815 	stw	r18,32(sp)
 4003114:	39a5383a 	mul	r18,r7,r6
 4003118:	d8800304 	addi	r2,sp,12
 400311c:	d8800015 	stw	r2,0(sp)
 4003120:	00800044 	movi	r2,1
 4003124:	dcc00915 	stw	r19,36(sp)
 4003128:	dc400715 	stw	r17,28(sp)
 400312c:	dc000615 	stw	r16,24(sp)
 4003130:	d9400315 	stw	r5,12(sp)
 4003134:	dfc00a15 	stw	ra,40(sp)
 4003138:	dc800415 	stw	r18,16(sp)
 400313c:	dc800215 	stw	r18,8(sp)
 4003140:	d8800115 	stw	r2,4(sp)
 4003144:	3027883a 	mov	r19,r6
 4003148:	3821883a 	mov	r16,r7
 400314c:	2023883a 	mov	r17,r4
 4003150:	d9400b17 	ldw	r5,44(sp)
 4003154:	20000226 	beq	r4,zero,4003160 <_fwrite_r+0x54>
 4003158:	20800e17 	ldw	r2,56(r4)
 400315c:	10001a26 	beq	r2,zero,40031c8 <_fwrite_r+0xbc>
 4003160:	2880030b 	ldhu	r2,12(r5)
 4003164:	10c8000c 	andi	r3,r2,8192
 4003168:	1800061e 	bne	r3,zero,4003184 <_fwrite_r+0x78>
 400316c:	29001917 	ldw	r4,100(r5)
 4003170:	00f7ffc4 	movi	r3,-8193
 4003174:	10880014 	ori	r2,r2,8192
 4003178:	20c6703a 	and	r3,r4,r3
 400317c:	2880030d 	sth	r2,12(r5)
 4003180:	28c01915 	stw	r3,100(r5)
 4003184:	d80d883a 	mov	r6,sp
 4003188:	8809883a 	mov	r4,r17
 400318c:	4008d040 	call	4008d04 <__sfvwrite_r>
 4003190:	10000b26 	beq	r2,zero,40031c0 <_fwrite_r+0xb4>
 4003194:	d9000217 	ldw	r4,8(sp)
 4003198:	980b883a 	mov	r5,r19
 400319c:	9109c83a 	sub	r4,r18,r4
 40031a0:	4002a680 	call	4002a68 <__udivsi3>
 40031a4:	dfc00a17 	ldw	ra,40(sp)
 40031a8:	dcc00917 	ldw	r19,36(sp)
 40031ac:	dc800817 	ldw	r18,32(sp)
 40031b0:	dc400717 	ldw	r17,28(sp)
 40031b4:	dc000617 	ldw	r16,24(sp)
 40031b8:	dec00b04 	addi	sp,sp,44
 40031bc:	f800283a 	ret
 40031c0:	8005883a 	mov	r2,r16
 40031c4:	003ff706 	br	40031a4 <__alt_data_end+0xfc0031a4>
 40031c8:	d9400515 	stw	r5,20(sp)
 40031cc:	40087d40 	call	40087d4 <__sinit>
 40031d0:	d9400517 	ldw	r5,20(sp)
 40031d4:	003fe206 	br	4003160 <__alt_data_end+0xfc003160>

040031d8 <fwrite>:
 40031d8:	defffe04 	addi	sp,sp,-8
 40031dc:	00810074 	movhi	r2,1025
 40031e0:	d9c00015 	stw	r7,0(sp)
 40031e4:	1097ca04 	addi	r2,r2,24360
 40031e8:	300f883a 	mov	r7,r6
 40031ec:	280d883a 	mov	r6,r5
 40031f0:	200b883a 	mov	r5,r4
 40031f4:	11000017 	ldw	r4,0(r2)
 40031f8:	dfc00115 	stw	ra,4(sp)
 40031fc:	400310c0 	call	400310c <_fwrite_r>
 4003200:	dfc00117 	ldw	ra,4(sp)
 4003204:	dec00204 	addi	sp,sp,8
 4003208:	f800283a 	ret

0400320c <_getc_r>:
 400320c:	defffd04 	addi	sp,sp,-12
 4003210:	dc000115 	stw	r16,4(sp)
 4003214:	dfc00215 	stw	ra,8(sp)
 4003218:	2021883a 	mov	r16,r4
 400321c:	20000226 	beq	r4,zero,4003228 <_getc_r+0x1c>
 4003220:	20800e17 	ldw	r2,56(r4)
 4003224:	10000c26 	beq	r2,zero,4003258 <_getc_r+0x4c>
 4003228:	28800117 	ldw	r2,4(r5)
 400322c:	10bfffc4 	addi	r2,r2,-1
 4003230:	28800115 	stw	r2,4(r5)
 4003234:	10000c16 	blt	r2,zero,4003268 <_getc_r+0x5c>
 4003238:	28800017 	ldw	r2,0(r5)
 400323c:	10c00044 	addi	r3,r2,1
 4003240:	28c00015 	stw	r3,0(r5)
 4003244:	10800003 	ldbu	r2,0(r2)
 4003248:	dfc00217 	ldw	ra,8(sp)
 400324c:	dc000117 	ldw	r16,4(sp)
 4003250:	dec00304 	addi	sp,sp,12
 4003254:	f800283a 	ret
 4003258:	d9400015 	stw	r5,0(sp)
 400325c:	40087d40 	call	40087d4 <__sinit>
 4003260:	d9400017 	ldw	r5,0(sp)
 4003264:	003ff006 	br	4003228 <__alt_data_end+0xfc003228>
 4003268:	8009883a 	mov	r4,r16
 400326c:	dfc00217 	ldw	ra,8(sp)
 4003270:	dc000117 	ldw	r16,4(sp)
 4003274:	dec00304 	addi	sp,sp,12
 4003278:	40041cc1 	jmpi	40041cc <__srget_r>

0400327c <getc>:
 400327c:	00810074 	movhi	r2,1025
 4003280:	defffd04 	addi	sp,sp,-12
 4003284:	1097ca04 	addi	r2,r2,24360
 4003288:	dc400115 	stw	r17,4(sp)
 400328c:	14400017 	ldw	r17,0(r2)
 4003290:	dc000015 	stw	r16,0(sp)
 4003294:	dfc00215 	stw	ra,8(sp)
 4003298:	2021883a 	mov	r16,r4
 400329c:	88000226 	beq	r17,zero,40032a8 <getc+0x2c>
 40032a0:	88800e17 	ldw	r2,56(r17)
 40032a4:	10000d26 	beq	r2,zero,40032dc <getc+0x60>
 40032a8:	80800117 	ldw	r2,4(r16)
 40032ac:	10bfffc4 	addi	r2,r2,-1
 40032b0:	80800115 	stw	r2,4(r16)
 40032b4:	10000c16 	blt	r2,zero,40032e8 <getc+0x6c>
 40032b8:	80800017 	ldw	r2,0(r16)
 40032bc:	10c00044 	addi	r3,r2,1
 40032c0:	80c00015 	stw	r3,0(r16)
 40032c4:	10800003 	ldbu	r2,0(r2)
 40032c8:	dfc00217 	ldw	ra,8(sp)
 40032cc:	dc400117 	ldw	r17,4(sp)
 40032d0:	dc000017 	ldw	r16,0(sp)
 40032d4:	dec00304 	addi	sp,sp,12
 40032d8:	f800283a 	ret
 40032dc:	8809883a 	mov	r4,r17
 40032e0:	40087d40 	call	40087d4 <__sinit>
 40032e4:	003ff006 	br	40032a8 <__alt_data_end+0xfc0032a8>
 40032e8:	800b883a 	mov	r5,r16
 40032ec:	8809883a 	mov	r4,r17
 40032f0:	dfc00217 	ldw	ra,8(sp)
 40032f4:	dc400117 	ldw	r17,4(sp)
 40032f8:	dc000017 	ldw	r16,0(sp)
 40032fc:	dec00304 	addi	sp,sp,12
 4003300:	40041cc1 	jmpi	40041cc <__srget_r>

04003304 <__smakebuf_r>:
 4003304:	2880030b 	ldhu	r2,12(r5)
 4003308:	10c0008c 	andi	r3,r2,2
 400330c:	1800411e 	bne	r3,zero,4003414 <__smakebuf_r+0x110>
 4003310:	deffec04 	addi	sp,sp,-80
 4003314:	dc000f15 	stw	r16,60(sp)
 4003318:	2821883a 	mov	r16,r5
 400331c:	2940038f 	ldh	r5,14(r5)
 4003320:	dc401015 	stw	r17,64(sp)
 4003324:	dfc01315 	stw	ra,76(sp)
 4003328:	dcc01215 	stw	r19,72(sp)
 400332c:	dc801115 	stw	r18,68(sp)
 4003330:	2023883a 	mov	r17,r4
 4003334:	28001c16 	blt	r5,zero,40033a8 <__smakebuf_r+0xa4>
 4003338:	d80d883a 	mov	r6,sp
 400333c:	40030b00 	call	40030b0 <_fstat_r>
 4003340:	10001816 	blt	r2,zero,40033a4 <__smakebuf_r+0xa0>
 4003344:	d8800117 	ldw	r2,4(sp)
 4003348:	00e00014 	movui	r3,32768
 400334c:	10bc000c 	andi	r2,r2,61440
 4003350:	14c80020 	cmpeqi	r19,r2,8192
 4003354:	10c03726 	beq	r2,r3,4003434 <__smakebuf_r+0x130>
 4003358:	80c0030b 	ldhu	r3,12(r16)
 400335c:	18c20014 	ori	r3,r3,2048
 4003360:	80c0030d 	sth	r3,12(r16)
 4003364:	00c80004 	movi	r3,8192
 4003368:	10c0521e 	bne	r2,r3,40034b4 <__smakebuf_r+0x1b0>
 400336c:	8140038f 	ldh	r5,14(r16)
 4003370:	8809883a 	mov	r4,r17
 4003374:	40093480 	call	4009348 <_isatty_r>
 4003378:	10004c26 	beq	r2,zero,40034ac <__smakebuf_r+0x1a8>
 400337c:	8080030b 	ldhu	r2,12(r16)
 4003380:	80c010c4 	addi	r3,r16,67
 4003384:	80c00015 	stw	r3,0(r16)
 4003388:	10800054 	ori	r2,r2,1
 400338c:	8080030d 	sth	r2,12(r16)
 4003390:	00800044 	movi	r2,1
 4003394:	80c00415 	stw	r3,16(r16)
 4003398:	80800515 	stw	r2,20(r16)
 400339c:	04810004 	movi	r18,1024
 40033a0:	00000706 	br	40033c0 <__smakebuf_r+0xbc>
 40033a4:	8080030b 	ldhu	r2,12(r16)
 40033a8:	10c0200c 	andi	r3,r2,128
 40033ac:	18001f1e 	bne	r3,zero,400342c <__smakebuf_r+0x128>
 40033b0:	04810004 	movi	r18,1024
 40033b4:	10820014 	ori	r2,r2,2048
 40033b8:	8080030d 	sth	r2,12(r16)
 40033bc:	0027883a 	mov	r19,zero
 40033c0:	900b883a 	mov	r5,r18
 40033c4:	8809883a 	mov	r4,r17
 40033c8:	40034e80 	call	40034e8 <_malloc_r>
 40033cc:	10002c26 	beq	r2,zero,4003480 <__smakebuf_r+0x17c>
 40033d0:	80c0030b 	ldhu	r3,12(r16)
 40033d4:	01010074 	movhi	r4,1025
 40033d8:	21212304 	addi	r4,r4,-31604
 40033dc:	89000f15 	stw	r4,60(r17)
 40033e0:	18c02014 	ori	r3,r3,128
 40033e4:	80c0030d 	sth	r3,12(r16)
 40033e8:	80800015 	stw	r2,0(r16)
 40033ec:	80800415 	stw	r2,16(r16)
 40033f0:	84800515 	stw	r18,20(r16)
 40033f4:	98001a1e 	bne	r19,zero,4003460 <__smakebuf_r+0x15c>
 40033f8:	dfc01317 	ldw	ra,76(sp)
 40033fc:	dcc01217 	ldw	r19,72(sp)
 4003400:	dc801117 	ldw	r18,68(sp)
 4003404:	dc401017 	ldw	r17,64(sp)
 4003408:	dc000f17 	ldw	r16,60(sp)
 400340c:	dec01404 	addi	sp,sp,80
 4003410:	f800283a 	ret
 4003414:	288010c4 	addi	r2,r5,67
 4003418:	28800015 	stw	r2,0(r5)
 400341c:	28800415 	stw	r2,16(r5)
 4003420:	00800044 	movi	r2,1
 4003424:	28800515 	stw	r2,20(r5)
 4003428:	f800283a 	ret
 400342c:	04801004 	movi	r18,64
 4003430:	003fe006 	br	40033b4 <__alt_data_end+0xfc0033b4>
 4003434:	81000a17 	ldw	r4,40(r16)
 4003438:	00c10034 	movhi	r3,1024
 400343c:	18d0e004 	addi	r3,r3,17280
 4003440:	20ffc51e 	bne	r4,r3,4003358 <__alt_data_end+0xfc003358>
 4003444:	8080030b 	ldhu	r2,12(r16)
 4003448:	04810004 	movi	r18,1024
 400344c:	84801315 	stw	r18,76(r16)
 4003450:	1484b03a 	or	r2,r2,r18
 4003454:	8080030d 	sth	r2,12(r16)
 4003458:	0027883a 	mov	r19,zero
 400345c:	003fd806 	br	40033c0 <__alt_data_end+0xfc0033c0>
 4003460:	8140038f 	ldh	r5,14(r16)
 4003464:	8809883a 	mov	r4,r17
 4003468:	40093480 	call	4009348 <_isatty_r>
 400346c:	103fe226 	beq	r2,zero,40033f8 <__alt_data_end+0xfc0033f8>
 4003470:	8080030b 	ldhu	r2,12(r16)
 4003474:	10800054 	ori	r2,r2,1
 4003478:	8080030d 	sth	r2,12(r16)
 400347c:	003fde06 	br	40033f8 <__alt_data_end+0xfc0033f8>
 4003480:	8080030b 	ldhu	r2,12(r16)
 4003484:	10c0800c 	andi	r3,r2,512
 4003488:	183fdb1e 	bne	r3,zero,40033f8 <__alt_data_end+0xfc0033f8>
 400348c:	10800094 	ori	r2,r2,2
 4003490:	80c010c4 	addi	r3,r16,67
 4003494:	8080030d 	sth	r2,12(r16)
 4003498:	00800044 	movi	r2,1
 400349c:	80c00015 	stw	r3,0(r16)
 40034a0:	80c00415 	stw	r3,16(r16)
 40034a4:	80800515 	stw	r2,20(r16)
 40034a8:	003fd306 	br	40033f8 <__alt_data_end+0xfc0033f8>
 40034ac:	04810004 	movi	r18,1024
 40034b0:	003fc306 	br	40033c0 <__alt_data_end+0xfc0033c0>
 40034b4:	0027883a 	mov	r19,zero
 40034b8:	04810004 	movi	r18,1024
 40034bc:	003fc006 	br	40033c0 <__alt_data_end+0xfc0033c0>

040034c0 <malloc>:
 40034c0:	00810074 	movhi	r2,1025
 40034c4:	1097ca04 	addi	r2,r2,24360
 40034c8:	200b883a 	mov	r5,r4
 40034cc:	11000017 	ldw	r4,0(r2)
 40034d0:	40034e81 	jmpi	40034e8 <_malloc_r>

040034d4 <free>:
 40034d4:	00810074 	movhi	r2,1025
 40034d8:	1097ca04 	addi	r2,r2,24360
 40034dc:	200b883a 	mov	r5,r4
 40034e0:	11000017 	ldw	r4,0(r2)
 40034e4:	40089f41 	jmpi	40089f4 <_free_r>

040034e8 <_malloc_r>:
 40034e8:	defff504 	addi	sp,sp,-44
 40034ec:	dc800315 	stw	r18,12(sp)
 40034f0:	dfc00a15 	stw	ra,40(sp)
 40034f4:	df000915 	stw	fp,36(sp)
 40034f8:	ddc00815 	stw	r23,32(sp)
 40034fc:	dd800715 	stw	r22,28(sp)
 4003500:	dd400615 	stw	r21,24(sp)
 4003504:	dd000515 	stw	r20,20(sp)
 4003508:	dcc00415 	stw	r19,16(sp)
 400350c:	dc400215 	stw	r17,8(sp)
 4003510:	dc000115 	stw	r16,4(sp)
 4003514:	288002c4 	addi	r2,r5,11
 4003518:	00c00584 	movi	r3,22
 400351c:	2025883a 	mov	r18,r4
 4003520:	18807f2e 	bgeu	r3,r2,4003720 <_malloc_r+0x238>
 4003524:	047ffe04 	movi	r17,-8
 4003528:	1462703a 	and	r17,r2,r17
 400352c:	8800a316 	blt	r17,zero,40037bc <_malloc_r+0x2d4>
 4003530:	8940a236 	bltu	r17,r5,40037bc <_malloc_r+0x2d4>
 4003534:	40106200 	call	4010620 <__malloc_lock>
 4003538:	00807dc4 	movi	r2,503
 400353c:	1441e92e 	bgeu	r2,r17,4003ce4 <_malloc_r+0x7fc>
 4003540:	8804d27a 	srli	r2,r17,9
 4003544:	1000a126 	beq	r2,zero,40037cc <_malloc_r+0x2e4>
 4003548:	00c00104 	movi	r3,4
 400354c:	18811e36 	bltu	r3,r2,40039c8 <_malloc_r+0x4e0>
 4003550:	8804d1ba 	srli	r2,r17,6
 4003554:	12000e44 	addi	r8,r2,57
 4003558:	11c00e04 	addi	r7,r2,56
 400355c:	4209883a 	add	r4,r8,r8
 4003560:	04c10074 	movhi	r19,1025
 4003564:	2109883a 	add	r4,r4,r4
 4003568:	9cd1f304 	addi	r19,r19,18380
 400356c:	2109883a 	add	r4,r4,r4
 4003570:	9909883a 	add	r4,r19,r4
 4003574:	24000117 	ldw	r16,4(r4)
 4003578:	213ffe04 	addi	r4,r4,-8
 400357c:	24009726 	beq	r4,r16,40037dc <_malloc_r+0x2f4>
 4003580:	80800117 	ldw	r2,4(r16)
 4003584:	01bfff04 	movi	r6,-4
 4003588:	014003c4 	movi	r5,15
 400358c:	1184703a 	and	r2,r2,r6
 4003590:	1447c83a 	sub	r3,r2,r17
 4003594:	28c00716 	blt	r5,r3,40035b4 <_malloc_r+0xcc>
 4003598:	1800920e 	bge	r3,zero,40037e4 <_malloc_r+0x2fc>
 400359c:	84000317 	ldw	r16,12(r16)
 40035a0:	24008e26 	beq	r4,r16,40037dc <_malloc_r+0x2f4>
 40035a4:	80800117 	ldw	r2,4(r16)
 40035a8:	1184703a 	and	r2,r2,r6
 40035ac:	1447c83a 	sub	r3,r2,r17
 40035b0:	28fff90e 	bge	r5,r3,4003598 <__alt_data_end+0xfc003598>
 40035b4:	3809883a 	mov	r4,r7
 40035b8:	01810074 	movhi	r6,1025
 40035bc:	9c000417 	ldw	r16,16(r19)
 40035c0:	3191f304 	addi	r6,r6,18380
 40035c4:	32000204 	addi	r8,r6,8
 40035c8:	82013426 	beq	r16,r8,4003a9c <_malloc_r+0x5b4>
 40035cc:	80c00117 	ldw	r3,4(r16)
 40035d0:	00bfff04 	movi	r2,-4
 40035d4:	188e703a 	and	r7,r3,r2
 40035d8:	3c45c83a 	sub	r2,r7,r17
 40035dc:	00c003c4 	movi	r3,15
 40035e0:	18811f16 	blt	r3,r2,4003a60 <_malloc_r+0x578>
 40035e4:	32000515 	stw	r8,20(r6)
 40035e8:	32000415 	stw	r8,16(r6)
 40035ec:	10007f0e 	bge	r2,zero,40037ec <_malloc_r+0x304>
 40035f0:	00807fc4 	movi	r2,511
 40035f4:	11c0fd36 	bltu	r2,r7,40039ec <_malloc_r+0x504>
 40035f8:	3806d0fa 	srli	r3,r7,3
 40035fc:	01c00044 	movi	r7,1
 4003600:	30800117 	ldw	r2,4(r6)
 4003604:	19400044 	addi	r5,r3,1
 4003608:	294b883a 	add	r5,r5,r5
 400360c:	1807d0ba 	srai	r3,r3,2
 4003610:	294b883a 	add	r5,r5,r5
 4003614:	294b883a 	add	r5,r5,r5
 4003618:	298b883a 	add	r5,r5,r6
 400361c:	38c6983a 	sll	r3,r7,r3
 4003620:	29c00017 	ldw	r7,0(r5)
 4003624:	2a7ffe04 	addi	r9,r5,-8
 4003628:	1886b03a 	or	r3,r3,r2
 400362c:	82400315 	stw	r9,12(r16)
 4003630:	81c00215 	stw	r7,8(r16)
 4003634:	30c00115 	stw	r3,4(r6)
 4003638:	2c000015 	stw	r16,0(r5)
 400363c:	3c000315 	stw	r16,12(r7)
 4003640:	2005d0ba 	srai	r2,r4,2
 4003644:	01400044 	movi	r5,1
 4003648:	288a983a 	sll	r5,r5,r2
 400364c:	19406f36 	bltu	r3,r5,400380c <_malloc_r+0x324>
 4003650:	28c4703a 	and	r2,r5,r3
 4003654:	10000a1e 	bne	r2,zero,4003680 <_malloc_r+0x198>
 4003658:	00bfff04 	movi	r2,-4
 400365c:	294b883a 	add	r5,r5,r5
 4003660:	2088703a 	and	r4,r4,r2
 4003664:	28c4703a 	and	r2,r5,r3
 4003668:	21000104 	addi	r4,r4,4
 400366c:	1000041e 	bne	r2,zero,4003680 <_malloc_r+0x198>
 4003670:	294b883a 	add	r5,r5,r5
 4003674:	28c4703a 	and	r2,r5,r3
 4003678:	21000104 	addi	r4,r4,4
 400367c:	103ffc26 	beq	r2,zero,4003670 <__alt_data_end+0xfc003670>
 4003680:	02bfff04 	movi	r10,-4
 4003684:	024003c4 	movi	r9,15
 4003688:	21800044 	addi	r6,r4,1
 400368c:	318d883a 	add	r6,r6,r6
 4003690:	318d883a 	add	r6,r6,r6
 4003694:	318d883a 	add	r6,r6,r6
 4003698:	998d883a 	add	r6,r19,r6
 400369c:	333ffe04 	addi	r12,r6,-8
 40036a0:	2017883a 	mov	r11,r4
 40036a4:	31800104 	addi	r6,r6,4
 40036a8:	34000017 	ldw	r16,0(r6)
 40036ac:	31fffd04 	addi	r7,r6,-12
 40036b0:	81c0041e 	bne	r16,r7,40036c4 <_malloc_r+0x1dc>
 40036b4:	0000fb06 	br	4003aa4 <_malloc_r+0x5bc>
 40036b8:	1801030e 	bge	r3,zero,4003ac8 <_malloc_r+0x5e0>
 40036bc:	84000317 	ldw	r16,12(r16)
 40036c0:	81c0f826 	beq	r16,r7,4003aa4 <_malloc_r+0x5bc>
 40036c4:	80800117 	ldw	r2,4(r16)
 40036c8:	1284703a 	and	r2,r2,r10
 40036cc:	1447c83a 	sub	r3,r2,r17
 40036d0:	48fff90e 	bge	r9,r3,40036b8 <__alt_data_end+0xfc0036b8>
 40036d4:	80800317 	ldw	r2,12(r16)
 40036d8:	81000217 	ldw	r4,8(r16)
 40036dc:	89400054 	ori	r5,r17,1
 40036e0:	81400115 	stw	r5,4(r16)
 40036e4:	20800315 	stw	r2,12(r4)
 40036e8:	11000215 	stw	r4,8(r2)
 40036ec:	8463883a 	add	r17,r16,r17
 40036f0:	9c400515 	stw	r17,20(r19)
 40036f4:	9c400415 	stw	r17,16(r19)
 40036f8:	18800054 	ori	r2,r3,1
 40036fc:	88800115 	stw	r2,4(r17)
 4003700:	8a000315 	stw	r8,12(r17)
 4003704:	8a000215 	stw	r8,8(r17)
 4003708:	88e3883a 	add	r17,r17,r3
 400370c:	88c00015 	stw	r3,0(r17)
 4003710:	9009883a 	mov	r4,r18
 4003714:	40106440 	call	4010644 <__malloc_unlock>
 4003718:	80800204 	addi	r2,r16,8
 400371c:	00001b06 	br	400378c <_malloc_r+0x2a4>
 4003720:	04400404 	movi	r17,16
 4003724:	89402536 	bltu	r17,r5,40037bc <_malloc_r+0x2d4>
 4003728:	40106200 	call	4010620 <__malloc_lock>
 400372c:	00800184 	movi	r2,6
 4003730:	01000084 	movi	r4,2
 4003734:	04c10074 	movhi	r19,1025
 4003738:	1085883a 	add	r2,r2,r2
 400373c:	9cd1f304 	addi	r19,r19,18380
 4003740:	1085883a 	add	r2,r2,r2
 4003744:	9885883a 	add	r2,r19,r2
 4003748:	14000117 	ldw	r16,4(r2)
 400374c:	10fffe04 	addi	r3,r2,-8
 4003750:	80c0d926 	beq	r16,r3,4003ab8 <_malloc_r+0x5d0>
 4003754:	80c00117 	ldw	r3,4(r16)
 4003758:	81000317 	ldw	r4,12(r16)
 400375c:	00bfff04 	movi	r2,-4
 4003760:	1884703a 	and	r2,r3,r2
 4003764:	81400217 	ldw	r5,8(r16)
 4003768:	8085883a 	add	r2,r16,r2
 400376c:	10c00117 	ldw	r3,4(r2)
 4003770:	29000315 	stw	r4,12(r5)
 4003774:	21400215 	stw	r5,8(r4)
 4003778:	18c00054 	ori	r3,r3,1
 400377c:	10c00115 	stw	r3,4(r2)
 4003780:	9009883a 	mov	r4,r18
 4003784:	40106440 	call	4010644 <__malloc_unlock>
 4003788:	80800204 	addi	r2,r16,8
 400378c:	dfc00a17 	ldw	ra,40(sp)
 4003790:	df000917 	ldw	fp,36(sp)
 4003794:	ddc00817 	ldw	r23,32(sp)
 4003798:	dd800717 	ldw	r22,28(sp)
 400379c:	dd400617 	ldw	r21,24(sp)
 40037a0:	dd000517 	ldw	r20,20(sp)
 40037a4:	dcc00417 	ldw	r19,16(sp)
 40037a8:	dc800317 	ldw	r18,12(sp)
 40037ac:	dc400217 	ldw	r17,8(sp)
 40037b0:	dc000117 	ldw	r16,4(sp)
 40037b4:	dec00b04 	addi	sp,sp,44
 40037b8:	f800283a 	ret
 40037bc:	00800304 	movi	r2,12
 40037c0:	90800015 	stw	r2,0(r18)
 40037c4:	0005883a 	mov	r2,zero
 40037c8:	003ff006 	br	400378c <__alt_data_end+0xfc00378c>
 40037cc:	01002004 	movi	r4,128
 40037d0:	02001004 	movi	r8,64
 40037d4:	01c00fc4 	movi	r7,63
 40037d8:	003f6106 	br	4003560 <__alt_data_end+0xfc003560>
 40037dc:	4009883a 	mov	r4,r8
 40037e0:	003f7506 	br	40035b8 <__alt_data_end+0xfc0035b8>
 40037e4:	81000317 	ldw	r4,12(r16)
 40037e8:	003fde06 	br	4003764 <__alt_data_end+0xfc003764>
 40037ec:	81c5883a 	add	r2,r16,r7
 40037f0:	11400117 	ldw	r5,4(r2)
 40037f4:	9009883a 	mov	r4,r18
 40037f8:	29400054 	ori	r5,r5,1
 40037fc:	11400115 	stw	r5,4(r2)
 4003800:	40106440 	call	4010644 <__malloc_unlock>
 4003804:	80800204 	addi	r2,r16,8
 4003808:	003fe006 	br	400378c <__alt_data_end+0xfc00378c>
 400380c:	9c000217 	ldw	r16,8(r19)
 4003810:	00bfff04 	movi	r2,-4
 4003814:	85800117 	ldw	r22,4(r16)
 4003818:	b0ac703a 	and	r22,r22,r2
 400381c:	b4400336 	bltu	r22,r17,400382c <_malloc_r+0x344>
 4003820:	b445c83a 	sub	r2,r22,r17
 4003824:	00c003c4 	movi	r3,15
 4003828:	18805d16 	blt	r3,r2,40039a0 <_malloc_r+0x4b8>
 400382c:	05c10074 	movhi	r23,1025
 4003830:	008100b4 	movhi	r2,1026
 4003834:	10a0b504 	addi	r2,r2,-32044
 4003838:	bdd7cb04 	addi	r23,r23,24364
 400383c:	15400017 	ldw	r21,0(r2)
 4003840:	b8c00017 	ldw	r3,0(r23)
 4003844:	00bfffc4 	movi	r2,-1
 4003848:	858d883a 	add	r6,r16,r22
 400384c:	8d6b883a 	add	r21,r17,r21
 4003850:	1880ea26 	beq	r3,r2,4003bfc <_malloc_r+0x714>
 4003854:	ad4403c4 	addi	r21,r21,4111
 4003858:	00bc0004 	movi	r2,-4096
 400385c:	a8aa703a 	and	r21,r21,r2
 4003860:	a80b883a 	mov	r5,r21
 4003864:	9009883a 	mov	r4,r18
 4003868:	d9800015 	stw	r6,0(sp)
 400386c:	40042540 	call	4004254 <_sbrk_r>
 4003870:	1029883a 	mov	r20,r2
 4003874:	00bfffc4 	movi	r2,-1
 4003878:	d9800017 	ldw	r6,0(sp)
 400387c:	a080e826 	beq	r20,r2,4003c20 <_malloc_r+0x738>
 4003880:	a180a636 	bltu	r20,r6,4003b1c <_malloc_r+0x634>
 4003884:	070100b4 	movhi	fp,1026
 4003888:	e720c004 	addi	fp,fp,-32000
 400388c:	e0800017 	ldw	r2,0(fp)
 4003890:	a887883a 	add	r3,r21,r2
 4003894:	e0c00015 	stw	r3,0(fp)
 4003898:	3500e626 	beq	r6,r20,4003c34 <_malloc_r+0x74c>
 400389c:	b9000017 	ldw	r4,0(r23)
 40038a0:	00bfffc4 	movi	r2,-1
 40038a4:	2080ee26 	beq	r4,r2,4003c60 <_malloc_r+0x778>
 40038a8:	a185c83a 	sub	r2,r20,r6
 40038ac:	10c5883a 	add	r2,r2,r3
 40038b0:	e0800015 	stw	r2,0(fp)
 40038b4:	a0c001cc 	andi	r3,r20,7
 40038b8:	1800bc26 	beq	r3,zero,4003bac <_malloc_r+0x6c4>
 40038bc:	a0e9c83a 	sub	r20,r20,r3
 40038c0:	00840204 	movi	r2,4104
 40038c4:	a5000204 	addi	r20,r20,8
 40038c8:	10c7c83a 	sub	r3,r2,r3
 40038cc:	a545883a 	add	r2,r20,r21
 40038d0:	1083ffcc 	andi	r2,r2,4095
 40038d4:	18abc83a 	sub	r21,r3,r2
 40038d8:	a80b883a 	mov	r5,r21
 40038dc:	9009883a 	mov	r4,r18
 40038e0:	40042540 	call	4004254 <_sbrk_r>
 40038e4:	00ffffc4 	movi	r3,-1
 40038e8:	10c0e126 	beq	r2,r3,4003c70 <_malloc_r+0x788>
 40038ec:	1505c83a 	sub	r2,r2,r20
 40038f0:	1545883a 	add	r2,r2,r21
 40038f4:	10800054 	ori	r2,r2,1
 40038f8:	e0c00017 	ldw	r3,0(fp)
 40038fc:	9d000215 	stw	r20,8(r19)
 4003900:	a0800115 	stw	r2,4(r20)
 4003904:	a8c7883a 	add	r3,r21,r3
 4003908:	e0c00015 	stw	r3,0(fp)
 400390c:	84c00e26 	beq	r16,r19,4003948 <_malloc_r+0x460>
 4003910:	018003c4 	movi	r6,15
 4003914:	3580a72e 	bgeu	r6,r22,4003bb4 <_malloc_r+0x6cc>
 4003918:	81400117 	ldw	r5,4(r16)
 400391c:	013ffe04 	movi	r4,-8
 4003920:	b0bffd04 	addi	r2,r22,-12
 4003924:	1104703a 	and	r2,r2,r4
 4003928:	2900004c 	andi	r4,r5,1
 400392c:	2088b03a 	or	r4,r4,r2
 4003930:	81000115 	stw	r4,4(r16)
 4003934:	01400144 	movi	r5,5
 4003938:	8089883a 	add	r4,r16,r2
 400393c:	21400115 	stw	r5,4(r4)
 4003940:	21400215 	stw	r5,8(r4)
 4003944:	3080cd36 	bltu	r6,r2,4003c7c <_malloc_r+0x794>
 4003948:	008100b4 	movhi	r2,1026
 400394c:	10a0b404 	addi	r2,r2,-32048
 4003950:	11000017 	ldw	r4,0(r2)
 4003954:	20c0012e 	bgeu	r4,r3,400395c <_malloc_r+0x474>
 4003958:	10c00015 	stw	r3,0(r2)
 400395c:	008100b4 	movhi	r2,1026
 4003960:	10a0b304 	addi	r2,r2,-32052
 4003964:	11000017 	ldw	r4,0(r2)
 4003968:	9c000217 	ldw	r16,8(r19)
 400396c:	20c0012e 	bgeu	r4,r3,4003974 <_malloc_r+0x48c>
 4003970:	10c00015 	stw	r3,0(r2)
 4003974:	80c00117 	ldw	r3,4(r16)
 4003978:	00bfff04 	movi	r2,-4
 400397c:	1886703a 	and	r3,r3,r2
 4003980:	1c45c83a 	sub	r2,r3,r17
 4003984:	1c400236 	bltu	r3,r17,4003990 <_malloc_r+0x4a8>
 4003988:	00c003c4 	movi	r3,15
 400398c:	18800416 	blt	r3,r2,40039a0 <_malloc_r+0x4b8>
 4003990:	9009883a 	mov	r4,r18
 4003994:	40106440 	call	4010644 <__malloc_unlock>
 4003998:	0005883a 	mov	r2,zero
 400399c:	003f7b06 	br	400378c <__alt_data_end+0xfc00378c>
 40039a0:	88c00054 	ori	r3,r17,1
 40039a4:	80c00115 	stw	r3,4(r16)
 40039a8:	8463883a 	add	r17,r16,r17
 40039ac:	10800054 	ori	r2,r2,1
 40039b0:	9c400215 	stw	r17,8(r19)
 40039b4:	88800115 	stw	r2,4(r17)
 40039b8:	9009883a 	mov	r4,r18
 40039bc:	40106440 	call	4010644 <__malloc_unlock>
 40039c0:	80800204 	addi	r2,r16,8
 40039c4:	003f7106 	br	400378c <__alt_data_end+0xfc00378c>
 40039c8:	00c00504 	movi	r3,20
 40039cc:	18804a2e 	bgeu	r3,r2,4003af8 <_malloc_r+0x610>
 40039d0:	00c01504 	movi	r3,84
 40039d4:	18806e36 	bltu	r3,r2,4003b90 <_malloc_r+0x6a8>
 40039d8:	8804d33a 	srli	r2,r17,12
 40039dc:	12001bc4 	addi	r8,r2,111
 40039e0:	11c01b84 	addi	r7,r2,110
 40039e4:	4209883a 	add	r4,r8,r8
 40039e8:	003edd06 	br	4003560 <__alt_data_end+0xfc003560>
 40039ec:	3804d27a 	srli	r2,r7,9
 40039f0:	00c00104 	movi	r3,4
 40039f4:	1880442e 	bgeu	r3,r2,4003b08 <_malloc_r+0x620>
 40039f8:	00c00504 	movi	r3,20
 40039fc:	18808136 	bltu	r3,r2,4003c04 <_malloc_r+0x71c>
 4003a00:	11401704 	addi	r5,r2,92
 4003a04:	10c016c4 	addi	r3,r2,91
 4003a08:	294b883a 	add	r5,r5,r5
 4003a0c:	294b883a 	add	r5,r5,r5
 4003a10:	294b883a 	add	r5,r5,r5
 4003a14:	994b883a 	add	r5,r19,r5
 4003a18:	28800017 	ldw	r2,0(r5)
 4003a1c:	01810074 	movhi	r6,1025
 4003a20:	297ffe04 	addi	r5,r5,-8
 4003a24:	3191f304 	addi	r6,r6,18380
 4003a28:	28806526 	beq	r5,r2,4003bc0 <_malloc_r+0x6d8>
 4003a2c:	01bfff04 	movi	r6,-4
 4003a30:	10c00117 	ldw	r3,4(r2)
 4003a34:	1986703a 	and	r3,r3,r6
 4003a38:	38c0022e 	bgeu	r7,r3,4003a44 <_malloc_r+0x55c>
 4003a3c:	10800217 	ldw	r2,8(r2)
 4003a40:	28bffb1e 	bne	r5,r2,4003a30 <__alt_data_end+0xfc003a30>
 4003a44:	11400317 	ldw	r5,12(r2)
 4003a48:	98c00117 	ldw	r3,4(r19)
 4003a4c:	81400315 	stw	r5,12(r16)
 4003a50:	80800215 	stw	r2,8(r16)
 4003a54:	2c000215 	stw	r16,8(r5)
 4003a58:	14000315 	stw	r16,12(r2)
 4003a5c:	003ef806 	br	4003640 <__alt_data_end+0xfc003640>
 4003a60:	88c00054 	ori	r3,r17,1
 4003a64:	80c00115 	stw	r3,4(r16)
 4003a68:	8463883a 	add	r17,r16,r17
 4003a6c:	34400515 	stw	r17,20(r6)
 4003a70:	34400415 	stw	r17,16(r6)
 4003a74:	10c00054 	ori	r3,r2,1
 4003a78:	8a000315 	stw	r8,12(r17)
 4003a7c:	8a000215 	stw	r8,8(r17)
 4003a80:	88c00115 	stw	r3,4(r17)
 4003a84:	88a3883a 	add	r17,r17,r2
 4003a88:	88800015 	stw	r2,0(r17)
 4003a8c:	9009883a 	mov	r4,r18
 4003a90:	40106440 	call	4010644 <__malloc_unlock>
 4003a94:	80800204 	addi	r2,r16,8
 4003a98:	003f3c06 	br	400378c <__alt_data_end+0xfc00378c>
 4003a9c:	30c00117 	ldw	r3,4(r6)
 4003aa0:	003ee706 	br	4003640 <__alt_data_end+0xfc003640>
 4003aa4:	5ac00044 	addi	r11,r11,1
 4003aa8:	588000cc 	andi	r2,r11,3
 4003aac:	31800204 	addi	r6,r6,8
 4003ab0:	103efd1e 	bne	r2,zero,40036a8 <__alt_data_end+0xfc0036a8>
 4003ab4:	00002406 	br	4003b48 <_malloc_r+0x660>
 4003ab8:	14000317 	ldw	r16,12(r2)
 4003abc:	143f251e 	bne	r2,r16,4003754 <__alt_data_end+0xfc003754>
 4003ac0:	21000084 	addi	r4,r4,2
 4003ac4:	003ebc06 	br	40035b8 <__alt_data_end+0xfc0035b8>
 4003ac8:	8085883a 	add	r2,r16,r2
 4003acc:	10c00117 	ldw	r3,4(r2)
 4003ad0:	81000317 	ldw	r4,12(r16)
 4003ad4:	81400217 	ldw	r5,8(r16)
 4003ad8:	18c00054 	ori	r3,r3,1
 4003adc:	10c00115 	stw	r3,4(r2)
 4003ae0:	29000315 	stw	r4,12(r5)
 4003ae4:	21400215 	stw	r5,8(r4)
 4003ae8:	9009883a 	mov	r4,r18
 4003aec:	40106440 	call	4010644 <__malloc_unlock>
 4003af0:	80800204 	addi	r2,r16,8
 4003af4:	003f2506 	br	400378c <__alt_data_end+0xfc00378c>
 4003af8:	12001704 	addi	r8,r2,92
 4003afc:	11c016c4 	addi	r7,r2,91
 4003b00:	4209883a 	add	r4,r8,r8
 4003b04:	003e9606 	br	4003560 <__alt_data_end+0xfc003560>
 4003b08:	3804d1ba 	srli	r2,r7,6
 4003b0c:	11400e44 	addi	r5,r2,57
 4003b10:	10c00e04 	addi	r3,r2,56
 4003b14:	294b883a 	add	r5,r5,r5
 4003b18:	003fbc06 	br	4003a0c <__alt_data_end+0xfc003a0c>
 4003b1c:	84ff5926 	beq	r16,r19,4003884 <__alt_data_end+0xfc003884>
 4003b20:	00810074 	movhi	r2,1025
 4003b24:	1091f304 	addi	r2,r2,18380
 4003b28:	14000217 	ldw	r16,8(r2)
 4003b2c:	00bfff04 	movi	r2,-4
 4003b30:	80c00117 	ldw	r3,4(r16)
 4003b34:	1886703a 	and	r3,r3,r2
 4003b38:	003f9106 	br	4003980 <__alt_data_end+0xfc003980>
 4003b3c:	60800217 	ldw	r2,8(r12)
 4003b40:	213fffc4 	addi	r4,r4,-1
 4003b44:	1300651e 	bne	r2,r12,4003cdc <_malloc_r+0x7f4>
 4003b48:	208000cc 	andi	r2,r4,3
 4003b4c:	633ffe04 	addi	r12,r12,-8
 4003b50:	103ffa1e 	bne	r2,zero,4003b3c <__alt_data_end+0xfc003b3c>
 4003b54:	98800117 	ldw	r2,4(r19)
 4003b58:	0146303a 	nor	r3,zero,r5
 4003b5c:	1884703a 	and	r2,r3,r2
 4003b60:	98800115 	stw	r2,4(r19)
 4003b64:	294b883a 	add	r5,r5,r5
 4003b68:	117f2836 	bltu	r2,r5,400380c <__alt_data_end+0xfc00380c>
 4003b6c:	283f2726 	beq	r5,zero,400380c <__alt_data_end+0xfc00380c>
 4003b70:	2886703a 	and	r3,r5,r2
 4003b74:	5809883a 	mov	r4,r11
 4003b78:	183ec31e 	bne	r3,zero,4003688 <__alt_data_end+0xfc003688>
 4003b7c:	294b883a 	add	r5,r5,r5
 4003b80:	2886703a 	and	r3,r5,r2
 4003b84:	21000104 	addi	r4,r4,4
 4003b88:	183ffc26 	beq	r3,zero,4003b7c <__alt_data_end+0xfc003b7c>
 4003b8c:	003ebe06 	br	4003688 <__alt_data_end+0xfc003688>
 4003b90:	00c05504 	movi	r3,340
 4003b94:	18801236 	bltu	r3,r2,4003be0 <_malloc_r+0x6f8>
 4003b98:	8804d3fa 	srli	r2,r17,15
 4003b9c:	12001e04 	addi	r8,r2,120
 4003ba0:	11c01dc4 	addi	r7,r2,119
 4003ba4:	4209883a 	add	r4,r8,r8
 4003ba8:	003e6d06 	br	4003560 <__alt_data_end+0xfc003560>
 4003bac:	00c40004 	movi	r3,4096
 4003bb0:	003f4606 	br	40038cc <__alt_data_end+0xfc0038cc>
 4003bb4:	00800044 	movi	r2,1
 4003bb8:	a0800115 	stw	r2,4(r20)
 4003bbc:	003f7406 	br	4003990 <__alt_data_end+0xfc003990>
 4003bc0:	1805d0ba 	srai	r2,r3,2
 4003bc4:	01c00044 	movi	r7,1
 4003bc8:	30c00117 	ldw	r3,4(r6)
 4003bcc:	388e983a 	sll	r7,r7,r2
 4003bd0:	2805883a 	mov	r2,r5
 4003bd4:	38c6b03a 	or	r3,r7,r3
 4003bd8:	30c00115 	stw	r3,4(r6)
 4003bdc:	003f9b06 	br	4003a4c <__alt_data_end+0xfc003a4c>
 4003be0:	00c15504 	movi	r3,1364
 4003be4:	18801a36 	bltu	r3,r2,4003c50 <_malloc_r+0x768>
 4003be8:	8804d4ba 	srli	r2,r17,18
 4003bec:	12001f44 	addi	r8,r2,125
 4003bf0:	11c01f04 	addi	r7,r2,124
 4003bf4:	4209883a 	add	r4,r8,r8
 4003bf8:	003e5906 	br	4003560 <__alt_data_end+0xfc003560>
 4003bfc:	ad400404 	addi	r21,r21,16
 4003c00:	003f1706 	br	4003860 <__alt_data_end+0xfc003860>
 4003c04:	00c01504 	movi	r3,84
 4003c08:	18802336 	bltu	r3,r2,4003c98 <_malloc_r+0x7b0>
 4003c0c:	3804d33a 	srli	r2,r7,12
 4003c10:	11401bc4 	addi	r5,r2,111
 4003c14:	10c01b84 	addi	r3,r2,110
 4003c18:	294b883a 	add	r5,r5,r5
 4003c1c:	003f7b06 	br	4003a0c <__alt_data_end+0xfc003a0c>
 4003c20:	9c000217 	ldw	r16,8(r19)
 4003c24:	00bfff04 	movi	r2,-4
 4003c28:	80c00117 	ldw	r3,4(r16)
 4003c2c:	1886703a 	and	r3,r3,r2
 4003c30:	003f5306 	br	4003980 <__alt_data_end+0xfc003980>
 4003c34:	3083ffcc 	andi	r2,r6,4095
 4003c38:	103f181e 	bne	r2,zero,400389c <__alt_data_end+0xfc00389c>
 4003c3c:	99000217 	ldw	r4,8(r19)
 4003c40:	b545883a 	add	r2,r22,r21
 4003c44:	10800054 	ori	r2,r2,1
 4003c48:	20800115 	stw	r2,4(r4)
 4003c4c:	003f3e06 	br	4003948 <__alt_data_end+0xfc003948>
 4003c50:	01003f84 	movi	r4,254
 4003c54:	02001fc4 	movi	r8,127
 4003c58:	01c01f84 	movi	r7,126
 4003c5c:	003e4006 	br	4003560 <__alt_data_end+0xfc003560>
 4003c60:	00810074 	movhi	r2,1025
 4003c64:	1097cb04 	addi	r2,r2,24364
 4003c68:	15000015 	stw	r20,0(r2)
 4003c6c:	003f1106 	br	40038b4 <__alt_data_end+0xfc0038b4>
 4003c70:	00800044 	movi	r2,1
 4003c74:	002b883a 	mov	r21,zero
 4003c78:	003f1f06 	br	40038f8 <__alt_data_end+0xfc0038f8>
 4003c7c:	81400204 	addi	r5,r16,8
 4003c80:	9009883a 	mov	r4,r18
 4003c84:	40089f40 	call	40089f4 <_free_r>
 4003c88:	008100b4 	movhi	r2,1026
 4003c8c:	10a0c004 	addi	r2,r2,-32000
 4003c90:	10c00017 	ldw	r3,0(r2)
 4003c94:	003f2c06 	br	4003948 <__alt_data_end+0xfc003948>
 4003c98:	00c05504 	movi	r3,340
 4003c9c:	18800536 	bltu	r3,r2,4003cb4 <_malloc_r+0x7cc>
 4003ca0:	3804d3fa 	srli	r2,r7,15
 4003ca4:	11401e04 	addi	r5,r2,120
 4003ca8:	10c01dc4 	addi	r3,r2,119
 4003cac:	294b883a 	add	r5,r5,r5
 4003cb0:	003f5606 	br	4003a0c <__alt_data_end+0xfc003a0c>
 4003cb4:	00c15504 	movi	r3,1364
 4003cb8:	18800536 	bltu	r3,r2,4003cd0 <_malloc_r+0x7e8>
 4003cbc:	3804d4ba 	srli	r2,r7,18
 4003cc0:	11401f44 	addi	r5,r2,125
 4003cc4:	10c01f04 	addi	r3,r2,124
 4003cc8:	294b883a 	add	r5,r5,r5
 4003ccc:	003f4f06 	br	4003a0c <__alt_data_end+0xfc003a0c>
 4003cd0:	01403f84 	movi	r5,254
 4003cd4:	00c01f84 	movi	r3,126
 4003cd8:	003f4c06 	br	4003a0c <__alt_data_end+0xfc003a0c>
 4003cdc:	98800117 	ldw	r2,4(r19)
 4003ce0:	003fa006 	br	4003b64 <__alt_data_end+0xfc003b64>
 4003ce4:	8808d0fa 	srli	r4,r17,3
 4003ce8:	20800044 	addi	r2,r4,1
 4003cec:	1085883a 	add	r2,r2,r2
 4003cf0:	003e9006 	br	4003734 <__alt_data_end+0xfc003734>

04003cf4 <memset>:
 4003cf4:	20c000cc 	andi	r3,r4,3
 4003cf8:	2005883a 	mov	r2,r4
 4003cfc:	18004426 	beq	r3,zero,4003e10 <memset+0x11c>
 4003d00:	31ffffc4 	addi	r7,r6,-1
 4003d04:	30004026 	beq	r6,zero,4003e08 <memset+0x114>
 4003d08:	2813883a 	mov	r9,r5
 4003d0c:	200d883a 	mov	r6,r4
 4003d10:	2007883a 	mov	r3,r4
 4003d14:	00000406 	br	4003d28 <memset+0x34>
 4003d18:	3a3fffc4 	addi	r8,r7,-1
 4003d1c:	31800044 	addi	r6,r6,1
 4003d20:	38003926 	beq	r7,zero,4003e08 <memset+0x114>
 4003d24:	400f883a 	mov	r7,r8
 4003d28:	18c00044 	addi	r3,r3,1
 4003d2c:	32400005 	stb	r9,0(r6)
 4003d30:	1a0000cc 	andi	r8,r3,3
 4003d34:	403ff81e 	bne	r8,zero,4003d18 <__alt_data_end+0xfc003d18>
 4003d38:	010000c4 	movi	r4,3
 4003d3c:	21c02d2e 	bgeu	r4,r7,4003df4 <memset+0x100>
 4003d40:	29003fcc 	andi	r4,r5,255
 4003d44:	200c923a 	slli	r6,r4,8
 4003d48:	3108b03a 	or	r4,r6,r4
 4003d4c:	200c943a 	slli	r6,r4,16
 4003d50:	218cb03a 	or	r6,r4,r6
 4003d54:	010003c4 	movi	r4,15
 4003d58:	21c0182e 	bgeu	r4,r7,4003dbc <memset+0xc8>
 4003d5c:	3b3ffc04 	addi	r12,r7,-16
 4003d60:	6018d13a 	srli	r12,r12,4
 4003d64:	1a000104 	addi	r8,r3,4
 4003d68:	1ac00204 	addi	r11,r3,8
 4003d6c:	6008913a 	slli	r4,r12,4
 4003d70:	1a800304 	addi	r10,r3,12
 4003d74:	1813883a 	mov	r9,r3
 4003d78:	21000504 	addi	r4,r4,20
 4003d7c:	1909883a 	add	r4,r3,r4
 4003d80:	49800015 	stw	r6,0(r9)
 4003d84:	41800015 	stw	r6,0(r8)
 4003d88:	59800015 	stw	r6,0(r11)
 4003d8c:	51800015 	stw	r6,0(r10)
 4003d90:	42000404 	addi	r8,r8,16
 4003d94:	4a400404 	addi	r9,r9,16
 4003d98:	5ac00404 	addi	r11,r11,16
 4003d9c:	52800404 	addi	r10,r10,16
 4003da0:	413ff71e 	bne	r8,r4,4003d80 <__alt_data_end+0xfc003d80>
 4003da4:	63000044 	addi	r12,r12,1
 4003da8:	6018913a 	slli	r12,r12,4
 4003dac:	39c003cc 	andi	r7,r7,15
 4003db0:	010000c4 	movi	r4,3
 4003db4:	1b07883a 	add	r3,r3,r12
 4003db8:	21c00e2e 	bgeu	r4,r7,4003df4 <memset+0x100>
 4003dbc:	1813883a 	mov	r9,r3
 4003dc0:	3811883a 	mov	r8,r7
 4003dc4:	010000c4 	movi	r4,3
 4003dc8:	49800015 	stw	r6,0(r9)
 4003dcc:	423fff04 	addi	r8,r8,-4
 4003dd0:	4a400104 	addi	r9,r9,4
 4003dd4:	223ffc36 	bltu	r4,r8,4003dc8 <__alt_data_end+0xfc003dc8>
 4003dd8:	393fff04 	addi	r4,r7,-4
 4003ddc:	2008d0ba 	srli	r4,r4,2
 4003de0:	39c000cc 	andi	r7,r7,3
 4003de4:	21000044 	addi	r4,r4,1
 4003de8:	2109883a 	add	r4,r4,r4
 4003dec:	2109883a 	add	r4,r4,r4
 4003df0:	1907883a 	add	r3,r3,r4
 4003df4:	38000526 	beq	r7,zero,4003e0c <memset+0x118>
 4003df8:	19cf883a 	add	r7,r3,r7
 4003dfc:	19400005 	stb	r5,0(r3)
 4003e00:	18c00044 	addi	r3,r3,1
 4003e04:	38fffd1e 	bne	r7,r3,4003dfc <__alt_data_end+0xfc003dfc>
 4003e08:	f800283a 	ret
 4003e0c:	f800283a 	ret
 4003e10:	2007883a 	mov	r3,r4
 4003e14:	300f883a 	mov	r7,r6
 4003e18:	003fc706 	br	4003d38 <__alt_data_end+0xfc003d38>

04003e1c <_open_r>:
 4003e1c:	defffd04 	addi	sp,sp,-12
 4003e20:	2805883a 	mov	r2,r5
 4003e24:	dc000015 	stw	r16,0(sp)
 4003e28:	040100b4 	movhi	r16,1026
 4003e2c:	dc400115 	stw	r17,4(sp)
 4003e30:	300b883a 	mov	r5,r6
 4003e34:	8420b204 	addi	r16,r16,-32056
 4003e38:	2023883a 	mov	r17,r4
 4003e3c:	380d883a 	mov	r6,r7
 4003e40:	1009883a 	mov	r4,r2
 4003e44:	dfc00215 	stw	ra,8(sp)
 4003e48:	80000015 	stw	zero,0(r16)
 4003e4c:	40107680 	call	4010768 <open>
 4003e50:	00ffffc4 	movi	r3,-1
 4003e54:	10c00526 	beq	r2,r3,4003e6c <_open_r+0x50>
 4003e58:	dfc00217 	ldw	ra,8(sp)
 4003e5c:	dc400117 	ldw	r17,4(sp)
 4003e60:	dc000017 	ldw	r16,0(sp)
 4003e64:	dec00304 	addi	sp,sp,12
 4003e68:	f800283a 	ret
 4003e6c:	80c00017 	ldw	r3,0(r16)
 4003e70:	183ff926 	beq	r3,zero,4003e58 <__alt_data_end+0xfc003e58>
 4003e74:	88c00015 	stw	r3,0(r17)
 4003e78:	003ff706 	br	4003e58 <__alt_data_end+0xfc003e58>

04003e7c <_printf_r>:
 4003e7c:	defffd04 	addi	sp,sp,-12
 4003e80:	2805883a 	mov	r2,r5
 4003e84:	dfc00015 	stw	ra,0(sp)
 4003e88:	d9800115 	stw	r6,4(sp)
 4003e8c:	d9c00215 	stw	r7,8(sp)
 4003e90:	21400217 	ldw	r5,8(r4)
 4003e94:	d9c00104 	addi	r7,sp,4
 4003e98:	100d883a 	mov	r6,r2
 4003e9c:	400447c0 	call	400447c <___vfprintf_internal_r>
 4003ea0:	dfc00017 	ldw	ra,0(sp)
 4003ea4:	dec00304 	addi	sp,sp,12
 4003ea8:	f800283a 	ret

04003eac <printf>:
 4003eac:	defffc04 	addi	sp,sp,-16
 4003eb0:	dfc00015 	stw	ra,0(sp)
 4003eb4:	d9400115 	stw	r5,4(sp)
 4003eb8:	d9800215 	stw	r6,8(sp)
 4003ebc:	d9c00315 	stw	r7,12(sp)
 4003ec0:	00810074 	movhi	r2,1025
 4003ec4:	1097ca04 	addi	r2,r2,24360
 4003ec8:	10800017 	ldw	r2,0(r2)
 4003ecc:	200b883a 	mov	r5,r4
 4003ed0:	d9800104 	addi	r6,sp,4
 4003ed4:	11000217 	ldw	r4,8(r2)
 4003ed8:	40066740 	call	4006674 <__vfprintf_internal>
 4003edc:	dfc00017 	ldw	ra,0(sp)
 4003ee0:	dec00404 	addi	sp,sp,16
 4003ee4:	f800283a 	ret

04003ee8 <_putchar_r>:
 4003ee8:	21800217 	ldw	r6,8(r4)
 4003eec:	400a85c1 	jmpi	400a85c <_putc_r>

04003ef0 <putchar>:
 4003ef0:	00810074 	movhi	r2,1025
 4003ef4:	1097ca04 	addi	r2,r2,24360
 4003ef8:	200b883a 	mov	r5,r4
 4003efc:	11000017 	ldw	r4,0(r2)
 4003f00:	21800217 	ldw	r6,8(r4)
 4003f04:	400a85c1 	jmpi	400a85c <_putc_r>

04003f08 <_puts_r>:
 4003f08:	defff604 	addi	sp,sp,-40
 4003f0c:	dc000715 	stw	r16,28(sp)
 4003f10:	2021883a 	mov	r16,r4
 4003f14:	2809883a 	mov	r4,r5
 4003f18:	dc400815 	stw	r17,32(sp)
 4003f1c:	dfc00915 	stw	ra,36(sp)
 4003f20:	2823883a 	mov	r17,r5
 4003f24:	40043e40 	call	40043e4 <strlen>
 4003f28:	10c00044 	addi	r3,r2,1
 4003f2c:	d8800115 	stw	r2,4(sp)
 4003f30:	00810074 	movhi	r2,1025
 4003f34:	108e4004 	addi	r2,r2,14592
 4003f38:	d8800215 	stw	r2,8(sp)
 4003f3c:	00800044 	movi	r2,1
 4003f40:	d8800315 	stw	r2,12(sp)
 4003f44:	00800084 	movi	r2,2
 4003f48:	dc400015 	stw	r17,0(sp)
 4003f4c:	d8c00615 	stw	r3,24(sp)
 4003f50:	dec00415 	stw	sp,16(sp)
 4003f54:	d8800515 	stw	r2,20(sp)
 4003f58:	80000226 	beq	r16,zero,4003f64 <_puts_r+0x5c>
 4003f5c:	80800e17 	ldw	r2,56(r16)
 4003f60:	10001426 	beq	r2,zero,4003fb4 <_puts_r+0xac>
 4003f64:	81400217 	ldw	r5,8(r16)
 4003f68:	2880030b 	ldhu	r2,12(r5)
 4003f6c:	10c8000c 	andi	r3,r2,8192
 4003f70:	1800061e 	bne	r3,zero,4003f8c <_puts_r+0x84>
 4003f74:	29001917 	ldw	r4,100(r5)
 4003f78:	00f7ffc4 	movi	r3,-8193
 4003f7c:	10880014 	ori	r2,r2,8192
 4003f80:	20c6703a 	and	r3,r4,r3
 4003f84:	2880030d 	sth	r2,12(r5)
 4003f88:	28c01915 	stw	r3,100(r5)
 4003f8c:	d9800404 	addi	r6,sp,16
 4003f90:	8009883a 	mov	r4,r16
 4003f94:	4008d040 	call	4008d04 <__sfvwrite_r>
 4003f98:	1000091e 	bne	r2,zero,4003fc0 <_puts_r+0xb8>
 4003f9c:	00800284 	movi	r2,10
 4003fa0:	dfc00917 	ldw	ra,36(sp)
 4003fa4:	dc400817 	ldw	r17,32(sp)
 4003fa8:	dc000717 	ldw	r16,28(sp)
 4003fac:	dec00a04 	addi	sp,sp,40
 4003fb0:	f800283a 	ret
 4003fb4:	8009883a 	mov	r4,r16
 4003fb8:	40087d40 	call	40087d4 <__sinit>
 4003fbc:	003fe906 	br	4003f64 <__alt_data_end+0xfc003f64>
 4003fc0:	00bfffc4 	movi	r2,-1
 4003fc4:	003ff606 	br	4003fa0 <__alt_data_end+0xfc003fa0>

04003fc8 <puts>:
 4003fc8:	00810074 	movhi	r2,1025
 4003fcc:	1097ca04 	addi	r2,r2,24360
 4003fd0:	200b883a 	mov	r5,r4
 4003fd4:	11000017 	ldw	r4,0(r2)
 4003fd8:	4003f081 	jmpi	4003f08 <_puts_r>

04003fdc <lflush>:
 4003fdc:	2080030b 	ldhu	r2,12(r4)
 4003fe0:	00c00244 	movi	r3,9
 4003fe4:	1080024c 	andi	r2,r2,9
 4003fe8:	10c00226 	beq	r2,r3,4003ff4 <lflush+0x18>
 4003fec:	0005883a 	mov	r2,zero
 4003ff0:	f800283a 	ret
 4003ff4:	40084541 	jmpi	4008454 <fflush>

04003ff8 <__srefill_r>:
 4003ff8:	defffc04 	addi	sp,sp,-16
 4003ffc:	dc400115 	stw	r17,4(sp)
 4004000:	dc000015 	stw	r16,0(sp)
 4004004:	dfc00315 	stw	ra,12(sp)
 4004008:	dc800215 	stw	r18,8(sp)
 400400c:	2023883a 	mov	r17,r4
 4004010:	2821883a 	mov	r16,r5
 4004014:	20000226 	beq	r4,zero,4004020 <__srefill_r+0x28>
 4004018:	20800e17 	ldw	r2,56(r4)
 400401c:	10003c26 	beq	r2,zero,4004110 <__srefill_r+0x118>
 4004020:	80c0030b 	ldhu	r3,12(r16)
 4004024:	1908000c 	andi	r4,r3,8192
 4004028:	1805883a 	mov	r2,r3
 400402c:	2000071e 	bne	r4,zero,400404c <__srefill_r+0x54>
 4004030:	81001917 	ldw	r4,100(r16)
 4004034:	18880014 	ori	r2,r3,8192
 4004038:	00f7ffc4 	movi	r3,-8193
 400403c:	20c8703a 	and	r4,r4,r3
 4004040:	8080030d 	sth	r2,12(r16)
 4004044:	1007883a 	mov	r3,r2
 4004048:	81001915 	stw	r4,100(r16)
 400404c:	80000115 	stw	zero,4(r16)
 4004050:	1100080c 	andi	r4,r2,32
 4004054:	2000571e 	bne	r4,zero,40041b4 <__srefill_r+0x1bc>
 4004058:	1100010c 	andi	r4,r2,4
 400405c:	20001f26 	beq	r4,zero,40040dc <__srefill_r+0xe4>
 4004060:	81400c17 	ldw	r5,48(r16)
 4004064:	28000826 	beq	r5,zero,4004088 <__srefill_r+0x90>
 4004068:	80801004 	addi	r2,r16,64
 400406c:	28800226 	beq	r5,r2,4004078 <__srefill_r+0x80>
 4004070:	8809883a 	mov	r4,r17
 4004074:	40089f40 	call	40089f4 <_free_r>
 4004078:	80800f17 	ldw	r2,60(r16)
 400407c:	80000c15 	stw	zero,48(r16)
 4004080:	80800115 	stw	r2,4(r16)
 4004084:	1000391e 	bne	r2,zero,400416c <__srefill_r+0x174>
 4004088:	80800417 	ldw	r2,16(r16)
 400408c:	10004b26 	beq	r2,zero,40041bc <__srefill_r+0x1c4>
 4004090:	8480030b 	ldhu	r18,12(r16)
 4004094:	908000cc 	andi	r2,r18,3
 4004098:	10001f1e 	bne	r2,zero,4004118 <__srefill_r+0x120>
 400409c:	81800417 	ldw	r6,16(r16)
 40040a0:	80800817 	ldw	r2,32(r16)
 40040a4:	81c00517 	ldw	r7,20(r16)
 40040a8:	81400717 	ldw	r5,28(r16)
 40040ac:	81800015 	stw	r6,0(r16)
 40040b0:	8809883a 	mov	r4,r17
 40040b4:	103ee83a 	callr	r2
 40040b8:	80800115 	stw	r2,4(r16)
 40040bc:	00800e0e 	bge	zero,r2,40040f8 <__srefill_r+0x100>
 40040c0:	0005883a 	mov	r2,zero
 40040c4:	dfc00317 	ldw	ra,12(sp)
 40040c8:	dc800217 	ldw	r18,8(sp)
 40040cc:	dc400117 	ldw	r17,4(sp)
 40040d0:	dc000017 	ldw	r16,0(sp)
 40040d4:	dec00404 	addi	sp,sp,16
 40040d8:	f800283a 	ret
 40040dc:	1100040c 	andi	r4,r2,16
 40040e0:	20003026 	beq	r4,zero,40041a4 <__srefill_r+0x1ac>
 40040e4:	1080020c 	andi	r2,r2,8
 40040e8:	1000241e 	bne	r2,zero,400417c <__srefill_r+0x184>
 40040ec:	18c00114 	ori	r3,r3,4
 40040f0:	80c0030d 	sth	r3,12(r16)
 40040f4:	003fe406 	br	4004088 <__alt_data_end+0xfc004088>
 40040f8:	80c0030b 	ldhu	r3,12(r16)
 40040fc:	1000161e 	bne	r2,zero,4004158 <__srefill_r+0x160>
 4004100:	18c00814 	ori	r3,r3,32
 4004104:	00bfffc4 	movi	r2,-1
 4004108:	80c0030d 	sth	r3,12(r16)
 400410c:	003fed06 	br	40040c4 <__alt_data_end+0xfc0040c4>
 4004110:	40087d40 	call	40087d4 <__sinit>
 4004114:	003fc206 	br	4004020 <__alt_data_end+0xfc004020>
 4004118:	00810074 	movhi	r2,1025
 400411c:	1097c904 	addi	r2,r2,24356
 4004120:	11000017 	ldw	r4,0(r2)
 4004124:	01410034 	movhi	r5,1024
 4004128:	00800044 	movi	r2,1
 400412c:	294ff704 	addi	r5,r5,16348
 4004130:	8080030d 	sth	r2,12(r16)
 4004134:	40091c00 	call	40091c0 <_fwalk>
 4004138:	00800244 	movi	r2,9
 400413c:	8480030d 	sth	r18,12(r16)
 4004140:	9480024c 	andi	r18,r18,9
 4004144:	90bfd51e 	bne	r18,r2,400409c <__alt_data_end+0xfc00409c>
 4004148:	800b883a 	mov	r5,r16
 400414c:	8809883a 	mov	r4,r17
 4004150:	40081dc0 	call	40081dc <__sflush_r>
 4004154:	003fd106 	br	400409c <__alt_data_end+0xfc00409c>
 4004158:	18c01014 	ori	r3,r3,64
 400415c:	80000115 	stw	zero,4(r16)
 4004160:	00bfffc4 	movi	r2,-1
 4004164:	80c0030d 	sth	r3,12(r16)
 4004168:	003fd606 	br	40040c4 <__alt_data_end+0xfc0040c4>
 400416c:	80c00e17 	ldw	r3,56(r16)
 4004170:	0005883a 	mov	r2,zero
 4004174:	80c00015 	stw	r3,0(r16)
 4004178:	003fd206 	br	40040c4 <__alt_data_end+0xfc0040c4>
 400417c:	800b883a 	mov	r5,r16
 4004180:	8809883a 	mov	r4,r17
 4004184:	40083f80 	call	40083f8 <_fflush_r>
 4004188:	10000a1e 	bne	r2,zero,40041b4 <__srefill_r+0x1bc>
 400418c:	8080030b 	ldhu	r2,12(r16)
 4004190:	00fffdc4 	movi	r3,-9
 4004194:	80000215 	stw	zero,8(r16)
 4004198:	1886703a 	and	r3,r3,r2
 400419c:	80000615 	stw	zero,24(r16)
 40041a0:	003fd206 	br	40040ec <__alt_data_end+0xfc0040ec>
 40041a4:	00800244 	movi	r2,9
 40041a8:	88800015 	stw	r2,0(r17)
 40041ac:	18c01014 	ori	r3,r3,64
 40041b0:	80c0030d 	sth	r3,12(r16)
 40041b4:	00bfffc4 	movi	r2,-1
 40041b8:	003fc206 	br	40040c4 <__alt_data_end+0xfc0040c4>
 40041bc:	800b883a 	mov	r5,r16
 40041c0:	8809883a 	mov	r4,r17
 40041c4:	40033040 	call	4003304 <__smakebuf_r>
 40041c8:	003fb106 	br	4004090 <__alt_data_end+0xfc004090>

040041cc <__srget_r>:
 40041cc:	defffd04 	addi	sp,sp,-12
 40041d0:	dc400115 	stw	r17,4(sp)
 40041d4:	dc000015 	stw	r16,0(sp)
 40041d8:	dfc00215 	stw	ra,8(sp)
 40041dc:	2023883a 	mov	r17,r4
 40041e0:	2821883a 	mov	r16,r5
 40041e4:	20000226 	beq	r4,zero,40041f0 <__srget_r+0x24>
 40041e8:	20800e17 	ldw	r2,56(r4)
 40041ec:	10001026 	beq	r2,zero,4004230 <__srget_r+0x64>
 40041f0:	800b883a 	mov	r5,r16
 40041f4:	8809883a 	mov	r4,r17
 40041f8:	4003ff80 	call	4003ff8 <__srefill_r>
 40041fc:	10000e1e 	bne	r2,zero,4004238 <__srget_r+0x6c>
 4004200:	80c00017 	ldw	r3,0(r16)
 4004204:	80800117 	ldw	r2,4(r16)
 4004208:	19000044 	addi	r4,r3,1
 400420c:	10bfffc4 	addi	r2,r2,-1
 4004210:	80800115 	stw	r2,4(r16)
 4004214:	81000015 	stw	r4,0(r16)
 4004218:	18800003 	ldbu	r2,0(r3)
 400421c:	dfc00217 	ldw	ra,8(sp)
 4004220:	dc400117 	ldw	r17,4(sp)
 4004224:	dc000017 	ldw	r16,0(sp)
 4004228:	dec00304 	addi	sp,sp,12
 400422c:	f800283a 	ret
 4004230:	40087d40 	call	40087d4 <__sinit>
 4004234:	003fee06 	br	40041f0 <__alt_data_end+0xfc0041f0>
 4004238:	00bfffc4 	movi	r2,-1
 400423c:	003ff706 	br	400421c <__alt_data_end+0xfc00421c>

04004240 <__srget>:
 4004240:	00810074 	movhi	r2,1025
 4004244:	1097ca04 	addi	r2,r2,24360
 4004248:	200b883a 	mov	r5,r4
 400424c:	11000017 	ldw	r4,0(r2)
 4004250:	40041cc1 	jmpi	40041cc <__srget_r>

04004254 <_sbrk_r>:
 4004254:	defffd04 	addi	sp,sp,-12
 4004258:	dc000015 	stw	r16,0(sp)
 400425c:	040100b4 	movhi	r16,1026
 4004260:	dc400115 	stw	r17,4(sp)
 4004264:	8420b204 	addi	r16,r16,-32056
 4004268:	2023883a 	mov	r17,r4
 400426c:	2809883a 	mov	r4,r5
 4004270:	dfc00215 	stw	ra,8(sp)
 4004274:	80000015 	stw	zero,0(r16)
 4004278:	4010a580 	call	4010a58 <sbrk>
 400427c:	00ffffc4 	movi	r3,-1
 4004280:	10c00526 	beq	r2,r3,4004298 <_sbrk_r+0x44>
 4004284:	dfc00217 	ldw	ra,8(sp)
 4004288:	dc400117 	ldw	r17,4(sp)
 400428c:	dc000017 	ldw	r16,0(sp)
 4004290:	dec00304 	addi	sp,sp,12
 4004294:	f800283a 	ret
 4004298:	80c00017 	ldw	r3,0(r16)
 400429c:	183ff926 	beq	r3,zero,4004284 <__alt_data_end+0xfc004284>
 40042a0:	88c00015 	stw	r3,0(r17)
 40042a4:	003ff706 	br	4004284 <__alt_data_end+0xfc004284>

040042a8 <__sread>:
 40042a8:	defffe04 	addi	sp,sp,-8
 40042ac:	dc000015 	stw	r16,0(sp)
 40042b0:	2821883a 	mov	r16,r5
 40042b4:	2940038f 	ldh	r5,14(r5)
 40042b8:	dfc00115 	stw	ra,4(sp)
 40042bc:	400a9c40 	call	400a9c4 <_read_r>
 40042c0:	10000716 	blt	r2,zero,40042e0 <__sread+0x38>
 40042c4:	80c01417 	ldw	r3,80(r16)
 40042c8:	1887883a 	add	r3,r3,r2
 40042cc:	80c01415 	stw	r3,80(r16)
 40042d0:	dfc00117 	ldw	ra,4(sp)
 40042d4:	dc000017 	ldw	r16,0(sp)
 40042d8:	dec00204 	addi	sp,sp,8
 40042dc:	f800283a 	ret
 40042e0:	80c0030b 	ldhu	r3,12(r16)
 40042e4:	18fbffcc 	andi	r3,r3,61439
 40042e8:	80c0030d 	sth	r3,12(r16)
 40042ec:	dfc00117 	ldw	ra,4(sp)
 40042f0:	dc000017 	ldw	r16,0(sp)
 40042f4:	dec00204 	addi	sp,sp,8
 40042f8:	f800283a 	ret

040042fc <__seofread>:
 40042fc:	0005883a 	mov	r2,zero
 4004300:	f800283a 	ret

04004304 <__swrite>:
 4004304:	2880030b 	ldhu	r2,12(r5)
 4004308:	defffb04 	addi	sp,sp,-20
 400430c:	dcc00315 	stw	r19,12(sp)
 4004310:	dc800215 	stw	r18,8(sp)
 4004314:	dc400115 	stw	r17,4(sp)
 4004318:	dc000015 	stw	r16,0(sp)
 400431c:	dfc00415 	stw	ra,16(sp)
 4004320:	10c0400c 	andi	r3,r2,256
 4004324:	2821883a 	mov	r16,r5
 4004328:	2023883a 	mov	r17,r4
 400432c:	3025883a 	mov	r18,r6
 4004330:	3827883a 	mov	r19,r7
 4004334:	18000526 	beq	r3,zero,400434c <__swrite+0x48>
 4004338:	2940038f 	ldh	r5,14(r5)
 400433c:	01c00084 	movi	r7,2
 4004340:	000d883a 	mov	r6,zero
 4004344:	40094780 	call	4009478 <_lseek_r>
 4004348:	8080030b 	ldhu	r2,12(r16)
 400434c:	8140038f 	ldh	r5,14(r16)
 4004350:	10bbffcc 	andi	r2,r2,61439
 4004354:	980f883a 	mov	r7,r19
 4004358:	900d883a 	mov	r6,r18
 400435c:	8809883a 	mov	r4,r17
 4004360:	8080030d 	sth	r2,12(r16)
 4004364:	dfc00417 	ldw	ra,16(sp)
 4004368:	dcc00317 	ldw	r19,12(sp)
 400436c:	dc800217 	ldw	r18,8(sp)
 4004370:	dc400117 	ldw	r17,4(sp)
 4004374:	dc000017 	ldw	r16,0(sp)
 4004378:	dec00504 	addi	sp,sp,20
 400437c:	400674c1 	jmpi	400674c <_write_r>

04004380 <__sseek>:
 4004380:	defffe04 	addi	sp,sp,-8
 4004384:	dc000015 	stw	r16,0(sp)
 4004388:	2821883a 	mov	r16,r5
 400438c:	2940038f 	ldh	r5,14(r5)
 4004390:	dfc00115 	stw	ra,4(sp)
 4004394:	40094780 	call	4009478 <_lseek_r>
 4004398:	00ffffc4 	movi	r3,-1
 400439c:	10c00826 	beq	r2,r3,40043c0 <__sseek+0x40>
 40043a0:	80c0030b 	ldhu	r3,12(r16)
 40043a4:	80801415 	stw	r2,80(r16)
 40043a8:	18c40014 	ori	r3,r3,4096
 40043ac:	80c0030d 	sth	r3,12(r16)
 40043b0:	dfc00117 	ldw	ra,4(sp)
 40043b4:	dc000017 	ldw	r16,0(sp)
 40043b8:	dec00204 	addi	sp,sp,8
 40043bc:	f800283a 	ret
 40043c0:	80c0030b 	ldhu	r3,12(r16)
 40043c4:	18fbffcc 	andi	r3,r3,61439
 40043c8:	80c0030d 	sth	r3,12(r16)
 40043cc:	dfc00117 	ldw	ra,4(sp)
 40043d0:	dc000017 	ldw	r16,0(sp)
 40043d4:	dec00204 	addi	sp,sp,8
 40043d8:	f800283a 	ret

040043dc <__sclose>:
 40043dc:	2940038f 	ldh	r5,14(r5)
 40043e0:	40069001 	jmpi	4006900 <_close_r>

040043e4 <strlen>:
 40043e4:	208000cc 	andi	r2,r4,3
 40043e8:	10002026 	beq	r2,zero,400446c <strlen+0x88>
 40043ec:	20800007 	ldb	r2,0(r4)
 40043f0:	10002026 	beq	r2,zero,4004474 <strlen+0x90>
 40043f4:	2005883a 	mov	r2,r4
 40043f8:	00000206 	br	4004404 <strlen+0x20>
 40043fc:	10c00007 	ldb	r3,0(r2)
 4004400:	18001826 	beq	r3,zero,4004464 <strlen+0x80>
 4004404:	10800044 	addi	r2,r2,1
 4004408:	10c000cc 	andi	r3,r2,3
 400440c:	183ffb1e 	bne	r3,zero,40043fc <__alt_data_end+0xfc0043fc>
 4004410:	10c00017 	ldw	r3,0(r2)
 4004414:	01ffbff4 	movhi	r7,65279
 4004418:	39ffbfc4 	addi	r7,r7,-257
 400441c:	00ca303a 	nor	r5,zero,r3
 4004420:	01a02074 	movhi	r6,32897
 4004424:	19c7883a 	add	r3,r3,r7
 4004428:	31a02004 	addi	r6,r6,-32640
 400442c:	1946703a 	and	r3,r3,r5
 4004430:	1986703a 	and	r3,r3,r6
 4004434:	1800091e 	bne	r3,zero,400445c <strlen+0x78>
 4004438:	10800104 	addi	r2,r2,4
 400443c:	10c00017 	ldw	r3,0(r2)
 4004440:	19cb883a 	add	r5,r3,r7
 4004444:	00c6303a 	nor	r3,zero,r3
 4004448:	28c6703a 	and	r3,r5,r3
 400444c:	1986703a 	and	r3,r3,r6
 4004450:	183ff926 	beq	r3,zero,4004438 <__alt_data_end+0xfc004438>
 4004454:	00000106 	br	400445c <strlen+0x78>
 4004458:	10800044 	addi	r2,r2,1
 400445c:	10c00007 	ldb	r3,0(r2)
 4004460:	183ffd1e 	bne	r3,zero,4004458 <__alt_data_end+0xfc004458>
 4004464:	1105c83a 	sub	r2,r2,r4
 4004468:	f800283a 	ret
 400446c:	2005883a 	mov	r2,r4
 4004470:	003fe706 	br	4004410 <__alt_data_end+0xfc004410>
 4004474:	0005883a 	mov	r2,zero
 4004478:	f800283a 	ret

0400447c <___vfprintf_internal_r>:
 400447c:	deffb804 	addi	sp,sp,-288
 4004480:	dfc04715 	stw	ra,284(sp)
 4004484:	ddc04515 	stw	r23,276(sp)
 4004488:	dd404315 	stw	r21,268(sp)
 400448c:	d9002c15 	stw	r4,176(sp)
 4004490:	282f883a 	mov	r23,r5
 4004494:	302b883a 	mov	r21,r6
 4004498:	d9c02d15 	stw	r7,180(sp)
 400449c:	df004615 	stw	fp,280(sp)
 40044a0:	dd804415 	stw	r22,272(sp)
 40044a4:	dd004215 	stw	r20,264(sp)
 40044a8:	dcc04115 	stw	r19,260(sp)
 40044ac:	dc804015 	stw	r18,256(sp)
 40044b0:	dc403f15 	stw	r17,252(sp)
 40044b4:	dc003e15 	stw	r16,248(sp)
 40044b8:	40094480 	call	4009448 <_localeconv_r>
 40044bc:	10800017 	ldw	r2,0(r2)
 40044c0:	1009883a 	mov	r4,r2
 40044c4:	d8803415 	stw	r2,208(sp)
 40044c8:	40043e40 	call	40043e4 <strlen>
 40044cc:	d8803715 	stw	r2,220(sp)
 40044d0:	d8802c17 	ldw	r2,176(sp)
 40044d4:	10000226 	beq	r2,zero,40044e0 <___vfprintf_internal_r+0x64>
 40044d8:	10800e17 	ldw	r2,56(r2)
 40044dc:	1000f926 	beq	r2,zero,40048c4 <___vfprintf_internal_r+0x448>
 40044e0:	b880030b 	ldhu	r2,12(r23)
 40044e4:	10c8000c 	andi	r3,r2,8192
 40044e8:	1800061e 	bne	r3,zero,4004504 <___vfprintf_internal_r+0x88>
 40044ec:	b9001917 	ldw	r4,100(r23)
 40044f0:	00f7ffc4 	movi	r3,-8193
 40044f4:	10880014 	ori	r2,r2,8192
 40044f8:	20c6703a 	and	r3,r4,r3
 40044fc:	b880030d 	sth	r2,12(r23)
 4004500:	b8c01915 	stw	r3,100(r23)
 4004504:	10c0020c 	andi	r3,r2,8
 4004508:	1800c126 	beq	r3,zero,4004810 <___vfprintf_internal_r+0x394>
 400450c:	b8c00417 	ldw	r3,16(r23)
 4004510:	1800bf26 	beq	r3,zero,4004810 <___vfprintf_internal_r+0x394>
 4004514:	1080068c 	andi	r2,r2,26
 4004518:	00c00284 	movi	r3,10
 400451c:	10c0c426 	beq	r2,r3,4004830 <___vfprintf_internal_r+0x3b4>
 4004520:	d8c00404 	addi	r3,sp,16
 4004524:	05010074 	movhi	r20,1025
 4004528:	d9001e04 	addi	r4,sp,120
 400452c:	a50e5184 	addi	r20,r20,14662
 4004530:	d8c01e15 	stw	r3,120(sp)
 4004534:	d8002015 	stw	zero,128(sp)
 4004538:	d8001f15 	stw	zero,124(sp)
 400453c:	d8003315 	stw	zero,204(sp)
 4004540:	d8003615 	stw	zero,216(sp)
 4004544:	d8003815 	stw	zero,224(sp)
 4004548:	1811883a 	mov	r8,r3
 400454c:	d8003915 	stw	zero,228(sp)
 4004550:	d8003a15 	stw	zero,232(sp)
 4004554:	d8002f15 	stw	zero,188(sp)
 4004558:	d9002815 	stw	r4,160(sp)
 400455c:	a8800007 	ldb	r2,0(r21)
 4004560:	10027b26 	beq	r2,zero,4004f50 <___vfprintf_internal_r+0xad4>
 4004564:	00c00944 	movi	r3,37
 4004568:	a821883a 	mov	r16,r21
 400456c:	10c0021e 	bne	r2,r3,4004578 <___vfprintf_internal_r+0xfc>
 4004570:	00001406 	br	40045c4 <___vfprintf_internal_r+0x148>
 4004574:	10c00326 	beq	r2,r3,4004584 <___vfprintf_internal_r+0x108>
 4004578:	84000044 	addi	r16,r16,1
 400457c:	80800007 	ldb	r2,0(r16)
 4004580:	103ffc1e 	bne	r2,zero,4004574 <__alt_data_end+0xfc004574>
 4004584:	8563c83a 	sub	r17,r16,r21
 4004588:	88000e26 	beq	r17,zero,40045c4 <___vfprintf_internal_r+0x148>
 400458c:	d8c02017 	ldw	r3,128(sp)
 4004590:	d8801f17 	ldw	r2,124(sp)
 4004594:	45400015 	stw	r21,0(r8)
 4004598:	1c47883a 	add	r3,r3,r17
 400459c:	10800044 	addi	r2,r2,1
 40045a0:	d8c02015 	stw	r3,128(sp)
 40045a4:	44400115 	stw	r17,4(r8)
 40045a8:	d8801f15 	stw	r2,124(sp)
 40045ac:	00c001c4 	movi	r3,7
 40045b0:	1880a716 	blt	r3,r2,4004850 <___vfprintf_internal_r+0x3d4>
 40045b4:	42000204 	addi	r8,r8,8
 40045b8:	d9402f17 	ldw	r5,188(sp)
 40045bc:	2c4b883a 	add	r5,r5,r17
 40045c0:	d9402f15 	stw	r5,188(sp)
 40045c4:	80800007 	ldb	r2,0(r16)
 40045c8:	1000a826 	beq	r2,zero,400486c <___vfprintf_internal_r+0x3f0>
 40045cc:	84400047 	ldb	r17,1(r16)
 40045d0:	00bfffc4 	movi	r2,-1
 40045d4:	85400044 	addi	r21,r16,1
 40045d8:	d8002785 	stb	zero,158(sp)
 40045dc:	0007883a 	mov	r3,zero
 40045e0:	000f883a 	mov	r7,zero
 40045e4:	d8802915 	stw	r2,164(sp)
 40045e8:	d8003115 	stw	zero,196(sp)
 40045ec:	0025883a 	mov	r18,zero
 40045f0:	01401604 	movi	r5,88
 40045f4:	01800244 	movi	r6,9
 40045f8:	02800a84 	movi	r10,42
 40045fc:	02401b04 	movi	r9,108
 4004600:	ad400044 	addi	r21,r21,1
 4004604:	88bff804 	addi	r2,r17,-32
 4004608:	28830436 	bltu	r5,r2,400521c <___vfprintf_internal_r+0xda0>
 400460c:	100490ba 	slli	r2,r2,2
 4004610:	01010034 	movhi	r4,1024
 4004614:	21118904 	addi	r4,r4,17956
 4004618:	1105883a 	add	r2,r2,r4
 400461c:	10800017 	ldw	r2,0(r2)
 4004620:	1000683a 	jmp	r2
 4004624:	0400513c 	xorhi	r16,zero,324
 4004628:	0400521c 	xori	r16,zero,328
 400462c:	0400521c 	xori	r16,zero,328
 4004630:	0400515c 	xori	r16,zero,325
 4004634:	0400521c 	xori	r16,zero,328
 4004638:	0400521c 	xori	r16,zero,328
 400463c:	0400521c 	xori	r16,zero,328
 4004640:	0400521c 	xori	r16,zero,328
 4004644:	0400521c 	xori	r16,zero,328
 4004648:	0400521c 	xori	r16,zero,328
 400464c:	040048d0 	cmplti	r16,zero,291
 4004650:	04005078 	rdprs	r16,zero,321
 4004654:	0400521c 	xori	r16,zero,328
 4004658:	04004798 	cmpnei	r16,zero,286
 400465c:	040048f8 	rdprs	r16,zero,291
 4004660:	0400521c 	xori	r16,zero,328
 4004664:	04004938 	rdprs	r16,zero,292
 4004668:	04004944 	movi	r16,293
 400466c:	04004944 	movi	r16,293
 4004670:	04004944 	movi	r16,293
 4004674:	04004944 	movi	r16,293
 4004678:	04004944 	movi	r16,293
 400467c:	04004944 	movi	r16,293
 4004680:	04004944 	movi	r16,293
 4004684:	04004944 	movi	r16,293
 4004688:	04004944 	movi	r16,293
 400468c:	0400521c 	xori	r16,zero,328
 4004690:	0400521c 	xori	r16,zero,328
 4004694:	0400521c 	xori	r16,zero,328
 4004698:	0400521c 	xori	r16,zero,328
 400469c:	0400521c 	xori	r16,zero,328
 40046a0:	0400521c 	xori	r16,zero,328
 40046a4:	0400521c 	xori	r16,zero,328
 40046a8:	0400521c 	xori	r16,zero,328
 40046ac:	0400521c 	xori	r16,zero,328
 40046b0:	0400521c 	xori	r16,zero,328
 40046b4:	04004978 	rdprs	r16,zero,293
 40046b8:	04004a34 	movhi	r16,296
 40046bc:	0400521c 	xori	r16,zero,328
 40046c0:	04004a34 	movhi	r16,296
 40046c4:	0400521c 	xori	r16,zero,328
 40046c8:	0400521c 	xori	r16,zero,328
 40046cc:	0400521c 	xori	r16,zero,328
 40046d0:	0400521c 	xori	r16,zero,328
 40046d4:	04004ad4 	movui	r16,299
 40046d8:	0400521c 	xori	r16,zero,328
 40046dc:	0400521c 	xori	r16,zero,328
 40046e0:	04004ae0 	cmpeqi	r16,zero,299
 40046e4:	0400521c 	xori	r16,zero,328
 40046e8:	0400521c 	xori	r16,zero,328
 40046ec:	0400521c 	xori	r16,zero,328
 40046f0:	0400521c 	xori	r16,zero,328
 40046f4:	0400521c 	xori	r16,zero,328
 40046f8:	04004f58 	cmpnei	r16,zero,317
 40046fc:	0400521c 	xori	r16,zero,328
 4004700:	0400521c 	xori	r16,zero,328
 4004704:	04004fb8 	rdprs	r16,zero,318
 4004708:	0400521c 	xori	r16,zero,328
 400470c:	0400521c 	xori	r16,zero,328
 4004710:	0400521c 	xori	r16,zero,328
 4004714:	0400521c 	xori	r16,zero,328
 4004718:	0400521c 	xori	r16,zero,328
 400471c:	0400521c 	xori	r16,zero,328
 4004720:	0400521c 	xori	r16,zero,328
 4004724:	0400521c 	xori	r16,zero,328
 4004728:	0400521c 	xori	r16,zero,328
 400472c:	0400521c 	xori	r16,zero,328
 4004730:	040051c8 	cmpgei	r16,zero,327
 4004734:	04005168 	cmpgeui	r16,zero,325
 4004738:	04004a34 	movhi	r16,296
 400473c:	04004a34 	movhi	r16,296
 4004740:	04004a34 	movhi	r16,296
 4004744:	04005178 	rdprs	r16,zero,325
 4004748:	04005168 	cmpgeui	r16,zero,325
 400474c:	0400521c 	xori	r16,zero,328
 4004750:	0400521c 	xori	r16,zero,328
 4004754:	04005184 	movi	r16,326
 4004758:	0400521c 	xori	r16,zero,328
 400475c:	04005194 	movui	r16,326
 4004760:	04005068 	cmpgeui	r16,zero,321
 4004764:	040047a4 	muli	r16,zero,286
 4004768:	04005088 	cmpgei	r16,zero,322
 400476c:	0400521c 	xori	r16,zero,328
 4004770:	04005094 	movui	r16,322
 4004774:	0400521c 	xori	r16,zero,328
 4004778:	040050f0 	cmpltui	r16,zero,323
 400477c:	0400521c 	xori	r16,zero,328
 4004780:	0400521c 	xori	r16,zero,328
 4004784:	04005100 	call	400510 <__reset-0x3bffaf0>
 4004788:	d9003117 	ldw	r4,196(sp)
 400478c:	d8802d15 	stw	r2,180(sp)
 4004790:	0109c83a 	sub	r4,zero,r4
 4004794:	d9003115 	stw	r4,196(sp)
 4004798:	94800114 	ori	r18,r18,4
 400479c:	ac400007 	ldb	r17,0(r21)
 40047a0:	003f9706 	br	4004600 <__alt_data_end+0xfc004600>
 40047a4:	00800c04 	movi	r2,48
 40047a8:	d9002d17 	ldw	r4,180(sp)
 40047ac:	d9402917 	ldw	r5,164(sp)
 40047b0:	d8802705 	stb	r2,156(sp)
 40047b4:	00801e04 	movi	r2,120
 40047b8:	d8802745 	stb	r2,157(sp)
 40047bc:	d8002785 	stb	zero,158(sp)
 40047c0:	20c00104 	addi	r3,r4,4
 40047c4:	24c00017 	ldw	r19,0(r4)
 40047c8:	002d883a 	mov	r22,zero
 40047cc:	90800094 	ori	r2,r18,2
 40047d0:	28029a16 	blt	r5,zero,400523c <___vfprintf_internal_r+0xdc0>
 40047d4:	00bfdfc4 	movi	r2,-129
 40047d8:	90a4703a 	and	r18,r18,r2
 40047dc:	d8c02d15 	stw	r3,180(sp)
 40047e0:	94800094 	ori	r18,r18,2
 40047e4:	9802871e 	bne	r19,zero,4005204 <___vfprintf_internal_r+0xd88>
 40047e8:	00810074 	movhi	r2,1025
 40047ec:	108e4a04 	addi	r2,r2,14632
 40047f0:	d8803915 	stw	r2,228(sp)
 40047f4:	04401e04 	movi	r17,120
 40047f8:	d8802917 	ldw	r2,164(sp)
 40047fc:	0039883a 	mov	fp,zero
 4004800:	1001e926 	beq	r2,zero,4004fa8 <___vfprintf_internal_r+0xb2c>
 4004804:	0027883a 	mov	r19,zero
 4004808:	002d883a 	mov	r22,zero
 400480c:	00020506 	br	4005024 <___vfprintf_internal_r+0xba8>
 4004810:	d9002c17 	ldw	r4,176(sp)
 4004814:	b80b883a 	mov	r5,r23
 4004818:	40067ac0 	call	40067ac <__swsetup_r>
 400481c:	1005ac1e 	bne	r2,zero,4005ed0 <___vfprintf_internal_r+0x1a54>
 4004820:	b880030b 	ldhu	r2,12(r23)
 4004824:	00c00284 	movi	r3,10
 4004828:	1080068c 	andi	r2,r2,26
 400482c:	10ff3c1e 	bne	r2,r3,4004520 <__alt_data_end+0xfc004520>
 4004830:	b880038f 	ldh	r2,14(r23)
 4004834:	103f3a16 	blt	r2,zero,4004520 <__alt_data_end+0xfc004520>
 4004838:	d9c02d17 	ldw	r7,180(sp)
 400483c:	d9002c17 	ldw	r4,176(sp)
 4004840:	a80d883a 	mov	r6,r21
 4004844:	b80b883a 	mov	r5,r23
 4004848:	40066900 	call	4006690 <__sbprintf>
 400484c:	00001106 	br	4004894 <___vfprintf_internal_r+0x418>
 4004850:	d9002c17 	ldw	r4,176(sp)
 4004854:	d9801e04 	addi	r6,sp,120
 4004858:	b80b883a 	mov	r5,r23
 400485c:	400b1d40 	call	400b1d4 <__sprint_r>
 4004860:	1000081e 	bne	r2,zero,4004884 <___vfprintf_internal_r+0x408>
 4004864:	da000404 	addi	r8,sp,16
 4004868:	003f5306 	br	40045b8 <__alt_data_end+0xfc0045b8>
 400486c:	d8802017 	ldw	r2,128(sp)
 4004870:	10000426 	beq	r2,zero,4004884 <___vfprintf_internal_r+0x408>
 4004874:	d9002c17 	ldw	r4,176(sp)
 4004878:	d9801e04 	addi	r6,sp,120
 400487c:	b80b883a 	mov	r5,r23
 4004880:	400b1d40 	call	400b1d4 <__sprint_r>
 4004884:	b880030b 	ldhu	r2,12(r23)
 4004888:	1080100c 	andi	r2,r2,64
 400488c:	1005901e 	bne	r2,zero,4005ed0 <___vfprintf_internal_r+0x1a54>
 4004890:	d8802f17 	ldw	r2,188(sp)
 4004894:	dfc04717 	ldw	ra,284(sp)
 4004898:	df004617 	ldw	fp,280(sp)
 400489c:	ddc04517 	ldw	r23,276(sp)
 40048a0:	dd804417 	ldw	r22,272(sp)
 40048a4:	dd404317 	ldw	r21,268(sp)
 40048a8:	dd004217 	ldw	r20,264(sp)
 40048ac:	dcc04117 	ldw	r19,260(sp)
 40048b0:	dc804017 	ldw	r18,256(sp)
 40048b4:	dc403f17 	ldw	r17,252(sp)
 40048b8:	dc003e17 	ldw	r16,248(sp)
 40048bc:	dec04804 	addi	sp,sp,288
 40048c0:	f800283a 	ret
 40048c4:	d9002c17 	ldw	r4,176(sp)
 40048c8:	40087d40 	call	40087d4 <__sinit>
 40048cc:	003f0406 	br	40044e0 <__alt_data_end+0xfc0044e0>
 40048d0:	d8802d17 	ldw	r2,180(sp)
 40048d4:	d9002d17 	ldw	r4,180(sp)
 40048d8:	10800017 	ldw	r2,0(r2)
 40048dc:	d8803115 	stw	r2,196(sp)
 40048e0:	20800104 	addi	r2,r4,4
 40048e4:	d9003117 	ldw	r4,196(sp)
 40048e8:	203fa716 	blt	r4,zero,4004788 <__alt_data_end+0xfc004788>
 40048ec:	d8802d15 	stw	r2,180(sp)
 40048f0:	ac400007 	ldb	r17,0(r21)
 40048f4:	003f4206 	br	4004600 <__alt_data_end+0xfc004600>
 40048f8:	ac400007 	ldb	r17,0(r21)
 40048fc:	aac00044 	addi	r11,r21,1
 4004900:	8a872826 	beq	r17,r10,40065a4 <___vfprintf_internal_r+0x2128>
 4004904:	88bff404 	addi	r2,r17,-48
 4004908:	0009883a 	mov	r4,zero
 400490c:	30867d36 	bltu	r6,r2,4006304 <___vfprintf_internal_r+0x1e88>
 4004910:	5c400007 	ldb	r17,0(r11)
 4004914:	210002a4 	muli	r4,r4,10
 4004918:	5d400044 	addi	r21,r11,1
 400491c:	a817883a 	mov	r11,r21
 4004920:	2089883a 	add	r4,r4,r2
 4004924:	88bff404 	addi	r2,r17,-48
 4004928:	30bff92e 	bgeu	r6,r2,4004910 <__alt_data_end+0xfc004910>
 400492c:	2005c916 	blt	r4,zero,4006054 <___vfprintf_internal_r+0x1bd8>
 4004930:	d9002915 	stw	r4,164(sp)
 4004934:	003f3306 	br	4004604 <__alt_data_end+0xfc004604>
 4004938:	94802014 	ori	r18,r18,128
 400493c:	ac400007 	ldb	r17,0(r21)
 4004940:	003f2f06 	br	4004600 <__alt_data_end+0xfc004600>
 4004944:	a809883a 	mov	r4,r21
 4004948:	d8003115 	stw	zero,196(sp)
 400494c:	88bff404 	addi	r2,r17,-48
 4004950:	0017883a 	mov	r11,zero
 4004954:	24400007 	ldb	r17,0(r4)
 4004958:	5ac002a4 	muli	r11,r11,10
 400495c:	ad400044 	addi	r21,r21,1
 4004960:	a809883a 	mov	r4,r21
 4004964:	12d7883a 	add	r11,r2,r11
 4004968:	88bff404 	addi	r2,r17,-48
 400496c:	30bff92e 	bgeu	r6,r2,4004954 <__alt_data_end+0xfc004954>
 4004970:	dac03115 	stw	r11,196(sp)
 4004974:	003f2306 	br	4004604 <__alt_data_end+0xfc004604>
 4004978:	18c03fcc 	andi	r3,r3,255
 400497c:	18072b1e 	bne	r3,zero,400662c <___vfprintf_internal_r+0x21b0>
 4004980:	94800414 	ori	r18,r18,16
 4004984:	9080080c 	andi	r2,r18,32
 4004988:	10037b26 	beq	r2,zero,4005778 <___vfprintf_internal_r+0x12fc>
 400498c:	d9402d17 	ldw	r5,180(sp)
 4004990:	28800117 	ldw	r2,4(r5)
 4004994:	2cc00017 	ldw	r19,0(r5)
 4004998:	29400204 	addi	r5,r5,8
 400499c:	d9402d15 	stw	r5,180(sp)
 40049a0:	102d883a 	mov	r22,r2
 40049a4:	10044b16 	blt	r2,zero,4005ad4 <___vfprintf_internal_r+0x1658>
 40049a8:	d9402917 	ldw	r5,164(sp)
 40049ac:	df002783 	ldbu	fp,158(sp)
 40049b0:	2803bc16 	blt	r5,zero,40058a4 <___vfprintf_internal_r+0x1428>
 40049b4:	00ffdfc4 	movi	r3,-129
 40049b8:	9d84b03a 	or	r2,r19,r22
 40049bc:	90e4703a 	and	r18,r18,r3
 40049c0:	10017726 	beq	r2,zero,4004fa0 <___vfprintf_internal_r+0xb24>
 40049c4:	b0038326 	beq	r22,zero,40057d4 <___vfprintf_internal_r+0x1358>
 40049c8:	dc402a15 	stw	r17,168(sp)
 40049cc:	dc001e04 	addi	r16,sp,120
 40049d0:	b023883a 	mov	r17,r22
 40049d4:	402d883a 	mov	r22,r8
 40049d8:	9809883a 	mov	r4,r19
 40049dc:	880b883a 	mov	r5,r17
 40049e0:	01800284 	movi	r6,10
 40049e4:	000f883a 	mov	r7,zero
 40049e8:	400d3a80 	call	400d3a8 <__umoddi3>
 40049ec:	10800c04 	addi	r2,r2,48
 40049f0:	843fffc4 	addi	r16,r16,-1
 40049f4:	9809883a 	mov	r4,r19
 40049f8:	880b883a 	mov	r5,r17
 40049fc:	80800005 	stb	r2,0(r16)
 4004a00:	01800284 	movi	r6,10
 4004a04:	000f883a 	mov	r7,zero
 4004a08:	400ce300 	call	400ce30 <__udivdi3>
 4004a0c:	1027883a 	mov	r19,r2
 4004a10:	10c4b03a 	or	r2,r2,r3
 4004a14:	1823883a 	mov	r17,r3
 4004a18:	103fef1e 	bne	r2,zero,40049d8 <__alt_data_end+0xfc0049d8>
 4004a1c:	d8c02817 	ldw	r3,160(sp)
 4004a20:	dc402a17 	ldw	r17,168(sp)
 4004a24:	b011883a 	mov	r8,r22
 4004a28:	1c07c83a 	sub	r3,r3,r16
 4004a2c:	d8c02e15 	stw	r3,184(sp)
 4004a30:	00005906 	br	4004b98 <___vfprintf_internal_r+0x71c>
 4004a34:	18c03fcc 	andi	r3,r3,255
 4004a38:	1806fa1e 	bne	r3,zero,4006624 <___vfprintf_internal_r+0x21a8>
 4004a3c:	9080020c 	andi	r2,r18,8
 4004a40:	10048a26 	beq	r2,zero,4005c6c <___vfprintf_internal_r+0x17f0>
 4004a44:	d8c02d17 	ldw	r3,180(sp)
 4004a48:	d9002d17 	ldw	r4,180(sp)
 4004a4c:	d9402d17 	ldw	r5,180(sp)
 4004a50:	18c00017 	ldw	r3,0(r3)
 4004a54:	21000117 	ldw	r4,4(r4)
 4004a58:	29400204 	addi	r5,r5,8
 4004a5c:	d8c03615 	stw	r3,216(sp)
 4004a60:	d9003815 	stw	r4,224(sp)
 4004a64:	d9402d15 	stw	r5,180(sp)
 4004a68:	d9003617 	ldw	r4,216(sp)
 4004a6c:	d9403817 	ldw	r5,224(sp)
 4004a70:	da003d15 	stw	r8,244(sp)
 4004a74:	04000044 	movi	r16,1
 4004a78:	400af880 	call	400af88 <__fpclassifyd>
 4004a7c:	da003d17 	ldw	r8,244(sp)
 4004a80:	14041f1e 	bne	r2,r16,4005b00 <___vfprintf_internal_r+0x1684>
 4004a84:	d9003617 	ldw	r4,216(sp)
 4004a88:	d9403817 	ldw	r5,224(sp)
 4004a8c:	000d883a 	mov	r6,zero
 4004a90:	000f883a 	mov	r7,zero
 4004a94:	400ebd80 	call	400ebd8 <__ledf2>
 4004a98:	da003d17 	ldw	r8,244(sp)
 4004a9c:	1005be16 	blt	r2,zero,4006198 <___vfprintf_internal_r+0x1d1c>
 4004aa0:	df002783 	ldbu	fp,158(sp)
 4004aa4:	008011c4 	movi	r2,71
 4004aa8:	1445330e 	bge	r2,r17,4005f78 <___vfprintf_internal_r+0x1afc>
 4004aac:	04010074 	movhi	r16,1025
 4004ab0:	840e4204 	addi	r16,r16,14600
 4004ab4:	00c000c4 	movi	r3,3
 4004ab8:	00bfdfc4 	movi	r2,-129
 4004abc:	d8c02a15 	stw	r3,168(sp)
 4004ac0:	90a4703a 	and	r18,r18,r2
 4004ac4:	d8c02e15 	stw	r3,184(sp)
 4004ac8:	d8002915 	stw	zero,164(sp)
 4004acc:	d8003215 	stw	zero,200(sp)
 4004ad0:	00003706 	br	4004bb0 <___vfprintf_internal_r+0x734>
 4004ad4:	94800214 	ori	r18,r18,8
 4004ad8:	ac400007 	ldb	r17,0(r21)
 4004adc:	003ec806 	br	4004600 <__alt_data_end+0xfc004600>
 4004ae0:	18c03fcc 	andi	r3,r3,255
 4004ae4:	1806db1e 	bne	r3,zero,4006654 <___vfprintf_internal_r+0x21d8>
 4004ae8:	94800414 	ori	r18,r18,16
 4004aec:	9080080c 	andi	r2,r18,32
 4004af0:	1002d826 	beq	r2,zero,4005654 <___vfprintf_internal_r+0x11d8>
 4004af4:	d9402d17 	ldw	r5,180(sp)
 4004af8:	d8c02917 	ldw	r3,164(sp)
 4004afc:	d8002785 	stb	zero,158(sp)
 4004b00:	28800204 	addi	r2,r5,8
 4004b04:	2cc00017 	ldw	r19,0(r5)
 4004b08:	2d800117 	ldw	r22,4(r5)
 4004b0c:	18048f16 	blt	r3,zero,4005d4c <___vfprintf_internal_r+0x18d0>
 4004b10:	013fdfc4 	movi	r4,-129
 4004b14:	9d86b03a 	or	r3,r19,r22
 4004b18:	d8802d15 	stw	r2,180(sp)
 4004b1c:	9124703a 	and	r18,r18,r4
 4004b20:	1802d91e 	bne	r3,zero,4005688 <___vfprintf_internal_r+0x120c>
 4004b24:	d8c02917 	ldw	r3,164(sp)
 4004b28:	0039883a 	mov	fp,zero
 4004b2c:	1805c326 	beq	r3,zero,400623c <___vfprintf_internal_r+0x1dc0>
 4004b30:	0027883a 	mov	r19,zero
 4004b34:	002d883a 	mov	r22,zero
 4004b38:	dc001e04 	addi	r16,sp,120
 4004b3c:	9806d0fa 	srli	r3,r19,3
 4004b40:	b008977a 	slli	r4,r22,29
 4004b44:	b02cd0fa 	srli	r22,r22,3
 4004b48:	9cc001cc 	andi	r19,r19,7
 4004b4c:	98800c04 	addi	r2,r19,48
 4004b50:	843fffc4 	addi	r16,r16,-1
 4004b54:	20e6b03a 	or	r19,r4,r3
 4004b58:	80800005 	stb	r2,0(r16)
 4004b5c:	9d86b03a 	or	r3,r19,r22
 4004b60:	183ff61e 	bne	r3,zero,4004b3c <__alt_data_end+0xfc004b3c>
 4004b64:	90c0004c 	andi	r3,r18,1
 4004b68:	18013b26 	beq	r3,zero,4005058 <___vfprintf_internal_r+0xbdc>
 4004b6c:	10803fcc 	andi	r2,r2,255
 4004b70:	1080201c 	xori	r2,r2,128
 4004b74:	10bfe004 	addi	r2,r2,-128
 4004b78:	00c00c04 	movi	r3,48
 4004b7c:	10c13626 	beq	r2,r3,4005058 <___vfprintf_internal_r+0xbdc>
 4004b80:	80ffffc5 	stb	r3,-1(r16)
 4004b84:	d8c02817 	ldw	r3,160(sp)
 4004b88:	80bfffc4 	addi	r2,r16,-1
 4004b8c:	1021883a 	mov	r16,r2
 4004b90:	1887c83a 	sub	r3,r3,r2
 4004b94:	d8c02e15 	stw	r3,184(sp)
 4004b98:	d8802e17 	ldw	r2,184(sp)
 4004b9c:	d9002917 	ldw	r4,164(sp)
 4004ba0:	1100010e 	bge	r2,r4,4004ba8 <___vfprintf_internal_r+0x72c>
 4004ba4:	2005883a 	mov	r2,r4
 4004ba8:	d8802a15 	stw	r2,168(sp)
 4004bac:	d8003215 	stw	zero,200(sp)
 4004bb0:	e7003fcc 	andi	fp,fp,255
 4004bb4:	e700201c 	xori	fp,fp,128
 4004bb8:	e73fe004 	addi	fp,fp,-128
 4004bbc:	e0000326 	beq	fp,zero,4004bcc <___vfprintf_internal_r+0x750>
 4004bc0:	d8c02a17 	ldw	r3,168(sp)
 4004bc4:	18c00044 	addi	r3,r3,1
 4004bc8:	d8c02a15 	stw	r3,168(sp)
 4004bcc:	90c0008c 	andi	r3,r18,2
 4004bd0:	d8c02b15 	stw	r3,172(sp)
 4004bd4:	18000326 	beq	r3,zero,4004be4 <___vfprintf_internal_r+0x768>
 4004bd8:	d8c02a17 	ldw	r3,168(sp)
 4004bdc:	18c00084 	addi	r3,r3,2
 4004be0:	d8c02a15 	stw	r3,168(sp)
 4004be4:	90c0210c 	andi	r3,r18,132
 4004be8:	d8c03015 	stw	r3,192(sp)
 4004bec:	1801a31e 	bne	r3,zero,400527c <___vfprintf_internal_r+0xe00>
 4004bf0:	d9003117 	ldw	r4,196(sp)
 4004bf4:	d8c02a17 	ldw	r3,168(sp)
 4004bf8:	20e7c83a 	sub	r19,r4,r3
 4004bfc:	04c19f0e 	bge	zero,r19,400527c <___vfprintf_internal_r+0xe00>
 4004c00:	02400404 	movi	r9,16
 4004c04:	d8c02017 	ldw	r3,128(sp)
 4004c08:	d8801f17 	ldw	r2,124(sp)
 4004c0c:	4cc50d0e 	bge	r9,r19,4006044 <___vfprintf_internal_r+0x1bc8>
 4004c10:	01410074 	movhi	r5,1025
 4004c14:	294e5584 	addi	r5,r5,14678
 4004c18:	dc403b15 	stw	r17,236(sp)
 4004c1c:	d9403515 	stw	r5,212(sp)
 4004c20:	9823883a 	mov	r17,r19
 4004c24:	482d883a 	mov	r22,r9
 4004c28:	9027883a 	mov	r19,r18
 4004c2c:	070001c4 	movi	fp,7
 4004c30:	8025883a 	mov	r18,r16
 4004c34:	dc002c17 	ldw	r16,176(sp)
 4004c38:	00000306 	br	4004c48 <___vfprintf_internal_r+0x7cc>
 4004c3c:	8c7ffc04 	addi	r17,r17,-16
 4004c40:	42000204 	addi	r8,r8,8
 4004c44:	b440130e 	bge	r22,r17,4004c94 <___vfprintf_internal_r+0x818>
 4004c48:	01010074 	movhi	r4,1025
 4004c4c:	18c00404 	addi	r3,r3,16
 4004c50:	10800044 	addi	r2,r2,1
 4004c54:	210e5584 	addi	r4,r4,14678
 4004c58:	41000015 	stw	r4,0(r8)
 4004c5c:	45800115 	stw	r22,4(r8)
 4004c60:	d8c02015 	stw	r3,128(sp)
 4004c64:	d8801f15 	stw	r2,124(sp)
 4004c68:	e0bff40e 	bge	fp,r2,4004c3c <__alt_data_end+0xfc004c3c>
 4004c6c:	d9801e04 	addi	r6,sp,120
 4004c70:	b80b883a 	mov	r5,r23
 4004c74:	8009883a 	mov	r4,r16
 4004c78:	400b1d40 	call	400b1d4 <__sprint_r>
 4004c7c:	103f011e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4004c80:	8c7ffc04 	addi	r17,r17,-16
 4004c84:	d8c02017 	ldw	r3,128(sp)
 4004c88:	d8801f17 	ldw	r2,124(sp)
 4004c8c:	da000404 	addi	r8,sp,16
 4004c90:	b47fed16 	blt	r22,r17,4004c48 <__alt_data_end+0xfc004c48>
 4004c94:	9021883a 	mov	r16,r18
 4004c98:	9825883a 	mov	r18,r19
 4004c9c:	8827883a 	mov	r19,r17
 4004ca0:	dc403b17 	ldw	r17,236(sp)
 4004ca4:	d9403517 	ldw	r5,212(sp)
 4004ca8:	98c7883a 	add	r3,r19,r3
 4004cac:	10800044 	addi	r2,r2,1
 4004cb0:	41400015 	stw	r5,0(r8)
 4004cb4:	44c00115 	stw	r19,4(r8)
 4004cb8:	d8c02015 	stw	r3,128(sp)
 4004cbc:	d8801f15 	stw	r2,124(sp)
 4004cc0:	010001c4 	movi	r4,7
 4004cc4:	2082a316 	blt	r4,r2,4005754 <___vfprintf_internal_r+0x12d8>
 4004cc8:	df002787 	ldb	fp,158(sp)
 4004ccc:	42000204 	addi	r8,r8,8
 4004cd0:	e0000c26 	beq	fp,zero,4004d04 <___vfprintf_internal_r+0x888>
 4004cd4:	d8801f17 	ldw	r2,124(sp)
 4004cd8:	d9002784 	addi	r4,sp,158
 4004cdc:	18c00044 	addi	r3,r3,1
 4004ce0:	10800044 	addi	r2,r2,1
 4004ce4:	41000015 	stw	r4,0(r8)
 4004ce8:	01000044 	movi	r4,1
 4004cec:	41000115 	stw	r4,4(r8)
 4004cf0:	d8c02015 	stw	r3,128(sp)
 4004cf4:	d8801f15 	stw	r2,124(sp)
 4004cf8:	010001c4 	movi	r4,7
 4004cfc:	20823c16 	blt	r4,r2,40055f0 <___vfprintf_internal_r+0x1174>
 4004d00:	42000204 	addi	r8,r8,8
 4004d04:	d8802b17 	ldw	r2,172(sp)
 4004d08:	10000c26 	beq	r2,zero,4004d3c <___vfprintf_internal_r+0x8c0>
 4004d0c:	d8801f17 	ldw	r2,124(sp)
 4004d10:	d9002704 	addi	r4,sp,156
 4004d14:	18c00084 	addi	r3,r3,2
 4004d18:	10800044 	addi	r2,r2,1
 4004d1c:	41000015 	stw	r4,0(r8)
 4004d20:	01000084 	movi	r4,2
 4004d24:	41000115 	stw	r4,4(r8)
 4004d28:	d8c02015 	stw	r3,128(sp)
 4004d2c:	d8801f15 	stw	r2,124(sp)
 4004d30:	010001c4 	movi	r4,7
 4004d34:	20823616 	blt	r4,r2,4005610 <___vfprintf_internal_r+0x1194>
 4004d38:	42000204 	addi	r8,r8,8
 4004d3c:	d9003017 	ldw	r4,192(sp)
 4004d40:	00802004 	movi	r2,128
 4004d44:	20819926 	beq	r4,r2,40053ac <___vfprintf_internal_r+0xf30>
 4004d48:	d9402917 	ldw	r5,164(sp)
 4004d4c:	d8802e17 	ldw	r2,184(sp)
 4004d50:	28adc83a 	sub	r22,r5,r2
 4004d54:	0580310e 	bge	zero,r22,4004e1c <___vfprintf_internal_r+0x9a0>
 4004d58:	07000404 	movi	fp,16
 4004d5c:	d8801f17 	ldw	r2,124(sp)
 4004d60:	e584140e 	bge	fp,r22,4005db4 <___vfprintf_internal_r+0x1938>
 4004d64:	01410074 	movhi	r5,1025
 4004d68:	294e5184 	addi	r5,r5,14662
 4004d6c:	dc402915 	stw	r17,164(sp)
 4004d70:	d9402b15 	stw	r5,172(sp)
 4004d74:	b023883a 	mov	r17,r22
 4004d78:	04c001c4 	movi	r19,7
 4004d7c:	a82d883a 	mov	r22,r21
 4004d80:	902b883a 	mov	r21,r18
 4004d84:	8025883a 	mov	r18,r16
 4004d88:	dc002c17 	ldw	r16,176(sp)
 4004d8c:	00000306 	br	4004d9c <___vfprintf_internal_r+0x920>
 4004d90:	8c7ffc04 	addi	r17,r17,-16
 4004d94:	42000204 	addi	r8,r8,8
 4004d98:	e440110e 	bge	fp,r17,4004de0 <___vfprintf_internal_r+0x964>
 4004d9c:	18c00404 	addi	r3,r3,16
 4004da0:	10800044 	addi	r2,r2,1
 4004da4:	45000015 	stw	r20,0(r8)
 4004da8:	47000115 	stw	fp,4(r8)
 4004dac:	d8c02015 	stw	r3,128(sp)
 4004db0:	d8801f15 	stw	r2,124(sp)
 4004db4:	98bff60e 	bge	r19,r2,4004d90 <__alt_data_end+0xfc004d90>
 4004db8:	d9801e04 	addi	r6,sp,120
 4004dbc:	b80b883a 	mov	r5,r23
 4004dc0:	8009883a 	mov	r4,r16
 4004dc4:	400b1d40 	call	400b1d4 <__sprint_r>
 4004dc8:	103eae1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4004dcc:	8c7ffc04 	addi	r17,r17,-16
 4004dd0:	d8c02017 	ldw	r3,128(sp)
 4004dd4:	d8801f17 	ldw	r2,124(sp)
 4004dd8:	da000404 	addi	r8,sp,16
 4004ddc:	e47fef16 	blt	fp,r17,4004d9c <__alt_data_end+0xfc004d9c>
 4004de0:	9021883a 	mov	r16,r18
 4004de4:	a825883a 	mov	r18,r21
 4004de8:	b02b883a 	mov	r21,r22
 4004dec:	882d883a 	mov	r22,r17
 4004df0:	dc402917 	ldw	r17,164(sp)
 4004df4:	d9002b17 	ldw	r4,172(sp)
 4004df8:	1d87883a 	add	r3,r3,r22
 4004dfc:	10800044 	addi	r2,r2,1
 4004e00:	41000015 	stw	r4,0(r8)
 4004e04:	45800115 	stw	r22,4(r8)
 4004e08:	d8c02015 	stw	r3,128(sp)
 4004e0c:	d8801f15 	stw	r2,124(sp)
 4004e10:	010001c4 	movi	r4,7
 4004e14:	2081ee16 	blt	r4,r2,40055d0 <___vfprintf_internal_r+0x1154>
 4004e18:	42000204 	addi	r8,r8,8
 4004e1c:	9080400c 	andi	r2,r18,256
 4004e20:	1001181e 	bne	r2,zero,4005284 <___vfprintf_internal_r+0xe08>
 4004e24:	d9402e17 	ldw	r5,184(sp)
 4004e28:	d8801f17 	ldw	r2,124(sp)
 4004e2c:	44000015 	stw	r16,0(r8)
 4004e30:	1947883a 	add	r3,r3,r5
 4004e34:	10800044 	addi	r2,r2,1
 4004e38:	41400115 	stw	r5,4(r8)
 4004e3c:	d8c02015 	stw	r3,128(sp)
 4004e40:	d8801f15 	stw	r2,124(sp)
 4004e44:	010001c4 	movi	r4,7
 4004e48:	2081d316 	blt	r4,r2,4005598 <___vfprintf_internal_r+0x111c>
 4004e4c:	42000204 	addi	r8,r8,8
 4004e50:	9480010c 	andi	r18,r18,4
 4004e54:	90003226 	beq	r18,zero,4004f20 <___vfprintf_internal_r+0xaa4>
 4004e58:	d9403117 	ldw	r5,196(sp)
 4004e5c:	d8802a17 	ldw	r2,168(sp)
 4004e60:	28a1c83a 	sub	r16,r5,r2
 4004e64:	04002e0e 	bge	zero,r16,4004f20 <___vfprintf_internal_r+0xaa4>
 4004e68:	04400404 	movi	r17,16
 4004e6c:	d8801f17 	ldw	r2,124(sp)
 4004e70:	8c04a20e 	bge	r17,r16,40060fc <___vfprintf_internal_r+0x1c80>
 4004e74:	01410074 	movhi	r5,1025
 4004e78:	294e5584 	addi	r5,r5,14678
 4004e7c:	d9403515 	stw	r5,212(sp)
 4004e80:	048001c4 	movi	r18,7
 4004e84:	dcc02c17 	ldw	r19,176(sp)
 4004e88:	00000306 	br	4004e98 <___vfprintf_internal_r+0xa1c>
 4004e8c:	843ffc04 	addi	r16,r16,-16
 4004e90:	42000204 	addi	r8,r8,8
 4004e94:	8c00130e 	bge	r17,r16,4004ee4 <___vfprintf_internal_r+0xa68>
 4004e98:	01010074 	movhi	r4,1025
 4004e9c:	18c00404 	addi	r3,r3,16
 4004ea0:	10800044 	addi	r2,r2,1
 4004ea4:	210e5584 	addi	r4,r4,14678
 4004ea8:	41000015 	stw	r4,0(r8)
 4004eac:	44400115 	stw	r17,4(r8)
 4004eb0:	d8c02015 	stw	r3,128(sp)
 4004eb4:	d8801f15 	stw	r2,124(sp)
 4004eb8:	90bff40e 	bge	r18,r2,4004e8c <__alt_data_end+0xfc004e8c>
 4004ebc:	d9801e04 	addi	r6,sp,120
 4004ec0:	b80b883a 	mov	r5,r23
 4004ec4:	9809883a 	mov	r4,r19
 4004ec8:	400b1d40 	call	400b1d4 <__sprint_r>
 4004ecc:	103e6d1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4004ed0:	843ffc04 	addi	r16,r16,-16
 4004ed4:	d8c02017 	ldw	r3,128(sp)
 4004ed8:	d8801f17 	ldw	r2,124(sp)
 4004edc:	da000404 	addi	r8,sp,16
 4004ee0:	8c3fed16 	blt	r17,r16,4004e98 <__alt_data_end+0xfc004e98>
 4004ee4:	d9403517 	ldw	r5,212(sp)
 4004ee8:	1c07883a 	add	r3,r3,r16
 4004eec:	10800044 	addi	r2,r2,1
 4004ef0:	41400015 	stw	r5,0(r8)
 4004ef4:	44000115 	stw	r16,4(r8)
 4004ef8:	d8c02015 	stw	r3,128(sp)
 4004efc:	d8801f15 	stw	r2,124(sp)
 4004f00:	010001c4 	movi	r4,7
 4004f04:	2080060e 	bge	r4,r2,4004f20 <___vfprintf_internal_r+0xaa4>
 4004f08:	d9002c17 	ldw	r4,176(sp)
 4004f0c:	d9801e04 	addi	r6,sp,120
 4004f10:	b80b883a 	mov	r5,r23
 4004f14:	400b1d40 	call	400b1d4 <__sprint_r>
 4004f18:	103e5a1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4004f1c:	d8c02017 	ldw	r3,128(sp)
 4004f20:	d8803117 	ldw	r2,196(sp)
 4004f24:	d9002a17 	ldw	r4,168(sp)
 4004f28:	1100010e 	bge	r2,r4,4004f30 <___vfprintf_internal_r+0xab4>
 4004f2c:	2005883a 	mov	r2,r4
 4004f30:	d9402f17 	ldw	r5,188(sp)
 4004f34:	288b883a 	add	r5,r5,r2
 4004f38:	d9402f15 	stw	r5,188(sp)
 4004f3c:	18019e1e 	bne	r3,zero,40055b8 <___vfprintf_internal_r+0x113c>
 4004f40:	a8800007 	ldb	r2,0(r21)
 4004f44:	d8001f15 	stw	zero,124(sp)
 4004f48:	da000404 	addi	r8,sp,16
 4004f4c:	103d851e 	bne	r2,zero,4004564 <__alt_data_end+0xfc004564>
 4004f50:	a821883a 	mov	r16,r21
 4004f54:	003d9b06 	br	40045c4 <__alt_data_end+0xfc0045c4>
 4004f58:	18c03fcc 	andi	r3,r3,255
 4004f5c:	1805c11e 	bne	r3,zero,4006664 <___vfprintf_internal_r+0x21e8>
 4004f60:	94800414 	ori	r18,r18,16
 4004f64:	9080080c 	andi	r2,r18,32
 4004f68:	10020c26 	beq	r2,zero,400579c <___vfprintf_internal_r+0x1320>
 4004f6c:	d8802d17 	ldw	r2,180(sp)
 4004f70:	d9002917 	ldw	r4,164(sp)
 4004f74:	d8002785 	stb	zero,158(sp)
 4004f78:	10c00204 	addi	r3,r2,8
 4004f7c:	14c00017 	ldw	r19,0(r2)
 4004f80:	15800117 	ldw	r22,4(r2)
 4004f84:	20040f16 	blt	r4,zero,4005fc4 <___vfprintf_internal_r+0x1b48>
 4004f88:	013fdfc4 	movi	r4,-129
 4004f8c:	9d84b03a 	or	r2,r19,r22
 4004f90:	d8c02d15 	stw	r3,180(sp)
 4004f94:	9124703a 	and	r18,r18,r4
 4004f98:	0039883a 	mov	fp,zero
 4004f9c:	103e891e 	bne	r2,zero,40049c4 <__alt_data_end+0xfc0049c4>
 4004fa0:	d9002917 	ldw	r4,164(sp)
 4004fa4:	2002c11e 	bne	r4,zero,4005aac <___vfprintf_internal_r+0x1630>
 4004fa8:	d8002915 	stw	zero,164(sp)
 4004fac:	d8002e15 	stw	zero,184(sp)
 4004fb0:	dc001e04 	addi	r16,sp,120
 4004fb4:	003ef806 	br	4004b98 <__alt_data_end+0xfc004b98>
 4004fb8:	18c03fcc 	andi	r3,r3,255
 4004fbc:	18059d1e 	bne	r3,zero,4006634 <___vfprintf_internal_r+0x21b8>
 4004fc0:	01410074 	movhi	r5,1025
 4004fc4:	294e4504 	addi	r5,r5,14612
 4004fc8:	d9403915 	stw	r5,228(sp)
 4004fcc:	9080080c 	andi	r2,r18,32
 4004fd0:	10005226 	beq	r2,zero,400511c <___vfprintf_internal_r+0xca0>
 4004fd4:	d8802d17 	ldw	r2,180(sp)
 4004fd8:	14c00017 	ldw	r19,0(r2)
 4004fdc:	15800117 	ldw	r22,4(r2)
 4004fe0:	10800204 	addi	r2,r2,8
 4004fe4:	d8802d15 	stw	r2,180(sp)
 4004fe8:	9080004c 	andi	r2,r18,1
 4004fec:	10019026 	beq	r2,zero,4005630 <___vfprintf_internal_r+0x11b4>
 4004ff0:	9d84b03a 	or	r2,r19,r22
 4004ff4:	10036926 	beq	r2,zero,4005d9c <___vfprintf_internal_r+0x1920>
 4004ff8:	d8c02917 	ldw	r3,164(sp)
 4004ffc:	00800c04 	movi	r2,48
 4005000:	d8802705 	stb	r2,156(sp)
 4005004:	dc402745 	stb	r17,157(sp)
 4005008:	d8002785 	stb	zero,158(sp)
 400500c:	90800094 	ori	r2,r18,2
 4005010:	18045d16 	blt	r3,zero,4006188 <___vfprintf_internal_r+0x1d0c>
 4005014:	00bfdfc4 	movi	r2,-129
 4005018:	90a4703a 	and	r18,r18,r2
 400501c:	94800094 	ori	r18,r18,2
 4005020:	0039883a 	mov	fp,zero
 4005024:	d9003917 	ldw	r4,228(sp)
 4005028:	dc001e04 	addi	r16,sp,120
 400502c:	988003cc 	andi	r2,r19,15
 4005030:	b006973a 	slli	r3,r22,28
 4005034:	2085883a 	add	r2,r4,r2
 4005038:	9826d13a 	srli	r19,r19,4
 400503c:	10800003 	ldbu	r2,0(r2)
 4005040:	b02cd13a 	srli	r22,r22,4
 4005044:	843fffc4 	addi	r16,r16,-1
 4005048:	1ce6b03a 	or	r19,r3,r19
 400504c:	80800005 	stb	r2,0(r16)
 4005050:	9d84b03a 	or	r2,r19,r22
 4005054:	103ff51e 	bne	r2,zero,400502c <__alt_data_end+0xfc00502c>
 4005058:	d8c02817 	ldw	r3,160(sp)
 400505c:	1c07c83a 	sub	r3,r3,r16
 4005060:	d8c02e15 	stw	r3,184(sp)
 4005064:	003ecc06 	br	4004b98 <__alt_data_end+0xfc004b98>
 4005068:	18c03fcc 	andi	r3,r3,255
 400506c:	183e9f26 	beq	r3,zero,4004aec <__alt_data_end+0xfc004aec>
 4005070:	d9c02785 	stb	r7,158(sp)
 4005074:	003e9d06 	br	4004aec <__alt_data_end+0xfc004aec>
 4005078:	00c00044 	movi	r3,1
 400507c:	01c00ac4 	movi	r7,43
 4005080:	ac400007 	ldb	r17,0(r21)
 4005084:	003d5e06 	br	4004600 <__alt_data_end+0xfc004600>
 4005088:	94800814 	ori	r18,r18,32
 400508c:	ac400007 	ldb	r17,0(r21)
 4005090:	003d5b06 	br	4004600 <__alt_data_end+0xfc004600>
 4005094:	d8c02d17 	ldw	r3,180(sp)
 4005098:	d8002785 	stb	zero,158(sp)
 400509c:	1c000017 	ldw	r16,0(r3)
 40050a0:	1cc00104 	addi	r19,r3,4
 40050a4:	80041926 	beq	r16,zero,400610c <___vfprintf_internal_r+0x1c90>
 40050a8:	d9002917 	ldw	r4,164(sp)
 40050ac:	2003d016 	blt	r4,zero,4005ff0 <___vfprintf_internal_r+0x1b74>
 40050b0:	200d883a 	mov	r6,r4
 40050b4:	000b883a 	mov	r5,zero
 40050b8:	8009883a 	mov	r4,r16
 40050bc:	da003d15 	stw	r8,244(sp)
 40050c0:	40094d80 	call	40094d8 <memchr>
 40050c4:	da003d17 	ldw	r8,244(sp)
 40050c8:	10045426 	beq	r2,zero,400621c <___vfprintf_internal_r+0x1da0>
 40050cc:	1405c83a 	sub	r2,r2,r16
 40050d0:	d8802e15 	stw	r2,184(sp)
 40050d4:	1003cc16 	blt	r2,zero,4006008 <___vfprintf_internal_r+0x1b8c>
 40050d8:	df002783 	ldbu	fp,158(sp)
 40050dc:	d8802a15 	stw	r2,168(sp)
 40050e0:	dcc02d15 	stw	r19,180(sp)
 40050e4:	d8002915 	stw	zero,164(sp)
 40050e8:	d8003215 	stw	zero,200(sp)
 40050ec:	003eb006 	br	4004bb0 <__alt_data_end+0xfc004bb0>
 40050f0:	18c03fcc 	andi	r3,r3,255
 40050f4:	183f9b26 	beq	r3,zero,4004f64 <__alt_data_end+0xfc004f64>
 40050f8:	d9c02785 	stb	r7,158(sp)
 40050fc:	003f9906 	br	4004f64 <__alt_data_end+0xfc004f64>
 4005100:	18c03fcc 	andi	r3,r3,255
 4005104:	1805551e 	bne	r3,zero,400665c <___vfprintf_internal_r+0x21e0>
 4005108:	01410074 	movhi	r5,1025
 400510c:	294e4a04 	addi	r5,r5,14632
 4005110:	d9403915 	stw	r5,228(sp)
 4005114:	9080080c 	andi	r2,r18,32
 4005118:	103fae1e 	bne	r2,zero,4004fd4 <__alt_data_end+0xfc004fd4>
 400511c:	9080040c 	andi	r2,r18,16
 4005120:	1002de26 	beq	r2,zero,4005c9c <___vfprintf_internal_r+0x1820>
 4005124:	d8c02d17 	ldw	r3,180(sp)
 4005128:	002d883a 	mov	r22,zero
 400512c:	1cc00017 	ldw	r19,0(r3)
 4005130:	18c00104 	addi	r3,r3,4
 4005134:	d8c02d15 	stw	r3,180(sp)
 4005138:	003fab06 	br	4004fe8 <__alt_data_end+0xfc004fe8>
 400513c:	38803fcc 	andi	r2,r7,255
 4005140:	1080201c 	xori	r2,r2,128
 4005144:	10bfe004 	addi	r2,r2,-128
 4005148:	1002d21e 	bne	r2,zero,4005c94 <___vfprintf_internal_r+0x1818>
 400514c:	00c00044 	movi	r3,1
 4005150:	01c00804 	movi	r7,32
 4005154:	ac400007 	ldb	r17,0(r21)
 4005158:	003d2906 	br	4004600 <__alt_data_end+0xfc004600>
 400515c:	94800054 	ori	r18,r18,1
 4005160:	ac400007 	ldb	r17,0(r21)
 4005164:	003d2606 	br	4004600 <__alt_data_end+0xfc004600>
 4005168:	18c03fcc 	andi	r3,r3,255
 400516c:	183e0526 	beq	r3,zero,4004984 <__alt_data_end+0xfc004984>
 4005170:	d9c02785 	stb	r7,158(sp)
 4005174:	003e0306 	br	4004984 <__alt_data_end+0xfc004984>
 4005178:	94801014 	ori	r18,r18,64
 400517c:	ac400007 	ldb	r17,0(r21)
 4005180:	003d1f06 	br	4004600 <__alt_data_end+0xfc004600>
 4005184:	ac400007 	ldb	r17,0(r21)
 4005188:	8a438726 	beq	r17,r9,4005fa8 <___vfprintf_internal_r+0x1b2c>
 400518c:	94800414 	ori	r18,r18,16
 4005190:	003d1b06 	br	4004600 <__alt_data_end+0xfc004600>
 4005194:	18c03fcc 	andi	r3,r3,255
 4005198:	1805341e 	bne	r3,zero,400666c <___vfprintf_internal_r+0x21f0>
 400519c:	9080080c 	andi	r2,r18,32
 40051a0:	1002cd26 	beq	r2,zero,4005cd8 <___vfprintf_internal_r+0x185c>
 40051a4:	d9402d17 	ldw	r5,180(sp)
 40051a8:	d9002f17 	ldw	r4,188(sp)
 40051ac:	28800017 	ldw	r2,0(r5)
 40051b0:	2007d7fa 	srai	r3,r4,31
 40051b4:	29400104 	addi	r5,r5,4
 40051b8:	d9402d15 	stw	r5,180(sp)
 40051bc:	11000015 	stw	r4,0(r2)
 40051c0:	10c00115 	stw	r3,4(r2)
 40051c4:	003ce506 	br	400455c <__alt_data_end+0xfc00455c>
 40051c8:	d8c02d17 	ldw	r3,180(sp)
 40051cc:	d9002d17 	ldw	r4,180(sp)
 40051d0:	d8002785 	stb	zero,158(sp)
 40051d4:	18800017 	ldw	r2,0(r3)
 40051d8:	21000104 	addi	r4,r4,4
 40051dc:	00c00044 	movi	r3,1
 40051e0:	d8c02a15 	stw	r3,168(sp)
 40051e4:	d8801405 	stb	r2,80(sp)
 40051e8:	d9002d15 	stw	r4,180(sp)
 40051ec:	d8c02e15 	stw	r3,184(sp)
 40051f0:	d8002915 	stw	zero,164(sp)
 40051f4:	d8003215 	stw	zero,200(sp)
 40051f8:	dc001404 	addi	r16,sp,80
 40051fc:	0039883a 	mov	fp,zero
 4005200:	003e7206 	br	4004bcc <__alt_data_end+0xfc004bcc>
 4005204:	01010074 	movhi	r4,1025
 4005208:	210e4a04 	addi	r4,r4,14632
 400520c:	0039883a 	mov	fp,zero
 4005210:	d9003915 	stw	r4,228(sp)
 4005214:	04401e04 	movi	r17,120
 4005218:	003f8206 	br	4005024 <__alt_data_end+0xfc005024>
 400521c:	18c03fcc 	andi	r3,r3,255
 4005220:	1805061e 	bne	r3,zero,400663c <___vfprintf_internal_r+0x21c0>
 4005224:	883d9126 	beq	r17,zero,400486c <__alt_data_end+0xfc00486c>
 4005228:	00c00044 	movi	r3,1
 400522c:	d8c02a15 	stw	r3,168(sp)
 4005230:	dc401405 	stb	r17,80(sp)
 4005234:	d8002785 	stb	zero,158(sp)
 4005238:	003fec06 	br	40051ec <__alt_data_end+0xfc0051ec>
 400523c:	01410074 	movhi	r5,1025
 4005240:	294e4a04 	addi	r5,r5,14632
 4005244:	d9403915 	stw	r5,228(sp)
 4005248:	d8c02d15 	stw	r3,180(sp)
 400524c:	1025883a 	mov	r18,r2
 4005250:	04401e04 	movi	r17,120
 4005254:	9d84b03a 	or	r2,r19,r22
 4005258:	1000fc1e 	bne	r2,zero,400564c <___vfprintf_internal_r+0x11d0>
 400525c:	0039883a 	mov	fp,zero
 4005260:	00800084 	movi	r2,2
 4005264:	10803fcc 	andi	r2,r2,255
 4005268:	00c00044 	movi	r3,1
 400526c:	10c20f26 	beq	r2,r3,4005aac <___vfprintf_internal_r+0x1630>
 4005270:	00c00084 	movi	r3,2
 4005274:	10fd6326 	beq	r2,r3,4004804 <__alt_data_end+0xfc004804>
 4005278:	003e2d06 	br	4004b30 <__alt_data_end+0xfc004b30>
 400527c:	d8c02017 	ldw	r3,128(sp)
 4005280:	003e9306 	br	4004cd0 <__alt_data_end+0xfc004cd0>
 4005284:	00801944 	movi	r2,101
 4005288:	14407e0e 	bge	r2,r17,4005484 <___vfprintf_internal_r+0x1008>
 400528c:	d9003617 	ldw	r4,216(sp)
 4005290:	d9403817 	ldw	r5,224(sp)
 4005294:	000d883a 	mov	r6,zero
 4005298:	000f883a 	mov	r7,zero
 400529c:	d8c03c15 	stw	r3,240(sp)
 40052a0:	da003d15 	stw	r8,244(sp)
 40052a4:	400ea740 	call	400ea74 <__eqdf2>
 40052a8:	d8c03c17 	ldw	r3,240(sp)
 40052ac:	da003d17 	ldw	r8,244(sp)
 40052b0:	1000f71e 	bne	r2,zero,4005690 <___vfprintf_internal_r+0x1214>
 40052b4:	d8801f17 	ldw	r2,124(sp)
 40052b8:	01010074 	movhi	r4,1025
 40052bc:	210e5104 	addi	r4,r4,14660
 40052c0:	18c00044 	addi	r3,r3,1
 40052c4:	10800044 	addi	r2,r2,1
 40052c8:	41000015 	stw	r4,0(r8)
 40052cc:	01000044 	movi	r4,1
 40052d0:	41000115 	stw	r4,4(r8)
 40052d4:	d8c02015 	stw	r3,128(sp)
 40052d8:	d8801f15 	stw	r2,124(sp)
 40052dc:	010001c4 	movi	r4,7
 40052e0:	2082b816 	blt	r4,r2,4005dc4 <___vfprintf_internal_r+0x1948>
 40052e4:	42000204 	addi	r8,r8,8
 40052e8:	d8802617 	ldw	r2,152(sp)
 40052ec:	d9403317 	ldw	r5,204(sp)
 40052f0:	11400216 	blt	r2,r5,40052fc <___vfprintf_internal_r+0xe80>
 40052f4:	9080004c 	andi	r2,r18,1
 40052f8:	103ed526 	beq	r2,zero,4004e50 <__alt_data_end+0xfc004e50>
 40052fc:	d8803717 	ldw	r2,220(sp)
 4005300:	d9003417 	ldw	r4,208(sp)
 4005304:	d9403717 	ldw	r5,220(sp)
 4005308:	1887883a 	add	r3,r3,r2
 400530c:	d8801f17 	ldw	r2,124(sp)
 4005310:	41000015 	stw	r4,0(r8)
 4005314:	41400115 	stw	r5,4(r8)
 4005318:	10800044 	addi	r2,r2,1
 400531c:	d8c02015 	stw	r3,128(sp)
 4005320:	d8801f15 	stw	r2,124(sp)
 4005324:	010001c4 	movi	r4,7
 4005328:	20832916 	blt	r4,r2,4005fd0 <___vfprintf_internal_r+0x1b54>
 400532c:	42000204 	addi	r8,r8,8
 4005330:	d8803317 	ldw	r2,204(sp)
 4005334:	143fffc4 	addi	r16,r2,-1
 4005338:	043ec50e 	bge	zero,r16,4004e50 <__alt_data_end+0xfc004e50>
 400533c:	04400404 	movi	r17,16
 4005340:	d8801f17 	ldw	r2,124(sp)
 4005344:	8c00880e 	bge	r17,r16,4005568 <___vfprintf_internal_r+0x10ec>
 4005348:	01410074 	movhi	r5,1025
 400534c:	294e5184 	addi	r5,r5,14662
 4005350:	d9402b15 	stw	r5,172(sp)
 4005354:	058001c4 	movi	r22,7
 4005358:	dcc02c17 	ldw	r19,176(sp)
 400535c:	00000306 	br	400536c <___vfprintf_internal_r+0xef0>
 4005360:	42000204 	addi	r8,r8,8
 4005364:	843ffc04 	addi	r16,r16,-16
 4005368:	8c00820e 	bge	r17,r16,4005574 <___vfprintf_internal_r+0x10f8>
 400536c:	18c00404 	addi	r3,r3,16
 4005370:	10800044 	addi	r2,r2,1
 4005374:	45000015 	stw	r20,0(r8)
 4005378:	44400115 	stw	r17,4(r8)
 400537c:	d8c02015 	stw	r3,128(sp)
 4005380:	d8801f15 	stw	r2,124(sp)
 4005384:	b0bff60e 	bge	r22,r2,4005360 <__alt_data_end+0xfc005360>
 4005388:	d9801e04 	addi	r6,sp,120
 400538c:	b80b883a 	mov	r5,r23
 4005390:	9809883a 	mov	r4,r19
 4005394:	400b1d40 	call	400b1d4 <__sprint_r>
 4005398:	103d3a1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 400539c:	d8c02017 	ldw	r3,128(sp)
 40053a0:	d8801f17 	ldw	r2,124(sp)
 40053a4:	da000404 	addi	r8,sp,16
 40053a8:	003fee06 	br	4005364 <__alt_data_end+0xfc005364>
 40053ac:	d9403117 	ldw	r5,196(sp)
 40053b0:	d8802a17 	ldw	r2,168(sp)
 40053b4:	28adc83a 	sub	r22,r5,r2
 40053b8:	05be630e 	bge	zero,r22,4004d48 <__alt_data_end+0xfc004d48>
 40053bc:	07000404 	movi	fp,16
 40053c0:	d8801f17 	ldw	r2,124(sp)
 40053c4:	e5838f0e 	bge	fp,r22,4006204 <___vfprintf_internal_r+0x1d88>
 40053c8:	01410074 	movhi	r5,1025
 40053cc:	294e5184 	addi	r5,r5,14662
 40053d0:	dc403015 	stw	r17,192(sp)
 40053d4:	d9402b15 	stw	r5,172(sp)
 40053d8:	b023883a 	mov	r17,r22
 40053dc:	04c001c4 	movi	r19,7
 40053e0:	a82d883a 	mov	r22,r21
 40053e4:	902b883a 	mov	r21,r18
 40053e8:	8025883a 	mov	r18,r16
 40053ec:	dc002c17 	ldw	r16,176(sp)
 40053f0:	00000306 	br	4005400 <___vfprintf_internal_r+0xf84>
 40053f4:	8c7ffc04 	addi	r17,r17,-16
 40053f8:	42000204 	addi	r8,r8,8
 40053fc:	e440110e 	bge	fp,r17,4005444 <___vfprintf_internal_r+0xfc8>
 4005400:	18c00404 	addi	r3,r3,16
 4005404:	10800044 	addi	r2,r2,1
 4005408:	45000015 	stw	r20,0(r8)
 400540c:	47000115 	stw	fp,4(r8)
 4005410:	d8c02015 	stw	r3,128(sp)
 4005414:	d8801f15 	stw	r2,124(sp)
 4005418:	98bff60e 	bge	r19,r2,40053f4 <__alt_data_end+0xfc0053f4>
 400541c:	d9801e04 	addi	r6,sp,120
 4005420:	b80b883a 	mov	r5,r23
 4005424:	8009883a 	mov	r4,r16
 4005428:	400b1d40 	call	400b1d4 <__sprint_r>
 400542c:	103d151e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005430:	8c7ffc04 	addi	r17,r17,-16
 4005434:	d8c02017 	ldw	r3,128(sp)
 4005438:	d8801f17 	ldw	r2,124(sp)
 400543c:	da000404 	addi	r8,sp,16
 4005440:	e47fef16 	blt	fp,r17,4005400 <__alt_data_end+0xfc005400>
 4005444:	9021883a 	mov	r16,r18
 4005448:	a825883a 	mov	r18,r21
 400544c:	b02b883a 	mov	r21,r22
 4005450:	882d883a 	mov	r22,r17
 4005454:	dc403017 	ldw	r17,192(sp)
 4005458:	d9002b17 	ldw	r4,172(sp)
 400545c:	1d87883a 	add	r3,r3,r22
 4005460:	10800044 	addi	r2,r2,1
 4005464:	41000015 	stw	r4,0(r8)
 4005468:	45800115 	stw	r22,4(r8)
 400546c:	d8c02015 	stw	r3,128(sp)
 4005470:	d8801f15 	stw	r2,124(sp)
 4005474:	010001c4 	movi	r4,7
 4005478:	20818e16 	blt	r4,r2,4005ab4 <___vfprintf_internal_r+0x1638>
 400547c:	42000204 	addi	r8,r8,8
 4005480:	003e3106 	br	4004d48 <__alt_data_end+0xfc004d48>
 4005484:	d9403317 	ldw	r5,204(sp)
 4005488:	00800044 	movi	r2,1
 400548c:	18c00044 	addi	r3,r3,1
 4005490:	1141530e 	bge	r2,r5,40059e0 <___vfprintf_internal_r+0x1564>
 4005494:	dc401f17 	ldw	r17,124(sp)
 4005498:	00800044 	movi	r2,1
 400549c:	40800115 	stw	r2,4(r8)
 40054a0:	8c400044 	addi	r17,r17,1
 40054a4:	44000015 	stw	r16,0(r8)
 40054a8:	d8c02015 	stw	r3,128(sp)
 40054ac:	dc401f15 	stw	r17,124(sp)
 40054b0:	008001c4 	movi	r2,7
 40054b4:	14416b16 	blt	r2,r17,4005a64 <___vfprintf_internal_r+0x15e8>
 40054b8:	42000204 	addi	r8,r8,8
 40054bc:	d8803717 	ldw	r2,220(sp)
 40054c0:	d9003417 	ldw	r4,208(sp)
 40054c4:	8c400044 	addi	r17,r17,1
 40054c8:	10c7883a 	add	r3,r2,r3
 40054cc:	40800115 	stw	r2,4(r8)
 40054d0:	41000015 	stw	r4,0(r8)
 40054d4:	d8c02015 	stw	r3,128(sp)
 40054d8:	dc401f15 	stw	r17,124(sp)
 40054dc:	008001c4 	movi	r2,7
 40054e0:	14416916 	blt	r2,r17,4005a88 <___vfprintf_internal_r+0x160c>
 40054e4:	45800204 	addi	r22,r8,8
 40054e8:	d9003617 	ldw	r4,216(sp)
 40054ec:	d9403817 	ldw	r5,224(sp)
 40054f0:	000d883a 	mov	r6,zero
 40054f4:	000f883a 	mov	r7,zero
 40054f8:	d8c03c15 	stw	r3,240(sp)
 40054fc:	400ea740 	call	400ea74 <__eqdf2>
 4005500:	d8c03c17 	ldw	r3,240(sp)
 4005504:	1000bc26 	beq	r2,zero,40057f8 <___vfprintf_internal_r+0x137c>
 4005508:	d9403317 	ldw	r5,204(sp)
 400550c:	84000044 	addi	r16,r16,1
 4005510:	8c400044 	addi	r17,r17,1
 4005514:	28bfffc4 	addi	r2,r5,-1
 4005518:	1887883a 	add	r3,r3,r2
 400551c:	b0800115 	stw	r2,4(r22)
 4005520:	b4000015 	stw	r16,0(r22)
 4005524:	d8c02015 	stw	r3,128(sp)
 4005528:	dc401f15 	stw	r17,124(sp)
 400552c:	008001c4 	movi	r2,7
 4005530:	14414316 	blt	r2,r17,4005a40 <___vfprintf_internal_r+0x15c4>
 4005534:	b5800204 	addi	r22,r22,8
 4005538:	d9003a17 	ldw	r4,232(sp)
 400553c:	df0022c4 	addi	fp,sp,139
 4005540:	8c400044 	addi	r17,r17,1
 4005544:	20c7883a 	add	r3,r4,r3
 4005548:	b7000015 	stw	fp,0(r22)
 400554c:	b1000115 	stw	r4,4(r22)
 4005550:	d8c02015 	stw	r3,128(sp)
 4005554:	dc401f15 	stw	r17,124(sp)
 4005558:	008001c4 	movi	r2,7
 400555c:	14400e16 	blt	r2,r17,4005598 <___vfprintf_internal_r+0x111c>
 4005560:	b2000204 	addi	r8,r22,8
 4005564:	003e3a06 	br	4004e50 <__alt_data_end+0xfc004e50>
 4005568:	01010074 	movhi	r4,1025
 400556c:	210e5184 	addi	r4,r4,14662
 4005570:	d9002b15 	stw	r4,172(sp)
 4005574:	d9002b17 	ldw	r4,172(sp)
 4005578:	1c07883a 	add	r3,r3,r16
 400557c:	44000115 	stw	r16,4(r8)
 4005580:	41000015 	stw	r4,0(r8)
 4005584:	10800044 	addi	r2,r2,1
 4005588:	d8c02015 	stw	r3,128(sp)
 400558c:	d8801f15 	stw	r2,124(sp)
 4005590:	010001c4 	movi	r4,7
 4005594:	20be2d0e 	bge	r4,r2,4004e4c <__alt_data_end+0xfc004e4c>
 4005598:	d9002c17 	ldw	r4,176(sp)
 400559c:	d9801e04 	addi	r6,sp,120
 40055a0:	b80b883a 	mov	r5,r23
 40055a4:	400b1d40 	call	400b1d4 <__sprint_r>
 40055a8:	103cb61e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 40055ac:	d8c02017 	ldw	r3,128(sp)
 40055b0:	da000404 	addi	r8,sp,16
 40055b4:	003e2606 	br	4004e50 <__alt_data_end+0xfc004e50>
 40055b8:	d9002c17 	ldw	r4,176(sp)
 40055bc:	d9801e04 	addi	r6,sp,120
 40055c0:	b80b883a 	mov	r5,r23
 40055c4:	400b1d40 	call	400b1d4 <__sprint_r>
 40055c8:	103e5d26 	beq	r2,zero,4004f40 <__alt_data_end+0xfc004f40>
 40055cc:	003cad06 	br	4004884 <__alt_data_end+0xfc004884>
 40055d0:	d9002c17 	ldw	r4,176(sp)
 40055d4:	d9801e04 	addi	r6,sp,120
 40055d8:	b80b883a 	mov	r5,r23
 40055dc:	400b1d40 	call	400b1d4 <__sprint_r>
 40055e0:	103ca81e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 40055e4:	d8c02017 	ldw	r3,128(sp)
 40055e8:	da000404 	addi	r8,sp,16
 40055ec:	003e0b06 	br	4004e1c <__alt_data_end+0xfc004e1c>
 40055f0:	d9002c17 	ldw	r4,176(sp)
 40055f4:	d9801e04 	addi	r6,sp,120
 40055f8:	b80b883a 	mov	r5,r23
 40055fc:	400b1d40 	call	400b1d4 <__sprint_r>
 4005600:	103ca01e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005604:	d8c02017 	ldw	r3,128(sp)
 4005608:	da000404 	addi	r8,sp,16
 400560c:	003dbd06 	br	4004d04 <__alt_data_end+0xfc004d04>
 4005610:	d9002c17 	ldw	r4,176(sp)
 4005614:	d9801e04 	addi	r6,sp,120
 4005618:	b80b883a 	mov	r5,r23
 400561c:	400b1d40 	call	400b1d4 <__sprint_r>
 4005620:	103c981e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005624:	d8c02017 	ldw	r3,128(sp)
 4005628:	da000404 	addi	r8,sp,16
 400562c:	003dc306 	br	4004d3c <__alt_data_end+0xfc004d3c>
 4005630:	d8802917 	ldw	r2,164(sp)
 4005634:	d8002785 	stb	zero,158(sp)
 4005638:	103f0616 	blt	r2,zero,4005254 <__alt_data_end+0xfc005254>
 400563c:	00ffdfc4 	movi	r3,-129
 4005640:	9d84b03a 	or	r2,r19,r22
 4005644:	90e4703a 	and	r18,r18,r3
 4005648:	103c6b26 	beq	r2,zero,40047f8 <__alt_data_end+0xfc0047f8>
 400564c:	0039883a 	mov	fp,zero
 4005650:	003e7406 	br	4005024 <__alt_data_end+0xfc005024>
 4005654:	9080040c 	andi	r2,r18,16
 4005658:	1001b326 	beq	r2,zero,4005d28 <___vfprintf_internal_r+0x18ac>
 400565c:	d9002d17 	ldw	r4,180(sp)
 4005660:	d9402917 	ldw	r5,164(sp)
 4005664:	d8002785 	stb	zero,158(sp)
 4005668:	20800104 	addi	r2,r4,4
 400566c:	24c00017 	ldw	r19,0(r4)
 4005670:	002d883a 	mov	r22,zero
 4005674:	2801b516 	blt	r5,zero,4005d4c <___vfprintf_internal_r+0x18d0>
 4005678:	00ffdfc4 	movi	r3,-129
 400567c:	d8802d15 	stw	r2,180(sp)
 4005680:	90e4703a 	and	r18,r18,r3
 4005684:	983d2726 	beq	r19,zero,4004b24 <__alt_data_end+0xfc004b24>
 4005688:	0039883a 	mov	fp,zero
 400568c:	003d2a06 	br	4004b38 <__alt_data_end+0xfc004b38>
 4005690:	dc402617 	ldw	r17,152(sp)
 4005694:	0441d30e 	bge	zero,r17,4005de4 <___vfprintf_internal_r+0x1968>
 4005698:	dc403217 	ldw	r17,200(sp)
 400569c:	d8803317 	ldw	r2,204(sp)
 40056a0:	1440010e 	bge	r2,r17,40056a8 <___vfprintf_internal_r+0x122c>
 40056a4:	1023883a 	mov	r17,r2
 40056a8:	04400a0e 	bge	zero,r17,40056d4 <___vfprintf_internal_r+0x1258>
 40056ac:	d8801f17 	ldw	r2,124(sp)
 40056b0:	1c47883a 	add	r3,r3,r17
 40056b4:	44000015 	stw	r16,0(r8)
 40056b8:	10800044 	addi	r2,r2,1
 40056bc:	44400115 	stw	r17,4(r8)
 40056c0:	d8c02015 	stw	r3,128(sp)
 40056c4:	d8801f15 	stw	r2,124(sp)
 40056c8:	010001c4 	movi	r4,7
 40056cc:	20826516 	blt	r4,r2,4006064 <___vfprintf_internal_r+0x1be8>
 40056d0:	42000204 	addi	r8,r8,8
 40056d4:	88026116 	blt	r17,zero,400605c <___vfprintf_internal_r+0x1be0>
 40056d8:	d9003217 	ldw	r4,200(sp)
 40056dc:	2463c83a 	sub	r17,r4,r17
 40056e0:	04407b0e 	bge	zero,r17,40058d0 <___vfprintf_internal_r+0x1454>
 40056e4:	05800404 	movi	r22,16
 40056e8:	d8801f17 	ldw	r2,124(sp)
 40056ec:	b4419d0e 	bge	r22,r17,4005d64 <___vfprintf_internal_r+0x18e8>
 40056f0:	01010074 	movhi	r4,1025
 40056f4:	210e5184 	addi	r4,r4,14662
 40056f8:	d9002b15 	stw	r4,172(sp)
 40056fc:	070001c4 	movi	fp,7
 4005700:	dcc02c17 	ldw	r19,176(sp)
 4005704:	00000306 	br	4005714 <___vfprintf_internal_r+0x1298>
 4005708:	42000204 	addi	r8,r8,8
 400570c:	8c7ffc04 	addi	r17,r17,-16
 4005710:	b441970e 	bge	r22,r17,4005d70 <___vfprintf_internal_r+0x18f4>
 4005714:	18c00404 	addi	r3,r3,16
 4005718:	10800044 	addi	r2,r2,1
 400571c:	45000015 	stw	r20,0(r8)
 4005720:	45800115 	stw	r22,4(r8)
 4005724:	d8c02015 	stw	r3,128(sp)
 4005728:	d8801f15 	stw	r2,124(sp)
 400572c:	e0bff60e 	bge	fp,r2,4005708 <__alt_data_end+0xfc005708>
 4005730:	d9801e04 	addi	r6,sp,120
 4005734:	b80b883a 	mov	r5,r23
 4005738:	9809883a 	mov	r4,r19
 400573c:	400b1d40 	call	400b1d4 <__sprint_r>
 4005740:	103c501e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005744:	d8c02017 	ldw	r3,128(sp)
 4005748:	d8801f17 	ldw	r2,124(sp)
 400574c:	da000404 	addi	r8,sp,16
 4005750:	003fee06 	br	400570c <__alt_data_end+0xfc00570c>
 4005754:	d9002c17 	ldw	r4,176(sp)
 4005758:	d9801e04 	addi	r6,sp,120
 400575c:	b80b883a 	mov	r5,r23
 4005760:	400b1d40 	call	400b1d4 <__sprint_r>
 4005764:	103c471e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005768:	d8c02017 	ldw	r3,128(sp)
 400576c:	df002787 	ldb	fp,158(sp)
 4005770:	da000404 	addi	r8,sp,16
 4005774:	003d5606 	br	4004cd0 <__alt_data_end+0xfc004cd0>
 4005778:	9080040c 	andi	r2,r18,16
 400577c:	10016126 	beq	r2,zero,4005d04 <___vfprintf_internal_r+0x1888>
 4005780:	d8802d17 	ldw	r2,180(sp)
 4005784:	14c00017 	ldw	r19,0(r2)
 4005788:	10800104 	addi	r2,r2,4
 400578c:	d8802d15 	stw	r2,180(sp)
 4005790:	982dd7fa 	srai	r22,r19,31
 4005794:	b005883a 	mov	r2,r22
 4005798:	003c8206 	br	40049a4 <__alt_data_end+0xfc0049a4>
 400579c:	9080040c 	andi	r2,r18,16
 40057a0:	10003526 	beq	r2,zero,4005878 <___vfprintf_internal_r+0x13fc>
 40057a4:	d9402d17 	ldw	r5,180(sp)
 40057a8:	d8c02917 	ldw	r3,164(sp)
 40057ac:	d8002785 	stb	zero,158(sp)
 40057b0:	28800104 	addi	r2,r5,4
 40057b4:	2cc00017 	ldw	r19,0(r5)
 40057b8:	002d883a 	mov	r22,zero
 40057bc:	18003716 	blt	r3,zero,400589c <___vfprintf_internal_r+0x1420>
 40057c0:	00ffdfc4 	movi	r3,-129
 40057c4:	d8802d15 	stw	r2,180(sp)
 40057c8:	90e4703a 	and	r18,r18,r3
 40057cc:	0039883a 	mov	fp,zero
 40057d0:	983df326 	beq	r19,zero,4004fa0 <__alt_data_end+0xfc004fa0>
 40057d4:	00800244 	movi	r2,9
 40057d8:	14fc7b36 	bltu	r2,r19,40049c8 <__alt_data_end+0xfc0049c8>
 40057dc:	d8c02817 	ldw	r3,160(sp)
 40057e0:	dc001dc4 	addi	r16,sp,119
 40057e4:	9cc00c04 	addi	r19,r19,48
 40057e8:	1c07c83a 	sub	r3,r3,r16
 40057ec:	dcc01dc5 	stb	r19,119(sp)
 40057f0:	d8c02e15 	stw	r3,184(sp)
 40057f4:	003ce806 	br	4004b98 <__alt_data_end+0xfc004b98>
 40057f8:	d8803317 	ldw	r2,204(sp)
 40057fc:	143fffc4 	addi	r16,r2,-1
 4005800:	043f4d0e 	bge	zero,r16,4005538 <__alt_data_end+0xfc005538>
 4005804:	07000404 	movi	fp,16
 4005808:	e400810e 	bge	fp,r16,4005a10 <___vfprintf_internal_r+0x1594>
 400580c:	01410074 	movhi	r5,1025
 4005810:	294e5184 	addi	r5,r5,14662
 4005814:	d9402b15 	stw	r5,172(sp)
 4005818:	01c001c4 	movi	r7,7
 400581c:	dcc02c17 	ldw	r19,176(sp)
 4005820:	00000306 	br	4005830 <___vfprintf_internal_r+0x13b4>
 4005824:	b5800204 	addi	r22,r22,8
 4005828:	843ffc04 	addi	r16,r16,-16
 400582c:	e4007b0e 	bge	fp,r16,4005a1c <___vfprintf_internal_r+0x15a0>
 4005830:	18c00404 	addi	r3,r3,16
 4005834:	8c400044 	addi	r17,r17,1
 4005838:	b5000015 	stw	r20,0(r22)
 400583c:	b7000115 	stw	fp,4(r22)
 4005840:	d8c02015 	stw	r3,128(sp)
 4005844:	dc401f15 	stw	r17,124(sp)
 4005848:	3c7ff60e 	bge	r7,r17,4005824 <__alt_data_end+0xfc005824>
 400584c:	d9801e04 	addi	r6,sp,120
 4005850:	b80b883a 	mov	r5,r23
 4005854:	9809883a 	mov	r4,r19
 4005858:	d9c03c15 	stw	r7,240(sp)
 400585c:	400b1d40 	call	400b1d4 <__sprint_r>
 4005860:	d9c03c17 	ldw	r7,240(sp)
 4005864:	103c071e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005868:	d8c02017 	ldw	r3,128(sp)
 400586c:	dc401f17 	ldw	r17,124(sp)
 4005870:	dd800404 	addi	r22,sp,16
 4005874:	003fec06 	br	4005828 <__alt_data_end+0xfc005828>
 4005878:	9080100c 	andi	r2,r18,64
 400587c:	d8002785 	stb	zero,158(sp)
 4005880:	10010e26 	beq	r2,zero,4005cbc <___vfprintf_internal_r+0x1840>
 4005884:	d9002d17 	ldw	r4,180(sp)
 4005888:	d9402917 	ldw	r5,164(sp)
 400588c:	002d883a 	mov	r22,zero
 4005890:	20800104 	addi	r2,r4,4
 4005894:	24c0000b 	ldhu	r19,0(r4)
 4005898:	283fc90e 	bge	r5,zero,40057c0 <__alt_data_end+0xfc0057c0>
 400589c:	d8802d15 	stw	r2,180(sp)
 40058a0:	0039883a 	mov	fp,zero
 40058a4:	9d84b03a 	or	r2,r19,r22
 40058a8:	103c461e 	bne	r2,zero,40049c4 <__alt_data_end+0xfc0049c4>
 40058ac:	00800044 	movi	r2,1
 40058b0:	003e6c06 	br	4005264 <__alt_data_end+0xfc005264>
 40058b4:	d9002c17 	ldw	r4,176(sp)
 40058b8:	d9801e04 	addi	r6,sp,120
 40058bc:	b80b883a 	mov	r5,r23
 40058c0:	400b1d40 	call	400b1d4 <__sprint_r>
 40058c4:	103bef1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 40058c8:	d8c02017 	ldw	r3,128(sp)
 40058cc:	da000404 	addi	r8,sp,16
 40058d0:	d9003217 	ldw	r4,200(sp)
 40058d4:	d8802617 	ldw	r2,152(sp)
 40058d8:	d9403317 	ldw	r5,204(sp)
 40058dc:	8123883a 	add	r17,r16,r4
 40058e0:	11400216 	blt	r2,r5,40058ec <___vfprintf_internal_r+0x1470>
 40058e4:	9100004c 	andi	r4,r18,1
 40058e8:	20000d26 	beq	r4,zero,4005920 <___vfprintf_internal_r+0x14a4>
 40058ec:	d9003717 	ldw	r4,220(sp)
 40058f0:	d9403417 	ldw	r5,208(sp)
 40058f4:	1907883a 	add	r3,r3,r4
 40058f8:	d9001f17 	ldw	r4,124(sp)
 40058fc:	41400015 	stw	r5,0(r8)
 4005900:	d9403717 	ldw	r5,220(sp)
 4005904:	21000044 	addi	r4,r4,1
 4005908:	d8c02015 	stw	r3,128(sp)
 400590c:	41400115 	stw	r5,4(r8)
 4005910:	d9001f15 	stw	r4,124(sp)
 4005914:	014001c4 	movi	r5,7
 4005918:	2901e816 	blt	r5,r4,40060bc <___vfprintf_internal_r+0x1c40>
 400591c:	42000204 	addi	r8,r8,8
 4005920:	d9003317 	ldw	r4,204(sp)
 4005924:	8121883a 	add	r16,r16,r4
 4005928:	2085c83a 	sub	r2,r4,r2
 400592c:	8461c83a 	sub	r16,r16,r17
 4005930:	1400010e 	bge	r2,r16,4005938 <___vfprintf_internal_r+0x14bc>
 4005934:	1021883a 	mov	r16,r2
 4005938:	04000a0e 	bge	zero,r16,4005964 <___vfprintf_internal_r+0x14e8>
 400593c:	d9001f17 	ldw	r4,124(sp)
 4005940:	1c07883a 	add	r3,r3,r16
 4005944:	44400015 	stw	r17,0(r8)
 4005948:	21000044 	addi	r4,r4,1
 400594c:	44000115 	stw	r16,4(r8)
 4005950:	d8c02015 	stw	r3,128(sp)
 4005954:	d9001f15 	stw	r4,124(sp)
 4005958:	014001c4 	movi	r5,7
 400595c:	2901fb16 	blt	r5,r4,400614c <___vfprintf_internal_r+0x1cd0>
 4005960:	42000204 	addi	r8,r8,8
 4005964:	8001f716 	blt	r16,zero,4006144 <___vfprintf_internal_r+0x1cc8>
 4005968:	1421c83a 	sub	r16,r2,r16
 400596c:	043d380e 	bge	zero,r16,4004e50 <__alt_data_end+0xfc004e50>
 4005970:	04400404 	movi	r17,16
 4005974:	d8801f17 	ldw	r2,124(sp)
 4005978:	8c3efb0e 	bge	r17,r16,4005568 <__alt_data_end+0xfc005568>
 400597c:	01410074 	movhi	r5,1025
 4005980:	294e5184 	addi	r5,r5,14662
 4005984:	d9402b15 	stw	r5,172(sp)
 4005988:	058001c4 	movi	r22,7
 400598c:	dcc02c17 	ldw	r19,176(sp)
 4005990:	00000306 	br	40059a0 <___vfprintf_internal_r+0x1524>
 4005994:	42000204 	addi	r8,r8,8
 4005998:	843ffc04 	addi	r16,r16,-16
 400599c:	8c3ef50e 	bge	r17,r16,4005574 <__alt_data_end+0xfc005574>
 40059a0:	18c00404 	addi	r3,r3,16
 40059a4:	10800044 	addi	r2,r2,1
 40059a8:	45000015 	stw	r20,0(r8)
 40059ac:	44400115 	stw	r17,4(r8)
 40059b0:	d8c02015 	stw	r3,128(sp)
 40059b4:	d8801f15 	stw	r2,124(sp)
 40059b8:	b0bff60e 	bge	r22,r2,4005994 <__alt_data_end+0xfc005994>
 40059bc:	d9801e04 	addi	r6,sp,120
 40059c0:	b80b883a 	mov	r5,r23
 40059c4:	9809883a 	mov	r4,r19
 40059c8:	400b1d40 	call	400b1d4 <__sprint_r>
 40059cc:	103bad1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 40059d0:	d8c02017 	ldw	r3,128(sp)
 40059d4:	d8801f17 	ldw	r2,124(sp)
 40059d8:	da000404 	addi	r8,sp,16
 40059dc:	003fee06 	br	4005998 <__alt_data_end+0xfc005998>
 40059e0:	9088703a 	and	r4,r18,r2
 40059e4:	203eab1e 	bne	r4,zero,4005494 <__alt_data_end+0xfc005494>
 40059e8:	dc401f17 	ldw	r17,124(sp)
 40059ec:	40800115 	stw	r2,4(r8)
 40059f0:	44000015 	stw	r16,0(r8)
 40059f4:	8c400044 	addi	r17,r17,1
 40059f8:	d8c02015 	stw	r3,128(sp)
 40059fc:	dc401f15 	stw	r17,124(sp)
 4005a00:	008001c4 	movi	r2,7
 4005a04:	14400e16 	blt	r2,r17,4005a40 <___vfprintf_internal_r+0x15c4>
 4005a08:	45800204 	addi	r22,r8,8
 4005a0c:	003eca06 	br	4005538 <__alt_data_end+0xfc005538>
 4005a10:	01010074 	movhi	r4,1025
 4005a14:	210e5184 	addi	r4,r4,14662
 4005a18:	d9002b15 	stw	r4,172(sp)
 4005a1c:	d8802b17 	ldw	r2,172(sp)
 4005a20:	1c07883a 	add	r3,r3,r16
 4005a24:	8c400044 	addi	r17,r17,1
 4005a28:	b0800015 	stw	r2,0(r22)
 4005a2c:	b4000115 	stw	r16,4(r22)
 4005a30:	d8c02015 	stw	r3,128(sp)
 4005a34:	dc401f15 	stw	r17,124(sp)
 4005a38:	008001c4 	movi	r2,7
 4005a3c:	147ebd0e 	bge	r2,r17,4005534 <__alt_data_end+0xfc005534>
 4005a40:	d9002c17 	ldw	r4,176(sp)
 4005a44:	d9801e04 	addi	r6,sp,120
 4005a48:	b80b883a 	mov	r5,r23
 4005a4c:	400b1d40 	call	400b1d4 <__sprint_r>
 4005a50:	103b8c1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005a54:	d8c02017 	ldw	r3,128(sp)
 4005a58:	dc401f17 	ldw	r17,124(sp)
 4005a5c:	dd800404 	addi	r22,sp,16
 4005a60:	003eb506 	br	4005538 <__alt_data_end+0xfc005538>
 4005a64:	d9002c17 	ldw	r4,176(sp)
 4005a68:	d9801e04 	addi	r6,sp,120
 4005a6c:	b80b883a 	mov	r5,r23
 4005a70:	400b1d40 	call	400b1d4 <__sprint_r>
 4005a74:	103b831e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005a78:	d8c02017 	ldw	r3,128(sp)
 4005a7c:	dc401f17 	ldw	r17,124(sp)
 4005a80:	da000404 	addi	r8,sp,16
 4005a84:	003e8d06 	br	40054bc <__alt_data_end+0xfc0054bc>
 4005a88:	d9002c17 	ldw	r4,176(sp)
 4005a8c:	d9801e04 	addi	r6,sp,120
 4005a90:	b80b883a 	mov	r5,r23
 4005a94:	400b1d40 	call	400b1d4 <__sprint_r>
 4005a98:	103b7a1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005a9c:	d8c02017 	ldw	r3,128(sp)
 4005aa0:	dc401f17 	ldw	r17,124(sp)
 4005aa4:	dd800404 	addi	r22,sp,16
 4005aa8:	003e8f06 	br	40054e8 <__alt_data_end+0xfc0054e8>
 4005aac:	0027883a 	mov	r19,zero
 4005ab0:	003f4a06 	br	40057dc <__alt_data_end+0xfc0057dc>
 4005ab4:	d9002c17 	ldw	r4,176(sp)
 4005ab8:	d9801e04 	addi	r6,sp,120
 4005abc:	b80b883a 	mov	r5,r23
 4005ac0:	400b1d40 	call	400b1d4 <__sprint_r>
 4005ac4:	103b6f1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005ac8:	d8c02017 	ldw	r3,128(sp)
 4005acc:	da000404 	addi	r8,sp,16
 4005ad0:	003c9d06 	br	4004d48 <__alt_data_end+0xfc004d48>
 4005ad4:	04e7c83a 	sub	r19,zero,r19
 4005ad8:	9804c03a 	cmpne	r2,r19,zero
 4005adc:	05adc83a 	sub	r22,zero,r22
 4005ae0:	b0adc83a 	sub	r22,r22,r2
 4005ae4:	d8802917 	ldw	r2,164(sp)
 4005ae8:	07000b44 	movi	fp,45
 4005aec:	df002785 	stb	fp,158(sp)
 4005af0:	10017b16 	blt	r2,zero,40060e0 <___vfprintf_internal_r+0x1c64>
 4005af4:	00bfdfc4 	movi	r2,-129
 4005af8:	90a4703a 	and	r18,r18,r2
 4005afc:	003bb106 	br	40049c4 <__alt_data_end+0xfc0049c4>
 4005b00:	d9003617 	ldw	r4,216(sp)
 4005b04:	d9403817 	ldw	r5,224(sp)
 4005b08:	da003d15 	stw	r8,244(sp)
 4005b0c:	400af880 	call	400af88 <__fpclassifyd>
 4005b10:	da003d17 	ldw	r8,244(sp)
 4005b14:	1000f026 	beq	r2,zero,4005ed8 <___vfprintf_internal_r+0x1a5c>
 4005b18:	d9002917 	ldw	r4,164(sp)
 4005b1c:	05bff7c4 	movi	r22,-33
 4005b20:	00bfffc4 	movi	r2,-1
 4005b24:	8dac703a 	and	r22,r17,r22
 4005b28:	20820026 	beq	r4,r2,400632c <___vfprintf_internal_r+0x1eb0>
 4005b2c:	008011c4 	movi	r2,71
 4005b30:	b081f726 	beq	r22,r2,4006310 <___vfprintf_internal_r+0x1e94>
 4005b34:	d9003817 	ldw	r4,224(sp)
 4005b38:	90c04014 	ori	r3,r18,256
 4005b3c:	d8c02b15 	stw	r3,172(sp)
 4005b40:	20021516 	blt	r4,zero,4006398 <___vfprintf_internal_r+0x1f1c>
 4005b44:	dcc03817 	ldw	r19,224(sp)
 4005b48:	d8002a05 	stb	zero,168(sp)
 4005b4c:	00801984 	movi	r2,102
 4005b50:	8881f926 	beq	r17,r2,4006338 <___vfprintf_internal_r+0x1ebc>
 4005b54:	00801184 	movi	r2,70
 4005b58:	88821c26 	beq	r17,r2,40063cc <___vfprintf_internal_r+0x1f50>
 4005b5c:	00801144 	movi	r2,69
 4005b60:	b081ef26 	beq	r22,r2,4006320 <___vfprintf_internal_r+0x1ea4>
 4005b64:	d8c02917 	ldw	r3,164(sp)
 4005b68:	d8802104 	addi	r2,sp,132
 4005b6c:	d8800315 	stw	r2,12(sp)
 4005b70:	d9403617 	ldw	r5,216(sp)
 4005b74:	d8802504 	addi	r2,sp,148
 4005b78:	d9002c17 	ldw	r4,176(sp)
 4005b7c:	d8800215 	stw	r2,8(sp)
 4005b80:	d8802604 	addi	r2,sp,152
 4005b84:	d8c00015 	stw	r3,0(sp)
 4005b88:	d8800115 	stw	r2,4(sp)
 4005b8c:	01c00084 	movi	r7,2
 4005b90:	980d883a 	mov	r6,r19
 4005b94:	d8c03c15 	stw	r3,240(sp)
 4005b98:	da003d15 	stw	r8,244(sp)
 4005b9c:	4006b540 	call	4006b54 <_dtoa_r>
 4005ba0:	1021883a 	mov	r16,r2
 4005ba4:	008019c4 	movi	r2,103
 4005ba8:	d8c03c17 	ldw	r3,240(sp)
 4005bac:	da003d17 	ldw	r8,244(sp)
 4005bb0:	88817126 	beq	r17,r2,4006178 <___vfprintf_internal_r+0x1cfc>
 4005bb4:	008011c4 	movi	r2,71
 4005bb8:	88829226 	beq	r17,r2,4006604 <___vfprintf_internal_r+0x2188>
 4005bbc:	80f9883a 	add	fp,r16,r3
 4005bc0:	d9003617 	ldw	r4,216(sp)
 4005bc4:	000d883a 	mov	r6,zero
 4005bc8:	000f883a 	mov	r7,zero
 4005bcc:	980b883a 	mov	r5,r19
 4005bd0:	da003d15 	stw	r8,244(sp)
 4005bd4:	400ea740 	call	400ea74 <__eqdf2>
 4005bd8:	da003d17 	ldw	r8,244(sp)
 4005bdc:	10018d26 	beq	r2,zero,4006214 <___vfprintf_internal_r+0x1d98>
 4005be0:	d8802117 	ldw	r2,132(sp)
 4005be4:	1700062e 	bgeu	r2,fp,4005c00 <___vfprintf_internal_r+0x1784>
 4005be8:	01000c04 	movi	r4,48
 4005bec:	10c00044 	addi	r3,r2,1
 4005bf0:	d8c02115 	stw	r3,132(sp)
 4005bf4:	11000005 	stb	r4,0(r2)
 4005bf8:	d8802117 	ldw	r2,132(sp)
 4005bfc:	173ffb36 	bltu	r2,fp,4005bec <__alt_data_end+0xfc005bec>
 4005c00:	1405c83a 	sub	r2,r2,r16
 4005c04:	d8803315 	stw	r2,204(sp)
 4005c08:	008011c4 	movi	r2,71
 4005c0c:	b0817626 	beq	r22,r2,40061e8 <___vfprintf_internal_r+0x1d6c>
 4005c10:	00801944 	movi	r2,101
 4005c14:	1442810e 	bge	r2,r17,400661c <___vfprintf_internal_r+0x21a0>
 4005c18:	d8c02617 	ldw	r3,152(sp)
 4005c1c:	00801984 	movi	r2,102
 4005c20:	d8c03215 	stw	r3,200(sp)
 4005c24:	8881fe26 	beq	r17,r2,4006420 <___vfprintf_internal_r+0x1fa4>
 4005c28:	d8c03217 	ldw	r3,200(sp)
 4005c2c:	d9003317 	ldw	r4,204(sp)
 4005c30:	1901dd16 	blt	r3,r4,40063a8 <___vfprintf_internal_r+0x1f2c>
 4005c34:	9480004c 	andi	r18,r18,1
 4005c38:	90022b1e 	bne	r18,zero,40064e8 <___vfprintf_internal_r+0x206c>
 4005c3c:	1805883a 	mov	r2,r3
 4005c40:	18028016 	blt	r3,zero,4006644 <___vfprintf_internal_r+0x21c8>
 4005c44:	d8c03217 	ldw	r3,200(sp)
 4005c48:	044019c4 	movi	r17,103
 4005c4c:	d8c02e15 	stw	r3,184(sp)
 4005c50:	df002a07 	ldb	fp,168(sp)
 4005c54:	e001531e 	bne	fp,zero,40061a4 <___vfprintf_internal_r+0x1d28>
 4005c58:	df002783 	ldbu	fp,158(sp)
 4005c5c:	d8802a15 	stw	r2,168(sp)
 4005c60:	dc802b17 	ldw	r18,172(sp)
 4005c64:	d8002915 	stw	zero,164(sp)
 4005c68:	003bd106 	br	4004bb0 <__alt_data_end+0xfc004bb0>
 4005c6c:	d8802d17 	ldw	r2,180(sp)
 4005c70:	d8c02d17 	ldw	r3,180(sp)
 4005c74:	d9002d17 	ldw	r4,180(sp)
 4005c78:	10800017 	ldw	r2,0(r2)
 4005c7c:	18c00117 	ldw	r3,4(r3)
 4005c80:	21000204 	addi	r4,r4,8
 4005c84:	d8803615 	stw	r2,216(sp)
 4005c88:	d8c03815 	stw	r3,224(sp)
 4005c8c:	d9002d15 	stw	r4,180(sp)
 4005c90:	003b7506 	br	4004a68 <__alt_data_end+0xfc004a68>
 4005c94:	ac400007 	ldb	r17,0(r21)
 4005c98:	003a5906 	br	4004600 <__alt_data_end+0xfc004600>
 4005c9c:	9080100c 	andi	r2,r18,64
 4005ca0:	1000a826 	beq	r2,zero,4005f44 <___vfprintf_internal_r+0x1ac8>
 4005ca4:	d9002d17 	ldw	r4,180(sp)
 4005ca8:	002d883a 	mov	r22,zero
 4005cac:	24c0000b 	ldhu	r19,0(r4)
 4005cb0:	21000104 	addi	r4,r4,4
 4005cb4:	d9002d15 	stw	r4,180(sp)
 4005cb8:	003ccb06 	br	4004fe8 <__alt_data_end+0xfc004fe8>
 4005cbc:	d8c02d17 	ldw	r3,180(sp)
 4005cc0:	d9002917 	ldw	r4,164(sp)
 4005cc4:	002d883a 	mov	r22,zero
 4005cc8:	18800104 	addi	r2,r3,4
 4005ccc:	1cc00017 	ldw	r19,0(r3)
 4005cd0:	203ebb0e 	bge	r4,zero,40057c0 <__alt_data_end+0xfc0057c0>
 4005cd4:	003ef106 	br	400589c <__alt_data_end+0xfc00589c>
 4005cd8:	9080040c 	andi	r2,r18,16
 4005cdc:	1000921e 	bne	r2,zero,4005f28 <___vfprintf_internal_r+0x1aac>
 4005ce0:	9480100c 	andi	r18,r18,64
 4005ce4:	90013926 	beq	r18,zero,40061cc <___vfprintf_internal_r+0x1d50>
 4005ce8:	d9002d17 	ldw	r4,180(sp)
 4005cec:	d9402f17 	ldw	r5,188(sp)
 4005cf0:	20800017 	ldw	r2,0(r4)
 4005cf4:	21000104 	addi	r4,r4,4
 4005cf8:	d9002d15 	stw	r4,180(sp)
 4005cfc:	1140000d 	sth	r5,0(r2)
 4005d00:	003a1606 	br	400455c <__alt_data_end+0xfc00455c>
 4005d04:	9080100c 	andi	r2,r18,64
 4005d08:	10008026 	beq	r2,zero,4005f0c <___vfprintf_internal_r+0x1a90>
 4005d0c:	d8c02d17 	ldw	r3,180(sp)
 4005d10:	1cc0000f 	ldh	r19,0(r3)
 4005d14:	18c00104 	addi	r3,r3,4
 4005d18:	d8c02d15 	stw	r3,180(sp)
 4005d1c:	982dd7fa 	srai	r22,r19,31
 4005d20:	b005883a 	mov	r2,r22
 4005d24:	003b1f06 	br	40049a4 <__alt_data_end+0xfc0049a4>
 4005d28:	9080100c 	andi	r2,r18,64
 4005d2c:	d8002785 	stb	zero,158(sp)
 4005d30:	10008a1e 	bne	r2,zero,4005f5c <___vfprintf_internal_r+0x1ae0>
 4005d34:	d9402d17 	ldw	r5,180(sp)
 4005d38:	d8c02917 	ldw	r3,164(sp)
 4005d3c:	002d883a 	mov	r22,zero
 4005d40:	28800104 	addi	r2,r5,4
 4005d44:	2cc00017 	ldw	r19,0(r5)
 4005d48:	183e4b0e 	bge	r3,zero,4005678 <__alt_data_end+0xfc005678>
 4005d4c:	9d86b03a 	or	r3,r19,r22
 4005d50:	d8802d15 	stw	r2,180(sp)
 4005d54:	183e4c1e 	bne	r3,zero,4005688 <__alt_data_end+0xfc005688>
 4005d58:	0039883a 	mov	fp,zero
 4005d5c:	0005883a 	mov	r2,zero
 4005d60:	003d4006 	br	4005264 <__alt_data_end+0xfc005264>
 4005d64:	01410074 	movhi	r5,1025
 4005d68:	294e5184 	addi	r5,r5,14662
 4005d6c:	d9402b15 	stw	r5,172(sp)
 4005d70:	d9402b17 	ldw	r5,172(sp)
 4005d74:	1c47883a 	add	r3,r3,r17
 4005d78:	10800044 	addi	r2,r2,1
 4005d7c:	41400015 	stw	r5,0(r8)
 4005d80:	44400115 	stw	r17,4(r8)
 4005d84:	d8c02015 	stw	r3,128(sp)
 4005d88:	d8801f15 	stw	r2,124(sp)
 4005d8c:	010001c4 	movi	r4,7
 4005d90:	20bec816 	blt	r4,r2,40058b4 <__alt_data_end+0xfc0058b4>
 4005d94:	42000204 	addi	r8,r8,8
 4005d98:	003ecd06 	br	40058d0 <__alt_data_end+0xfc0058d0>
 4005d9c:	d9002917 	ldw	r4,164(sp)
 4005da0:	d8002785 	stb	zero,158(sp)
 4005da4:	203d2d16 	blt	r4,zero,400525c <__alt_data_end+0xfc00525c>
 4005da8:	00bfdfc4 	movi	r2,-129
 4005dac:	90a4703a 	and	r18,r18,r2
 4005db0:	003a9106 	br	40047f8 <__alt_data_end+0xfc0047f8>
 4005db4:	01010074 	movhi	r4,1025
 4005db8:	210e5184 	addi	r4,r4,14662
 4005dbc:	d9002b15 	stw	r4,172(sp)
 4005dc0:	003c0c06 	br	4004df4 <__alt_data_end+0xfc004df4>
 4005dc4:	d9002c17 	ldw	r4,176(sp)
 4005dc8:	d9801e04 	addi	r6,sp,120
 4005dcc:	b80b883a 	mov	r5,r23
 4005dd0:	400b1d40 	call	400b1d4 <__sprint_r>
 4005dd4:	103aab1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005dd8:	d8c02017 	ldw	r3,128(sp)
 4005ddc:	da000404 	addi	r8,sp,16
 4005de0:	003d4106 	br	40052e8 <__alt_data_end+0xfc0052e8>
 4005de4:	d8801f17 	ldw	r2,124(sp)
 4005de8:	01410074 	movhi	r5,1025
 4005dec:	01000044 	movi	r4,1
 4005df0:	18c00044 	addi	r3,r3,1
 4005df4:	10800044 	addi	r2,r2,1
 4005df8:	294e5104 	addi	r5,r5,14660
 4005dfc:	41000115 	stw	r4,4(r8)
 4005e00:	41400015 	stw	r5,0(r8)
 4005e04:	d8c02015 	stw	r3,128(sp)
 4005e08:	d8801f15 	stw	r2,124(sp)
 4005e0c:	010001c4 	movi	r4,7
 4005e10:	20805c16 	blt	r4,r2,4005f84 <___vfprintf_internal_r+0x1b08>
 4005e14:	42000204 	addi	r8,r8,8
 4005e18:	8800041e 	bne	r17,zero,4005e2c <___vfprintf_internal_r+0x19b0>
 4005e1c:	d8803317 	ldw	r2,204(sp)
 4005e20:	1000021e 	bne	r2,zero,4005e2c <___vfprintf_internal_r+0x19b0>
 4005e24:	9080004c 	andi	r2,r18,1
 4005e28:	103c0926 	beq	r2,zero,4004e50 <__alt_data_end+0xfc004e50>
 4005e2c:	d9003717 	ldw	r4,220(sp)
 4005e30:	d8801f17 	ldw	r2,124(sp)
 4005e34:	d9403417 	ldw	r5,208(sp)
 4005e38:	20c7883a 	add	r3,r4,r3
 4005e3c:	10800044 	addi	r2,r2,1
 4005e40:	41000115 	stw	r4,4(r8)
 4005e44:	41400015 	stw	r5,0(r8)
 4005e48:	d8c02015 	stw	r3,128(sp)
 4005e4c:	d8801f15 	stw	r2,124(sp)
 4005e50:	010001c4 	movi	r4,7
 4005e54:	20812116 	blt	r4,r2,40062dc <___vfprintf_internal_r+0x1e60>
 4005e58:	42000204 	addi	r8,r8,8
 4005e5c:	0463c83a 	sub	r17,zero,r17
 4005e60:	0440730e 	bge	zero,r17,4006030 <___vfprintf_internal_r+0x1bb4>
 4005e64:	05800404 	movi	r22,16
 4005e68:	b440860e 	bge	r22,r17,4006084 <___vfprintf_internal_r+0x1c08>
 4005e6c:	01410074 	movhi	r5,1025
 4005e70:	294e5184 	addi	r5,r5,14662
 4005e74:	d9402b15 	stw	r5,172(sp)
 4005e78:	070001c4 	movi	fp,7
 4005e7c:	dcc02c17 	ldw	r19,176(sp)
 4005e80:	00000306 	br	4005e90 <___vfprintf_internal_r+0x1a14>
 4005e84:	42000204 	addi	r8,r8,8
 4005e88:	8c7ffc04 	addi	r17,r17,-16
 4005e8c:	b440800e 	bge	r22,r17,4006090 <___vfprintf_internal_r+0x1c14>
 4005e90:	18c00404 	addi	r3,r3,16
 4005e94:	10800044 	addi	r2,r2,1
 4005e98:	45000015 	stw	r20,0(r8)
 4005e9c:	45800115 	stw	r22,4(r8)
 4005ea0:	d8c02015 	stw	r3,128(sp)
 4005ea4:	d8801f15 	stw	r2,124(sp)
 4005ea8:	e0bff60e 	bge	fp,r2,4005e84 <__alt_data_end+0xfc005e84>
 4005eac:	d9801e04 	addi	r6,sp,120
 4005eb0:	b80b883a 	mov	r5,r23
 4005eb4:	9809883a 	mov	r4,r19
 4005eb8:	400b1d40 	call	400b1d4 <__sprint_r>
 4005ebc:	103a711e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005ec0:	d8c02017 	ldw	r3,128(sp)
 4005ec4:	d8801f17 	ldw	r2,124(sp)
 4005ec8:	da000404 	addi	r8,sp,16
 4005ecc:	003fee06 	br	4005e88 <__alt_data_end+0xfc005e88>
 4005ed0:	00bfffc4 	movi	r2,-1
 4005ed4:	003a6f06 	br	4004894 <__alt_data_end+0xfc004894>
 4005ed8:	008011c4 	movi	r2,71
 4005edc:	1440b816 	blt	r2,r17,40061c0 <___vfprintf_internal_r+0x1d44>
 4005ee0:	04010074 	movhi	r16,1025
 4005ee4:	840e4304 	addi	r16,r16,14604
 4005ee8:	00c000c4 	movi	r3,3
 4005eec:	00bfdfc4 	movi	r2,-129
 4005ef0:	d8c02a15 	stw	r3,168(sp)
 4005ef4:	90a4703a 	and	r18,r18,r2
 4005ef8:	df002783 	ldbu	fp,158(sp)
 4005efc:	d8c02e15 	stw	r3,184(sp)
 4005f00:	d8002915 	stw	zero,164(sp)
 4005f04:	d8003215 	stw	zero,200(sp)
 4005f08:	003b2906 	br	4004bb0 <__alt_data_end+0xfc004bb0>
 4005f0c:	d9002d17 	ldw	r4,180(sp)
 4005f10:	24c00017 	ldw	r19,0(r4)
 4005f14:	21000104 	addi	r4,r4,4
 4005f18:	d9002d15 	stw	r4,180(sp)
 4005f1c:	982dd7fa 	srai	r22,r19,31
 4005f20:	b005883a 	mov	r2,r22
 4005f24:	003a9f06 	br	40049a4 <__alt_data_end+0xfc0049a4>
 4005f28:	d9402d17 	ldw	r5,180(sp)
 4005f2c:	d8c02f17 	ldw	r3,188(sp)
 4005f30:	28800017 	ldw	r2,0(r5)
 4005f34:	29400104 	addi	r5,r5,4
 4005f38:	d9402d15 	stw	r5,180(sp)
 4005f3c:	10c00015 	stw	r3,0(r2)
 4005f40:	00398606 	br	400455c <__alt_data_end+0xfc00455c>
 4005f44:	d9402d17 	ldw	r5,180(sp)
 4005f48:	002d883a 	mov	r22,zero
 4005f4c:	2cc00017 	ldw	r19,0(r5)
 4005f50:	29400104 	addi	r5,r5,4
 4005f54:	d9402d15 	stw	r5,180(sp)
 4005f58:	003c2306 	br	4004fe8 <__alt_data_end+0xfc004fe8>
 4005f5c:	d8c02d17 	ldw	r3,180(sp)
 4005f60:	d9002917 	ldw	r4,164(sp)
 4005f64:	002d883a 	mov	r22,zero
 4005f68:	18800104 	addi	r2,r3,4
 4005f6c:	1cc0000b 	ldhu	r19,0(r3)
 4005f70:	203dc10e 	bge	r4,zero,4005678 <__alt_data_end+0xfc005678>
 4005f74:	003f7506 	br	4005d4c <__alt_data_end+0xfc005d4c>
 4005f78:	04010074 	movhi	r16,1025
 4005f7c:	840e4104 	addi	r16,r16,14596
 4005f80:	003acc06 	br	4004ab4 <__alt_data_end+0xfc004ab4>
 4005f84:	d9002c17 	ldw	r4,176(sp)
 4005f88:	d9801e04 	addi	r6,sp,120
 4005f8c:	b80b883a 	mov	r5,r23
 4005f90:	400b1d40 	call	400b1d4 <__sprint_r>
 4005f94:	103a3b1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005f98:	dc402617 	ldw	r17,152(sp)
 4005f9c:	d8c02017 	ldw	r3,128(sp)
 4005fa0:	da000404 	addi	r8,sp,16
 4005fa4:	003f9c06 	br	4005e18 <__alt_data_end+0xfc005e18>
 4005fa8:	ac400043 	ldbu	r17,1(r21)
 4005fac:	94800814 	ori	r18,r18,32
 4005fb0:	ad400044 	addi	r21,r21,1
 4005fb4:	8c403fcc 	andi	r17,r17,255
 4005fb8:	8c40201c 	xori	r17,r17,128
 4005fbc:	8c7fe004 	addi	r17,r17,-128
 4005fc0:	00398f06 	br	4004600 <__alt_data_end+0xfc004600>
 4005fc4:	d8c02d15 	stw	r3,180(sp)
 4005fc8:	0039883a 	mov	fp,zero
 4005fcc:	003e3506 	br	40058a4 <__alt_data_end+0xfc0058a4>
 4005fd0:	d9002c17 	ldw	r4,176(sp)
 4005fd4:	d9801e04 	addi	r6,sp,120
 4005fd8:	b80b883a 	mov	r5,r23
 4005fdc:	400b1d40 	call	400b1d4 <__sprint_r>
 4005fe0:	103a281e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4005fe4:	d8c02017 	ldw	r3,128(sp)
 4005fe8:	da000404 	addi	r8,sp,16
 4005fec:	003cd006 	br	4005330 <__alt_data_end+0xfc005330>
 4005ff0:	8009883a 	mov	r4,r16
 4005ff4:	da003d15 	stw	r8,244(sp)
 4005ff8:	40043e40 	call	40043e4 <strlen>
 4005ffc:	d8802e15 	stw	r2,184(sp)
 4006000:	da003d17 	ldw	r8,244(sp)
 4006004:	103c340e 	bge	r2,zero,40050d8 <__alt_data_end+0xfc0050d8>
 4006008:	0005883a 	mov	r2,zero
 400600c:	003c3206 	br	40050d8 <__alt_data_end+0xfc0050d8>
 4006010:	d9002c17 	ldw	r4,176(sp)
 4006014:	d9801e04 	addi	r6,sp,120
 4006018:	b80b883a 	mov	r5,r23
 400601c:	400b1d40 	call	400b1d4 <__sprint_r>
 4006020:	103a181e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4006024:	d8c02017 	ldw	r3,128(sp)
 4006028:	d8801f17 	ldw	r2,124(sp)
 400602c:	da000404 	addi	r8,sp,16
 4006030:	d9403317 	ldw	r5,204(sp)
 4006034:	10800044 	addi	r2,r2,1
 4006038:	44000015 	stw	r16,0(r8)
 400603c:	28c7883a 	add	r3,r5,r3
 4006040:	003b7d06 	br	4004e38 <__alt_data_end+0xfc004e38>
 4006044:	01010074 	movhi	r4,1025
 4006048:	210e5584 	addi	r4,r4,14678
 400604c:	d9003515 	stw	r4,212(sp)
 4006050:	003b1406 	br	4004ca4 <__alt_data_end+0xfc004ca4>
 4006054:	013fffc4 	movi	r4,-1
 4006058:	003a3506 	br	4004930 <__alt_data_end+0xfc004930>
 400605c:	0023883a 	mov	r17,zero
 4006060:	003d9d06 	br	40056d8 <__alt_data_end+0xfc0056d8>
 4006064:	d9002c17 	ldw	r4,176(sp)
 4006068:	d9801e04 	addi	r6,sp,120
 400606c:	b80b883a 	mov	r5,r23
 4006070:	400b1d40 	call	400b1d4 <__sprint_r>
 4006074:	103a031e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4006078:	d8c02017 	ldw	r3,128(sp)
 400607c:	da000404 	addi	r8,sp,16
 4006080:	003d9406 	br	40056d4 <__alt_data_end+0xfc0056d4>
 4006084:	01010074 	movhi	r4,1025
 4006088:	210e5184 	addi	r4,r4,14662
 400608c:	d9002b15 	stw	r4,172(sp)
 4006090:	d9002b17 	ldw	r4,172(sp)
 4006094:	1c47883a 	add	r3,r3,r17
 4006098:	10800044 	addi	r2,r2,1
 400609c:	41000015 	stw	r4,0(r8)
 40060a0:	44400115 	stw	r17,4(r8)
 40060a4:	d8c02015 	stw	r3,128(sp)
 40060a8:	d8801f15 	stw	r2,124(sp)
 40060ac:	010001c4 	movi	r4,7
 40060b0:	20bfd716 	blt	r4,r2,4006010 <__alt_data_end+0xfc006010>
 40060b4:	42000204 	addi	r8,r8,8
 40060b8:	003fdd06 	br	4006030 <__alt_data_end+0xfc006030>
 40060bc:	d9002c17 	ldw	r4,176(sp)
 40060c0:	d9801e04 	addi	r6,sp,120
 40060c4:	b80b883a 	mov	r5,r23
 40060c8:	400b1d40 	call	400b1d4 <__sprint_r>
 40060cc:	1039ed1e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 40060d0:	d8802617 	ldw	r2,152(sp)
 40060d4:	d8c02017 	ldw	r3,128(sp)
 40060d8:	da000404 	addi	r8,sp,16
 40060dc:	003e1006 	br	4005920 <__alt_data_end+0xfc005920>
 40060e0:	00800044 	movi	r2,1
 40060e4:	10803fcc 	andi	r2,r2,255
 40060e8:	00c00044 	movi	r3,1
 40060ec:	10fa3526 	beq	r2,r3,40049c4 <__alt_data_end+0xfc0049c4>
 40060f0:	00c00084 	movi	r3,2
 40060f4:	10fbcb26 	beq	r2,r3,4005024 <__alt_data_end+0xfc005024>
 40060f8:	003a8f06 	br	4004b38 <__alt_data_end+0xfc004b38>
 40060fc:	01010074 	movhi	r4,1025
 4006100:	210e5584 	addi	r4,r4,14678
 4006104:	d9003515 	stw	r4,212(sp)
 4006108:	003b7606 	br	4004ee4 <__alt_data_end+0xfc004ee4>
 400610c:	d8802917 	ldw	r2,164(sp)
 4006110:	00c00184 	movi	r3,6
 4006114:	1880012e 	bgeu	r3,r2,400611c <___vfprintf_internal_r+0x1ca0>
 4006118:	1805883a 	mov	r2,r3
 400611c:	d8802e15 	stw	r2,184(sp)
 4006120:	1000ef16 	blt	r2,zero,40064e0 <___vfprintf_internal_r+0x2064>
 4006124:	04010074 	movhi	r16,1025
 4006128:	d8802a15 	stw	r2,168(sp)
 400612c:	dcc02d15 	stw	r19,180(sp)
 4006130:	d8002915 	stw	zero,164(sp)
 4006134:	d8003215 	stw	zero,200(sp)
 4006138:	840e4f04 	addi	r16,r16,14652
 400613c:	0039883a 	mov	fp,zero
 4006140:	003aa206 	br	4004bcc <__alt_data_end+0xfc004bcc>
 4006144:	0021883a 	mov	r16,zero
 4006148:	003e0706 	br	4005968 <__alt_data_end+0xfc005968>
 400614c:	d9002c17 	ldw	r4,176(sp)
 4006150:	d9801e04 	addi	r6,sp,120
 4006154:	b80b883a 	mov	r5,r23
 4006158:	400b1d40 	call	400b1d4 <__sprint_r>
 400615c:	1039c91e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 4006160:	d8802617 	ldw	r2,152(sp)
 4006164:	d9403317 	ldw	r5,204(sp)
 4006168:	d8c02017 	ldw	r3,128(sp)
 400616c:	da000404 	addi	r8,sp,16
 4006170:	2885c83a 	sub	r2,r5,r2
 4006174:	003dfb06 	br	4005964 <__alt_data_end+0xfc005964>
 4006178:	9080004c 	andi	r2,r18,1
 400617c:	103e8f1e 	bne	r2,zero,4005bbc <__alt_data_end+0xfc005bbc>
 4006180:	d8802117 	ldw	r2,132(sp)
 4006184:	003e9e06 	br	4005c00 <__alt_data_end+0xfc005c00>
 4006188:	1025883a 	mov	r18,r2
 400618c:	0039883a 	mov	fp,zero
 4006190:	00800084 	movi	r2,2
 4006194:	003fd306 	br	40060e4 <__alt_data_end+0xfc0060e4>
 4006198:	07000b44 	movi	fp,45
 400619c:	df002785 	stb	fp,158(sp)
 40061a0:	003a4006 	br	4004aa4 <__alt_data_end+0xfc004aa4>
 40061a4:	00c00b44 	movi	r3,45
 40061a8:	d8c02785 	stb	r3,158(sp)
 40061ac:	d8802a15 	stw	r2,168(sp)
 40061b0:	dc802b17 	ldw	r18,172(sp)
 40061b4:	d8002915 	stw	zero,164(sp)
 40061b8:	07000b44 	movi	fp,45
 40061bc:	003a8006 	br	4004bc0 <__alt_data_end+0xfc004bc0>
 40061c0:	04010074 	movhi	r16,1025
 40061c4:	840e4404 	addi	r16,r16,14608
 40061c8:	003f4706 	br	4005ee8 <__alt_data_end+0xfc005ee8>
 40061cc:	d8c02d17 	ldw	r3,180(sp)
 40061d0:	d9002f17 	ldw	r4,188(sp)
 40061d4:	18800017 	ldw	r2,0(r3)
 40061d8:	18c00104 	addi	r3,r3,4
 40061dc:	d8c02d15 	stw	r3,180(sp)
 40061e0:	11000015 	stw	r4,0(r2)
 40061e4:	0038dd06 	br	400455c <__alt_data_end+0xfc00455c>
 40061e8:	dd802617 	ldw	r22,152(sp)
 40061ec:	00bfff44 	movi	r2,-3
 40061f0:	b0801c16 	blt	r22,r2,4006264 <___vfprintf_internal_r+0x1de8>
 40061f4:	d9402917 	ldw	r5,164(sp)
 40061f8:	2d801a16 	blt	r5,r22,4006264 <___vfprintf_internal_r+0x1de8>
 40061fc:	dd803215 	stw	r22,200(sp)
 4006200:	003e8906 	br	4005c28 <__alt_data_end+0xfc005c28>
 4006204:	01010074 	movhi	r4,1025
 4006208:	210e5184 	addi	r4,r4,14662
 400620c:	d9002b15 	stw	r4,172(sp)
 4006210:	003c9106 	br	4005458 <__alt_data_end+0xfc005458>
 4006214:	e005883a 	mov	r2,fp
 4006218:	003e7906 	br	4005c00 <__alt_data_end+0xfc005c00>
 400621c:	d9402917 	ldw	r5,164(sp)
 4006220:	df002783 	ldbu	fp,158(sp)
 4006224:	dcc02d15 	stw	r19,180(sp)
 4006228:	d9402a15 	stw	r5,168(sp)
 400622c:	d9402e15 	stw	r5,184(sp)
 4006230:	d8002915 	stw	zero,164(sp)
 4006234:	d8003215 	stw	zero,200(sp)
 4006238:	003a5d06 	br	4004bb0 <__alt_data_end+0xfc004bb0>
 400623c:	9080004c 	andi	r2,r18,1
 4006240:	0039883a 	mov	fp,zero
 4006244:	10000426 	beq	r2,zero,4006258 <___vfprintf_internal_r+0x1ddc>
 4006248:	00800c04 	movi	r2,48
 400624c:	dc001dc4 	addi	r16,sp,119
 4006250:	d8801dc5 	stb	r2,119(sp)
 4006254:	003b8006 	br	4005058 <__alt_data_end+0xfc005058>
 4006258:	d8002e15 	stw	zero,184(sp)
 400625c:	dc001e04 	addi	r16,sp,120
 4006260:	003a4d06 	br	4004b98 <__alt_data_end+0xfc004b98>
 4006264:	8c7fff84 	addi	r17,r17,-2
 4006268:	b5bfffc4 	addi	r22,r22,-1
 400626c:	dd802615 	stw	r22,152(sp)
 4006270:	dc4022c5 	stb	r17,139(sp)
 4006274:	b000bf16 	blt	r22,zero,4006574 <___vfprintf_internal_r+0x20f8>
 4006278:	00800ac4 	movi	r2,43
 400627c:	d8802305 	stb	r2,140(sp)
 4006280:	00800244 	movi	r2,9
 4006284:	15807016 	blt	r2,r22,4006448 <___vfprintf_internal_r+0x1fcc>
 4006288:	00800c04 	movi	r2,48
 400628c:	b5800c04 	addi	r22,r22,48
 4006290:	d8802345 	stb	r2,141(sp)
 4006294:	dd802385 	stb	r22,142(sp)
 4006298:	d88023c4 	addi	r2,sp,143
 400629c:	df0022c4 	addi	fp,sp,139
 40062a0:	d8c03317 	ldw	r3,204(sp)
 40062a4:	1739c83a 	sub	fp,r2,fp
 40062a8:	d9003317 	ldw	r4,204(sp)
 40062ac:	e0c7883a 	add	r3,fp,r3
 40062b0:	df003a15 	stw	fp,232(sp)
 40062b4:	d8c02e15 	stw	r3,184(sp)
 40062b8:	00800044 	movi	r2,1
 40062bc:	1100b30e 	bge	r2,r4,400658c <___vfprintf_internal_r+0x2110>
 40062c0:	d8c02e17 	ldw	r3,184(sp)
 40062c4:	18c00044 	addi	r3,r3,1
 40062c8:	d8c02e15 	stw	r3,184(sp)
 40062cc:	1805883a 	mov	r2,r3
 40062d0:	1800ac16 	blt	r3,zero,4006584 <___vfprintf_internal_r+0x2108>
 40062d4:	d8003215 	stw	zero,200(sp)
 40062d8:	003e5d06 	br	4005c50 <__alt_data_end+0xfc005c50>
 40062dc:	d9002c17 	ldw	r4,176(sp)
 40062e0:	d9801e04 	addi	r6,sp,120
 40062e4:	b80b883a 	mov	r5,r23
 40062e8:	400b1d40 	call	400b1d4 <__sprint_r>
 40062ec:	1039651e 	bne	r2,zero,4004884 <__alt_data_end+0xfc004884>
 40062f0:	dc402617 	ldw	r17,152(sp)
 40062f4:	d8c02017 	ldw	r3,128(sp)
 40062f8:	d8801f17 	ldw	r2,124(sp)
 40062fc:	da000404 	addi	r8,sp,16
 4006300:	003ed606 	br	4005e5c <__alt_data_end+0xfc005e5c>
 4006304:	582b883a 	mov	r21,r11
 4006308:	d8002915 	stw	zero,164(sp)
 400630c:	0038bd06 	br	4004604 <__alt_data_end+0xfc004604>
 4006310:	d8802917 	ldw	r2,164(sp)
 4006314:	103e071e 	bne	r2,zero,4005b34 <__alt_data_end+0xfc005b34>
 4006318:	dc002915 	stw	r16,164(sp)
 400631c:	003e0506 	br	4005b34 <__alt_data_end+0xfc005b34>
 4006320:	d9002917 	ldw	r4,164(sp)
 4006324:	20c00044 	addi	r3,r4,1
 4006328:	003e0f06 	br	4005b68 <__alt_data_end+0xfc005b68>
 400632c:	01400184 	movi	r5,6
 4006330:	d9402915 	stw	r5,164(sp)
 4006334:	003dff06 	br	4005b34 <__alt_data_end+0xfc005b34>
 4006338:	d8802104 	addi	r2,sp,132
 400633c:	d8800315 	stw	r2,12(sp)
 4006340:	d8802504 	addi	r2,sp,148
 4006344:	d8800215 	stw	r2,8(sp)
 4006348:	d8802604 	addi	r2,sp,152
 400634c:	d8800115 	stw	r2,4(sp)
 4006350:	d8802917 	ldw	r2,164(sp)
 4006354:	d9403617 	ldw	r5,216(sp)
 4006358:	d9002c17 	ldw	r4,176(sp)
 400635c:	d8800015 	stw	r2,0(sp)
 4006360:	01c000c4 	movi	r7,3
 4006364:	980d883a 	mov	r6,r19
 4006368:	da003d15 	stw	r8,244(sp)
 400636c:	4006b540 	call	4006b54 <_dtoa_r>
 4006370:	d8c02917 	ldw	r3,164(sp)
 4006374:	da003d17 	ldw	r8,244(sp)
 4006378:	1021883a 	mov	r16,r2
 400637c:	10f9883a 	add	fp,r2,r3
 4006380:	81000007 	ldb	r4,0(r16)
 4006384:	00800c04 	movi	r2,48
 4006388:	20805e26 	beq	r4,r2,4006504 <___vfprintf_internal_r+0x2088>
 400638c:	d8c02617 	ldw	r3,152(sp)
 4006390:	e0f9883a 	add	fp,fp,r3
 4006394:	003e0a06 	br	4005bc0 <__alt_data_end+0xfc005bc0>
 4006398:	00c00b44 	movi	r3,45
 400639c:	24e0003c 	xorhi	r19,r4,32768
 40063a0:	d8c02a05 	stb	r3,168(sp)
 40063a4:	003de906 	br	4005b4c <__alt_data_end+0xfc005b4c>
 40063a8:	d8c03217 	ldw	r3,200(sp)
 40063ac:	00c07a0e 	bge	zero,r3,4006598 <___vfprintf_internal_r+0x211c>
 40063b0:	00800044 	movi	r2,1
 40063b4:	d9003317 	ldw	r4,204(sp)
 40063b8:	1105883a 	add	r2,r2,r4
 40063bc:	d8802e15 	stw	r2,184(sp)
 40063c0:	10004e16 	blt	r2,zero,40064fc <___vfprintf_internal_r+0x2080>
 40063c4:	044019c4 	movi	r17,103
 40063c8:	003e2106 	br	4005c50 <__alt_data_end+0xfc005c50>
 40063cc:	d9002917 	ldw	r4,164(sp)
 40063d0:	d8802104 	addi	r2,sp,132
 40063d4:	d8800315 	stw	r2,12(sp)
 40063d8:	d9000015 	stw	r4,0(sp)
 40063dc:	d8802504 	addi	r2,sp,148
 40063e0:	d9403617 	ldw	r5,216(sp)
 40063e4:	d9002c17 	ldw	r4,176(sp)
 40063e8:	d8800215 	stw	r2,8(sp)
 40063ec:	d8802604 	addi	r2,sp,152
 40063f0:	d8800115 	stw	r2,4(sp)
 40063f4:	01c000c4 	movi	r7,3
 40063f8:	980d883a 	mov	r6,r19
 40063fc:	da003d15 	stw	r8,244(sp)
 4006400:	4006b540 	call	4006b54 <_dtoa_r>
 4006404:	d8c02917 	ldw	r3,164(sp)
 4006408:	da003d17 	ldw	r8,244(sp)
 400640c:	1021883a 	mov	r16,r2
 4006410:	00801184 	movi	r2,70
 4006414:	80f9883a 	add	fp,r16,r3
 4006418:	88bfd926 	beq	r17,r2,4006380 <__alt_data_end+0xfc006380>
 400641c:	003de806 	br	4005bc0 <__alt_data_end+0xfc005bc0>
 4006420:	d9002917 	ldw	r4,164(sp)
 4006424:	00c04d0e 	bge	zero,r3,400655c <___vfprintf_internal_r+0x20e0>
 4006428:	2000441e 	bne	r4,zero,400653c <___vfprintf_internal_r+0x20c0>
 400642c:	9480004c 	andi	r18,r18,1
 4006430:	9000421e 	bne	r18,zero,400653c <___vfprintf_internal_r+0x20c0>
 4006434:	1805883a 	mov	r2,r3
 4006438:	18007016 	blt	r3,zero,40065fc <___vfprintf_internal_r+0x2180>
 400643c:	d8c03217 	ldw	r3,200(sp)
 4006440:	d8c02e15 	stw	r3,184(sp)
 4006444:	003e0206 	br	4005c50 <__alt_data_end+0xfc005c50>
 4006448:	df0022c4 	addi	fp,sp,139
 400644c:	dc002915 	stw	r16,164(sp)
 4006450:	4027883a 	mov	r19,r8
 4006454:	e021883a 	mov	r16,fp
 4006458:	b009883a 	mov	r4,r22
 400645c:	01400284 	movi	r5,10
 4006460:	40029f40 	call	40029f4 <__modsi3>
 4006464:	10800c04 	addi	r2,r2,48
 4006468:	843fffc4 	addi	r16,r16,-1
 400646c:	b009883a 	mov	r4,r22
 4006470:	01400284 	movi	r5,10
 4006474:	80800005 	stb	r2,0(r16)
 4006478:	40029700 	call	4002970 <__divsi3>
 400647c:	102d883a 	mov	r22,r2
 4006480:	00800244 	movi	r2,9
 4006484:	15bff416 	blt	r2,r22,4006458 <__alt_data_end+0xfc006458>
 4006488:	9811883a 	mov	r8,r19
 400648c:	b0800c04 	addi	r2,r22,48
 4006490:	8027883a 	mov	r19,r16
 4006494:	997fffc4 	addi	r5,r19,-1
 4006498:	98bfffc5 	stb	r2,-1(r19)
 400649c:	dc002917 	ldw	r16,164(sp)
 40064a0:	2f006a2e 	bgeu	r5,fp,400664c <___vfprintf_internal_r+0x21d0>
 40064a4:	d9c02384 	addi	r7,sp,142
 40064a8:	3ccfc83a 	sub	r7,r7,r19
 40064ac:	d9002344 	addi	r4,sp,141
 40064b0:	e1cf883a 	add	r7,fp,r7
 40064b4:	00000106 	br	40064bc <___vfprintf_internal_r+0x2040>
 40064b8:	28800003 	ldbu	r2,0(r5)
 40064bc:	20800005 	stb	r2,0(r4)
 40064c0:	21000044 	addi	r4,r4,1
 40064c4:	29400044 	addi	r5,r5,1
 40064c8:	393ffb1e 	bne	r7,r4,40064b8 <__alt_data_end+0xfc0064b8>
 40064cc:	d8802304 	addi	r2,sp,140
 40064d0:	14c5c83a 	sub	r2,r2,r19
 40064d4:	d8c02344 	addi	r3,sp,141
 40064d8:	1885883a 	add	r2,r3,r2
 40064dc:	003f7006 	br	40062a0 <__alt_data_end+0xfc0062a0>
 40064e0:	0005883a 	mov	r2,zero
 40064e4:	003f0f06 	br	4006124 <__alt_data_end+0xfc006124>
 40064e8:	d8c03217 	ldw	r3,200(sp)
 40064ec:	18c00044 	addi	r3,r3,1
 40064f0:	d8c02e15 	stw	r3,184(sp)
 40064f4:	1805883a 	mov	r2,r3
 40064f8:	183fb20e 	bge	r3,zero,40063c4 <__alt_data_end+0xfc0063c4>
 40064fc:	0005883a 	mov	r2,zero
 4006500:	003fb006 	br	40063c4 <__alt_data_end+0xfc0063c4>
 4006504:	d9003617 	ldw	r4,216(sp)
 4006508:	000d883a 	mov	r6,zero
 400650c:	000f883a 	mov	r7,zero
 4006510:	980b883a 	mov	r5,r19
 4006514:	d8c03c15 	stw	r3,240(sp)
 4006518:	da003d15 	stw	r8,244(sp)
 400651c:	400ea740 	call	400ea74 <__eqdf2>
 4006520:	d8c03c17 	ldw	r3,240(sp)
 4006524:	da003d17 	ldw	r8,244(sp)
 4006528:	103f9826 	beq	r2,zero,400638c <__alt_data_end+0xfc00638c>
 400652c:	00800044 	movi	r2,1
 4006530:	10c7c83a 	sub	r3,r2,r3
 4006534:	d8c02615 	stw	r3,152(sp)
 4006538:	003f9506 	br	4006390 <__alt_data_end+0xfc006390>
 400653c:	d9002917 	ldw	r4,164(sp)
 4006540:	d8c03217 	ldw	r3,200(sp)
 4006544:	20800044 	addi	r2,r4,1
 4006548:	1885883a 	add	r2,r3,r2
 400654c:	d8802e15 	stw	r2,184(sp)
 4006550:	103dbf0e 	bge	r2,zero,4005c50 <__alt_data_end+0xfc005c50>
 4006554:	0005883a 	mov	r2,zero
 4006558:	003dbd06 	br	4005c50 <__alt_data_end+0xfc005c50>
 400655c:	2000211e 	bne	r4,zero,40065e4 <___vfprintf_internal_r+0x2168>
 4006560:	9480004c 	andi	r18,r18,1
 4006564:	90001f1e 	bne	r18,zero,40065e4 <___vfprintf_internal_r+0x2168>
 4006568:	00800044 	movi	r2,1
 400656c:	d8802e15 	stw	r2,184(sp)
 4006570:	003db706 	br	4005c50 <__alt_data_end+0xfc005c50>
 4006574:	00800b44 	movi	r2,45
 4006578:	05adc83a 	sub	r22,zero,r22
 400657c:	d8802305 	stb	r2,140(sp)
 4006580:	003f3f06 	br	4006280 <__alt_data_end+0xfc006280>
 4006584:	0005883a 	mov	r2,zero
 4006588:	003f5206 	br	40062d4 <__alt_data_end+0xfc0062d4>
 400658c:	90a4703a 	and	r18,r18,r2
 4006590:	903f4e26 	beq	r18,zero,40062cc <__alt_data_end+0xfc0062cc>
 4006594:	003f4a06 	br	40062c0 <__alt_data_end+0xfc0062c0>
 4006598:	00800084 	movi	r2,2
 400659c:	10c5c83a 	sub	r2,r2,r3
 40065a0:	003f8406 	br	40063b4 <__alt_data_end+0xfc0063b4>
 40065a4:	d8802d17 	ldw	r2,180(sp)
 40065a8:	d9002d17 	ldw	r4,180(sp)
 40065ac:	ac400043 	ldbu	r17,1(r21)
 40065b0:	10800017 	ldw	r2,0(r2)
 40065b4:	582b883a 	mov	r21,r11
 40065b8:	d8802915 	stw	r2,164(sp)
 40065bc:	20800104 	addi	r2,r4,4
 40065c0:	d9002917 	ldw	r4,164(sp)
 40065c4:	d8802d15 	stw	r2,180(sp)
 40065c8:	203e7a0e 	bge	r4,zero,4005fb4 <__alt_data_end+0xfc005fb4>
 40065cc:	8c403fcc 	andi	r17,r17,255
 40065d0:	00bfffc4 	movi	r2,-1
 40065d4:	8c40201c 	xori	r17,r17,128
 40065d8:	d8802915 	stw	r2,164(sp)
 40065dc:	8c7fe004 	addi	r17,r17,-128
 40065e0:	00380706 	br	4004600 <__alt_data_end+0xfc004600>
 40065e4:	d8c02917 	ldw	r3,164(sp)
 40065e8:	18c00084 	addi	r3,r3,2
 40065ec:	d8c02e15 	stw	r3,184(sp)
 40065f0:	1805883a 	mov	r2,r3
 40065f4:	183d960e 	bge	r3,zero,4005c50 <__alt_data_end+0xfc005c50>
 40065f8:	003fd606 	br	4006554 <__alt_data_end+0xfc006554>
 40065fc:	0005883a 	mov	r2,zero
 4006600:	003f8e06 	br	400643c <__alt_data_end+0xfc00643c>
 4006604:	9080004c 	andi	r2,r18,1
 4006608:	103f811e 	bne	r2,zero,4006410 <__alt_data_end+0xfc006410>
 400660c:	d8802117 	ldw	r2,132(sp)
 4006610:	1405c83a 	sub	r2,r2,r16
 4006614:	d8803315 	stw	r2,204(sp)
 4006618:	b47ef326 	beq	r22,r17,40061e8 <__alt_data_end+0xfc0061e8>
 400661c:	dd802617 	ldw	r22,152(sp)
 4006620:	003f1106 	br	4006268 <__alt_data_end+0xfc006268>
 4006624:	d9c02785 	stb	r7,158(sp)
 4006628:	00390406 	br	4004a3c <__alt_data_end+0xfc004a3c>
 400662c:	d9c02785 	stb	r7,158(sp)
 4006630:	0038d306 	br	4004980 <__alt_data_end+0xfc004980>
 4006634:	d9c02785 	stb	r7,158(sp)
 4006638:	003a6106 	br	4004fc0 <__alt_data_end+0xfc004fc0>
 400663c:	d9c02785 	stb	r7,158(sp)
 4006640:	003af806 	br	4005224 <__alt_data_end+0xfc005224>
 4006644:	0005883a 	mov	r2,zero
 4006648:	003d7e06 	br	4005c44 <__alt_data_end+0xfc005c44>
 400664c:	d8802344 	addi	r2,sp,141
 4006650:	003f1306 	br	40062a0 <__alt_data_end+0xfc0062a0>
 4006654:	d9c02785 	stb	r7,158(sp)
 4006658:	00392306 	br	4004ae8 <__alt_data_end+0xfc004ae8>
 400665c:	d9c02785 	stb	r7,158(sp)
 4006660:	003aa906 	br	4005108 <__alt_data_end+0xfc005108>
 4006664:	d9c02785 	stb	r7,158(sp)
 4006668:	003a3d06 	br	4004f60 <__alt_data_end+0xfc004f60>
 400666c:	d9c02785 	stb	r7,158(sp)
 4006670:	003aca06 	br	400519c <__alt_data_end+0xfc00519c>

04006674 <__vfprintf_internal>:
 4006674:	00810074 	movhi	r2,1025
 4006678:	1097ca04 	addi	r2,r2,24360
 400667c:	300f883a 	mov	r7,r6
 4006680:	280d883a 	mov	r6,r5
 4006684:	200b883a 	mov	r5,r4
 4006688:	11000017 	ldw	r4,0(r2)
 400668c:	400447c1 	jmpi	400447c <___vfprintf_internal_r>

04006690 <__sbprintf>:
 4006690:	2880030b 	ldhu	r2,12(r5)
 4006694:	2ac01917 	ldw	r11,100(r5)
 4006698:	2a80038b 	ldhu	r10,14(r5)
 400669c:	2a400717 	ldw	r9,28(r5)
 40066a0:	2a000917 	ldw	r8,36(r5)
 40066a4:	defee204 	addi	sp,sp,-1144
 40066a8:	00c10004 	movi	r3,1024
 40066ac:	dc011a15 	stw	r16,1128(sp)
 40066b0:	10bfff4c 	andi	r2,r2,65533
 40066b4:	2821883a 	mov	r16,r5
 40066b8:	d8cb883a 	add	r5,sp,r3
 40066bc:	dc811c15 	stw	r18,1136(sp)
 40066c0:	dc411b15 	stw	r17,1132(sp)
 40066c4:	dfc11d15 	stw	ra,1140(sp)
 40066c8:	2025883a 	mov	r18,r4
 40066cc:	d881030d 	sth	r2,1036(sp)
 40066d0:	dac11915 	stw	r11,1124(sp)
 40066d4:	da81038d 	sth	r10,1038(sp)
 40066d8:	da410715 	stw	r9,1052(sp)
 40066dc:	da010915 	stw	r8,1060(sp)
 40066e0:	dec10015 	stw	sp,1024(sp)
 40066e4:	dec10415 	stw	sp,1040(sp)
 40066e8:	d8c10215 	stw	r3,1032(sp)
 40066ec:	d8c10515 	stw	r3,1044(sp)
 40066f0:	d8010615 	stw	zero,1048(sp)
 40066f4:	400447c0 	call	400447c <___vfprintf_internal_r>
 40066f8:	1023883a 	mov	r17,r2
 40066fc:	10000416 	blt	r2,zero,4006710 <__sbprintf+0x80>
 4006700:	d9410004 	addi	r5,sp,1024
 4006704:	9009883a 	mov	r4,r18
 4006708:	40083f80 	call	40083f8 <_fflush_r>
 400670c:	10000d1e 	bne	r2,zero,4006744 <__sbprintf+0xb4>
 4006710:	d881030b 	ldhu	r2,1036(sp)
 4006714:	1080100c 	andi	r2,r2,64
 4006718:	10000326 	beq	r2,zero,4006728 <__sbprintf+0x98>
 400671c:	8080030b 	ldhu	r2,12(r16)
 4006720:	10801014 	ori	r2,r2,64
 4006724:	8080030d 	sth	r2,12(r16)
 4006728:	8805883a 	mov	r2,r17
 400672c:	dfc11d17 	ldw	ra,1140(sp)
 4006730:	dc811c17 	ldw	r18,1136(sp)
 4006734:	dc411b17 	ldw	r17,1132(sp)
 4006738:	dc011a17 	ldw	r16,1128(sp)
 400673c:	dec11e04 	addi	sp,sp,1144
 4006740:	f800283a 	ret
 4006744:	047fffc4 	movi	r17,-1
 4006748:	003ff106 	br	4006710 <__alt_data_end+0xfc006710>

0400674c <_write_r>:
 400674c:	defffd04 	addi	sp,sp,-12
 4006750:	2805883a 	mov	r2,r5
 4006754:	dc000015 	stw	r16,0(sp)
 4006758:	040100b4 	movhi	r16,1026
 400675c:	dc400115 	stw	r17,4(sp)
 4006760:	300b883a 	mov	r5,r6
 4006764:	8420b204 	addi	r16,r16,-32056
 4006768:	2023883a 	mov	r17,r4
 400676c:	380d883a 	mov	r6,r7
 4006770:	1009883a 	mov	r4,r2
 4006774:	dfc00215 	stw	ra,8(sp)
 4006778:	80000015 	stw	zero,0(r16)
 400677c:	4010d180 	call	4010d18 <write>
 4006780:	00ffffc4 	movi	r3,-1
 4006784:	10c00526 	beq	r2,r3,400679c <_write_r+0x50>
 4006788:	dfc00217 	ldw	ra,8(sp)
 400678c:	dc400117 	ldw	r17,4(sp)
 4006790:	dc000017 	ldw	r16,0(sp)
 4006794:	dec00304 	addi	sp,sp,12
 4006798:	f800283a 	ret
 400679c:	80c00017 	ldw	r3,0(r16)
 40067a0:	183ff926 	beq	r3,zero,4006788 <__alt_data_end+0xfc006788>
 40067a4:	88c00015 	stw	r3,0(r17)
 40067a8:	003ff706 	br	4006788 <__alt_data_end+0xfc006788>

040067ac <__swsetup_r>:
 40067ac:	00810074 	movhi	r2,1025
 40067b0:	defffd04 	addi	sp,sp,-12
 40067b4:	1097ca04 	addi	r2,r2,24360
 40067b8:	dc400115 	stw	r17,4(sp)
 40067bc:	2023883a 	mov	r17,r4
 40067c0:	11000017 	ldw	r4,0(r2)
 40067c4:	dc000015 	stw	r16,0(sp)
 40067c8:	dfc00215 	stw	ra,8(sp)
 40067cc:	2821883a 	mov	r16,r5
 40067d0:	20000226 	beq	r4,zero,40067dc <__swsetup_r+0x30>
 40067d4:	20800e17 	ldw	r2,56(r4)
 40067d8:	10003126 	beq	r2,zero,40068a0 <__swsetup_r+0xf4>
 40067dc:	8080030b 	ldhu	r2,12(r16)
 40067e0:	10c0020c 	andi	r3,r2,8
 40067e4:	1009883a 	mov	r4,r2
 40067e8:	18000f26 	beq	r3,zero,4006828 <__swsetup_r+0x7c>
 40067ec:	80c00417 	ldw	r3,16(r16)
 40067f0:	18001526 	beq	r3,zero,4006848 <__swsetup_r+0x9c>
 40067f4:	1100004c 	andi	r4,r2,1
 40067f8:	20001c1e 	bne	r4,zero,400686c <__swsetup_r+0xc0>
 40067fc:	1080008c 	andi	r2,r2,2
 4006800:	1000291e 	bne	r2,zero,40068a8 <__swsetup_r+0xfc>
 4006804:	80800517 	ldw	r2,20(r16)
 4006808:	80800215 	stw	r2,8(r16)
 400680c:	18001c26 	beq	r3,zero,4006880 <__swsetup_r+0xd4>
 4006810:	0005883a 	mov	r2,zero
 4006814:	dfc00217 	ldw	ra,8(sp)
 4006818:	dc400117 	ldw	r17,4(sp)
 400681c:	dc000017 	ldw	r16,0(sp)
 4006820:	dec00304 	addi	sp,sp,12
 4006824:	f800283a 	ret
 4006828:	2080040c 	andi	r2,r4,16
 400682c:	10002e26 	beq	r2,zero,40068e8 <__swsetup_r+0x13c>
 4006830:	2080010c 	andi	r2,r4,4
 4006834:	10001e1e 	bne	r2,zero,40068b0 <__swsetup_r+0x104>
 4006838:	80c00417 	ldw	r3,16(r16)
 400683c:	20800214 	ori	r2,r4,8
 4006840:	8080030d 	sth	r2,12(r16)
 4006844:	183feb1e 	bne	r3,zero,40067f4 <__alt_data_end+0xfc0067f4>
 4006848:	1100a00c 	andi	r4,r2,640
 400684c:	01408004 	movi	r5,512
 4006850:	217fe826 	beq	r4,r5,40067f4 <__alt_data_end+0xfc0067f4>
 4006854:	800b883a 	mov	r5,r16
 4006858:	8809883a 	mov	r4,r17
 400685c:	40033040 	call	4003304 <__smakebuf_r>
 4006860:	8080030b 	ldhu	r2,12(r16)
 4006864:	80c00417 	ldw	r3,16(r16)
 4006868:	003fe206 	br	40067f4 <__alt_data_end+0xfc0067f4>
 400686c:	80800517 	ldw	r2,20(r16)
 4006870:	80000215 	stw	zero,8(r16)
 4006874:	0085c83a 	sub	r2,zero,r2
 4006878:	80800615 	stw	r2,24(r16)
 400687c:	183fe41e 	bne	r3,zero,4006810 <__alt_data_end+0xfc006810>
 4006880:	80c0030b 	ldhu	r3,12(r16)
 4006884:	0005883a 	mov	r2,zero
 4006888:	1900200c 	andi	r4,r3,128
 400688c:	203fe126 	beq	r4,zero,4006814 <__alt_data_end+0xfc006814>
 4006890:	18c01014 	ori	r3,r3,64
 4006894:	80c0030d 	sth	r3,12(r16)
 4006898:	00bfffc4 	movi	r2,-1
 400689c:	003fdd06 	br	4006814 <__alt_data_end+0xfc006814>
 40068a0:	40087d40 	call	40087d4 <__sinit>
 40068a4:	003fcd06 	br	40067dc <__alt_data_end+0xfc0067dc>
 40068a8:	0005883a 	mov	r2,zero
 40068ac:	003fd606 	br	4006808 <__alt_data_end+0xfc006808>
 40068b0:	81400c17 	ldw	r5,48(r16)
 40068b4:	28000626 	beq	r5,zero,40068d0 <__swsetup_r+0x124>
 40068b8:	80801004 	addi	r2,r16,64
 40068bc:	28800326 	beq	r5,r2,40068cc <__swsetup_r+0x120>
 40068c0:	8809883a 	mov	r4,r17
 40068c4:	40089f40 	call	40089f4 <_free_r>
 40068c8:	8100030b 	ldhu	r4,12(r16)
 40068cc:	80000c15 	stw	zero,48(r16)
 40068d0:	80c00417 	ldw	r3,16(r16)
 40068d4:	00bff6c4 	movi	r2,-37
 40068d8:	1108703a 	and	r4,r2,r4
 40068dc:	80000115 	stw	zero,4(r16)
 40068e0:	80c00015 	stw	r3,0(r16)
 40068e4:	003fd506 	br	400683c <__alt_data_end+0xfc00683c>
 40068e8:	00800244 	movi	r2,9
 40068ec:	88800015 	stw	r2,0(r17)
 40068f0:	20801014 	ori	r2,r4,64
 40068f4:	8080030d 	sth	r2,12(r16)
 40068f8:	00bfffc4 	movi	r2,-1
 40068fc:	003fc506 	br	4006814 <__alt_data_end+0xfc006814>

04006900 <_close_r>:
 4006900:	defffd04 	addi	sp,sp,-12
 4006904:	dc000015 	stw	r16,0(sp)
 4006908:	040100b4 	movhi	r16,1026
 400690c:	dc400115 	stw	r17,4(sp)
 4006910:	8420b204 	addi	r16,r16,-32056
 4006914:	2023883a 	mov	r17,r4
 4006918:	2809883a 	mov	r4,r5
 400691c:	dfc00215 	stw	ra,8(sp)
 4006920:	80000015 	stw	zero,0(r16)
 4006924:	400ff840 	call	400ff84 <close>
 4006928:	00ffffc4 	movi	r3,-1
 400692c:	10c00526 	beq	r2,r3,4006944 <_close_r+0x44>
 4006930:	dfc00217 	ldw	ra,8(sp)
 4006934:	dc400117 	ldw	r17,4(sp)
 4006938:	dc000017 	ldw	r16,0(sp)
 400693c:	dec00304 	addi	sp,sp,12
 4006940:	f800283a 	ret
 4006944:	80c00017 	ldw	r3,0(r16)
 4006948:	183ff926 	beq	r3,zero,4006930 <__alt_data_end+0xfc006930>
 400694c:	88c00015 	stw	r3,0(r17)
 4006950:	003ff706 	br	4006930 <__alt_data_end+0xfc006930>

04006954 <quorem>:
 4006954:	defff704 	addi	sp,sp,-36
 4006958:	dc800215 	stw	r18,8(sp)
 400695c:	20800417 	ldw	r2,16(r4)
 4006960:	2c800417 	ldw	r18,16(r5)
 4006964:	dfc00815 	stw	ra,32(sp)
 4006968:	ddc00715 	stw	r23,28(sp)
 400696c:	dd800615 	stw	r22,24(sp)
 4006970:	dd400515 	stw	r21,20(sp)
 4006974:	dd000415 	stw	r20,16(sp)
 4006978:	dcc00315 	stw	r19,12(sp)
 400697c:	dc400115 	stw	r17,4(sp)
 4006980:	dc000015 	stw	r16,0(sp)
 4006984:	14807116 	blt	r2,r18,4006b4c <quorem+0x1f8>
 4006988:	94bfffc4 	addi	r18,r18,-1
 400698c:	94ad883a 	add	r22,r18,r18
 4006990:	b5ad883a 	add	r22,r22,r22
 4006994:	2c400504 	addi	r17,r5,20
 4006998:	8da9883a 	add	r20,r17,r22
 400699c:	25400504 	addi	r21,r4,20
 40069a0:	282f883a 	mov	r23,r5
 40069a4:	adad883a 	add	r22,r21,r22
 40069a8:	a1400017 	ldw	r5,0(r20)
 40069ac:	2021883a 	mov	r16,r4
 40069b0:	b1000017 	ldw	r4,0(r22)
 40069b4:	29400044 	addi	r5,r5,1
 40069b8:	4002a680 	call	4002a68 <__udivsi3>
 40069bc:	1027883a 	mov	r19,r2
 40069c0:	10002c26 	beq	r2,zero,4006a74 <quorem+0x120>
 40069c4:	a813883a 	mov	r9,r21
 40069c8:	880b883a 	mov	r5,r17
 40069cc:	0009883a 	mov	r4,zero
 40069d0:	000d883a 	mov	r6,zero
 40069d4:	2a000017 	ldw	r8,0(r5)
 40069d8:	49c00017 	ldw	r7,0(r9)
 40069dc:	29400104 	addi	r5,r5,4
 40069e0:	40bfffcc 	andi	r2,r8,65535
 40069e4:	14c5383a 	mul	r2,r2,r19
 40069e8:	4010d43a 	srli	r8,r8,16
 40069ec:	38ffffcc 	andi	r3,r7,65535
 40069f0:	1105883a 	add	r2,r2,r4
 40069f4:	1008d43a 	srli	r4,r2,16
 40069f8:	44d1383a 	mul	r8,r8,r19
 40069fc:	198d883a 	add	r6,r3,r6
 4006a00:	10ffffcc 	andi	r3,r2,65535
 4006a04:	30c7c83a 	sub	r3,r6,r3
 4006a08:	380ed43a 	srli	r7,r7,16
 4006a0c:	4105883a 	add	r2,r8,r4
 4006a10:	180dd43a 	srai	r6,r3,16
 4006a14:	113fffcc 	andi	r4,r2,65535
 4006a18:	390fc83a 	sub	r7,r7,r4
 4006a1c:	398d883a 	add	r6,r7,r6
 4006a20:	300e943a 	slli	r7,r6,16
 4006a24:	18ffffcc 	andi	r3,r3,65535
 4006a28:	1008d43a 	srli	r4,r2,16
 4006a2c:	38ceb03a 	or	r7,r7,r3
 4006a30:	49c00015 	stw	r7,0(r9)
 4006a34:	300dd43a 	srai	r6,r6,16
 4006a38:	4a400104 	addi	r9,r9,4
 4006a3c:	a17fe52e 	bgeu	r20,r5,40069d4 <__alt_data_end+0xfc0069d4>
 4006a40:	b0800017 	ldw	r2,0(r22)
 4006a44:	10000b1e 	bne	r2,zero,4006a74 <quorem+0x120>
 4006a48:	b0bfff04 	addi	r2,r22,-4
 4006a4c:	a880082e 	bgeu	r21,r2,4006a70 <quorem+0x11c>
 4006a50:	b0ffff17 	ldw	r3,-4(r22)
 4006a54:	18000326 	beq	r3,zero,4006a64 <quorem+0x110>
 4006a58:	00000506 	br	4006a70 <quorem+0x11c>
 4006a5c:	10c00017 	ldw	r3,0(r2)
 4006a60:	1800031e 	bne	r3,zero,4006a70 <quorem+0x11c>
 4006a64:	10bfff04 	addi	r2,r2,-4
 4006a68:	94bfffc4 	addi	r18,r18,-1
 4006a6c:	a8bffb36 	bltu	r21,r2,4006a5c <__alt_data_end+0xfc006a5c>
 4006a70:	84800415 	stw	r18,16(r16)
 4006a74:	b80b883a 	mov	r5,r23
 4006a78:	8009883a 	mov	r4,r16
 4006a7c:	400a1280 	call	400a128 <__mcmp>
 4006a80:	10002616 	blt	r2,zero,4006b1c <quorem+0x1c8>
 4006a84:	9cc00044 	addi	r19,r19,1
 4006a88:	a805883a 	mov	r2,r21
 4006a8c:	000b883a 	mov	r5,zero
 4006a90:	11000017 	ldw	r4,0(r2)
 4006a94:	89800017 	ldw	r6,0(r17)
 4006a98:	10800104 	addi	r2,r2,4
 4006a9c:	20ffffcc 	andi	r3,r4,65535
 4006aa0:	194b883a 	add	r5,r3,r5
 4006aa4:	30ffffcc 	andi	r3,r6,65535
 4006aa8:	28c7c83a 	sub	r3,r5,r3
 4006aac:	300cd43a 	srli	r6,r6,16
 4006ab0:	2008d43a 	srli	r4,r4,16
 4006ab4:	180bd43a 	srai	r5,r3,16
 4006ab8:	18ffffcc 	andi	r3,r3,65535
 4006abc:	2189c83a 	sub	r4,r4,r6
 4006ac0:	2149883a 	add	r4,r4,r5
 4006ac4:	200c943a 	slli	r6,r4,16
 4006ac8:	8c400104 	addi	r17,r17,4
 4006acc:	200bd43a 	srai	r5,r4,16
 4006ad0:	30c6b03a 	or	r3,r6,r3
 4006ad4:	10ffff15 	stw	r3,-4(r2)
 4006ad8:	a47fed2e 	bgeu	r20,r17,4006a90 <__alt_data_end+0xfc006a90>
 4006adc:	9485883a 	add	r2,r18,r18
 4006ae0:	1085883a 	add	r2,r2,r2
 4006ae4:	a887883a 	add	r3,r21,r2
 4006ae8:	18800017 	ldw	r2,0(r3)
 4006aec:	10000b1e 	bne	r2,zero,4006b1c <quorem+0x1c8>
 4006af0:	18bfff04 	addi	r2,r3,-4
 4006af4:	a880082e 	bgeu	r21,r2,4006b18 <quorem+0x1c4>
 4006af8:	18ffff17 	ldw	r3,-4(r3)
 4006afc:	18000326 	beq	r3,zero,4006b0c <quorem+0x1b8>
 4006b00:	00000506 	br	4006b18 <quorem+0x1c4>
 4006b04:	10c00017 	ldw	r3,0(r2)
 4006b08:	1800031e 	bne	r3,zero,4006b18 <quorem+0x1c4>
 4006b0c:	10bfff04 	addi	r2,r2,-4
 4006b10:	94bfffc4 	addi	r18,r18,-1
 4006b14:	a8bffb36 	bltu	r21,r2,4006b04 <__alt_data_end+0xfc006b04>
 4006b18:	84800415 	stw	r18,16(r16)
 4006b1c:	9805883a 	mov	r2,r19
 4006b20:	dfc00817 	ldw	ra,32(sp)
 4006b24:	ddc00717 	ldw	r23,28(sp)
 4006b28:	dd800617 	ldw	r22,24(sp)
 4006b2c:	dd400517 	ldw	r21,20(sp)
 4006b30:	dd000417 	ldw	r20,16(sp)
 4006b34:	dcc00317 	ldw	r19,12(sp)
 4006b38:	dc800217 	ldw	r18,8(sp)
 4006b3c:	dc400117 	ldw	r17,4(sp)
 4006b40:	dc000017 	ldw	r16,0(sp)
 4006b44:	dec00904 	addi	sp,sp,36
 4006b48:	f800283a 	ret
 4006b4c:	0005883a 	mov	r2,zero
 4006b50:	003ff306 	br	4006b20 <__alt_data_end+0xfc006b20>

04006b54 <_dtoa_r>:
 4006b54:	20801017 	ldw	r2,64(r4)
 4006b58:	deffde04 	addi	sp,sp,-136
 4006b5c:	df002015 	stw	fp,128(sp)
 4006b60:	dcc01b15 	stw	r19,108(sp)
 4006b64:	dc801a15 	stw	r18,104(sp)
 4006b68:	dc401915 	stw	r17,100(sp)
 4006b6c:	dc001815 	stw	r16,96(sp)
 4006b70:	dfc02115 	stw	ra,132(sp)
 4006b74:	ddc01f15 	stw	r23,124(sp)
 4006b78:	dd801e15 	stw	r22,120(sp)
 4006b7c:	dd401d15 	stw	r21,116(sp)
 4006b80:	dd001c15 	stw	r20,112(sp)
 4006b84:	d9c00315 	stw	r7,12(sp)
 4006b88:	2039883a 	mov	fp,r4
 4006b8c:	3023883a 	mov	r17,r6
 4006b90:	2825883a 	mov	r18,r5
 4006b94:	dc002417 	ldw	r16,144(sp)
 4006b98:	3027883a 	mov	r19,r6
 4006b9c:	10000826 	beq	r2,zero,4006bc0 <_dtoa_r+0x6c>
 4006ba0:	21801117 	ldw	r6,68(r4)
 4006ba4:	00c00044 	movi	r3,1
 4006ba8:	100b883a 	mov	r5,r2
 4006bac:	1986983a 	sll	r3,r3,r6
 4006bb0:	11800115 	stw	r6,4(r2)
 4006bb4:	10c00215 	stw	r3,8(r2)
 4006bb8:	40099080 	call	4009908 <_Bfree>
 4006bbc:	e0001015 	stw	zero,64(fp)
 4006bc0:	88002e16 	blt	r17,zero,4006c7c <_dtoa_r+0x128>
 4006bc4:	80000015 	stw	zero,0(r16)
 4006bc8:	889ffc2c 	andhi	r2,r17,32752
 4006bcc:	00dffc34 	movhi	r3,32752
 4006bd0:	10c01c26 	beq	r2,r3,4006c44 <_dtoa_r+0xf0>
 4006bd4:	000d883a 	mov	r6,zero
 4006bd8:	000f883a 	mov	r7,zero
 4006bdc:	9009883a 	mov	r4,r18
 4006be0:	980b883a 	mov	r5,r19
 4006be4:	400ea740 	call	400ea74 <__eqdf2>
 4006be8:	10002b1e 	bne	r2,zero,4006c98 <_dtoa_r+0x144>
 4006bec:	d9c02317 	ldw	r7,140(sp)
 4006bf0:	00800044 	movi	r2,1
 4006bf4:	38800015 	stw	r2,0(r7)
 4006bf8:	d8802517 	ldw	r2,148(sp)
 4006bfc:	10019e26 	beq	r2,zero,4007278 <_dtoa_r+0x724>
 4006c00:	d8c02517 	ldw	r3,148(sp)
 4006c04:	00810074 	movhi	r2,1025
 4006c08:	108e5144 	addi	r2,r2,14661
 4006c0c:	18800015 	stw	r2,0(r3)
 4006c10:	10bfffc4 	addi	r2,r2,-1
 4006c14:	dfc02117 	ldw	ra,132(sp)
 4006c18:	df002017 	ldw	fp,128(sp)
 4006c1c:	ddc01f17 	ldw	r23,124(sp)
 4006c20:	dd801e17 	ldw	r22,120(sp)
 4006c24:	dd401d17 	ldw	r21,116(sp)
 4006c28:	dd001c17 	ldw	r20,112(sp)
 4006c2c:	dcc01b17 	ldw	r19,108(sp)
 4006c30:	dc801a17 	ldw	r18,104(sp)
 4006c34:	dc401917 	ldw	r17,100(sp)
 4006c38:	dc001817 	ldw	r16,96(sp)
 4006c3c:	dec02204 	addi	sp,sp,136
 4006c40:	f800283a 	ret
 4006c44:	d8c02317 	ldw	r3,140(sp)
 4006c48:	0089c3c4 	movi	r2,9999
 4006c4c:	18800015 	stw	r2,0(r3)
 4006c50:	90017726 	beq	r18,zero,4007230 <_dtoa_r+0x6dc>
 4006c54:	00810074 	movhi	r2,1025
 4006c58:	108e5d04 	addi	r2,r2,14708
 4006c5c:	d9002517 	ldw	r4,148(sp)
 4006c60:	203fec26 	beq	r4,zero,4006c14 <__alt_data_end+0xfc006c14>
 4006c64:	10c000c7 	ldb	r3,3(r2)
 4006c68:	1801781e 	bne	r3,zero,400724c <_dtoa_r+0x6f8>
 4006c6c:	10c000c4 	addi	r3,r2,3
 4006c70:	d9802517 	ldw	r6,148(sp)
 4006c74:	30c00015 	stw	r3,0(r6)
 4006c78:	003fe606 	br	4006c14 <__alt_data_end+0xfc006c14>
 4006c7c:	04e00034 	movhi	r19,32768
 4006c80:	9cffffc4 	addi	r19,r19,-1
 4006c84:	00800044 	movi	r2,1
 4006c88:	8ce6703a 	and	r19,r17,r19
 4006c8c:	80800015 	stw	r2,0(r16)
 4006c90:	9823883a 	mov	r17,r19
 4006c94:	003fcc06 	br	4006bc8 <__alt_data_end+0xfc006bc8>
 4006c98:	d8800204 	addi	r2,sp,8
 4006c9c:	d8800015 	stw	r2,0(sp)
 4006ca0:	d9c00104 	addi	r7,sp,4
 4006ca4:	900b883a 	mov	r5,r18
 4006ca8:	980d883a 	mov	r6,r19
 4006cac:	e009883a 	mov	r4,fp
 4006cb0:	8820d53a 	srli	r16,r17,20
 4006cb4:	400a4f40 	call	400a4f4 <__d2b>
 4006cb8:	d8800915 	stw	r2,36(sp)
 4006cbc:	8001651e 	bne	r16,zero,4007254 <_dtoa_r+0x700>
 4006cc0:	dd800217 	ldw	r22,8(sp)
 4006cc4:	dc000117 	ldw	r16,4(sp)
 4006cc8:	00800804 	movi	r2,32
 4006ccc:	b421883a 	add	r16,r22,r16
 4006cd0:	80c10c84 	addi	r3,r16,1074
 4006cd4:	10c2d10e 	bge	r2,r3,400781c <_dtoa_r+0xcc8>
 4006cd8:	00801004 	movi	r2,64
 4006cdc:	81010484 	addi	r4,r16,1042
 4006ce0:	10c7c83a 	sub	r3,r2,r3
 4006ce4:	9108d83a 	srl	r4,r18,r4
 4006ce8:	88e2983a 	sll	r17,r17,r3
 4006cec:	2448b03a 	or	r4,r4,r17
 4006cf0:	400fe3c0 	call	400fe3c <__floatunsidf>
 4006cf4:	017f8434 	movhi	r5,65040
 4006cf8:	01800044 	movi	r6,1
 4006cfc:	1009883a 	mov	r4,r2
 4006d00:	194b883a 	add	r5,r3,r5
 4006d04:	843fffc4 	addi	r16,r16,-1
 4006d08:	d9801115 	stw	r6,68(sp)
 4006d0c:	000d883a 	mov	r6,zero
 4006d10:	01cffe34 	movhi	r7,16376
 4006d14:	400f3e40 	call	400f3e4 <__subdf3>
 4006d18:	0198dbf4 	movhi	r6,25455
 4006d1c:	01cff4f4 	movhi	r7,16339
 4006d20:	3190d844 	addi	r6,r6,17249
 4006d24:	39e1e9c4 	addi	r7,r7,-30809
 4006d28:	1009883a 	mov	r4,r2
 4006d2c:	180b883a 	mov	r5,r3
 4006d30:	400eccc0 	call	400eccc <__muldf3>
 4006d34:	01a2d874 	movhi	r6,35681
 4006d38:	01cff1f4 	movhi	r7,16327
 4006d3c:	31b22cc4 	addi	r6,r6,-14157
 4006d40:	39e28a04 	addi	r7,r7,-30168
 4006d44:	180b883a 	mov	r5,r3
 4006d48:	1009883a 	mov	r4,r2
 4006d4c:	400d8e00 	call	400d8e0 <__adddf3>
 4006d50:	8009883a 	mov	r4,r16
 4006d54:	1029883a 	mov	r20,r2
 4006d58:	1823883a 	mov	r17,r3
 4006d5c:	400fd600 	call	400fd60 <__floatsidf>
 4006d60:	019427f4 	movhi	r6,20639
 4006d64:	01cff4f4 	movhi	r7,16339
 4006d68:	319e7ec4 	addi	r6,r6,31227
 4006d6c:	39d104c4 	addi	r7,r7,17427
 4006d70:	1009883a 	mov	r4,r2
 4006d74:	180b883a 	mov	r5,r3
 4006d78:	400eccc0 	call	400eccc <__muldf3>
 4006d7c:	100d883a 	mov	r6,r2
 4006d80:	180f883a 	mov	r7,r3
 4006d84:	a009883a 	mov	r4,r20
 4006d88:	880b883a 	mov	r5,r17
 4006d8c:	400d8e00 	call	400d8e0 <__adddf3>
 4006d90:	1009883a 	mov	r4,r2
 4006d94:	180b883a 	mov	r5,r3
 4006d98:	1029883a 	mov	r20,r2
 4006d9c:	1823883a 	mov	r17,r3
 4006da0:	400fce00 	call	400fce0 <__fixdfsi>
 4006da4:	000d883a 	mov	r6,zero
 4006da8:	000f883a 	mov	r7,zero
 4006dac:	a009883a 	mov	r4,r20
 4006db0:	880b883a 	mov	r5,r17
 4006db4:	d8800515 	stw	r2,20(sp)
 4006db8:	400ebd80 	call	400ebd8 <__ledf2>
 4006dbc:	10028716 	blt	r2,zero,40077dc <_dtoa_r+0xc88>
 4006dc0:	d8c00517 	ldw	r3,20(sp)
 4006dc4:	00800584 	movi	r2,22
 4006dc8:	10c27536 	bltu	r2,r3,40077a0 <_dtoa_r+0xc4c>
 4006dcc:	180490fa 	slli	r2,r3,3
 4006dd0:	00c10074 	movhi	r3,1025
 4006dd4:	18ce7804 	addi	r3,r3,14816
 4006dd8:	1885883a 	add	r2,r3,r2
 4006ddc:	11000017 	ldw	r4,0(r2)
 4006de0:	11400117 	ldw	r5,4(r2)
 4006de4:	900d883a 	mov	r6,r18
 4006de8:	980f883a 	mov	r7,r19
 4006dec:	400eafc0 	call	400eafc <__gedf2>
 4006df0:	00828d0e 	bge	zero,r2,4007828 <_dtoa_r+0xcd4>
 4006df4:	d9000517 	ldw	r4,20(sp)
 4006df8:	d8000e15 	stw	zero,56(sp)
 4006dfc:	213fffc4 	addi	r4,r4,-1
 4006e00:	d9000515 	stw	r4,20(sp)
 4006e04:	b42dc83a 	sub	r22,r22,r16
 4006e08:	b5bfffc4 	addi	r22,r22,-1
 4006e0c:	b0026f16 	blt	r22,zero,40077cc <_dtoa_r+0xc78>
 4006e10:	d8000815 	stw	zero,32(sp)
 4006e14:	d9c00517 	ldw	r7,20(sp)
 4006e18:	38026416 	blt	r7,zero,40077ac <_dtoa_r+0xc58>
 4006e1c:	b1ed883a 	add	r22,r22,r7
 4006e20:	d9c00d15 	stw	r7,52(sp)
 4006e24:	d8000a15 	stw	zero,40(sp)
 4006e28:	d9800317 	ldw	r6,12(sp)
 4006e2c:	00800244 	movi	r2,9
 4006e30:	11811436 	bltu	r2,r6,4007284 <_dtoa_r+0x730>
 4006e34:	00800144 	movi	r2,5
 4006e38:	1184e10e 	bge	r2,r6,40081c0 <_dtoa_r+0x166c>
 4006e3c:	31bfff04 	addi	r6,r6,-4
 4006e40:	d9800315 	stw	r6,12(sp)
 4006e44:	0023883a 	mov	r17,zero
 4006e48:	d9800317 	ldw	r6,12(sp)
 4006e4c:	008000c4 	movi	r2,3
 4006e50:	30836726 	beq	r6,r2,4007bf0 <_dtoa_r+0x109c>
 4006e54:	1183410e 	bge	r2,r6,4007b5c <_dtoa_r+0x1008>
 4006e58:	d9c00317 	ldw	r7,12(sp)
 4006e5c:	00800104 	movi	r2,4
 4006e60:	38827c26 	beq	r7,r2,4007854 <_dtoa_r+0xd00>
 4006e64:	00800144 	movi	r2,5
 4006e68:	3884c41e 	bne	r7,r2,400817c <_dtoa_r+0x1628>
 4006e6c:	00800044 	movi	r2,1
 4006e70:	d8800b15 	stw	r2,44(sp)
 4006e74:	d8c00517 	ldw	r3,20(sp)
 4006e78:	d9002217 	ldw	r4,136(sp)
 4006e7c:	1907883a 	add	r3,r3,r4
 4006e80:	19800044 	addi	r6,r3,1
 4006e84:	d8c00c15 	stw	r3,48(sp)
 4006e88:	d9800615 	stw	r6,24(sp)
 4006e8c:	0183a40e 	bge	zero,r6,4007d20 <_dtoa_r+0x11cc>
 4006e90:	d9800617 	ldw	r6,24(sp)
 4006e94:	3021883a 	mov	r16,r6
 4006e98:	e0001115 	stw	zero,68(fp)
 4006e9c:	008005c4 	movi	r2,23
 4006ea0:	1184c92e 	bgeu	r2,r6,40081c8 <_dtoa_r+0x1674>
 4006ea4:	00c00044 	movi	r3,1
 4006ea8:	00800104 	movi	r2,4
 4006eac:	1085883a 	add	r2,r2,r2
 4006eb0:	11000504 	addi	r4,r2,20
 4006eb4:	180b883a 	mov	r5,r3
 4006eb8:	18c00044 	addi	r3,r3,1
 4006ebc:	313ffb2e 	bgeu	r6,r4,4006eac <__alt_data_end+0xfc006eac>
 4006ec0:	e1401115 	stw	r5,68(fp)
 4006ec4:	e009883a 	mov	r4,fp
 4006ec8:	40098600 	call	4009860 <_Balloc>
 4006ecc:	d8800715 	stw	r2,28(sp)
 4006ed0:	e0801015 	stw	r2,64(fp)
 4006ed4:	00800384 	movi	r2,14
 4006ed8:	1400f736 	bltu	r2,r16,40072b8 <_dtoa_r+0x764>
 4006edc:	8800f626 	beq	r17,zero,40072b8 <_dtoa_r+0x764>
 4006ee0:	d9c00517 	ldw	r7,20(sp)
 4006ee4:	01c39a0e 	bge	zero,r7,4007d50 <_dtoa_r+0x11fc>
 4006ee8:	388003cc 	andi	r2,r7,15
 4006eec:	100490fa 	slli	r2,r2,3
 4006ef0:	382bd13a 	srai	r21,r7,4
 4006ef4:	00c10074 	movhi	r3,1025
 4006ef8:	18ce7804 	addi	r3,r3,14816
 4006efc:	1885883a 	add	r2,r3,r2
 4006f00:	a8c0040c 	andi	r3,r21,16
 4006f04:	12400017 	ldw	r9,0(r2)
 4006f08:	12000117 	ldw	r8,4(r2)
 4006f0c:	18037926 	beq	r3,zero,4007cf4 <_dtoa_r+0x11a0>
 4006f10:	00810074 	movhi	r2,1025
 4006f14:	108e6e04 	addi	r2,r2,14776
 4006f18:	11800817 	ldw	r6,32(r2)
 4006f1c:	11c00917 	ldw	r7,36(r2)
 4006f20:	9009883a 	mov	r4,r18
 4006f24:	980b883a 	mov	r5,r19
 4006f28:	da001715 	stw	r8,92(sp)
 4006f2c:	da401615 	stw	r9,88(sp)
 4006f30:	400e18c0 	call	400e18c <__divdf3>
 4006f34:	da001717 	ldw	r8,92(sp)
 4006f38:	da401617 	ldw	r9,88(sp)
 4006f3c:	ad4003cc 	andi	r21,r21,15
 4006f40:	040000c4 	movi	r16,3
 4006f44:	1023883a 	mov	r17,r2
 4006f48:	1829883a 	mov	r20,r3
 4006f4c:	a8001126 	beq	r21,zero,4006f94 <_dtoa_r+0x440>
 4006f50:	05c10074 	movhi	r23,1025
 4006f54:	bdce6e04 	addi	r23,r23,14776
 4006f58:	4805883a 	mov	r2,r9
 4006f5c:	4007883a 	mov	r3,r8
 4006f60:	a980004c 	andi	r6,r21,1
 4006f64:	1009883a 	mov	r4,r2
 4006f68:	a82bd07a 	srai	r21,r21,1
 4006f6c:	180b883a 	mov	r5,r3
 4006f70:	30000426 	beq	r6,zero,4006f84 <_dtoa_r+0x430>
 4006f74:	b9800017 	ldw	r6,0(r23)
 4006f78:	b9c00117 	ldw	r7,4(r23)
 4006f7c:	84000044 	addi	r16,r16,1
 4006f80:	400eccc0 	call	400eccc <__muldf3>
 4006f84:	bdc00204 	addi	r23,r23,8
 4006f88:	a83ff51e 	bne	r21,zero,4006f60 <__alt_data_end+0xfc006f60>
 4006f8c:	1013883a 	mov	r9,r2
 4006f90:	1811883a 	mov	r8,r3
 4006f94:	480d883a 	mov	r6,r9
 4006f98:	400f883a 	mov	r7,r8
 4006f9c:	8809883a 	mov	r4,r17
 4006fa0:	a00b883a 	mov	r5,r20
 4006fa4:	400e18c0 	call	400e18c <__divdf3>
 4006fa8:	d8800f15 	stw	r2,60(sp)
 4006fac:	d8c01015 	stw	r3,64(sp)
 4006fb0:	d8c00e17 	ldw	r3,56(sp)
 4006fb4:	18000626 	beq	r3,zero,4006fd0 <_dtoa_r+0x47c>
 4006fb8:	d9000f17 	ldw	r4,60(sp)
 4006fbc:	d9401017 	ldw	r5,64(sp)
 4006fc0:	000d883a 	mov	r6,zero
 4006fc4:	01cffc34 	movhi	r7,16368
 4006fc8:	400ebd80 	call	400ebd8 <__ledf2>
 4006fcc:	10040b16 	blt	r2,zero,4007ffc <_dtoa_r+0x14a8>
 4006fd0:	8009883a 	mov	r4,r16
 4006fd4:	400fd600 	call	400fd60 <__floatsidf>
 4006fd8:	d9800f17 	ldw	r6,60(sp)
 4006fdc:	d9c01017 	ldw	r7,64(sp)
 4006fe0:	1009883a 	mov	r4,r2
 4006fe4:	180b883a 	mov	r5,r3
 4006fe8:	400eccc0 	call	400eccc <__muldf3>
 4006fec:	000d883a 	mov	r6,zero
 4006ff0:	01d00734 	movhi	r7,16412
 4006ff4:	1009883a 	mov	r4,r2
 4006ff8:	180b883a 	mov	r5,r3
 4006ffc:	400d8e00 	call	400d8e0 <__adddf3>
 4007000:	1021883a 	mov	r16,r2
 4007004:	d8800617 	ldw	r2,24(sp)
 4007008:	047f3034 	movhi	r17,64704
 400700c:	1c63883a 	add	r17,r3,r17
 4007010:	10031826 	beq	r2,zero,4007c74 <_dtoa_r+0x1120>
 4007014:	d8c00517 	ldw	r3,20(sp)
 4007018:	db000617 	ldw	r12,24(sp)
 400701c:	d8c01315 	stw	r3,76(sp)
 4007020:	d9000b17 	ldw	r4,44(sp)
 4007024:	20038f26 	beq	r4,zero,4007e64 <_dtoa_r+0x1310>
 4007028:	60bfffc4 	addi	r2,r12,-1
 400702c:	100490fa 	slli	r2,r2,3
 4007030:	00c10074 	movhi	r3,1025
 4007034:	18ce7804 	addi	r3,r3,14816
 4007038:	1885883a 	add	r2,r3,r2
 400703c:	11800017 	ldw	r6,0(r2)
 4007040:	11c00117 	ldw	r7,4(r2)
 4007044:	d8800717 	ldw	r2,28(sp)
 4007048:	0009883a 	mov	r4,zero
 400704c:	014ff834 	movhi	r5,16352
 4007050:	db001615 	stw	r12,88(sp)
 4007054:	15c00044 	addi	r23,r2,1
 4007058:	400e18c0 	call	400e18c <__divdf3>
 400705c:	800d883a 	mov	r6,r16
 4007060:	880f883a 	mov	r7,r17
 4007064:	1009883a 	mov	r4,r2
 4007068:	180b883a 	mov	r5,r3
 400706c:	400f3e40 	call	400f3e4 <__subdf3>
 4007070:	d9401017 	ldw	r5,64(sp)
 4007074:	d9000f17 	ldw	r4,60(sp)
 4007078:	102b883a 	mov	r21,r2
 400707c:	d8c01215 	stw	r3,72(sp)
 4007080:	400fce00 	call	400fce0 <__fixdfsi>
 4007084:	1009883a 	mov	r4,r2
 4007088:	1029883a 	mov	r20,r2
 400708c:	400fd600 	call	400fd60 <__floatsidf>
 4007090:	d9000f17 	ldw	r4,60(sp)
 4007094:	d9401017 	ldw	r5,64(sp)
 4007098:	100d883a 	mov	r6,r2
 400709c:	180f883a 	mov	r7,r3
 40070a0:	400f3e40 	call	400f3e4 <__subdf3>
 40070a4:	1823883a 	mov	r17,r3
 40070a8:	d8c00717 	ldw	r3,28(sp)
 40070ac:	d9401217 	ldw	r5,72(sp)
 40070b0:	a2000c04 	addi	r8,r20,48
 40070b4:	1021883a 	mov	r16,r2
 40070b8:	1a000005 	stb	r8,0(r3)
 40070bc:	800d883a 	mov	r6,r16
 40070c0:	880f883a 	mov	r7,r17
 40070c4:	a809883a 	mov	r4,r21
 40070c8:	4029883a 	mov	r20,r8
 40070cc:	400eafc0 	call	400eafc <__gedf2>
 40070d0:	00841d16 	blt	zero,r2,4008148 <_dtoa_r+0x15f4>
 40070d4:	800d883a 	mov	r6,r16
 40070d8:	880f883a 	mov	r7,r17
 40070dc:	0009883a 	mov	r4,zero
 40070e0:	014ffc34 	movhi	r5,16368
 40070e4:	400f3e40 	call	400f3e4 <__subdf3>
 40070e8:	d9401217 	ldw	r5,72(sp)
 40070ec:	100d883a 	mov	r6,r2
 40070f0:	180f883a 	mov	r7,r3
 40070f4:	a809883a 	mov	r4,r21
 40070f8:	400eafc0 	call	400eafc <__gedf2>
 40070fc:	db001617 	ldw	r12,88(sp)
 4007100:	00840e16 	blt	zero,r2,400813c <_dtoa_r+0x15e8>
 4007104:	00800044 	movi	r2,1
 4007108:	13006b0e 	bge	r2,r12,40072b8 <_dtoa_r+0x764>
 400710c:	d9000717 	ldw	r4,28(sp)
 4007110:	dd800f15 	stw	r22,60(sp)
 4007114:	dcc01015 	stw	r19,64(sp)
 4007118:	2319883a 	add	r12,r4,r12
 400711c:	dcc01217 	ldw	r19,72(sp)
 4007120:	602d883a 	mov	r22,r12
 4007124:	dc801215 	stw	r18,72(sp)
 4007128:	b825883a 	mov	r18,r23
 400712c:	00000906 	br	4007154 <_dtoa_r+0x600>
 4007130:	400f3e40 	call	400f3e4 <__subdf3>
 4007134:	a80d883a 	mov	r6,r21
 4007138:	980f883a 	mov	r7,r19
 400713c:	1009883a 	mov	r4,r2
 4007140:	180b883a 	mov	r5,r3
 4007144:	400ebd80 	call	400ebd8 <__ledf2>
 4007148:	1003e816 	blt	r2,zero,40080ec <_dtoa_r+0x1598>
 400714c:	b825883a 	mov	r18,r23
 4007150:	bd83e926 	beq	r23,r22,40080f8 <_dtoa_r+0x15a4>
 4007154:	a809883a 	mov	r4,r21
 4007158:	980b883a 	mov	r5,r19
 400715c:	000d883a 	mov	r6,zero
 4007160:	01d00934 	movhi	r7,16420
 4007164:	400eccc0 	call	400eccc <__muldf3>
 4007168:	000d883a 	mov	r6,zero
 400716c:	01d00934 	movhi	r7,16420
 4007170:	8009883a 	mov	r4,r16
 4007174:	880b883a 	mov	r5,r17
 4007178:	102b883a 	mov	r21,r2
 400717c:	1827883a 	mov	r19,r3
 4007180:	400eccc0 	call	400eccc <__muldf3>
 4007184:	180b883a 	mov	r5,r3
 4007188:	1009883a 	mov	r4,r2
 400718c:	1821883a 	mov	r16,r3
 4007190:	1023883a 	mov	r17,r2
 4007194:	400fce00 	call	400fce0 <__fixdfsi>
 4007198:	1009883a 	mov	r4,r2
 400719c:	1029883a 	mov	r20,r2
 40071a0:	400fd600 	call	400fd60 <__floatsidf>
 40071a4:	8809883a 	mov	r4,r17
 40071a8:	800b883a 	mov	r5,r16
 40071ac:	100d883a 	mov	r6,r2
 40071b0:	180f883a 	mov	r7,r3
 40071b4:	400f3e40 	call	400f3e4 <__subdf3>
 40071b8:	a5000c04 	addi	r20,r20,48
 40071bc:	a80d883a 	mov	r6,r21
 40071c0:	980f883a 	mov	r7,r19
 40071c4:	1009883a 	mov	r4,r2
 40071c8:	180b883a 	mov	r5,r3
 40071cc:	95000005 	stb	r20,0(r18)
 40071d0:	1021883a 	mov	r16,r2
 40071d4:	1823883a 	mov	r17,r3
 40071d8:	400ebd80 	call	400ebd8 <__ledf2>
 40071dc:	bdc00044 	addi	r23,r23,1
 40071e0:	800d883a 	mov	r6,r16
 40071e4:	880f883a 	mov	r7,r17
 40071e8:	0009883a 	mov	r4,zero
 40071ec:	014ffc34 	movhi	r5,16368
 40071f0:	103fcf0e 	bge	r2,zero,4007130 <__alt_data_end+0xfc007130>
 40071f4:	d8c01317 	ldw	r3,76(sp)
 40071f8:	d8c00515 	stw	r3,20(sp)
 40071fc:	d9400917 	ldw	r5,36(sp)
 4007200:	e009883a 	mov	r4,fp
 4007204:	40099080 	call	4009908 <_Bfree>
 4007208:	d9000517 	ldw	r4,20(sp)
 400720c:	d9802317 	ldw	r6,140(sp)
 4007210:	d9c02517 	ldw	r7,148(sp)
 4007214:	b8000005 	stb	zero,0(r23)
 4007218:	20800044 	addi	r2,r4,1
 400721c:	30800015 	stw	r2,0(r6)
 4007220:	3802aa26 	beq	r7,zero,4007ccc <_dtoa_r+0x1178>
 4007224:	3dc00015 	stw	r23,0(r7)
 4007228:	d8800717 	ldw	r2,28(sp)
 400722c:	003e7906 	br	4006c14 <__alt_data_end+0xfc006c14>
 4007230:	00800434 	movhi	r2,16
 4007234:	10bfffc4 	addi	r2,r2,-1
 4007238:	88a2703a 	and	r17,r17,r2
 400723c:	883e851e 	bne	r17,zero,4006c54 <__alt_data_end+0xfc006c54>
 4007240:	00810074 	movhi	r2,1025
 4007244:	108e5a04 	addi	r2,r2,14696
 4007248:	003e8406 	br	4006c5c <__alt_data_end+0xfc006c5c>
 400724c:	10c00204 	addi	r3,r2,8
 4007250:	003e8706 	br	4006c70 <__alt_data_end+0xfc006c70>
 4007254:	01400434 	movhi	r5,16
 4007258:	297fffc4 	addi	r5,r5,-1
 400725c:	994a703a 	and	r5,r19,r5
 4007260:	9009883a 	mov	r4,r18
 4007264:	843f0044 	addi	r16,r16,-1023
 4007268:	294ffc34 	orhi	r5,r5,16368
 400726c:	dd800217 	ldw	r22,8(sp)
 4007270:	d8001115 	stw	zero,68(sp)
 4007274:	003ea506 	br	4006d0c <__alt_data_end+0xfc006d0c>
 4007278:	00810074 	movhi	r2,1025
 400727c:	108e5104 	addi	r2,r2,14660
 4007280:	003e6406 	br	4006c14 <__alt_data_end+0xfc006c14>
 4007284:	e0001115 	stw	zero,68(fp)
 4007288:	000b883a 	mov	r5,zero
 400728c:	e009883a 	mov	r4,fp
 4007290:	40098600 	call	4009860 <_Balloc>
 4007294:	01bfffc4 	movi	r6,-1
 4007298:	01c00044 	movi	r7,1
 400729c:	d8800715 	stw	r2,28(sp)
 40072a0:	d9800c15 	stw	r6,48(sp)
 40072a4:	e0801015 	stw	r2,64(fp)
 40072a8:	d8000315 	stw	zero,12(sp)
 40072ac:	d9c00b15 	stw	r7,44(sp)
 40072b0:	d9800615 	stw	r6,24(sp)
 40072b4:	d8002215 	stw	zero,136(sp)
 40072b8:	d8800117 	ldw	r2,4(sp)
 40072bc:	10008916 	blt	r2,zero,40074e4 <_dtoa_r+0x990>
 40072c0:	d9000517 	ldw	r4,20(sp)
 40072c4:	00c00384 	movi	r3,14
 40072c8:	19008616 	blt	r3,r4,40074e4 <_dtoa_r+0x990>
 40072cc:	200490fa 	slli	r2,r4,3
 40072d0:	00c10074 	movhi	r3,1025
 40072d4:	d9802217 	ldw	r6,136(sp)
 40072d8:	18ce7804 	addi	r3,r3,14816
 40072dc:	1885883a 	add	r2,r3,r2
 40072e0:	14000017 	ldw	r16,0(r2)
 40072e4:	14400117 	ldw	r17,4(r2)
 40072e8:	30016316 	blt	r6,zero,4007878 <_dtoa_r+0xd24>
 40072ec:	800d883a 	mov	r6,r16
 40072f0:	880f883a 	mov	r7,r17
 40072f4:	9009883a 	mov	r4,r18
 40072f8:	980b883a 	mov	r5,r19
 40072fc:	400e18c0 	call	400e18c <__divdf3>
 4007300:	180b883a 	mov	r5,r3
 4007304:	1009883a 	mov	r4,r2
 4007308:	400fce00 	call	400fce0 <__fixdfsi>
 400730c:	1009883a 	mov	r4,r2
 4007310:	102b883a 	mov	r21,r2
 4007314:	400fd600 	call	400fd60 <__floatsidf>
 4007318:	800d883a 	mov	r6,r16
 400731c:	880f883a 	mov	r7,r17
 4007320:	1009883a 	mov	r4,r2
 4007324:	180b883a 	mov	r5,r3
 4007328:	400eccc0 	call	400eccc <__muldf3>
 400732c:	100d883a 	mov	r6,r2
 4007330:	180f883a 	mov	r7,r3
 4007334:	9009883a 	mov	r4,r18
 4007338:	980b883a 	mov	r5,r19
 400733c:	400f3e40 	call	400f3e4 <__subdf3>
 4007340:	d9c00717 	ldw	r7,28(sp)
 4007344:	1009883a 	mov	r4,r2
 4007348:	a8800c04 	addi	r2,r21,48
 400734c:	38800005 	stb	r2,0(r7)
 4007350:	3dc00044 	addi	r23,r7,1
 4007354:	d9c00617 	ldw	r7,24(sp)
 4007358:	01800044 	movi	r6,1
 400735c:	180b883a 	mov	r5,r3
 4007360:	2005883a 	mov	r2,r4
 4007364:	39803826 	beq	r7,r6,4007448 <_dtoa_r+0x8f4>
 4007368:	000d883a 	mov	r6,zero
 400736c:	01d00934 	movhi	r7,16420
 4007370:	400eccc0 	call	400eccc <__muldf3>
 4007374:	000d883a 	mov	r6,zero
 4007378:	000f883a 	mov	r7,zero
 400737c:	1009883a 	mov	r4,r2
 4007380:	180b883a 	mov	r5,r3
 4007384:	1025883a 	mov	r18,r2
 4007388:	1827883a 	mov	r19,r3
 400738c:	400ea740 	call	400ea74 <__eqdf2>
 4007390:	103f9a26 	beq	r2,zero,40071fc <__alt_data_end+0xfc0071fc>
 4007394:	d9c00617 	ldw	r7,24(sp)
 4007398:	d8c00717 	ldw	r3,28(sp)
 400739c:	b829883a 	mov	r20,r23
 40073a0:	38bfffc4 	addi	r2,r7,-1
 40073a4:	18ad883a 	add	r22,r3,r2
 40073a8:	00000a06 	br	40073d4 <_dtoa_r+0x880>
 40073ac:	400eccc0 	call	400eccc <__muldf3>
 40073b0:	000d883a 	mov	r6,zero
 40073b4:	000f883a 	mov	r7,zero
 40073b8:	1009883a 	mov	r4,r2
 40073bc:	180b883a 	mov	r5,r3
 40073c0:	1025883a 	mov	r18,r2
 40073c4:	1827883a 	mov	r19,r3
 40073c8:	b829883a 	mov	r20,r23
 40073cc:	400ea740 	call	400ea74 <__eqdf2>
 40073d0:	103f8a26 	beq	r2,zero,40071fc <__alt_data_end+0xfc0071fc>
 40073d4:	800d883a 	mov	r6,r16
 40073d8:	880f883a 	mov	r7,r17
 40073dc:	9009883a 	mov	r4,r18
 40073e0:	980b883a 	mov	r5,r19
 40073e4:	400e18c0 	call	400e18c <__divdf3>
 40073e8:	180b883a 	mov	r5,r3
 40073ec:	1009883a 	mov	r4,r2
 40073f0:	400fce00 	call	400fce0 <__fixdfsi>
 40073f4:	1009883a 	mov	r4,r2
 40073f8:	102b883a 	mov	r21,r2
 40073fc:	400fd600 	call	400fd60 <__floatsidf>
 4007400:	800d883a 	mov	r6,r16
 4007404:	880f883a 	mov	r7,r17
 4007408:	1009883a 	mov	r4,r2
 400740c:	180b883a 	mov	r5,r3
 4007410:	400eccc0 	call	400eccc <__muldf3>
 4007414:	100d883a 	mov	r6,r2
 4007418:	180f883a 	mov	r7,r3
 400741c:	9009883a 	mov	r4,r18
 4007420:	980b883a 	mov	r5,r19
 4007424:	400f3e40 	call	400f3e4 <__subdf3>
 4007428:	aa000c04 	addi	r8,r21,48
 400742c:	a2000005 	stb	r8,0(r20)
 4007430:	000d883a 	mov	r6,zero
 4007434:	01d00934 	movhi	r7,16420
 4007438:	1009883a 	mov	r4,r2
 400743c:	180b883a 	mov	r5,r3
 4007440:	a5c00044 	addi	r23,r20,1
 4007444:	b53fd91e 	bne	r22,r20,40073ac <__alt_data_end+0xfc0073ac>
 4007448:	100d883a 	mov	r6,r2
 400744c:	180f883a 	mov	r7,r3
 4007450:	1009883a 	mov	r4,r2
 4007454:	180b883a 	mov	r5,r3
 4007458:	400d8e00 	call	400d8e0 <__adddf3>
 400745c:	100d883a 	mov	r6,r2
 4007460:	180f883a 	mov	r7,r3
 4007464:	8009883a 	mov	r4,r16
 4007468:	880b883a 	mov	r5,r17
 400746c:	1027883a 	mov	r19,r2
 4007470:	1825883a 	mov	r18,r3
 4007474:	400ebd80 	call	400ebd8 <__ledf2>
 4007478:	10000816 	blt	r2,zero,400749c <_dtoa_r+0x948>
 400747c:	980d883a 	mov	r6,r19
 4007480:	900f883a 	mov	r7,r18
 4007484:	8009883a 	mov	r4,r16
 4007488:	880b883a 	mov	r5,r17
 400748c:	400ea740 	call	400ea74 <__eqdf2>
 4007490:	103f5a1e 	bne	r2,zero,40071fc <__alt_data_end+0xfc0071fc>
 4007494:	ad40004c 	andi	r21,r21,1
 4007498:	a83f5826 	beq	r21,zero,40071fc <__alt_data_end+0xfc0071fc>
 400749c:	bd3fffc3 	ldbu	r20,-1(r23)
 40074a0:	b8bfffc4 	addi	r2,r23,-1
 40074a4:	1007883a 	mov	r3,r2
 40074a8:	01400e44 	movi	r5,57
 40074ac:	d9800717 	ldw	r6,28(sp)
 40074b0:	00000506 	br	40074c8 <_dtoa_r+0x974>
 40074b4:	18ffffc4 	addi	r3,r3,-1
 40074b8:	11824726 	beq	r2,r6,4007dd8 <_dtoa_r+0x1284>
 40074bc:	1d000003 	ldbu	r20,0(r3)
 40074c0:	102f883a 	mov	r23,r2
 40074c4:	10bfffc4 	addi	r2,r2,-1
 40074c8:	a1003fcc 	andi	r4,r20,255
 40074cc:	2100201c 	xori	r4,r4,128
 40074d0:	213fe004 	addi	r4,r4,-128
 40074d4:	217ff726 	beq	r4,r5,40074b4 <__alt_data_end+0xfc0074b4>
 40074d8:	a2000044 	addi	r8,r20,1
 40074dc:	12000005 	stb	r8,0(r2)
 40074e0:	003f4606 	br	40071fc <__alt_data_end+0xfc0071fc>
 40074e4:	d9000b17 	ldw	r4,44(sp)
 40074e8:	2000c826 	beq	r4,zero,400780c <_dtoa_r+0xcb8>
 40074ec:	d9800317 	ldw	r6,12(sp)
 40074f0:	00c00044 	movi	r3,1
 40074f4:	1980f90e 	bge	r3,r6,40078dc <_dtoa_r+0xd88>
 40074f8:	d8800617 	ldw	r2,24(sp)
 40074fc:	d8c00a17 	ldw	r3,40(sp)
 4007500:	157fffc4 	addi	r21,r2,-1
 4007504:	1d41f316 	blt	r3,r21,4007cd4 <_dtoa_r+0x1180>
 4007508:	1d6bc83a 	sub	r21,r3,r21
 400750c:	d9c00617 	ldw	r7,24(sp)
 4007510:	3802aa16 	blt	r7,zero,4007fbc <_dtoa_r+0x1468>
 4007514:	dd000817 	ldw	r20,32(sp)
 4007518:	d8800617 	ldw	r2,24(sp)
 400751c:	d8c00817 	ldw	r3,32(sp)
 4007520:	01400044 	movi	r5,1
 4007524:	e009883a 	mov	r4,fp
 4007528:	1887883a 	add	r3,r3,r2
 400752c:	d8c00815 	stw	r3,32(sp)
 4007530:	b0ad883a 	add	r22,r22,r2
 4007534:	4009c6c0 	call	4009c6c <__i2b>
 4007538:	1023883a 	mov	r17,r2
 400753c:	a0000826 	beq	r20,zero,4007560 <_dtoa_r+0xa0c>
 4007540:	0580070e 	bge	zero,r22,4007560 <_dtoa_r+0xa0c>
 4007544:	a005883a 	mov	r2,r20
 4007548:	b500b916 	blt	r22,r20,4007830 <_dtoa_r+0xcdc>
 400754c:	d9000817 	ldw	r4,32(sp)
 4007550:	a0a9c83a 	sub	r20,r20,r2
 4007554:	b0adc83a 	sub	r22,r22,r2
 4007558:	2089c83a 	sub	r4,r4,r2
 400755c:	d9000815 	stw	r4,32(sp)
 4007560:	d9800a17 	ldw	r6,40(sp)
 4007564:	0181810e 	bge	zero,r6,4007b6c <_dtoa_r+0x1018>
 4007568:	d9c00b17 	ldw	r7,44(sp)
 400756c:	3800b326 	beq	r7,zero,400783c <_dtoa_r+0xce8>
 4007570:	a800b226 	beq	r21,zero,400783c <_dtoa_r+0xce8>
 4007574:	880b883a 	mov	r5,r17
 4007578:	a80d883a 	mov	r6,r21
 400757c:	e009883a 	mov	r4,fp
 4007580:	4009ea00 	call	4009ea0 <__pow5mult>
 4007584:	d9800917 	ldw	r6,36(sp)
 4007588:	100b883a 	mov	r5,r2
 400758c:	e009883a 	mov	r4,fp
 4007590:	1023883a 	mov	r17,r2
 4007594:	4009ca80 	call	4009ca8 <__multiply>
 4007598:	1021883a 	mov	r16,r2
 400759c:	d8800a17 	ldw	r2,40(sp)
 40075a0:	d9400917 	ldw	r5,36(sp)
 40075a4:	e009883a 	mov	r4,fp
 40075a8:	1545c83a 	sub	r2,r2,r21
 40075ac:	d8800a15 	stw	r2,40(sp)
 40075b0:	40099080 	call	4009908 <_Bfree>
 40075b4:	d8c00a17 	ldw	r3,40(sp)
 40075b8:	18009f1e 	bne	r3,zero,4007838 <_dtoa_r+0xce4>
 40075bc:	05c00044 	movi	r23,1
 40075c0:	e009883a 	mov	r4,fp
 40075c4:	b80b883a 	mov	r5,r23
 40075c8:	4009c6c0 	call	4009c6c <__i2b>
 40075cc:	d9000d17 	ldw	r4,52(sp)
 40075d0:	102b883a 	mov	r21,r2
 40075d4:	2000ce26 	beq	r4,zero,4007910 <_dtoa_r+0xdbc>
 40075d8:	200d883a 	mov	r6,r4
 40075dc:	100b883a 	mov	r5,r2
 40075e0:	e009883a 	mov	r4,fp
 40075e4:	4009ea00 	call	4009ea0 <__pow5mult>
 40075e8:	d9800317 	ldw	r6,12(sp)
 40075ec:	102b883a 	mov	r21,r2
 40075f0:	b981810e 	bge	r23,r6,4007bf8 <_dtoa_r+0x10a4>
 40075f4:	0027883a 	mov	r19,zero
 40075f8:	a8800417 	ldw	r2,16(r21)
 40075fc:	05c00804 	movi	r23,32
 4007600:	10800104 	addi	r2,r2,4
 4007604:	1085883a 	add	r2,r2,r2
 4007608:	1085883a 	add	r2,r2,r2
 400760c:	a885883a 	add	r2,r21,r2
 4007610:	11000017 	ldw	r4,0(r2)
 4007614:	4009b540 	call	4009b54 <__hi0bits>
 4007618:	b885c83a 	sub	r2,r23,r2
 400761c:	1585883a 	add	r2,r2,r22
 4007620:	108007cc 	andi	r2,r2,31
 4007624:	1000b326 	beq	r2,zero,40078f4 <_dtoa_r+0xda0>
 4007628:	00c00804 	movi	r3,32
 400762c:	1887c83a 	sub	r3,r3,r2
 4007630:	01000104 	movi	r4,4
 4007634:	20c2cd0e 	bge	r4,r3,400816c <_dtoa_r+0x1618>
 4007638:	00c00704 	movi	r3,28
 400763c:	1885c83a 	sub	r2,r3,r2
 4007640:	d8c00817 	ldw	r3,32(sp)
 4007644:	a0a9883a 	add	r20,r20,r2
 4007648:	b0ad883a 	add	r22,r22,r2
 400764c:	1887883a 	add	r3,r3,r2
 4007650:	d8c00815 	stw	r3,32(sp)
 4007654:	d9800817 	ldw	r6,32(sp)
 4007658:	0180040e 	bge	zero,r6,400766c <_dtoa_r+0xb18>
 400765c:	800b883a 	mov	r5,r16
 4007660:	e009883a 	mov	r4,fp
 4007664:	4009fe00 	call	4009fe0 <__lshift>
 4007668:	1021883a 	mov	r16,r2
 400766c:	0580050e 	bge	zero,r22,4007684 <_dtoa_r+0xb30>
 4007670:	a80b883a 	mov	r5,r21
 4007674:	b00d883a 	mov	r6,r22
 4007678:	e009883a 	mov	r4,fp
 400767c:	4009fe00 	call	4009fe0 <__lshift>
 4007680:	102b883a 	mov	r21,r2
 4007684:	d9c00e17 	ldw	r7,56(sp)
 4007688:	3801211e 	bne	r7,zero,4007b10 <_dtoa_r+0xfbc>
 400768c:	d9800617 	ldw	r6,24(sp)
 4007690:	0181380e 	bge	zero,r6,4007b74 <_dtoa_r+0x1020>
 4007694:	d8c00b17 	ldw	r3,44(sp)
 4007698:	1800ab1e 	bne	r3,zero,4007948 <_dtoa_r+0xdf4>
 400769c:	dc800717 	ldw	r18,28(sp)
 40076a0:	dcc00617 	ldw	r19,24(sp)
 40076a4:	9029883a 	mov	r20,r18
 40076a8:	00000206 	br	40076b4 <_dtoa_r+0xb60>
 40076ac:	40099300 	call	4009930 <__multadd>
 40076b0:	1021883a 	mov	r16,r2
 40076b4:	a80b883a 	mov	r5,r21
 40076b8:	8009883a 	mov	r4,r16
 40076bc:	40069540 	call	4006954 <quorem>
 40076c0:	10800c04 	addi	r2,r2,48
 40076c4:	90800005 	stb	r2,0(r18)
 40076c8:	94800044 	addi	r18,r18,1
 40076cc:	9507c83a 	sub	r3,r18,r20
 40076d0:	000f883a 	mov	r7,zero
 40076d4:	01800284 	movi	r6,10
 40076d8:	800b883a 	mov	r5,r16
 40076dc:	e009883a 	mov	r4,fp
 40076e0:	1cfff216 	blt	r3,r19,40076ac <__alt_data_end+0xfc0076ac>
 40076e4:	1011883a 	mov	r8,r2
 40076e8:	d8800617 	ldw	r2,24(sp)
 40076ec:	0082370e 	bge	zero,r2,4007fcc <_dtoa_r+0x1478>
 40076f0:	d9000717 	ldw	r4,28(sp)
 40076f4:	0025883a 	mov	r18,zero
 40076f8:	20af883a 	add	r23,r4,r2
 40076fc:	01800044 	movi	r6,1
 4007700:	800b883a 	mov	r5,r16
 4007704:	e009883a 	mov	r4,fp
 4007708:	da001715 	stw	r8,92(sp)
 400770c:	4009fe00 	call	4009fe0 <__lshift>
 4007710:	a80b883a 	mov	r5,r21
 4007714:	1009883a 	mov	r4,r2
 4007718:	d8800915 	stw	r2,36(sp)
 400771c:	400a1280 	call	400a128 <__mcmp>
 4007720:	da001717 	ldw	r8,92(sp)
 4007724:	0081800e 	bge	zero,r2,4007d28 <_dtoa_r+0x11d4>
 4007728:	b93fffc3 	ldbu	r4,-1(r23)
 400772c:	b8bfffc4 	addi	r2,r23,-1
 4007730:	1007883a 	mov	r3,r2
 4007734:	01800e44 	movi	r6,57
 4007738:	d9c00717 	ldw	r7,28(sp)
 400773c:	00000506 	br	4007754 <_dtoa_r+0xc00>
 4007740:	18ffffc4 	addi	r3,r3,-1
 4007744:	11c12326 	beq	r2,r7,4007bd4 <_dtoa_r+0x1080>
 4007748:	19000003 	ldbu	r4,0(r3)
 400774c:	102f883a 	mov	r23,r2
 4007750:	10bfffc4 	addi	r2,r2,-1
 4007754:	21403fcc 	andi	r5,r4,255
 4007758:	2940201c 	xori	r5,r5,128
 400775c:	297fe004 	addi	r5,r5,-128
 4007760:	29bff726 	beq	r5,r6,4007740 <__alt_data_end+0xfc007740>
 4007764:	21000044 	addi	r4,r4,1
 4007768:	11000005 	stb	r4,0(r2)
 400776c:	a80b883a 	mov	r5,r21
 4007770:	e009883a 	mov	r4,fp
 4007774:	40099080 	call	4009908 <_Bfree>
 4007778:	883ea026 	beq	r17,zero,40071fc <__alt_data_end+0xfc0071fc>
 400777c:	90000426 	beq	r18,zero,4007790 <_dtoa_r+0xc3c>
 4007780:	94400326 	beq	r18,r17,4007790 <_dtoa_r+0xc3c>
 4007784:	900b883a 	mov	r5,r18
 4007788:	e009883a 	mov	r4,fp
 400778c:	40099080 	call	4009908 <_Bfree>
 4007790:	880b883a 	mov	r5,r17
 4007794:	e009883a 	mov	r4,fp
 4007798:	40099080 	call	4009908 <_Bfree>
 400779c:	003e9706 	br	40071fc <__alt_data_end+0xfc0071fc>
 40077a0:	01800044 	movi	r6,1
 40077a4:	d9800e15 	stw	r6,56(sp)
 40077a8:	003d9606 	br	4006e04 <__alt_data_end+0xfc006e04>
 40077ac:	d8800817 	ldw	r2,32(sp)
 40077b0:	d8c00517 	ldw	r3,20(sp)
 40077b4:	d8000d15 	stw	zero,52(sp)
 40077b8:	10c5c83a 	sub	r2,r2,r3
 40077bc:	00c9c83a 	sub	r4,zero,r3
 40077c0:	d8800815 	stw	r2,32(sp)
 40077c4:	d9000a15 	stw	r4,40(sp)
 40077c8:	003d9706 	br	4006e28 <__alt_data_end+0xfc006e28>
 40077cc:	05adc83a 	sub	r22,zero,r22
 40077d0:	dd800815 	stw	r22,32(sp)
 40077d4:	002d883a 	mov	r22,zero
 40077d8:	003d8e06 	br	4006e14 <__alt_data_end+0xfc006e14>
 40077dc:	d9000517 	ldw	r4,20(sp)
 40077e0:	400fd600 	call	400fd60 <__floatsidf>
 40077e4:	100d883a 	mov	r6,r2
 40077e8:	180f883a 	mov	r7,r3
 40077ec:	a009883a 	mov	r4,r20
 40077f0:	880b883a 	mov	r5,r17
 40077f4:	400ea740 	call	400ea74 <__eqdf2>
 40077f8:	103d7126 	beq	r2,zero,4006dc0 <__alt_data_end+0xfc006dc0>
 40077fc:	d9c00517 	ldw	r7,20(sp)
 4007800:	39ffffc4 	addi	r7,r7,-1
 4007804:	d9c00515 	stw	r7,20(sp)
 4007808:	003d6d06 	br	4006dc0 <__alt_data_end+0xfc006dc0>
 400780c:	dd400a17 	ldw	r21,40(sp)
 4007810:	dd000817 	ldw	r20,32(sp)
 4007814:	0023883a 	mov	r17,zero
 4007818:	003f4806 	br	400753c <__alt_data_end+0xfc00753c>
 400781c:	10e3c83a 	sub	r17,r2,r3
 4007820:	9448983a 	sll	r4,r18,r17
 4007824:	003d3206 	br	4006cf0 <__alt_data_end+0xfc006cf0>
 4007828:	d8000e15 	stw	zero,56(sp)
 400782c:	003d7506 	br	4006e04 <__alt_data_end+0xfc006e04>
 4007830:	b005883a 	mov	r2,r22
 4007834:	003f4506 	br	400754c <__alt_data_end+0xfc00754c>
 4007838:	dc000915 	stw	r16,36(sp)
 400783c:	d9800a17 	ldw	r6,40(sp)
 4007840:	d9400917 	ldw	r5,36(sp)
 4007844:	e009883a 	mov	r4,fp
 4007848:	4009ea00 	call	4009ea0 <__pow5mult>
 400784c:	1021883a 	mov	r16,r2
 4007850:	003f5a06 	br	40075bc <__alt_data_end+0xfc0075bc>
 4007854:	01c00044 	movi	r7,1
 4007858:	d9c00b15 	stw	r7,44(sp)
 400785c:	d8802217 	ldw	r2,136(sp)
 4007860:	0081280e 	bge	zero,r2,4007d04 <_dtoa_r+0x11b0>
 4007864:	100d883a 	mov	r6,r2
 4007868:	1021883a 	mov	r16,r2
 400786c:	d8800c15 	stw	r2,48(sp)
 4007870:	d8800615 	stw	r2,24(sp)
 4007874:	003d8806 	br	4006e98 <__alt_data_end+0xfc006e98>
 4007878:	d8800617 	ldw	r2,24(sp)
 400787c:	00be9b16 	blt	zero,r2,40072ec <__alt_data_end+0xfc0072ec>
 4007880:	10010f1e 	bne	r2,zero,4007cc0 <_dtoa_r+0x116c>
 4007884:	880b883a 	mov	r5,r17
 4007888:	000d883a 	mov	r6,zero
 400788c:	01d00534 	movhi	r7,16404
 4007890:	8009883a 	mov	r4,r16
 4007894:	400eccc0 	call	400eccc <__muldf3>
 4007898:	900d883a 	mov	r6,r18
 400789c:	980f883a 	mov	r7,r19
 40078a0:	1009883a 	mov	r4,r2
 40078a4:	180b883a 	mov	r5,r3
 40078a8:	400eafc0 	call	400eafc <__gedf2>
 40078ac:	002b883a 	mov	r21,zero
 40078b0:	0023883a 	mov	r17,zero
 40078b4:	1000bf16 	blt	r2,zero,4007bb4 <_dtoa_r+0x1060>
 40078b8:	d9802217 	ldw	r6,136(sp)
 40078bc:	ddc00717 	ldw	r23,28(sp)
 40078c0:	018c303a 	nor	r6,zero,r6
 40078c4:	d9800515 	stw	r6,20(sp)
 40078c8:	a80b883a 	mov	r5,r21
 40078cc:	e009883a 	mov	r4,fp
 40078d0:	40099080 	call	4009908 <_Bfree>
 40078d4:	883e4926 	beq	r17,zero,40071fc <__alt_data_end+0xfc0071fc>
 40078d8:	003fad06 	br	4007790 <__alt_data_end+0xfc007790>
 40078dc:	d9c01117 	ldw	r7,68(sp)
 40078e0:	3801bc26 	beq	r7,zero,4007fd4 <_dtoa_r+0x1480>
 40078e4:	10810cc4 	addi	r2,r2,1075
 40078e8:	dd400a17 	ldw	r21,40(sp)
 40078ec:	dd000817 	ldw	r20,32(sp)
 40078f0:	003f0a06 	br	400751c <__alt_data_end+0xfc00751c>
 40078f4:	00800704 	movi	r2,28
 40078f8:	d9000817 	ldw	r4,32(sp)
 40078fc:	a0a9883a 	add	r20,r20,r2
 4007900:	b0ad883a 	add	r22,r22,r2
 4007904:	2089883a 	add	r4,r4,r2
 4007908:	d9000815 	stw	r4,32(sp)
 400790c:	003f5106 	br	4007654 <__alt_data_end+0xfc007654>
 4007910:	d8c00317 	ldw	r3,12(sp)
 4007914:	b8c1fc0e 	bge	r23,r3,4008108 <_dtoa_r+0x15b4>
 4007918:	0027883a 	mov	r19,zero
 400791c:	b805883a 	mov	r2,r23
 4007920:	003f3e06 	br	400761c <__alt_data_end+0xfc00761c>
 4007924:	880b883a 	mov	r5,r17
 4007928:	e009883a 	mov	r4,fp
 400792c:	000f883a 	mov	r7,zero
 4007930:	01800284 	movi	r6,10
 4007934:	40099300 	call	4009930 <__multadd>
 4007938:	d9000c17 	ldw	r4,48(sp)
 400793c:	1023883a 	mov	r17,r2
 4007940:	0102040e 	bge	zero,r4,4008154 <_dtoa_r+0x1600>
 4007944:	d9000615 	stw	r4,24(sp)
 4007948:	0500050e 	bge	zero,r20,4007960 <_dtoa_r+0xe0c>
 400794c:	880b883a 	mov	r5,r17
 4007950:	a00d883a 	mov	r6,r20
 4007954:	e009883a 	mov	r4,fp
 4007958:	4009fe00 	call	4009fe0 <__lshift>
 400795c:	1023883a 	mov	r17,r2
 4007960:	9801241e 	bne	r19,zero,4007df4 <_dtoa_r+0x12a0>
 4007964:	8829883a 	mov	r20,r17
 4007968:	d9000617 	ldw	r4,24(sp)
 400796c:	dcc00717 	ldw	r19,28(sp)
 4007970:	9480004c 	andi	r18,r18,1
 4007974:	20bfffc4 	addi	r2,r4,-1
 4007978:	9885883a 	add	r2,r19,r2
 400797c:	d8800415 	stw	r2,16(sp)
 4007980:	dc800615 	stw	r18,24(sp)
 4007984:	a80b883a 	mov	r5,r21
 4007988:	8009883a 	mov	r4,r16
 400798c:	40069540 	call	4006954 <quorem>
 4007990:	880b883a 	mov	r5,r17
 4007994:	8009883a 	mov	r4,r16
 4007998:	102f883a 	mov	r23,r2
 400799c:	400a1280 	call	400a128 <__mcmp>
 40079a0:	a80b883a 	mov	r5,r21
 40079a4:	a00d883a 	mov	r6,r20
 40079a8:	e009883a 	mov	r4,fp
 40079ac:	102d883a 	mov	r22,r2
 40079b0:	400a1880 	call	400a188 <__mdiff>
 40079b4:	1007883a 	mov	r3,r2
 40079b8:	10800317 	ldw	r2,12(r2)
 40079bc:	bc800c04 	addi	r18,r23,48
 40079c0:	180b883a 	mov	r5,r3
 40079c4:	10004e1e 	bne	r2,zero,4007b00 <_dtoa_r+0xfac>
 40079c8:	8009883a 	mov	r4,r16
 40079cc:	d8c01615 	stw	r3,88(sp)
 40079d0:	400a1280 	call	400a128 <__mcmp>
 40079d4:	d8c01617 	ldw	r3,88(sp)
 40079d8:	e009883a 	mov	r4,fp
 40079dc:	d8801615 	stw	r2,88(sp)
 40079e0:	180b883a 	mov	r5,r3
 40079e4:	40099080 	call	4009908 <_Bfree>
 40079e8:	d8801617 	ldw	r2,88(sp)
 40079ec:	1000041e 	bne	r2,zero,4007a00 <_dtoa_r+0xeac>
 40079f0:	d9800317 	ldw	r6,12(sp)
 40079f4:	3000021e 	bne	r6,zero,4007a00 <_dtoa_r+0xeac>
 40079f8:	d8c00617 	ldw	r3,24(sp)
 40079fc:	18003726 	beq	r3,zero,4007adc <_dtoa_r+0xf88>
 4007a00:	b0002016 	blt	r22,zero,4007a84 <_dtoa_r+0xf30>
 4007a04:	b000041e 	bne	r22,zero,4007a18 <_dtoa_r+0xec4>
 4007a08:	d9000317 	ldw	r4,12(sp)
 4007a0c:	2000021e 	bne	r4,zero,4007a18 <_dtoa_r+0xec4>
 4007a10:	d8c00617 	ldw	r3,24(sp)
 4007a14:	18001b26 	beq	r3,zero,4007a84 <_dtoa_r+0xf30>
 4007a18:	00810716 	blt	zero,r2,4007e38 <_dtoa_r+0x12e4>
 4007a1c:	d8c00417 	ldw	r3,16(sp)
 4007a20:	9d800044 	addi	r22,r19,1
 4007a24:	9c800005 	stb	r18,0(r19)
 4007a28:	b02f883a 	mov	r23,r22
 4007a2c:	98c10626 	beq	r19,r3,4007e48 <_dtoa_r+0x12f4>
 4007a30:	800b883a 	mov	r5,r16
 4007a34:	000f883a 	mov	r7,zero
 4007a38:	01800284 	movi	r6,10
 4007a3c:	e009883a 	mov	r4,fp
 4007a40:	40099300 	call	4009930 <__multadd>
 4007a44:	1021883a 	mov	r16,r2
 4007a48:	000f883a 	mov	r7,zero
 4007a4c:	01800284 	movi	r6,10
 4007a50:	880b883a 	mov	r5,r17
 4007a54:	e009883a 	mov	r4,fp
 4007a58:	8d002526 	beq	r17,r20,4007af0 <_dtoa_r+0xf9c>
 4007a5c:	40099300 	call	4009930 <__multadd>
 4007a60:	a00b883a 	mov	r5,r20
 4007a64:	000f883a 	mov	r7,zero
 4007a68:	01800284 	movi	r6,10
 4007a6c:	e009883a 	mov	r4,fp
 4007a70:	1023883a 	mov	r17,r2
 4007a74:	40099300 	call	4009930 <__multadd>
 4007a78:	1029883a 	mov	r20,r2
 4007a7c:	b027883a 	mov	r19,r22
 4007a80:	003fc006 	br	4007984 <__alt_data_end+0xfc007984>
 4007a84:	9011883a 	mov	r8,r18
 4007a88:	00800e0e 	bge	zero,r2,4007ac4 <_dtoa_r+0xf70>
 4007a8c:	800b883a 	mov	r5,r16
 4007a90:	01800044 	movi	r6,1
 4007a94:	e009883a 	mov	r4,fp
 4007a98:	da001715 	stw	r8,92(sp)
 4007a9c:	4009fe00 	call	4009fe0 <__lshift>
 4007aa0:	a80b883a 	mov	r5,r21
 4007aa4:	1009883a 	mov	r4,r2
 4007aa8:	1021883a 	mov	r16,r2
 4007aac:	400a1280 	call	400a128 <__mcmp>
 4007ab0:	da001717 	ldw	r8,92(sp)
 4007ab4:	0081960e 	bge	zero,r2,4008110 <_dtoa_r+0x15bc>
 4007ab8:	00800e44 	movi	r2,57
 4007abc:	40817026 	beq	r8,r2,4008080 <_dtoa_r+0x152c>
 4007ac0:	ba000c44 	addi	r8,r23,49
 4007ac4:	8825883a 	mov	r18,r17
 4007ac8:	9dc00044 	addi	r23,r19,1
 4007acc:	9a000005 	stb	r8,0(r19)
 4007ad0:	a023883a 	mov	r17,r20
 4007ad4:	dc000915 	stw	r16,36(sp)
 4007ad8:	003f2406 	br	400776c <__alt_data_end+0xfc00776c>
 4007adc:	00800e44 	movi	r2,57
 4007ae0:	9011883a 	mov	r8,r18
 4007ae4:	90816626 	beq	r18,r2,4008080 <_dtoa_r+0x152c>
 4007ae8:	05bff516 	blt	zero,r22,4007ac0 <__alt_data_end+0xfc007ac0>
 4007aec:	003ff506 	br	4007ac4 <__alt_data_end+0xfc007ac4>
 4007af0:	40099300 	call	4009930 <__multadd>
 4007af4:	1023883a 	mov	r17,r2
 4007af8:	1029883a 	mov	r20,r2
 4007afc:	003fdf06 	br	4007a7c <__alt_data_end+0xfc007a7c>
 4007b00:	e009883a 	mov	r4,fp
 4007b04:	40099080 	call	4009908 <_Bfree>
 4007b08:	00800044 	movi	r2,1
 4007b0c:	003fbc06 	br	4007a00 <__alt_data_end+0xfc007a00>
 4007b10:	a80b883a 	mov	r5,r21
 4007b14:	8009883a 	mov	r4,r16
 4007b18:	400a1280 	call	400a128 <__mcmp>
 4007b1c:	103edb0e 	bge	r2,zero,400768c <__alt_data_end+0xfc00768c>
 4007b20:	800b883a 	mov	r5,r16
 4007b24:	000f883a 	mov	r7,zero
 4007b28:	01800284 	movi	r6,10
 4007b2c:	e009883a 	mov	r4,fp
 4007b30:	40099300 	call	4009930 <__multadd>
 4007b34:	1021883a 	mov	r16,r2
 4007b38:	d8800517 	ldw	r2,20(sp)
 4007b3c:	d8c00b17 	ldw	r3,44(sp)
 4007b40:	10bfffc4 	addi	r2,r2,-1
 4007b44:	d8800515 	stw	r2,20(sp)
 4007b48:	183f761e 	bne	r3,zero,4007924 <__alt_data_end+0xfc007924>
 4007b4c:	d9000c17 	ldw	r4,48(sp)
 4007b50:	0101730e 	bge	zero,r4,4008120 <_dtoa_r+0x15cc>
 4007b54:	d9000615 	stw	r4,24(sp)
 4007b58:	003ed006 	br	400769c <__alt_data_end+0xfc00769c>
 4007b5c:	00800084 	movi	r2,2
 4007b60:	3081861e 	bne	r6,r2,400817c <_dtoa_r+0x1628>
 4007b64:	d8000b15 	stw	zero,44(sp)
 4007b68:	003f3c06 	br	400785c <__alt_data_end+0xfc00785c>
 4007b6c:	dc000917 	ldw	r16,36(sp)
 4007b70:	003e9206 	br	40075bc <__alt_data_end+0xfc0075bc>
 4007b74:	d9c00317 	ldw	r7,12(sp)
 4007b78:	00800084 	movi	r2,2
 4007b7c:	11fec50e 	bge	r2,r7,4007694 <__alt_data_end+0xfc007694>
 4007b80:	d9000617 	ldw	r4,24(sp)
 4007b84:	20013c1e 	bne	r4,zero,4008078 <_dtoa_r+0x1524>
 4007b88:	a80b883a 	mov	r5,r21
 4007b8c:	000f883a 	mov	r7,zero
 4007b90:	01800144 	movi	r6,5
 4007b94:	e009883a 	mov	r4,fp
 4007b98:	40099300 	call	4009930 <__multadd>
 4007b9c:	100b883a 	mov	r5,r2
 4007ba0:	8009883a 	mov	r4,r16
 4007ba4:	102b883a 	mov	r21,r2
 4007ba8:	400a1280 	call	400a128 <__mcmp>
 4007bac:	dc000915 	stw	r16,36(sp)
 4007bb0:	00bf410e 	bge	zero,r2,40078b8 <__alt_data_end+0xfc0078b8>
 4007bb4:	d9c00717 	ldw	r7,28(sp)
 4007bb8:	00800c44 	movi	r2,49
 4007bbc:	38800005 	stb	r2,0(r7)
 4007bc0:	d8800517 	ldw	r2,20(sp)
 4007bc4:	3dc00044 	addi	r23,r7,1
 4007bc8:	10800044 	addi	r2,r2,1
 4007bcc:	d8800515 	stw	r2,20(sp)
 4007bd0:	003f3d06 	br	40078c8 <__alt_data_end+0xfc0078c8>
 4007bd4:	d9800517 	ldw	r6,20(sp)
 4007bd8:	d9c00717 	ldw	r7,28(sp)
 4007bdc:	00800c44 	movi	r2,49
 4007be0:	31800044 	addi	r6,r6,1
 4007be4:	d9800515 	stw	r6,20(sp)
 4007be8:	38800005 	stb	r2,0(r7)
 4007bec:	003edf06 	br	400776c <__alt_data_end+0xfc00776c>
 4007bf0:	d8000b15 	stw	zero,44(sp)
 4007bf4:	003c9f06 	br	4006e74 <__alt_data_end+0xfc006e74>
 4007bf8:	903e7e1e 	bne	r18,zero,40075f4 <__alt_data_end+0xfc0075f4>
 4007bfc:	00800434 	movhi	r2,16
 4007c00:	10bfffc4 	addi	r2,r2,-1
 4007c04:	9884703a 	and	r2,r19,r2
 4007c08:	1000ea1e 	bne	r2,zero,4007fb4 <_dtoa_r+0x1460>
 4007c0c:	9cdffc2c 	andhi	r19,r19,32752
 4007c10:	9800e826 	beq	r19,zero,4007fb4 <_dtoa_r+0x1460>
 4007c14:	d9c00817 	ldw	r7,32(sp)
 4007c18:	b5800044 	addi	r22,r22,1
 4007c1c:	04c00044 	movi	r19,1
 4007c20:	39c00044 	addi	r7,r7,1
 4007c24:	d9c00815 	stw	r7,32(sp)
 4007c28:	d8800d17 	ldw	r2,52(sp)
 4007c2c:	103e721e 	bne	r2,zero,40075f8 <__alt_data_end+0xfc0075f8>
 4007c30:	00800044 	movi	r2,1
 4007c34:	003e7906 	br	400761c <__alt_data_end+0xfc00761c>
 4007c38:	8009883a 	mov	r4,r16
 4007c3c:	400fd600 	call	400fd60 <__floatsidf>
 4007c40:	d9800f17 	ldw	r6,60(sp)
 4007c44:	d9c01017 	ldw	r7,64(sp)
 4007c48:	1009883a 	mov	r4,r2
 4007c4c:	180b883a 	mov	r5,r3
 4007c50:	400eccc0 	call	400eccc <__muldf3>
 4007c54:	000d883a 	mov	r6,zero
 4007c58:	01d00734 	movhi	r7,16412
 4007c5c:	1009883a 	mov	r4,r2
 4007c60:	180b883a 	mov	r5,r3
 4007c64:	400d8e00 	call	400d8e0 <__adddf3>
 4007c68:	047f3034 	movhi	r17,64704
 4007c6c:	1021883a 	mov	r16,r2
 4007c70:	1c63883a 	add	r17,r3,r17
 4007c74:	d9000f17 	ldw	r4,60(sp)
 4007c78:	d9401017 	ldw	r5,64(sp)
 4007c7c:	000d883a 	mov	r6,zero
 4007c80:	01d00534 	movhi	r7,16404
 4007c84:	400f3e40 	call	400f3e4 <__subdf3>
 4007c88:	800d883a 	mov	r6,r16
 4007c8c:	880f883a 	mov	r7,r17
 4007c90:	1009883a 	mov	r4,r2
 4007c94:	180b883a 	mov	r5,r3
 4007c98:	102b883a 	mov	r21,r2
 4007c9c:	1829883a 	mov	r20,r3
 4007ca0:	400eafc0 	call	400eafc <__gedf2>
 4007ca4:	00806c16 	blt	zero,r2,4007e58 <_dtoa_r+0x1304>
 4007ca8:	89e0003c 	xorhi	r7,r17,32768
 4007cac:	800d883a 	mov	r6,r16
 4007cb0:	a809883a 	mov	r4,r21
 4007cb4:	a00b883a 	mov	r5,r20
 4007cb8:	400ebd80 	call	400ebd8 <__ledf2>
 4007cbc:	103d7e0e 	bge	r2,zero,40072b8 <__alt_data_end+0xfc0072b8>
 4007cc0:	002b883a 	mov	r21,zero
 4007cc4:	0023883a 	mov	r17,zero
 4007cc8:	003efb06 	br	40078b8 <__alt_data_end+0xfc0078b8>
 4007ccc:	d8800717 	ldw	r2,28(sp)
 4007cd0:	003bd006 	br	4006c14 <__alt_data_end+0xfc006c14>
 4007cd4:	d9000a17 	ldw	r4,40(sp)
 4007cd8:	d9800d17 	ldw	r6,52(sp)
 4007cdc:	dd400a15 	stw	r21,40(sp)
 4007ce0:	a905c83a 	sub	r2,r21,r4
 4007ce4:	308d883a 	add	r6,r6,r2
 4007ce8:	d9800d15 	stw	r6,52(sp)
 4007cec:	002b883a 	mov	r21,zero
 4007cf0:	003e0606 	br	400750c <__alt_data_end+0xfc00750c>
 4007cf4:	9023883a 	mov	r17,r18
 4007cf8:	9829883a 	mov	r20,r19
 4007cfc:	04000084 	movi	r16,2
 4007d00:	003c9206 	br	4006f4c <__alt_data_end+0xfc006f4c>
 4007d04:	04000044 	movi	r16,1
 4007d08:	dc000c15 	stw	r16,48(sp)
 4007d0c:	dc000615 	stw	r16,24(sp)
 4007d10:	dc002215 	stw	r16,136(sp)
 4007d14:	e0001115 	stw	zero,68(fp)
 4007d18:	000b883a 	mov	r5,zero
 4007d1c:	003c6906 	br	4006ec4 <__alt_data_end+0xfc006ec4>
 4007d20:	3021883a 	mov	r16,r6
 4007d24:	003ffb06 	br	4007d14 <__alt_data_end+0xfc007d14>
 4007d28:	1000021e 	bne	r2,zero,4007d34 <_dtoa_r+0x11e0>
 4007d2c:	4200004c 	andi	r8,r8,1
 4007d30:	403e7d1e 	bne	r8,zero,4007728 <__alt_data_end+0xfc007728>
 4007d34:	01000c04 	movi	r4,48
 4007d38:	00000106 	br	4007d40 <_dtoa_r+0x11ec>
 4007d3c:	102f883a 	mov	r23,r2
 4007d40:	b8bfffc4 	addi	r2,r23,-1
 4007d44:	10c00007 	ldb	r3,0(r2)
 4007d48:	193ffc26 	beq	r3,r4,4007d3c <__alt_data_end+0xfc007d3c>
 4007d4c:	003e8706 	br	400776c <__alt_data_end+0xfc00776c>
 4007d50:	d8800517 	ldw	r2,20(sp)
 4007d54:	00a3c83a 	sub	r17,zero,r2
 4007d58:	8800a426 	beq	r17,zero,4007fec <_dtoa_r+0x1498>
 4007d5c:	888003cc 	andi	r2,r17,15
 4007d60:	100490fa 	slli	r2,r2,3
 4007d64:	00c10074 	movhi	r3,1025
 4007d68:	18ce7804 	addi	r3,r3,14816
 4007d6c:	1885883a 	add	r2,r3,r2
 4007d70:	11800017 	ldw	r6,0(r2)
 4007d74:	11c00117 	ldw	r7,4(r2)
 4007d78:	9009883a 	mov	r4,r18
 4007d7c:	980b883a 	mov	r5,r19
 4007d80:	8823d13a 	srai	r17,r17,4
 4007d84:	400eccc0 	call	400eccc <__muldf3>
 4007d88:	d8800f15 	stw	r2,60(sp)
 4007d8c:	d8c01015 	stw	r3,64(sp)
 4007d90:	8800e826 	beq	r17,zero,4008134 <_dtoa_r+0x15e0>
 4007d94:	05010074 	movhi	r20,1025
 4007d98:	a50e6e04 	addi	r20,r20,14776
 4007d9c:	04000084 	movi	r16,2
 4007da0:	8980004c 	andi	r6,r17,1
 4007da4:	1009883a 	mov	r4,r2
 4007da8:	8823d07a 	srai	r17,r17,1
 4007dac:	180b883a 	mov	r5,r3
 4007db0:	30000426 	beq	r6,zero,4007dc4 <_dtoa_r+0x1270>
 4007db4:	a1800017 	ldw	r6,0(r20)
 4007db8:	a1c00117 	ldw	r7,4(r20)
 4007dbc:	84000044 	addi	r16,r16,1
 4007dc0:	400eccc0 	call	400eccc <__muldf3>
 4007dc4:	a5000204 	addi	r20,r20,8
 4007dc8:	883ff51e 	bne	r17,zero,4007da0 <__alt_data_end+0xfc007da0>
 4007dcc:	d8800f15 	stw	r2,60(sp)
 4007dd0:	d8c01015 	stw	r3,64(sp)
 4007dd4:	003c7606 	br	4006fb0 <__alt_data_end+0xfc006fb0>
 4007dd8:	00c00c04 	movi	r3,48
 4007ddc:	10c00005 	stb	r3,0(r2)
 4007de0:	d8c00517 	ldw	r3,20(sp)
 4007de4:	bd3fffc3 	ldbu	r20,-1(r23)
 4007de8:	18c00044 	addi	r3,r3,1
 4007dec:	d8c00515 	stw	r3,20(sp)
 4007df0:	003db906 	br	40074d8 <__alt_data_end+0xfc0074d8>
 4007df4:	89400117 	ldw	r5,4(r17)
 4007df8:	e009883a 	mov	r4,fp
 4007dfc:	40098600 	call	4009860 <_Balloc>
 4007e00:	89800417 	ldw	r6,16(r17)
 4007e04:	89400304 	addi	r5,r17,12
 4007e08:	11000304 	addi	r4,r2,12
 4007e0c:	31800084 	addi	r6,r6,2
 4007e10:	318d883a 	add	r6,r6,r6
 4007e14:	318d883a 	add	r6,r6,r6
 4007e18:	1027883a 	mov	r19,r2
 4007e1c:	40095bc0 	call	40095bc <memcpy>
 4007e20:	01800044 	movi	r6,1
 4007e24:	980b883a 	mov	r5,r19
 4007e28:	e009883a 	mov	r4,fp
 4007e2c:	4009fe00 	call	4009fe0 <__lshift>
 4007e30:	1029883a 	mov	r20,r2
 4007e34:	003ecc06 	br	4007968 <__alt_data_end+0xfc007968>
 4007e38:	00800e44 	movi	r2,57
 4007e3c:	90809026 	beq	r18,r2,4008080 <_dtoa_r+0x152c>
 4007e40:	92000044 	addi	r8,r18,1
 4007e44:	003f1f06 	br	4007ac4 <__alt_data_end+0xfc007ac4>
 4007e48:	9011883a 	mov	r8,r18
 4007e4c:	8825883a 	mov	r18,r17
 4007e50:	a023883a 	mov	r17,r20
 4007e54:	003e2906 	br	40076fc <__alt_data_end+0xfc0076fc>
 4007e58:	002b883a 	mov	r21,zero
 4007e5c:	0023883a 	mov	r17,zero
 4007e60:	003f5406 	br	4007bb4 <__alt_data_end+0xfc007bb4>
 4007e64:	61bfffc4 	addi	r6,r12,-1
 4007e68:	300490fa 	slli	r2,r6,3
 4007e6c:	00c10074 	movhi	r3,1025
 4007e70:	18ce7804 	addi	r3,r3,14816
 4007e74:	1885883a 	add	r2,r3,r2
 4007e78:	11000017 	ldw	r4,0(r2)
 4007e7c:	11400117 	ldw	r5,4(r2)
 4007e80:	d8800717 	ldw	r2,28(sp)
 4007e84:	880f883a 	mov	r7,r17
 4007e88:	d9801215 	stw	r6,72(sp)
 4007e8c:	800d883a 	mov	r6,r16
 4007e90:	db001615 	stw	r12,88(sp)
 4007e94:	15c00044 	addi	r23,r2,1
 4007e98:	400eccc0 	call	400eccc <__muldf3>
 4007e9c:	d9401017 	ldw	r5,64(sp)
 4007ea0:	d9000f17 	ldw	r4,60(sp)
 4007ea4:	d8c01515 	stw	r3,84(sp)
 4007ea8:	d8801415 	stw	r2,80(sp)
 4007eac:	400fce00 	call	400fce0 <__fixdfsi>
 4007eb0:	1009883a 	mov	r4,r2
 4007eb4:	1021883a 	mov	r16,r2
 4007eb8:	400fd600 	call	400fd60 <__floatsidf>
 4007ebc:	d9000f17 	ldw	r4,60(sp)
 4007ec0:	d9401017 	ldw	r5,64(sp)
 4007ec4:	100d883a 	mov	r6,r2
 4007ec8:	180f883a 	mov	r7,r3
 4007ecc:	400f3e40 	call	400f3e4 <__subdf3>
 4007ed0:	1829883a 	mov	r20,r3
 4007ed4:	d8c00717 	ldw	r3,28(sp)
 4007ed8:	84000c04 	addi	r16,r16,48
 4007edc:	1023883a 	mov	r17,r2
 4007ee0:	1c000005 	stb	r16,0(r3)
 4007ee4:	db001617 	ldw	r12,88(sp)
 4007ee8:	00800044 	movi	r2,1
 4007eec:	60802226 	beq	r12,r2,4007f78 <_dtoa_r+0x1424>
 4007ef0:	d9c00717 	ldw	r7,28(sp)
 4007ef4:	8805883a 	mov	r2,r17
 4007ef8:	b82b883a 	mov	r21,r23
 4007efc:	3b19883a 	add	r12,r7,r12
 4007f00:	6023883a 	mov	r17,r12
 4007f04:	a007883a 	mov	r3,r20
 4007f08:	dc800f15 	stw	r18,60(sp)
 4007f0c:	000d883a 	mov	r6,zero
 4007f10:	01d00934 	movhi	r7,16420
 4007f14:	1009883a 	mov	r4,r2
 4007f18:	180b883a 	mov	r5,r3
 4007f1c:	400eccc0 	call	400eccc <__muldf3>
 4007f20:	180b883a 	mov	r5,r3
 4007f24:	1009883a 	mov	r4,r2
 4007f28:	1829883a 	mov	r20,r3
 4007f2c:	1025883a 	mov	r18,r2
 4007f30:	400fce00 	call	400fce0 <__fixdfsi>
 4007f34:	1009883a 	mov	r4,r2
 4007f38:	1021883a 	mov	r16,r2
 4007f3c:	400fd600 	call	400fd60 <__floatsidf>
 4007f40:	100d883a 	mov	r6,r2
 4007f44:	180f883a 	mov	r7,r3
 4007f48:	9009883a 	mov	r4,r18
 4007f4c:	a00b883a 	mov	r5,r20
 4007f50:	84000c04 	addi	r16,r16,48
 4007f54:	400f3e40 	call	400f3e4 <__subdf3>
 4007f58:	ad400044 	addi	r21,r21,1
 4007f5c:	ac3fffc5 	stb	r16,-1(r21)
 4007f60:	ac7fea1e 	bne	r21,r17,4007f0c <__alt_data_end+0xfc007f0c>
 4007f64:	1023883a 	mov	r17,r2
 4007f68:	d8801217 	ldw	r2,72(sp)
 4007f6c:	dc800f17 	ldw	r18,60(sp)
 4007f70:	1829883a 	mov	r20,r3
 4007f74:	b8af883a 	add	r23,r23,r2
 4007f78:	d9001417 	ldw	r4,80(sp)
 4007f7c:	d9401517 	ldw	r5,84(sp)
 4007f80:	000d883a 	mov	r6,zero
 4007f84:	01cff834 	movhi	r7,16352
 4007f88:	400d8e00 	call	400d8e0 <__adddf3>
 4007f8c:	880d883a 	mov	r6,r17
 4007f90:	a00f883a 	mov	r7,r20
 4007f94:	1009883a 	mov	r4,r2
 4007f98:	180b883a 	mov	r5,r3
 4007f9c:	400ebd80 	call	400ebd8 <__ledf2>
 4007fa0:	10003e0e 	bge	r2,zero,400809c <_dtoa_r+0x1548>
 4007fa4:	d9001317 	ldw	r4,76(sp)
 4007fa8:	bd3fffc3 	ldbu	r20,-1(r23)
 4007fac:	d9000515 	stw	r4,20(sp)
 4007fb0:	003d3b06 	br	40074a0 <__alt_data_end+0xfc0074a0>
 4007fb4:	0027883a 	mov	r19,zero
 4007fb8:	003f1b06 	br	4007c28 <__alt_data_end+0xfc007c28>
 4007fbc:	d8800817 	ldw	r2,32(sp)
 4007fc0:	11e9c83a 	sub	r20,r2,r7
 4007fc4:	0005883a 	mov	r2,zero
 4007fc8:	003d5406 	br	400751c <__alt_data_end+0xfc00751c>
 4007fcc:	00800044 	movi	r2,1
 4007fd0:	003dc706 	br	40076f0 <__alt_data_end+0xfc0076f0>
 4007fd4:	d8c00217 	ldw	r3,8(sp)
 4007fd8:	00800d84 	movi	r2,54
 4007fdc:	dd400a17 	ldw	r21,40(sp)
 4007fe0:	10c5c83a 	sub	r2,r2,r3
 4007fe4:	dd000817 	ldw	r20,32(sp)
 4007fe8:	003d4c06 	br	400751c <__alt_data_end+0xfc00751c>
 4007fec:	dc800f15 	stw	r18,60(sp)
 4007ff0:	dcc01015 	stw	r19,64(sp)
 4007ff4:	04000084 	movi	r16,2
 4007ff8:	003bed06 	br	4006fb0 <__alt_data_end+0xfc006fb0>
 4007ffc:	d9000617 	ldw	r4,24(sp)
 4008000:	203f0d26 	beq	r4,zero,4007c38 <__alt_data_end+0xfc007c38>
 4008004:	d9800c17 	ldw	r6,48(sp)
 4008008:	01bcab0e 	bge	zero,r6,40072b8 <__alt_data_end+0xfc0072b8>
 400800c:	d9401017 	ldw	r5,64(sp)
 4008010:	d9000f17 	ldw	r4,60(sp)
 4008014:	000d883a 	mov	r6,zero
 4008018:	01d00934 	movhi	r7,16420
 400801c:	400eccc0 	call	400eccc <__muldf3>
 4008020:	81000044 	addi	r4,r16,1
 4008024:	d8800f15 	stw	r2,60(sp)
 4008028:	d8c01015 	stw	r3,64(sp)
 400802c:	400fd600 	call	400fd60 <__floatsidf>
 4008030:	d9800f17 	ldw	r6,60(sp)
 4008034:	d9c01017 	ldw	r7,64(sp)
 4008038:	1009883a 	mov	r4,r2
 400803c:	180b883a 	mov	r5,r3
 4008040:	400eccc0 	call	400eccc <__muldf3>
 4008044:	01d00734 	movhi	r7,16412
 4008048:	000d883a 	mov	r6,zero
 400804c:	1009883a 	mov	r4,r2
 4008050:	180b883a 	mov	r5,r3
 4008054:	400d8e00 	call	400d8e0 <__adddf3>
 4008058:	d9c00517 	ldw	r7,20(sp)
 400805c:	047f3034 	movhi	r17,64704
 4008060:	1021883a 	mov	r16,r2
 4008064:	39ffffc4 	addi	r7,r7,-1
 4008068:	d9c01315 	stw	r7,76(sp)
 400806c:	1c63883a 	add	r17,r3,r17
 4008070:	db000c17 	ldw	r12,48(sp)
 4008074:	003bea06 	br	4007020 <__alt_data_end+0xfc007020>
 4008078:	dc000915 	stw	r16,36(sp)
 400807c:	003e0e06 	br	40078b8 <__alt_data_end+0xfc0078b8>
 4008080:	01000e44 	movi	r4,57
 4008084:	8825883a 	mov	r18,r17
 4008088:	9dc00044 	addi	r23,r19,1
 400808c:	99000005 	stb	r4,0(r19)
 4008090:	a023883a 	mov	r17,r20
 4008094:	dc000915 	stw	r16,36(sp)
 4008098:	003da406 	br	400772c <__alt_data_end+0xfc00772c>
 400809c:	d9801417 	ldw	r6,80(sp)
 40080a0:	d9c01517 	ldw	r7,84(sp)
 40080a4:	0009883a 	mov	r4,zero
 40080a8:	014ff834 	movhi	r5,16352
 40080ac:	400f3e40 	call	400f3e4 <__subdf3>
 40080b0:	880d883a 	mov	r6,r17
 40080b4:	a00f883a 	mov	r7,r20
 40080b8:	1009883a 	mov	r4,r2
 40080bc:	180b883a 	mov	r5,r3
 40080c0:	400eafc0 	call	400eafc <__gedf2>
 40080c4:	00bc7c0e 	bge	zero,r2,40072b8 <__alt_data_end+0xfc0072b8>
 40080c8:	01000c04 	movi	r4,48
 40080cc:	00000106 	br	40080d4 <_dtoa_r+0x1580>
 40080d0:	102f883a 	mov	r23,r2
 40080d4:	b8bfffc4 	addi	r2,r23,-1
 40080d8:	10c00007 	ldb	r3,0(r2)
 40080dc:	193ffc26 	beq	r3,r4,40080d0 <__alt_data_end+0xfc0080d0>
 40080e0:	d9801317 	ldw	r6,76(sp)
 40080e4:	d9800515 	stw	r6,20(sp)
 40080e8:	003c4406 	br	40071fc <__alt_data_end+0xfc0071fc>
 40080ec:	d9801317 	ldw	r6,76(sp)
 40080f0:	d9800515 	stw	r6,20(sp)
 40080f4:	003cea06 	br	40074a0 <__alt_data_end+0xfc0074a0>
 40080f8:	dd800f17 	ldw	r22,60(sp)
 40080fc:	dcc01017 	ldw	r19,64(sp)
 4008100:	dc801217 	ldw	r18,72(sp)
 4008104:	003c6c06 	br	40072b8 <__alt_data_end+0xfc0072b8>
 4008108:	903e031e 	bne	r18,zero,4007918 <__alt_data_end+0xfc007918>
 400810c:	003ebb06 	br	4007bfc <__alt_data_end+0xfc007bfc>
 4008110:	103e6c1e 	bne	r2,zero,4007ac4 <__alt_data_end+0xfc007ac4>
 4008114:	4080004c 	andi	r2,r8,1
 4008118:	103e6a26 	beq	r2,zero,4007ac4 <__alt_data_end+0xfc007ac4>
 400811c:	003e6606 	br	4007ab8 <__alt_data_end+0xfc007ab8>
 4008120:	d8c00317 	ldw	r3,12(sp)
 4008124:	00800084 	movi	r2,2
 4008128:	10c02916 	blt	r2,r3,40081d0 <_dtoa_r+0x167c>
 400812c:	d9000c17 	ldw	r4,48(sp)
 4008130:	003e8806 	br	4007b54 <__alt_data_end+0xfc007b54>
 4008134:	04000084 	movi	r16,2
 4008138:	003b9d06 	br	4006fb0 <__alt_data_end+0xfc006fb0>
 400813c:	d9001317 	ldw	r4,76(sp)
 4008140:	d9000515 	stw	r4,20(sp)
 4008144:	003cd606 	br	40074a0 <__alt_data_end+0xfc0074a0>
 4008148:	d8801317 	ldw	r2,76(sp)
 400814c:	d8800515 	stw	r2,20(sp)
 4008150:	003c2a06 	br	40071fc <__alt_data_end+0xfc0071fc>
 4008154:	d9800317 	ldw	r6,12(sp)
 4008158:	00800084 	movi	r2,2
 400815c:	11801516 	blt	r2,r6,40081b4 <_dtoa_r+0x1660>
 4008160:	d9c00c17 	ldw	r7,48(sp)
 4008164:	d9c00615 	stw	r7,24(sp)
 4008168:	003df706 	br	4007948 <__alt_data_end+0xfc007948>
 400816c:	193d3926 	beq	r3,r4,4007654 <__alt_data_end+0xfc007654>
 4008170:	00c00f04 	movi	r3,60
 4008174:	1885c83a 	sub	r2,r3,r2
 4008178:	003ddf06 	br	40078f8 <__alt_data_end+0xfc0078f8>
 400817c:	e009883a 	mov	r4,fp
 4008180:	e0001115 	stw	zero,68(fp)
 4008184:	000b883a 	mov	r5,zero
 4008188:	40098600 	call	4009860 <_Balloc>
 400818c:	d8800715 	stw	r2,28(sp)
 4008190:	d8c00717 	ldw	r3,28(sp)
 4008194:	00bfffc4 	movi	r2,-1
 4008198:	01000044 	movi	r4,1
 400819c:	d8800c15 	stw	r2,48(sp)
 40081a0:	e0c01015 	stw	r3,64(fp)
 40081a4:	d9000b15 	stw	r4,44(sp)
 40081a8:	d8800615 	stw	r2,24(sp)
 40081ac:	d8002215 	stw	zero,136(sp)
 40081b0:	003c4106 	br	40072b8 <__alt_data_end+0xfc0072b8>
 40081b4:	d8c00c17 	ldw	r3,48(sp)
 40081b8:	d8c00615 	stw	r3,24(sp)
 40081bc:	003e7006 	br	4007b80 <__alt_data_end+0xfc007b80>
 40081c0:	04400044 	movi	r17,1
 40081c4:	003b2006 	br	4006e48 <__alt_data_end+0xfc006e48>
 40081c8:	000b883a 	mov	r5,zero
 40081cc:	003b3d06 	br	4006ec4 <__alt_data_end+0xfc006ec4>
 40081d0:	d8800c17 	ldw	r2,48(sp)
 40081d4:	d8800615 	stw	r2,24(sp)
 40081d8:	003e6906 	br	4007b80 <__alt_data_end+0xfc007b80>

040081dc <__sflush_r>:
 40081dc:	2880030b 	ldhu	r2,12(r5)
 40081e0:	defffb04 	addi	sp,sp,-20
 40081e4:	dcc00315 	stw	r19,12(sp)
 40081e8:	dc400115 	stw	r17,4(sp)
 40081ec:	dfc00415 	stw	ra,16(sp)
 40081f0:	dc800215 	stw	r18,8(sp)
 40081f4:	dc000015 	stw	r16,0(sp)
 40081f8:	10c0020c 	andi	r3,r2,8
 40081fc:	2823883a 	mov	r17,r5
 4008200:	2027883a 	mov	r19,r4
 4008204:	1800311e 	bne	r3,zero,40082cc <__sflush_r+0xf0>
 4008208:	28c00117 	ldw	r3,4(r5)
 400820c:	10820014 	ori	r2,r2,2048
 4008210:	2880030d 	sth	r2,12(r5)
 4008214:	00c04b0e 	bge	zero,r3,4008344 <__sflush_r+0x168>
 4008218:	8a000a17 	ldw	r8,40(r17)
 400821c:	40002326 	beq	r8,zero,40082ac <__sflush_r+0xd0>
 4008220:	9c000017 	ldw	r16,0(r19)
 4008224:	10c4000c 	andi	r3,r2,4096
 4008228:	98000015 	stw	zero,0(r19)
 400822c:	18004826 	beq	r3,zero,4008350 <__sflush_r+0x174>
 4008230:	89801417 	ldw	r6,80(r17)
 4008234:	10c0010c 	andi	r3,r2,4
 4008238:	18000626 	beq	r3,zero,4008254 <__sflush_r+0x78>
 400823c:	88c00117 	ldw	r3,4(r17)
 4008240:	88800c17 	ldw	r2,48(r17)
 4008244:	30cdc83a 	sub	r6,r6,r3
 4008248:	10000226 	beq	r2,zero,4008254 <__sflush_r+0x78>
 400824c:	88800f17 	ldw	r2,60(r17)
 4008250:	308dc83a 	sub	r6,r6,r2
 4008254:	89400717 	ldw	r5,28(r17)
 4008258:	000f883a 	mov	r7,zero
 400825c:	9809883a 	mov	r4,r19
 4008260:	403ee83a 	callr	r8
 4008264:	00ffffc4 	movi	r3,-1
 4008268:	10c04426 	beq	r2,r3,400837c <__sflush_r+0x1a0>
 400826c:	88c0030b 	ldhu	r3,12(r17)
 4008270:	89000417 	ldw	r4,16(r17)
 4008274:	88000115 	stw	zero,4(r17)
 4008278:	197dffcc 	andi	r5,r3,63487
 400827c:	8940030d 	sth	r5,12(r17)
 4008280:	89000015 	stw	r4,0(r17)
 4008284:	18c4000c 	andi	r3,r3,4096
 4008288:	18002c1e 	bne	r3,zero,400833c <__sflush_r+0x160>
 400828c:	89400c17 	ldw	r5,48(r17)
 4008290:	9c000015 	stw	r16,0(r19)
 4008294:	28000526 	beq	r5,zero,40082ac <__sflush_r+0xd0>
 4008298:	88801004 	addi	r2,r17,64
 400829c:	28800226 	beq	r5,r2,40082a8 <__sflush_r+0xcc>
 40082a0:	9809883a 	mov	r4,r19
 40082a4:	40089f40 	call	40089f4 <_free_r>
 40082a8:	88000c15 	stw	zero,48(r17)
 40082ac:	0005883a 	mov	r2,zero
 40082b0:	dfc00417 	ldw	ra,16(sp)
 40082b4:	dcc00317 	ldw	r19,12(sp)
 40082b8:	dc800217 	ldw	r18,8(sp)
 40082bc:	dc400117 	ldw	r17,4(sp)
 40082c0:	dc000017 	ldw	r16,0(sp)
 40082c4:	dec00504 	addi	sp,sp,20
 40082c8:	f800283a 	ret
 40082cc:	2c800417 	ldw	r18,16(r5)
 40082d0:	903ff626 	beq	r18,zero,40082ac <__alt_data_end+0xfc0082ac>
 40082d4:	2c000017 	ldw	r16,0(r5)
 40082d8:	108000cc 	andi	r2,r2,3
 40082dc:	2c800015 	stw	r18,0(r5)
 40082e0:	84a1c83a 	sub	r16,r16,r18
 40082e4:	1000131e 	bne	r2,zero,4008334 <__sflush_r+0x158>
 40082e8:	28800517 	ldw	r2,20(r5)
 40082ec:	88800215 	stw	r2,8(r17)
 40082f0:	04000316 	blt	zero,r16,4008300 <__sflush_r+0x124>
 40082f4:	003fed06 	br	40082ac <__alt_data_end+0xfc0082ac>
 40082f8:	90a5883a 	add	r18,r18,r2
 40082fc:	043feb0e 	bge	zero,r16,40082ac <__alt_data_end+0xfc0082ac>
 4008300:	88800917 	ldw	r2,36(r17)
 4008304:	89400717 	ldw	r5,28(r17)
 4008308:	800f883a 	mov	r7,r16
 400830c:	900d883a 	mov	r6,r18
 4008310:	9809883a 	mov	r4,r19
 4008314:	103ee83a 	callr	r2
 4008318:	80a1c83a 	sub	r16,r16,r2
 400831c:	00bff616 	blt	zero,r2,40082f8 <__alt_data_end+0xfc0082f8>
 4008320:	88c0030b 	ldhu	r3,12(r17)
 4008324:	00bfffc4 	movi	r2,-1
 4008328:	18c01014 	ori	r3,r3,64
 400832c:	88c0030d 	sth	r3,12(r17)
 4008330:	003fdf06 	br	40082b0 <__alt_data_end+0xfc0082b0>
 4008334:	0005883a 	mov	r2,zero
 4008338:	003fec06 	br	40082ec <__alt_data_end+0xfc0082ec>
 400833c:	88801415 	stw	r2,80(r17)
 4008340:	003fd206 	br	400828c <__alt_data_end+0xfc00828c>
 4008344:	28c00f17 	ldw	r3,60(r5)
 4008348:	00ffb316 	blt	zero,r3,4008218 <__alt_data_end+0xfc008218>
 400834c:	003fd706 	br	40082ac <__alt_data_end+0xfc0082ac>
 4008350:	89400717 	ldw	r5,28(r17)
 4008354:	000d883a 	mov	r6,zero
 4008358:	01c00044 	movi	r7,1
 400835c:	9809883a 	mov	r4,r19
 4008360:	403ee83a 	callr	r8
 4008364:	100d883a 	mov	r6,r2
 4008368:	00bfffc4 	movi	r2,-1
 400836c:	30801426 	beq	r6,r2,40083c0 <__sflush_r+0x1e4>
 4008370:	8880030b 	ldhu	r2,12(r17)
 4008374:	8a000a17 	ldw	r8,40(r17)
 4008378:	003fae06 	br	4008234 <__alt_data_end+0xfc008234>
 400837c:	98c00017 	ldw	r3,0(r19)
 4008380:	183fba26 	beq	r3,zero,400826c <__alt_data_end+0xfc00826c>
 4008384:	01000744 	movi	r4,29
 4008388:	19000626 	beq	r3,r4,40083a4 <__sflush_r+0x1c8>
 400838c:	01000584 	movi	r4,22
 4008390:	19000426 	beq	r3,r4,40083a4 <__sflush_r+0x1c8>
 4008394:	88c0030b 	ldhu	r3,12(r17)
 4008398:	18c01014 	ori	r3,r3,64
 400839c:	88c0030d 	sth	r3,12(r17)
 40083a0:	003fc306 	br	40082b0 <__alt_data_end+0xfc0082b0>
 40083a4:	8880030b 	ldhu	r2,12(r17)
 40083a8:	88c00417 	ldw	r3,16(r17)
 40083ac:	88000115 	stw	zero,4(r17)
 40083b0:	10bdffcc 	andi	r2,r2,63487
 40083b4:	8880030d 	sth	r2,12(r17)
 40083b8:	88c00015 	stw	r3,0(r17)
 40083bc:	003fb306 	br	400828c <__alt_data_end+0xfc00828c>
 40083c0:	98800017 	ldw	r2,0(r19)
 40083c4:	103fea26 	beq	r2,zero,4008370 <__alt_data_end+0xfc008370>
 40083c8:	00c00744 	movi	r3,29
 40083cc:	10c00226 	beq	r2,r3,40083d8 <__sflush_r+0x1fc>
 40083d0:	00c00584 	movi	r3,22
 40083d4:	10c0031e 	bne	r2,r3,40083e4 <__sflush_r+0x208>
 40083d8:	9c000015 	stw	r16,0(r19)
 40083dc:	0005883a 	mov	r2,zero
 40083e0:	003fb306 	br	40082b0 <__alt_data_end+0xfc0082b0>
 40083e4:	88c0030b 	ldhu	r3,12(r17)
 40083e8:	3005883a 	mov	r2,r6
 40083ec:	18c01014 	ori	r3,r3,64
 40083f0:	88c0030d 	sth	r3,12(r17)
 40083f4:	003fae06 	br	40082b0 <__alt_data_end+0xfc0082b0>

040083f8 <_fflush_r>:
 40083f8:	defffd04 	addi	sp,sp,-12
 40083fc:	dc000115 	stw	r16,4(sp)
 4008400:	dfc00215 	stw	ra,8(sp)
 4008404:	2021883a 	mov	r16,r4
 4008408:	20000226 	beq	r4,zero,4008414 <_fflush_r+0x1c>
 400840c:	20800e17 	ldw	r2,56(r4)
 4008410:	10000c26 	beq	r2,zero,4008444 <_fflush_r+0x4c>
 4008414:	2880030f 	ldh	r2,12(r5)
 4008418:	1000051e 	bne	r2,zero,4008430 <_fflush_r+0x38>
 400841c:	0005883a 	mov	r2,zero
 4008420:	dfc00217 	ldw	ra,8(sp)
 4008424:	dc000117 	ldw	r16,4(sp)
 4008428:	dec00304 	addi	sp,sp,12
 400842c:	f800283a 	ret
 4008430:	8009883a 	mov	r4,r16
 4008434:	dfc00217 	ldw	ra,8(sp)
 4008438:	dc000117 	ldw	r16,4(sp)
 400843c:	dec00304 	addi	sp,sp,12
 4008440:	40081dc1 	jmpi	40081dc <__sflush_r>
 4008444:	d9400015 	stw	r5,0(sp)
 4008448:	40087d40 	call	40087d4 <__sinit>
 400844c:	d9400017 	ldw	r5,0(sp)
 4008450:	003ff006 	br	4008414 <__alt_data_end+0xfc008414>

04008454 <fflush>:
 4008454:	20000526 	beq	r4,zero,400846c <fflush+0x18>
 4008458:	00810074 	movhi	r2,1025
 400845c:	1097ca04 	addi	r2,r2,24360
 4008460:	200b883a 	mov	r5,r4
 4008464:	11000017 	ldw	r4,0(r2)
 4008468:	40083f81 	jmpi	40083f8 <_fflush_r>
 400846c:	00810074 	movhi	r2,1025
 4008470:	1097c904 	addi	r2,r2,24356
 4008474:	11000017 	ldw	r4,0(r2)
 4008478:	01410074 	movhi	r5,1025
 400847c:	2960fe04 	addi	r5,r5,-31752
 4008480:	40092841 	jmpi	4009284 <_fwalk_reent>

04008484 <__fp_unlock>:
 4008484:	0005883a 	mov	r2,zero
 4008488:	f800283a 	ret

0400848c <_cleanup_r>:
 400848c:	01410074 	movhi	r5,1025
 4008490:	29724f04 	addi	r5,r5,-14020
 4008494:	40092841 	jmpi	4009284 <_fwalk_reent>

04008498 <__sinit.part.1>:
 4008498:	defff704 	addi	sp,sp,-36
 400849c:	00c10074 	movhi	r3,1025
 40084a0:	dfc00815 	stw	ra,32(sp)
 40084a4:	ddc00715 	stw	r23,28(sp)
 40084a8:	dd800615 	stw	r22,24(sp)
 40084ac:	dd400515 	stw	r21,20(sp)
 40084b0:	dd000415 	stw	r20,16(sp)
 40084b4:	dcc00315 	stw	r19,12(sp)
 40084b8:	dc800215 	stw	r18,8(sp)
 40084bc:	dc400115 	stw	r17,4(sp)
 40084c0:	dc000015 	stw	r16,0(sp)
 40084c4:	18e12304 	addi	r3,r3,-31604
 40084c8:	24000117 	ldw	r16,4(r4)
 40084cc:	20c00f15 	stw	r3,60(r4)
 40084d0:	2080bb04 	addi	r2,r4,748
 40084d4:	00c000c4 	movi	r3,3
 40084d8:	20c0b915 	stw	r3,740(r4)
 40084dc:	2080ba15 	stw	r2,744(r4)
 40084e0:	2000b815 	stw	zero,736(r4)
 40084e4:	05c00204 	movi	r23,8
 40084e8:	00800104 	movi	r2,4
 40084ec:	2025883a 	mov	r18,r4
 40084f0:	b80d883a 	mov	r6,r23
 40084f4:	81001704 	addi	r4,r16,92
 40084f8:	000b883a 	mov	r5,zero
 40084fc:	80000015 	stw	zero,0(r16)
 4008500:	80000115 	stw	zero,4(r16)
 4008504:	80000215 	stw	zero,8(r16)
 4008508:	8080030d 	sth	r2,12(r16)
 400850c:	80001915 	stw	zero,100(r16)
 4008510:	8000038d 	sth	zero,14(r16)
 4008514:	80000415 	stw	zero,16(r16)
 4008518:	80000515 	stw	zero,20(r16)
 400851c:	80000615 	stw	zero,24(r16)
 4008520:	4003cf40 	call	4003cf4 <memset>
 4008524:	05810034 	movhi	r22,1024
 4008528:	94400217 	ldw	r17,8(r18)
 400852c:	05410034 	movhi	r21,1024
 4008530:	05010034 	movhi	r20,1024
 4008534:	04c10034 	movhi	r19,1024
 4008538:	b590aa04 	addi	r22,r22,17064
 400853c:	ad50c104 	addi	r21,r21,17156
 4008540:	a510e004 	addi	r20,r20,17280
 4008544:	9cd0f704 	addi	r19,r19,17372
 4008548:	85800815 	stw	r22,32(r16)
 400854c:	85400915 	stw	r21,36(r16)
 4008550:	85000a15 	stw	r20,40(r16)
 4008554:	84c00b15 	stw	r19,44(r16)
 4008558:	84000715 	stw	r16,28(r16)
 400855c:	00800284 	movi	r2,10
 4008560:	8880030d 	sth	r2,12(r17)
 4008564:	00800044 	movi	r2,1
 4008568:	b80d883a 	mov	r6,r23
 400856c:	89001704 	addi	r4,r17,92
 4008570:	000b883a 	mov	r5,zero
 4008574:	88000015 	stw	zero,0(r17)
 4008578:	88000115 	stw	zero,4(r17)
 400857c:	88000215 	stw	zero,8(r17)
 4008580:	88001915 	stw	zero,100(r17)
 4008584:	8880038d 	sth	r2,14(r17)
 4008588:	88000415 	stw	zero,16(r17)
 400858c:	88000515 	stw	zero,20(r17)
 4008590:	88000615 	stw	zero,24(r17)
 4008594:	4003cf40 	call	4003cf4 <memset>
 4008598:	94000317 	ldw	r16,12(r18)
 400859c:	00800484 	movi	r2,18
 40085a0:	8c400715 	stw	r17,28(r17)
 40085a4:	8d800815 	stw	r22,32(r17)
 40085a8:	8d400915 	stw	r21,36(r17)
 40085ac:	8d000a15 	stw	r20,40(r17)
 40085b0:	8cc00b15 	stw	r19,44(r17)
 40085b4:	8080030d 	sth	r2,12(r16)
 40085b8:	00800084 	movi	r2,2
 40085bc:	80000015 	stw	zero,0(r16)
 40085c0:	80000115 	stw	zero,4(r16)
 40085c4:	80000215 	stw	zero,8(r16)
 40085c8:	80001915 	stw	zero,100(r16)
 40085cc:	8080038d 	sth	r2,14(r16)
 40085d0:	80000415 	stw	zero,16(r16)
 40085d4:	80000515 	stw	zero,20(r16)
 40085d8:	80000615 	stw	zero,24(r16)
 40085dc:	b80d883a 	mov	r6,r23
 40085e0:	000b883a 	mov	r5,zero
 40085e4:	81001704 	addi	r4,r16,92
 40085e8:	4003cf40 	call	4003cf4 <memset>
 40085ec:	00800044 	movi	r2,1
 40085f0:	84000715 	stw	r16,28(r16)
 40085f4:	85800815 	stw	r22,32(r16)
 40085f8:	85400915 	stw	r21,36(r16)
 40085fc:	85000a15 	stw	r20,40(r16)
 4008600:	84c00b15 	stw	r19,44(r16)
 4008604:	90800e15 	stw	r2,56(r18)
 4008608:	dfc00817 	ldw	ra,32(sp)
 400860c:	ddc00717 	ldw	r23,28(sp)
 4008610:	dd800617 	ldw	r22,24(sp)
 4008614:	dd400517 	ldw	r21,20(sp)
 4008618:	dd000417 	ldw	r20,16(sp)
 400861c:	dcc00317 	ldw	r19,12(sp)
 4008620:	dc800217 	ldw	r18,8(sp)
 4008624:	dc400117 	ldw	r17,4(sp)
 4008628:	dc000017 	ldw	r16,0(sp)
 400862c:	dec00904 	addi	sp,sp,36
 4008630:	f800283a 	ret

04008634 <__fp_lock>:
 4008634:	0005883a 	mov	r2,zero
 4008638:	f800283a 	ret

0400863c <__sfmoreglue>:
 400863c:	defffc04 	addi	sp,sp,-16
 4008640:	dc400115 	stw	r17,4(sp)
 4008644:	2c7fffc4 	addi	r17,r5,-1
 4008648:	8c401a24 	muli	r17,r17,104
 400864c:	dc800215 	stw	r18,8(sp)
 4008650:	2825883a 	mov	r18,r5
 4008654:	89401d04 	addi	r5,r17,116
 4008658:	dc000015 	stw	r16,0(sp)
 400865c:	dfc00315 	stw	ra,12(sp)
 4008660:	40034e80 	call	40034e8 <_malloc_r>
 4008664:	1021883a 	mov	r16,r2
 4008668:	10000726 	beq	r2,zero,4008688 <__sfmoreglue+0x4c>
 400866c:	11000304 	addi	r4,r2,12
 4008670:	10000015 	stw	zero,0(r2)
 4008674:	14800115 	stw	r18,4(r2)
 4008678:	11000215 	stw	r4,8(r2)
 400867c:	89801a04 	addi	r6,r17,104
 4008680:	000b883a 	mov	r5,zero
 4008684:	4003cf40 	call	4003cf4 <memset>
 4008688:	8005883a 	mov	r2,r16
 400868c:	dfc00317 	ldw	ra,12(sp)
 4008690:	dc800217 	ldw	r18,8(sp)
 4008694:	dc400117 	ldw	r17,4(sp)
 4008698:	dc000017 	ldw	r16,0(sp)
 400869c:	dec00404 	addi	sp,sp,16
 40086a0:	f800283a 	ret

040086a4 <__sfp>:
 40086a4:	defffb04 	addi	sp,sp,-20
 40086a8:	dc000015 	stw	r16,0(sp)
 40086ac:	04010074 	movhi	r16,1025
 40086b0:	8417c904 	addi	r16,r16,24356
 40086b4:	dcc00315 	stw	r19,12(sp)
 40086b8:	2027883a 	mov	r19,r4
 40086bc:	81000017 	ldw	r4,0(r16)
 40086c0:	dfc00415 	stw	ra,16(sp)
 40086c4:	dc800215 	stw	r18,8(sp)
 40086c8:	20800e17 	ldw	r2,56(r4)
 40086cc:	dc400115 	stw	r17,4(sp)
 40086d0:	1000021e 	bne	r2,zero,40086dc <__sfp+0x38>
 40086d4:	40084980 	call	4008498 <__sinit.part.1>
 40086d8:	81000017 	ldw	r4,0(r16)
 40086dc:	2480b804 	addi	r18,r4,736
 40086e0:	047fffc4 	movi	r17,-1
 40086e4:	91000117 	ldw	r4,4(r18)
 40086e8:	94000217 	ldw	r16,8(r18)
 40086ec:	213fffc4 	addi	r4,r4,-1
 40086f0:	20000a16 	blt	r4,zero,400871c <__sfp+0x78>
 40086f4:	8080030f 	ldh	r2,12(r16)
 40086f8:	10000c26 	beq	r2,zero,400872c <__sfp+0x88>
 40086fc:	80c01d04 	addi	r3,r16,116
 4008700:	00000206 	br	400870c <__sfp+0x68>
 4008704:	18bfe60f 	ldh	r2,-104(r3)
 4008708:	10000826 	beq	r2,zero,400872c <__sfp+0x88>
 400870c:	213fffc4 	addi	r4,r4,-1
 4008710:	1c3ffd04 	addi	r16,r3,-12
 4008714:	18c01a04 	addi	r3,r3,104
 4008718:	247ffa1e 	bne	r4,r17,4008704 <__alt_data_end+0xfc008704>
 400871c:	90800017 	ldw	r2,0(r18)
 4008720:	10001d26 	beq	r2,zero,4008798 <__sfp+0xf4>
 4008724:	1025883a 	mov	r18,r2
 4008728:	003fee06 	br	40086e4 <__alt_data_end+0xfc0086e4>
 400872c:	00bfffc4 	movi	r2,-1
 4008730:	8080038d 	sth	r2,14(r16)
 4008734:	00800044 	movi	r2,1
 4008738:	8080030d 	sth	r2,12(r16)
 400873c:	80001915 	stw	zero,100(r16)
 4008740:	80000015 	stw	zero,0(r16)
 4008744:	80000215 	stw	zero,8(r16)
 4008748:	80000115 	stw	zero,4(r16)
 400874c:	80000415 	stw	zero,16(r16)
 4008750:	80000515 	stw	zero,20(r16)
 4008754:	80000615 	stw	zero,24(r16)
 4008758:	01800204 	movi	r6,8
 400875c:	000b883a 	mov	r5,zero
 4008760:	81001704 	addi	r4,r16,92
 4008764:	4003cf40 	call	4003cf4 <memset>
 4008768:	8005883a 	mov	r2,r16
 400876c:	80000c15 	stw	zero,48(r16)
 4008770:	80000d15 	stw	zero,52(r16)
 4008774:	80001115 	stw	zero,68(r16)
 4008778:	80001215 	stw	zero,72(r16)
 400877c:	dfc00417 	ldw	ra,16(sp)
 4008780:	dcc00317 	ldw	r19,12(sp)
 4008784:	dc800217 	ldw	r18,8(sp)
 4008788:	dc400117 	ldw	r17,4(sp)
 400878c:	dc000017 	ldw	r16,0(sp)
 4008790:	dec00504 	addi	sp,sp,20
 4008794:	f800283a 	ret
 4008798:	01400104 	movi	r5,4
 400879c:	9809883a 	mov	r4,r19
 40087a0:	400863c0 	call	400863c <__sfmoreglue>
 40087a4:	90800015 	stw	r2,0(r18)
 40087a8:	103fde1e 	bne	r2,zero,4008724 <__alt_data_end+0xfc008724>
 40087ac:	00800304 	movi	r2,12
 40087b0:	98800015 	stw	r2,0(r19)
 40087b4:	0005883a 	mov	r2,zero
 40087b8:	003ff006 	br	400877c <__alt_data_end+0xfc00877c>

040087bc <_cleanup>:
 40087bc:	00810074 	movhi	r2,1025
 40087c0:	1097c904 	addi	r2,r2,24356
 40087c4:	11000017 	ldw	r4,0(r2)
 40087c8:	01410074 	movhi	r5,1025
 40087cc:	29724f04 	addi	r5,r5,-14020
 40087d0:	40092841 	jmpi	4009284 <_fwalk_reent>

040087d4 <__sinit>:
 40087d4:	20800e17 	ldw	r2,56(r4)
 40087d8:	10000126 	beq	r2,zero,40087e0 <__sinit+0xc>
 40087dc:	f800283a 	ret
 40087e0:	40084981 	jmpi	4008498 <__sinit.part.1>

040087e4 <__sfp_lock_acquire>:
 40087e4:	f800283a 	ret

040087e8 <__sfp_lock_release>:
 40087e8:	f800283a 	ret

040087ec <__sinit_lock_acquire>:
 40087ec:	f800283a 	ret

040087f0 <__sinit_lock_release>:
 40087f0:	f800283a 	ret

040087f4 <__fp_lock_all>:
 40087f4:	00810074 	movhi	r2,1025
 40087f8:	1097ca04 	addi	r2,r2,24360
 40087fc:	11000017 	ldw	r4,0(r2)
 4008800:	01410074 	movhi	r5,1025
 4008804:	29618d04 	addi	r5,r5,-31180
 4008808:	40091c01 	jmpi	40091c0 <_fwalk>

0400880c <__fp_unlock_all>:
 400880c:	00810074 	movhi	r2,1025
 4008810:	1097ca04 	addi	r2,r2,24360
 4008814:	11000017 	ldw	r4,0(r2)
 4008818:	01410074 	movhi	r5,1025
 400881c:	29612104 	addi	r5,r5,-31612
 4008820:	40091c01 	jmpi	40091c0 <_fwalk>

04008824 <__sflags>:
 4008824:	28800007 	ldb	r2,0(r5)
 4008828:	00c01c84 	movi	r3,114
 400882c:	10c02426 	beq	r2,r3,40088c0 <__sflags+0x9c>
 4008830:	00c01dc4 	movi	r3,119
 4008834:	10c01e26 	beq	r2,r3,40088b0 <__sflags+0x8c>
 4008838:	00c01844 	movi	r3,97
 400883c:	10c00426 	beq	r2,r3,4008850 <__sflags+0x2c>
 4008840:	00800584 	movi	r2,22
 4008844:	20800015 	stw	r2,0(r4)
 4008848:	0005883a 	mov	r2,zero
 400884c:	f800283a 	ret
 4008850:	02c08204 	movi	r11,520
 4008854:	01000044 	movi	r4,1
 4008858:	00804204 	movi	r2,264
 400885c:	01c00ac4 	movi	r7,43
 4008860:	02bff8c4 	movi	r10,-29
 4008864:	027fff04 	movi	r9,-4
 4008868:	02001e04 	movi	r8,120
 400886c:	29400044 	addi	r5,r5,1
 4008870:	28c00007 	ldb	r3,0(r5)
 4008874:	18000626 	beq	r3,zero,4008890 <__sflags+0x6c>
 4008878:	19c00826 	beq	r3,r7,400889c <__sflags+0x78>
 400887c:	1a3ffb1e 	bne	r3,r8,400886c <__alt_data_end+0xfc00886c>
 4008880:	29400044 	addi	r5,r5,1
 4008884:	28c00007 	ldb	r3,0(r5)
 4008888:	21020014 	ori	r4,r4,2048
 400888c:	183ffa1e 	bne	r3,zero,4008878 <__alt_data_end+0xfc008878>
 4008890:	22c8b03a 	or	r4,r4,r11
 4008894:	31000015 	stw	r4,0(r6)
 4008898:	f800283a 	ret
 400889c:	1284703a 	and	r2,r2,r10
 40088a0:	2248703a 	and	r4,r4,r9
 40088a4:	10800414 	ori	r2,r2,16
 40088a8:	21000094 	ori	r4,r4,2
 40088ac:	003fef06 	br	400886c <__alt_data_end+0xfc00886c>
 40088b0:	02c18004 	movi	r11,1536
 40088b4:	01000044 	movi	r4,1
 40088b8:	00800204 	movi	r2,8
 40088bc:	003fe706 	br	400885c <__alt_data_end+0xfc00885c>
 40088c0:	0017883a 	mov	r11,zero
 40088c4:	0009883a 	mov	r4,zero
 40088c8:	00800104 	movi	r2,4
 40088cc:	003fe306 	br	400885c <__alt_data_end+0xfc00885c>

040088d0 <_malloc_trim_r>:
 40088d0:	defffb04 	addi	sp,sp,-20
 40088d4:	dcc00315 	stw	r19,12(sp)
 40088d8:	04c10074 	movhi	r19,1025
 40088dc:	dc800215 	stw	r18,8(sp)
 40088e0:	dc400115 	stw	r17,4(sp)
 40088e4:	dc000015 	stw	r16,0(sp)
 40088e8:	dfc00415 	stw	ra,16(sp)
 40088ec:	2821883a 	mov	r16,r5
 40088f0:	9cd1f304 	addi	r19,r19,18380
 40088f4:	2025883a 	mov	r18,r4
 40088f8:	40106200 	call	4010620 <__malloc_lock>
 40088fc:	98800217 	ldw	r2,8(r19)
 4008900:	14400117 	ldw	r17,4(r2)
 4008904:	00bfff04 	movi	r2,-4
 4008908:	88a2703a 	and	r17,r17,r2
 400890c:	8c21c83a 	sub	r16,r17,r16
 4008910:	8403fbc4 	addi	r16,r16,4079
 4008914:	8020d33a 	srli	r16,r16,12
 4008918:	0083ffc4 	movi	r2,4095
 400891c:	843fffc4 	addi	r16,r16,-1
 4008920:	8020933a 	slli	r16,r16,12
 4008924:	1400060e 	bge	r2,r16,4008940 <_malloc_trim_r+0x70>
 4008928:	000b883a 	mov	r5,zero
 400892c:	9009883a 	mov	r4,r18
 4008930:	40042540 	call	4004254 <_sbrk_r>
 4008934:	98c00217 	ldw	r3,8(r19)
 4008938:	1c47883a 	add	r3,r3,r17
 400893c:	10c00a26 	beq	r2,r3,4008968 <_malloc_trim_r+0x98>
 4008940:	9009883a 	mov	r4,r18
 4008944:	40106440 	call	4010644 <__malloc_unlock>
 4008948:	0005883a 	mov	r2,zero
 400894c:	dfc00417 	ldw	ra,16(sp)
 4008950:	dcc00317 	ldw	r19,12(sp)
 4008954:	dc800217 	ldw	r18,8(sp)
 4008958:	dc400117 	ldw	r17,4(sp)
 400895c:	dc000017 	ldw	r16,0(sp)
 4008960:	dec00504 	addi	sp,sp,20
 4008964:	f800283a 	ret
 4008968:	040bc83a 	sub	r5,zero,r16
 400896c:	9009883a 	mov	r4,r18
 4008970:	40042540 	call	4004254 <_sbrk_r>
 4008974:	00ffffc4 	movi	r3,-1
 4008978:	10c00d26 	beq	r2,r3,40089b0 <_malloc_trim_r+0xe0>
 400897c:	00c100b4 	movhi	r3,1026
 4008980:	18e0c004 	addi	r3,r3,-32000
 4008984:	18800017 	ldw	r2,0(r3)
 4008988:	99000217 	ldw	r4,8(r19)
 400898c:	8c23c83a 	sub	r17,r17,r16
 4008990:	8c400054 	ori	r17,r17,1
 4008994:	1421c83a 	sub	r16,r2,r16
 4008998:	24400115 	stw	r17,4(r4)
 400899c:	9009883a 	mov	r4,r18
 40089a0:	1c000015 	stw	r16,0(r3)
 40089a4:	40106440 	call	4010644 <__malloc_unlock>
 40089a8:	00800044 	movi	r2,1
 40089ac:	003fe706 	br	400894c <__alt_data_end+0xfc00894c>
 40089b0:	000b883a 	mov	r5,zero
 40089b4:	9009883a 	mov	r4,r18
 40089b8:	40042540 	call	4004254 <_sbrk_r>
 40089bc:	99000217 	ldw	r4,8(r19)
 40089c0:	014003c4 	movi	r5,15
 40089c4:	1107c83a 	sub	r3,r2,r4
 40089c8:	28ffdd0e 	bge	r5,r3,4008940 <__alt_data_end+0xfc008940>
 40089cc:	01410074 	movhi	r5,1025
 40089d0:	2957cb04 	addi	r5,r5,24364
 40089d4:	29400017 	ldw	r5,0(r5)
 40089d8:	18c00054 	ori	r3,r3,1
 40089dc:	20c00115 	stw	r3,4(r4)
 40089e0:	00c100b4 	movhi	r3,1026
 40089e4:	1145c83a 	sub	r2,r2,r5
 40089e8:	18e0c004 	addi	r3,r3,-32000
 40089ec:	18800015 	stw	r2,0(r3)
 40089f0:	003fd306 	br	4008940 <__alt_data_end+0xfc008940>

040089f4 <_free_r>:
 40089f4:	28004126 	beq	r5,zero,4008afc <_free_r+0x108>
 40089f8:	defffd04 	addi	sp,sp,-12
 40089fc:	dc400115 	stw	r17,4(sp)
 4008a00:	dc000015 	stw	r16,0(sp)
 4008a04:	2023883a 	mov	r17,r4
 4008a08:	2821883a 	mov	r16,r5
 4008a0c:	dfc00215 	stw	ra,8(sp)
 4008a10:	40106200 	call	4010620 <__malloc_lock>
 4008a14:	81ffff17 	ldw	r7,-4(r16)
 4008a18:	00bfff84 	movi	r2,-2
 4008a1c:	01010074 	movhi	r4,1025
 4008a20:	81bffe04 	addi	r6,r16,-8
 4008a24:	3884703a 	and	r2,r7,r2
 4008a28:	2111f304 	addi	r4,r4,18380
 4008a2c:	308b883a 	add	r5,r6,r2
 4008a30:	2a400117 	ldw	r9,4(r5)
 4008a34:	22000217 	ldw	r8,8(r4)
 4008a38:	00ffff04 	movi	r3,-4
 4008a3c:	48c6703a 	and	r3,r9,r3
 4008a40:	2a005726 	beq	r5,r8,4008ba0 <_free_r+0x1ac>
 4008a44:	28c00115 	stw	r3,4(r5)
 4008a48:	39c0004c 	andi	r7,r7,1
 4008a4c:	3800091e 	bne	r7,zero,4008a74 <_free_r+0x80>
 4008a50:	823ffe17 	ldw	r8,-8(r16)
 4008a54:	22400204 	addi	r9,r4,8
 4008a58:	320dc83a 	sub	r6,r6,r8
 4008a5c:	31c00217 	ldw	r7,8(r6)
 4008a60:	1205883a 	add	r2,r2,r8
 4008a64:	3a406526 	beq	r7,r9,4008bfc <_free_r+0x208>
 4008a68:	32000317 	ldw	r8,12(r6)
 4008a6c:	3a000315 	stw	r8,12(r7)
 4008a70:	41c00215 	stw	r7,8(r8)
 4008a74:	28cf883a 	add	r7,r5,r3
 4008a78:	39c00117 	ldw	r7,4(r7)
 4008a7c:	39c0004c 	andi	r7,r7,1
 4008a80:	38003a26 	beq	r7,zero,4008b6c <_free_r+0x178>
 4008a84:	10c00054 	ori	r3,r2,1
 4008a88:	30c00115 	stw	r3,4(r6)
 4008a8c:	3087883a 	add	r3,r6,r2
 4008a90:	18800015 	stw	r2,0(r3)
 4008a94:	00c07fc4 	movi	r3,511
 4008a98:	18801936 	bltu	r3,r2,4008b00 <_free_r+0x10c>
 4008a9c:	1004d0fa 	srli	r2,r2,3
 4008aa0:	01c00044 	movi	r7,1
 4008aa4:	21400117 	ldw	r5,4(r4)
 4008aa8:	10c00044 	addi	r3,r2,1
 4008aac:	18c7883a 	add	r3,r3,r3
 4008ab0:	1005d0ba 	srai	r2,r2,2
 4008ab4:	18c7883a 	add	r3,r3,r3
 4008ab8:	18c7883a 	add	r3,r3,r3
 4008abc:	1907883a 	add	r3,r3,r4
 4008ac0:	3884983a 	sll	r2,r7,r2
 4008ac4:	19c00017 	ldw	r7,0(r3)
 4008ac8:	1a3ffe04 	addi	r8,r3,-8
 4008acc:	1144b03a 	or	r2,r2,r5
 4008ad0:	32000315 	stw	r8,12(r6)
 4008ad4:	31c00215 	stw	r7,8(r6)
 4008ad8:	20800115 	stw	r2,4(r4)
 4008adc:	19800015 	stw	r6,0(r3)
 4008ae0:	39800315 	stw	r6,12(r7)
 4008ae4:	8809883a 	mov	r4,r17
 4008ae8:	dfc00217 	ldw	ra,8(sp)
 4008aec:	dc400117 	ldw	r17,4(sp)
 4008af0:	dc000017 	ldw	r16,0(sp)
 4008af4:	dec00304 	addi	sp,sp,12
 4008af8:	40106441 	jmpi	4010644 <__malloc_unlock>
 4008afc:	f800283a 	ret
 4008b00:	100ad27a 	srli	r5,r2,9
 4008b04:	00c00104 	movi	r3,4
 4008b08:	19404a36 	bltu	r3,r5,4008c34 <_free_r+0x240>
 4008b0c:	100ad1ba 	srli	r5,r2,6
 4008b10:	28c00e44 	addi	r3,r5,57
 4008b14:	18c7883a 	add	r3,r3,r3
 4008b18:	29400e04 	addi	r5,r5,56
 4008b1c:	18c7883a 	add	r3,r3,r3
 4008b20:	18c7883a 	add	r3,r3,r3
 4008b24:	1909883a 	add	r4,r3,r4
 4008b28:	20c00017 	ldw	r3,0(r4)
 4008b2c:	01c10074 	movhi	r7,1025
 4008b30:	213ffe04 	addi	r4,r4,-8
 4008b34:	39d1f304 	addi	r7,r7,18380
 4008b38:	20c04426 	beq	r4,r3,4008c4c <_free_r+0x258>
 4008b3c:	01ffff04 	movi	r7,-4
 4008b40:	19400117 	ldw	r5,4(r3)
 4008b44:	29ca703a 	and	r5,r5,r7
 4008b48:	1140022e 	bgeu	r2,r5,4008b54 <_free_r+0x160>
 4008b4c:	18c00217 	ldw	r3,8(r3)
 4008b50:	20fffb1e 	bne	r4,r3,4008b40 <__alt_data_end+0xfc008b40>
 4008b54:	19000317 	ldw	r4,12(r3)
 4008b58:	31000315 	stw	r4,12(r6)
 4008b5c:	30c00215 	stw	r3,8(r6)
 4008b60:	21800215 	stw	r6,8(r4)
 4008b64:	19800315 	stw	r6,12(r3)
 4008b68:	003fde06 	br	4008ae4 <__alt_data_end+0xfc008ae4>
 4008b6c:	29c00217 	ldw	r7,8(r5)
 4008b70:	10c5883a 	add	r2,r2,r3
 4008b74:	00c10074 	movhi	r3,1025
 4008b78:	18d1f504 	addi	r3,r3,18388
 4008b7c:	38c03b26 	beq	r7,r3,4008c6c <_free_r+0x278>
 4008b80:	2a000317 	ldw	r8,12(r5)
 4008b84:	11400054 	ori	r5,r2,1
 4008b88:	3087883a 	add	r3,r6,r2
 4008b8c:	3a000315 	stw	r8,12(r7)
 4008b90:	41c00215 	stw	r7,8(r8)
 4008b94:	31400115 	stw	r5,4(r6)
 4008b98:	18800015 	stw	r2,0(r3)
 4008b9c:	003fbd06 	br	4008a94 <__alt_data_end+0xfc008a94>
 4008ba0:	39c0004c 	andi	r7,r7,1
 4008ba4:	10c5883a 	add	r2,r2,r3
 4008ba8:	3800071e 	bne	r7,zero,4008bc8 <_free_r+0x1d4>
 4008bac:	81fffe17 	ldw	r7,-8(r16)
 4008bb0:	31cdc83a 	sub	r6,r6,r7
 4008bb4:	30c00317 	ldw	r3,12(r6)
 4008bb8:	31400217 	ldw	r5,8(r6)
 4008bbc:	11c5883a 	add	r2,r2,r7
 4008bc0:	28c00315 	stw	r3,12(r5)
 4008bc4:	19400215 	stw	r5,8(r3)
 4008bc8:	10c00054 	ori	r3,r2,1
 4008bcc:	30c00115 	stw	r3,4(r6)
 4008bd0:	00c10074 	movhi	r3,1025
 4008bd4:	18d7cc04 	addi	r3,r3,24368
 4008bd8:	18c00017 	ldw	r3,0(r3)
 4008bdc:	21800215 	stw	r6,8(r4)
 4008be0:	10ffc036 	bltu	r2,r3,4008ae4 <__alt_data_end+0xfc008ae4>
 4008be4:	008100b4 	movhi	r2,1026
 4008be8:	10a0b504 	addi	r2,r2,-32044
 4008bec:	11400017 	ldw	r5,0(r2)
 4008bf0:	8809883a 	mov	r4,r17
 4008bf4:	40088d00 	call	40088d0 <_malloc_trim_r>
 4008bf8:	003fba06 	br	4008ae4 <__alt_data_end+0xfc008ae4>
 4008bfc:	28c9883a 	add	r4,r5,r3
 4008c00:	21000117 	ldw	r4,4(r4)
 4008c04:	2100004c 	andi	r4,r4,1
 4008c08:	2000391e 	bne	r4,zero,4008cf0 <_free_r+0x2fc>
 4008c0c:	29c00217 	ldw	r7,8(r5)
 4008c10:	29000317 	ldw	r4,12(r5)
 4008c14:	1885883a 	add	r2,r3,r2
 4008c18:	10c00054 	ori	r3,r2,1
 4008c1c:	39000315 	stw	r4,12(r7)
 4008c20:	21c00215 	stw	r7,8(r4)
 4008c24:	30c00115 	stw	r3,4(r6)
 4008c28:	308d883a 	add	r6,r6,r2
 4008c2c:	30800015 	stw	r2,0(r6)
 4008c30:	003fac06 	br	4008ae4 <__alt_data_end+0xfc008ae4>
 4008c34:	00c00504 	movi	r3,20
 4008c38:	19401536 	bltu	r3,r5,4008c90 <_free_r+0x29c>
 4008c3c:	28c01704 	addi	r3,r5,92
 4008c40:	18c7883a 	add	r3,r3,r3
 4008c44:	294016c4 	addi	r5,r5,91
 4008c48:	003fb406 	br	4008b1c <__alt_data_end+0xfc008b1c>
 4008c4c:	280bd0ba 	srai	r5,r5,2
 4008c50:	00c00044 	movi	r3,1
 4008c54:	38800117 	ldw	r2,4(r7)
 4008c58:	194a983a 	sll	r5,r3,r5
 4008c5c:	2007883a 	mov	r3,r4
 4008c60:	2884b03a 	or	r2,r5,r2
 4008c64:	38800115 	stw	r2,4(r7)
 4008c68:	003fbb06 	br	4008b58 <__alt_data_end+0xfc008b58>
 4008c6c:	21800515 	stw	r6,20(r4)
 4008c70:	21800415 	stw	r6,16(r4)
 4008c74:	10c00054 	ori	r3,r2,1
 4008c78:	31c00315 	stw	r7,12(r6)
 4008c7c:	31c00215 	stw	r7,8(r6)
 4008c80:	30c00115 	stw	r3,4(r6)
 4008c84:	308d883a 	add	r6,r6,r2
 4008c88:	30800015 	stw	r2,0(r6)
 4008c8c:	003f9506 	br	4008ae4 <__alt_data_end+0xfc008ae4>
 4008c90:	00c01504 	movi	r3,84
 4008c94:	19400536 	bltu	r3,r5,4008cac <_free_r+0x2b8>
 4008c98:	100ad33a 	srli	r5,r2,12
 4008c9c:	28c01bc4 	addi	r3,r5,111
 4008ca0:	18c7883a 	add	r3,r3,r3
 4008ca4:	29401b84 	addi	r5,r5,110
 4008ca8:	003f9c06 	br	4008b1c <__alt_data_end+0xfc008b1c>
 4008cac:	00c05504 	movi	r3,340
 4008cb0:	19400536 	bltu	r3,r5,4008cc8 <_free_r+0x2d4>
 4008cb4:	100ad3fa 	srli	r5,r2,15
 4008cb8:	28c01e04 	addi	r3,r5,120
 4008cbc:	18c7883a 	add	r3,r3,r3
 4008cc0:	29401dc4 	addi	r5,r5,119
 4008cc4:	003f9506 	br	4008b1c <__alt_data_end+0xfc008b1c>
 4008cc8:	00c15504 	movi	r3,1364
 4008ccc:	19400536 	bltu	r3,r5,4008ce4 <_free_r+0x2f0>
 4008cd0:	100ad4ba 	srli	r5,r2,18
 4008cd4:	28c01f44 	addi	r3,r5,125
 4008cd8:	18c7883a 	add	r3,r3,r3
 4008cdc:	29401f04 	addi	r5,r5,124
 4008ce0:	003f8e06 	br	4008b1c <__alt_data_end+0xfc008b1c>
 4008ce4:	00c03f84 	movi	r3,254
 4008ce8:	01401f84 	movi	r5,126
 4008cec:	003f8b06 	br	4008b1c <__alt_data_end+0xfc008b1c>
 4008cf0:	10c00054 	ori	r3,r2,1
 4008cf4:	30c00115 	stw	r3,4(r6)
 4008cf8:	308d883a 	add	r6,r6,r2
 4008cfc:	30800015 	stw	r2,0(r6)
 4008d00:	003f7806 	br	4008ae4 <__alt_data_end+0xfc008ae4>

04008d04 <__sfvwrite_r>:
 4008d04:	30800217 	ldw	r2,8(r6)
 4008d08:	10006726 	beq	r2,zero,4008ea8 <__sfvwrite_r+0x1a4>
 4008d0c:	28c0030b 	ldhu	r3,12(r5)
 4008d10:	defff404 	addi	sp,sp,-48
 4008d14:	dd400715 	stw	r21,28(sp)
 4008d18:	dd000615 	stw	r20,24(sp)
 4008d1c:	dc000215 	stw	r16,8(sp)
 4008d20:	dfc00b15 	stw	ra,44(sp)
 4008d24:	df000a15 	stw	fp,40(sp)
 4008d28:	ddc00915 	stw	r23,36(sp)
 4008d2c:	dd800815 	stw	r22,32(sp)
 4008d30:	dcc00515 	stw	r19,20(sp)
 4008d34:	dc800415 	stw	r18,16(sp)
 4008d38:	dc400315 	stw	r17,12(sp)
 4008d3c:	1880020c 	andi	r2,r3,8
 4008d40:	2821883a 	mov	r16,r5
 4008d44:	202b883a 	mov	r21,r4
 4008d48:	3029883a 	mov	r20,r6
 4008d4c:	10002726 	beq	r2,zero,4008dec <__sfvwrite_r+0xe8>
 4008d50:	28800417 	ldw	r2,16(r5)
 4008d54:	10002526 	beq	r2,zero,4008dec <__sfvwrite_r+0xe8>
 4008d58:	1880008c 	andi	r2,r3,2
 4008d5c:	a4400017 	ldw	r17,0(r20)
 4008d60:	10002a26 	beq	r2,zero,4008e0c <__sfvwrite_r+0x108>
 4008d64:	05a00034 	movhi	r22,32768
 4008d68:	0027883a 	mov	r19,zero
 4008d6c:	0025883a 	mov	r18,zero
 4008d70:	b5bf0004 	addi	r22,r22,-1024
 4008d74:	980d883a 	mov	r6,r19
 4008d78:	a809883a 	mov	r4,r21
 4008d7c:	90004626 	beq	r18,zero,4008e98 <__sfvwrite_r+0x194>
 4008d80:	900f883a 	mov	r7,r18
 4008d84:	b480022e 	bgeu	r22,r18,4008d90 <__sfvwrite_r+0x8c>
 4008d88:	01e00034 	movhi	r7,32768
 4008d8c:	39ff0004 	addi	r7,r7,-1024
 4008d90:	80800917 	ldw	r2,36(r16)
 4008d94:	81400717 	ldw	r5,28(r16)
 4008d98:	103ee83a 	callr	r2
 4008d9c:	0080570e 	bge	zero,r2,4008efc <__sfvwrite_r+0x1f8>
 4008da0:	a0c00217 	ldw	r3,8(r20)
 4008da4:	98a7883a 	add	r19,r19,r2
 4008da8:	90a5c83a 	sub	r18,r18,r2
 4008dac:	1885c83a 	sub	r2,r3,r2
 4008db0:	a0800215 	stw	r2,8(r20)
 4008db4:	103fef1e 	bne	r2,zero,4008d74 <__alt_data_end+0xfc008d74>
 4008db8:	0005883a 	mov	r2,zero
 4008dbc:	dfc00b17 	ldw	ra,44(sp)
 4008dc0:	df000a17 	ldw	fp,40(sp)
 4008dc4:	ddc00917 	ldw	r23,36(sp)
 4008dc8:	dd800817 	ldw	r22,32(sp)
 4008dcc:	dd400717 	ldw	r21,28(sp)
 4008dd0:	dd000617 	ldw	r20,24(sp)
 4008dd4:	dcc00517 	ldw	r19,20(sp)
 4008dd8:	dc800417 	ldw	r18,16(sp)
 4008ddc:	dc400317 	ldw	r17,12(sp)
 4008de0:	dc000217 	ldw	r16,8(sp)
 4008de4:	dec00c04 	addi	sp,sp,48
 4008de8:	f800283a 	ret
 4008dec:	800b883a 	mov	r5,r16
 4008df0:	a809883a 	mov	r4,r21
 4008df4:	40067ac0 	call	40067ac <__swsetup_r>
 4008df8:	1000eb1e 	bne	r2,zero,40091a8 <__sfvwrite_r+0x4a4>
 4008dfc:	80c0030b 	ldhu	r3,12(r16)
 4008e00:	a4400017 	ldw	r17,0(r20)
 4008e04:	1880008c 	andi	r2,r3,2
 4008e08:	103fd61e 	bne	r2,zero,4008d64 <__alt_data_end+0xfc008d64>
 4008e0c:	1880004c 	andi	r2,r3,1
 4008e10:	10003f1e 	bne	r2,zero,4008f10 <__sfvwrite_r+0x20c>
 4008e14:	0039883a 	mov	fp,zero
 4008e18:	0025883a 	mov	r18,zero
 4008e1c:	90001a26 	beq	r18,zero,4008e88 <__sfvwrite_r+0x184>
 4008e20:	1880800c 	andi	r2,r3,512
 4008e24:	84c00217 	ldw	r19,8(r16)
 4008e28:	10002126 	beq	r2,zero,4008eb0 <__sfvwrite_r+0x1ac>
 4008e2c:	982f883a 	mov	r23,r19
 4008e30:	94c09336 	bltu	r18,r19,4009080 <__sfvwrite_r+0x37c>
 4008e34:	1881200c 	andi	r2,r3,1152
 4008e38:	10009e1e 	bne	r2,zero,40090b4 <__sfvwrite_r+0x3b0>
 4008e3c:	81000017 	ldw	r4,0(r16)
 4008e40:	b80d883a 	mov	r6,r23
 4008e44:	e00b883a 	mov	r5,fp
 4008e48:	40097040 	call	4009704 <memmove>
 4008e4c:	80c00217 	ldw	r3,8(r16)
 4008e50:	81000017 	ldw	r4,0(r16)
 4008e54:	9005883a 	mov	r2,r18
 4008e58:	1ce7c83a 	sub	r19,r3,r19
 4008e5c:	25cf883a 	add	r7,r4,r23
 4008e60:	84c00215 	stw	r19,8(r16)
 4008e64:	81c00015 	stw	r7,0(r16)
 4008e68:	a0c00217 	ldw	r3,8(r20)
 4008e6c:	e0b9883a 	add	fp,fp,r2
 4008e70:	90a5c83a 	sub	r18,r18,r2
 4008e74:	18a7c83a 	sub	r19,r3,r2
 4008e78:	a4c00215 	stw	r19,8(r20)
 4008e7c:	983fce26 	beq	r19,zero,4008db8 <__alt_data_end+0xfc008db8>
 4008e80:	80c0030b 	ldhu	r3,12(r16)
 4008e84:	903fe61e 	bne	r18,zero,4008e20 <__alt_data_end+0xfc008e20>
 4008e88:	8f000017 	ldw	fp,0(r17)
 4008e8c:	8c800117 	ldw	r18,4(r17)
 4008e90:	8c400204 	addi	r17,r17,8
 4008e94:	003fe106 	br	4008e1c <__alt_data_end+0xfc008e1c>
 4008e98:	8cc00017 	ldw	r19,0(r17)
 4008e9c:	8c800117 	ldw	r18,4(r17)
 4008ea0:	8c400204 	addi	r17,r17,8
 4008ea4:	003fb306 	br	4008d74 <__alt_data_end+0xfc008d74>
 4008ea8:	0005883a 	mov	r2,zero
 4008eac:	f800283a 	ret
 4008eb0:	81000017 	ldw	r4,0(r16)
 4008eb4:	80800417 	ldw	r2,16(r16)
 4008eb8:	11005736 	bltu	r2,r4,4009018 <__sfvwrite_r+0x314>
 4008ebc:	85c00517 	ldw	r23,20(r16)
 4008ec0:	95c05536 	bltu	r18,r23,4009018 <__sfvwrite_r+0x314>
 4008ec4:	00a00034 	movhi	r2,32768
 4008ec8:	10bfffc4 	addi	r2,r2,-1
 4008ecc:	9009883a 	mov	r4,r18
 4008ed0:	1480012e 	bgeu	r2,r18,4008ed8 <__sfvwrite_r+0x1d4>
 4008ed4:	1009883a 	mov	r4,r2
 4008ed8:	b80b883a 	mov	r5,r23
 4008edc:	40029700 	call	4002970 <__divsi3>
 4008ee0:	15cf383a 	mul	r7,r2,r23
 4008ee4:	81400717 	ldw	r5,28(r16)
 4008ee8:	80800917 	ldw	r2,36(r16)
 4008eec:	e00d883a 	mov	r6,fp
 4008ef0:	a809883a 	mov	r4,r21
 4008ef4:	103ee83a 	callr	r2
 4008ef8:	00bfdb16 	blt	zero,r2,4008e68 <__alt_data_end+0xfc008e68>
 4008efc:	8080030b 	ldhu	r2,12(r16)
 4008f00:	10801014 	ori	r2,r2,64
 4008f04:	8080030d 	sth	r2,12(r16)
 4008f08:	00bfffc4 	movi	r2,-1
 4008f0c:	003fab06 	br	4008dbc <__alt_data_end+0xfc008dbc>
 4008f10:	0027883a 	mov	r19,zero
 4008f14:	0011883a 	mov	r8,zero
 4008f18:	0039883a 	mov	fp,zero
 4008f1c:	0025883a 	mov	r18,zero
 4008f20:	90001f26 	beq	r18,zero,4008fa0 <__sfvwrite_r+0x29c>
 4008f24:	40005a26 	beq	r8,zero,4009090 <__sfvwrite_r+0x38c>
 4008f28:	982d883a 	mov	r22,r19
 4008f2c:	94c0012e 	bgeu	r18,r19,4008f34 <__sfvwrite_r+0x230>
 4008f30:	902d883a 	mov	r22,r18
 4008f34:	81000017 	ldw	r4,0(r16)
 4008f38:	80800417 	ldw	r2,16(r16)
 4008f3c:	b02f883a 	mov	r23,r22
 4008f40:	81c00517 	ldw	r7,20(r16)
 4008f44:	1100032e 	bgeu	r2,r4,4008f54 <__sfvwrite_r+0x250>
 4008f48:	80c00217 	ldw	r3,8(r16)
 4008f4c:	38c7883a 	add	r3,r7,r3
 4008f50:	1d801816 	blt	r3,r22,4008fb4 <__sfvwrite_r+0x2b0>
 4008f54:	b1c03e16 	blt	r22,r7,4009050 <__sfvwrite_r+0x34c>
 4008f58:	80800917 	ldw	r2,36(r16)
 4008f5c:	81400717 	ldw	r5,28(r16)
 4008f60:	e00d883a 	mov	r6,fp
 4008f64:	da000115 	stw	r8,4(sp)
 4008f68:	a809883a 	mov	r4,r21
 4008f6c:	103ee83a 	callr	r2
 4008f70:	102f883a 	mov	r23,r2
 4008f74:	da000117 	ldw	r8,4(sp)
 4008f78:	00bfe00e 	bge	zero,r2,4008efc <__alt_data_end+0xfc008efc>
 4008f7c:	9de7c83a 	sub	r19,r19,r23
 4008f80:	98001f26 	beq	r19,zero,4009000 <__sfvwrite_r+0x2fc>
 4008f84:	a0800217 	ldw	r2,8(r20)
 4008f88:	e5f9883a 	add	fp,fp,r23
 4008f8c:	95e5c83a 	sub	r18,r18,r23
 4008f90:	15efc83a 	sub	r23,r2,r23
 4008f94:	a5c00215 	stw	r23,8(r20)
 4008f98:	b83f8726 	beq	r23,zero,4008db8 <__alt_data_end+0xfc008db8>
 4008f9c:	903fe11e 	bne	r18,zero,4008f24 <__alt_data_end+0xfc008f24>
 4008fa0:	8f000017 	ldw	fp,0(r17)
 4008fa4:	8c800117 	ldw	r18,4(r17)
 4008fa8:	0011883a 	mov	r8,zero
 4008fac:	8c400204 	addi	r17,r17,8
 4008fb0:	003fdb06 	br	4008f20 <__alt_data_end+0xfc008f20>
 4008fb4:	180d883a 	mov	r6,r3
 4008fb8:	e00b883a 	mov	r5,fp
 4008fbc:	da000115 	stw	r8,4(sp)
 4008fc0:	d8c00015 	stw	r3,0(sp)
 4008fc4:	40097040 	call	4009704 <memmove>
 4008fc8:	d8c00017 	ldw	r3,0(sp)
 4008fcc:	80800017 	ldw	r2,0(r16)
 4008fd0:	800b883a 	mov	r5,r16
 4008fd4:	a809883a 	mov	r4,r21
 4008fd8:	10c5883a 	add	r2,r2,r3
 4008fdc:	80800015 	stw	r2,0(r16)
 4008fe0:	d8c00015 	stw	r3,0(sp)
 4008fe4:	40083f80 	call	40083f8 <_fflush_r>
 4008fe8:	d8c00017 	ldw	r3,0(sp)
 4008fec:	da000117 	ldw	r8,4(sp)
 4008ff0:	103fc21e 	bne	r2,zero,4008efc <__alt_data_end+0xfc008efc>
 4008ff4:	182f883a 	mov	r23,r3
 4008ff8:	9de7c83a 	sub	r19,r19,r23
 4008ffc:	983fe11e 	bne	r19,zero,4008f84 <__alt_data_end+0xfc008f84>
 4009000:	800b883a 	mov	r5,r16
 4009004:	a809883a 	mov	r4,r21
 4009008:	40083f80 	call	40083f8 <_fflush_r>
 400900c:	103fbb1e 	bne	r2,zero,4008efc <__alt_data_end+0xfc008efc>
 4009010:	0011883a 	mov	r8,zero
 4009014:	003fdb06 	br	4008f84 <__alt_data_end+0xfc008f84>
 4009018:	94c0012e 	bgeu	r18,r19,4009020 <__sfvwrite_r+0x31c>
 400901c:	9027883a 	mov	r19,r18
 4009020:	980d883a 	mov	r6,r19
 4009024:	e00b883a 	mov	r5,fp
 4009028:	40097040 	call	4009704 <memmove>
 400902c:	80800217 	ldw	r2,8(r16)
 4009030:	80c00017 	ldw	r3,0(r16)
 4009034:	14c5c83a 	sub	r2,r2,r19
 4009038:	1cc7883a 	add	r3,r3,r19
 400903c:	80800215 	stw	r2,8(r16)
 4009040:	80c00015 	stw	r3,0(r16)
 4009044:	10004326 	beq	r2,zero,4009154 <__sfvwrite_r+0x450>
 4009048:	9805883a 	mov	r2,r19
 400904c:	003f8606 	br	4008e68 <__alt_data_end+0xfc008e68>
 4009050:	b00d883a 	mov	r6,r22
 4009054:	e00b883a 	mov	r5,fp
 4009058:	da000115 	stw	r8,4(sp)
 400905c:	40097040 	call	4009704 <memmove>
 4009060:	80800217 	ldw	r2,8(r16)
 4009064:	80c00017 	ldw	r3,0(r16)
 4009068:	da000117 	ldw	r8,4(sp)
 400906c:	1585c83a 	sub	r2,r2,r22
 4009070:	1dad883a 	add	r22,r3,r22
 4009074:	80800215 	stw	r2,8(r16)
 4009078:	85800015 	stw	r22,0(r16)
 400907c:	003fbf06 	br	4008f7c <__alt_data_end+0xfc008f7c>
 4009080:	81000017 	ldw	r4,0(r16)
 4009084:	9027883a 	mov	r19,r18
 4009088:	902f883a 	mov	r23,r18
 400908c:	003f6c06 	br	4008e40 <__alt_data_end+0xfc008e40>
 4009090:	900d883a 	mov	r6,r18
 4009094:	01400284 	movi	r5,10
 4009098:	e009883a 	mov	r4,fp
 400909c:	40094d80 	call	40094d8 <memchr>
 40090a0:	10003e26 	beq	r2,zero,400919c <__sfvwrite_r+0x498>
 40090a4:	10800044 	addi	r2,r2,1
 40090a8:	1727c83a 	sub	r19,r2,fp
 40090ac:	02000044 	movi	r8,1
 40090b0:	003f9d06 	br	4008f28 <__alt_data_end+0xfc008f28>
 40090b4:	80800517 	ldw	r2,20(r16)
 40090b8:	81400417 	ldw	r5,16(r16)
 40090bc:	81c00017 	ldw	r7,0(r16)
 40090c0:	10a7883a 	add	r19,r2,r2
 40090c4:	9885883a 	add	r2,r19,r2
 40090c8:	1026d7fa 	srli	r19,r2,31
 40090cc:	396dc83a 	sub	r22,r7,r5
 40090d0:	b1000044 	addi	r4,r22,1
 40090d4:	9885883a 	add	r2,r19,r2
 40090d8:	1027d07a 	srai	r19,r2,1
 40090dc:	2485883a 	add	r2,r4,r18
 40090e0:	980d883a 	mov	r6,r19
 40090e4:	9880022e 	bgeu	r19,r2,40090f0 <__sfvwrite_r+0x3ec>
 40090e8:	1027883a 	mov	r19,r2
 40090ec:	100d883a 	mov	r6,r2
 40090f0:	18c1000c 	andi	r3,r3,1024
 40090f4:	18001c26 	beq	r3,zero,4009168 <__sfvwrite_r+0x464>
 40090f8:	300b883a 	mov	r5,r6
 40090fc:	a809883a 	mov	r4,r21
 4009100:	40034e80 	call	40034e8 <_malloc_r>
 4009104:	102f883a 	mov	r23,r2
 4009108:	10002926 	beq	r2,zero,40091b0 <__sfvwrite_r+0x4ac>
 400910c:	81400417 	ldw	r5,16(r16)
 4009110:	b00d883a 	mov	r6,r22
 4009114:	1009883a 	mov	r4,r2
 4009118:	40095bc0 	call	40095bc <memcpy>
 400911c:	8080030b 	ldhu	r2,12(r16)
 4009120:	00fedfc4 	movi	r3,-1153
 4009124:	10c4703a 	and	r2,r2,r3
 4009128:	10802014 	ori	r2,r2,128
 400912c:	8080030d 	sth	r2,12(r16)
 4009130:	bd89883a 	add	r4,r23,r22
 4009134:	9d8fc83a 	sub	r7,r19,r22
 4009138:	85c00415 	stw	r23,16(r16)
 400913c:	84c00515 	stw	r19,20(r16)
 4009140:	81000015 	stw	r4,0(r16)
 4009144:	9027883a 	mov	r19,r18
 4009148:	81c00215 	stw	r7,8(r16)
 400914c:	902f883a 	mov	r23,r18
 4009150:	003f3b06 	br	4008e40 <__alt_data_end+0xfc008e40>
 4009154:	800b883a 	mov	r5,r16
 4009158:	a809883a 	mov	r4,r21
 400915c:	40083f80 	call	40083f8 <_fflush_r>
 4009160:	103fb926 	beq	r2,zero,4009048 <__alt_data_end+0xfc009048>
 4009164:	003f6506 	br	4008efc <__alt_data_end+0xfc008efc>
 4009168:	a809883a 	mov	r4,r21
 400916c:	400aa240 	call	400aa24 <_realloc_r>
 4009170:	102f883a 	mov	r23,r2
 4009174:	103fee1e 	bne	r2,zero,4009130 <__alt_data_end+0xfc009130>
 4009178:	81400417 	ldw	r5,16(r16)
 400917c:	a809883a 	mov	r4,r21
 4009180:	40089f40 	call	40089f4 <_free_r>
 4009184:	8080030b 	ldhu	r2,12(r16)
 4009188:	00ffdfc4 	movi	r3,-129
 400918c:	1884703a 	and	r2,r3,r2
 4009190:	00c00304 	movi	r3,12
 4009194:	a8c00015 	stw	r3,0(r21)
 4009198:	003f5906 	br	4008f00 <__alt_data_end+0xfc008f00>
 400919c:	94c00044 	addi	r19,r18,1
 40091a0:	02000044 	movi	r8,1
 40091a4:	003f6006 	br	4008f28 <__alt_data_end+0xfc008f28>
 40091a8:	00bfffc4 	movi	r2,-1
 40091ac:	003f0306 	br	4008dbc <__alt_data_end+0xfc008dbc>
 40091b0:	00800304 	movi	r2,12
 40091b4:	a8800015 	stw	r2,0(r21)
 40091b8:	8080030b 	ldhu	r2,12(r16)
 40091bc:	003f5006 	br	4008f00 <__alt_data_end+0xfc008f00>

040091c0 <_fwalk>:
 40091c0:	defff704 	addi	sp,sp,-36
 40091c4:	dd000415 	stw	r20,16(sp)
 40091c8:	dfc00815 	stw	ra,32(sp)
 40091cc:	ddc00715 	stw	r23,28(sp)
 40091d0:	dd800615 	stw	r22,24(sp)
 40091d4:	dd400515 	stw	r21,20(sp)
 40091d8:	dcc00315 	stw	r19,12(sp)
 40091dc:	dc800215 	stw	r18,8(sp)
 40091e0:	dc400115 	stw	r17,4(sp)
 40091e4:	dc000015 	stw	r16,0(sp)
 40091e8:	2500b804 	addi	r20,r4,736
 40091ec:	a0002326 	beq	r20,zero,400927c <_fwalk+0xbc>
 40091f0:	282b883a 	mov	r21,r5
 40091f4:	002f883a 	mov	r23,zero
 40091f8:	05800044 	movi	r22,1
 40091fc:	04ffffc4 	movi	r19,-1
 4009200:	a4400117 	ldw	r17,4(r20)
 4009204:	a4800217 	ldw	r18,8(r20)
 4009208:	8c7fffc4 	addi	r17,r17,-1
 400920c:	88000d16 	blt	r17,zero,4009244 <_fwalk+0x84>
 4009210:	94000304 	addi	r16,r18,12
 4009214:	94800384 	addi	r18,r18,14
 4009218:	8080000b 	ldhu	r2,0(r16)
 400921c:	8c7fffc4 	addi	r17,r17,-1
 4009220:	813ffd04 	addi	r4,r16,-12
 4009224:	b080042e 	bgeu	r22,r2,4009238 <_fwalk+0x78>
 4009228:	9080000f 	ldh	r2,0(r18)
 400922c:	14c00226 	beq	r2,r19,4009238 <_fwalk+0x78>
 4009230:	a83ee83a 	callr	r21
 4009234:	b8aeb03a 	or	r23,r23,r2
 4009238:	84001a04 	addi	r16,r16,104
 400923c:	94801a04 	addi	r18,r18,104
 4009240:	8cfff51e 	bne	r17,r19,4009218 <__alt_data_end+0xfc009218>
 4009244:	a5000017 	ldw	r20,0(r20)
 4009248:	a03fed1e 	bne	r20,zero,4009200 <__alt_data_end+0xfc009200>
 400924c:	b805883a 	mov	r2,r23
 4009250:	dfc00817 	ldw	ra,32(sp)
 4009254:	ddc00717 	ldw	r23,28(sp)
 4009258:	dd800617 	ldw	r22,24(sp)
 400925c:	dd400517 	ldw	r21,20(sp)
 4009260:	dd000417 	ldw	r20,16(sp)
 4009264:	dcc00317 	ldw	r19,12(sp)
 4009268:	dc800217 	ldw	r18,8(sp)
 400926c:	dc400117 	ldw	r17,4(sp)
 4009270:	dc000017 	ldw	r16,0(sp)
 4009274:	dec00904 	addi	sp,sp,36
 4009278:	f800283a 	ret
 400927c:	002f883a 	mov	r23,zero
 4009280:	003ff206 	br	400924c <__alt_data_end+0xfc00924c>

04009284 <_fwalk_reent>:
 4009284:	defff704 	addi	sp,sp,-36
 4009288:	dd000415 	stw	r20,16(sp)
 400928c:	dfc00815 	stw	ra,32(sp)
 4009290:	ddc00715 	stw	r23,28(sp)
 4009294:	dd800615 	stw	r22,24(sp)
 4009298:	dd400515 	stw	r21,20(sp)
 400929c:	dcc00315 	stw	r19,12(sp)
 40092a0:	dc800215 	stw	r18,8(sp)
 40092a4:	dc400115 	stw	r17,4(sp)
 40092a8:	dc000015 	stw	r16,0(sp)
 40092ac:	2500b804 	addi	r20,r4,736
 40092b0:	a0002326 	beq	r20,zero,4009340 <_fwalk_reent+0xbc>
 40092b4:	282b883a 	mov	r21,r5
 40092b8:	2027883a 	mov	r19,r4
 40092bc:	002f883a 	mov	r23,zero
 40092c0:	05800044 	movi	r22,1
 40092c4:	04bfffc4 	movi	r18,-1
 40092c8:	a4400117 	ldw	r17,4(r20)
 40092cc:	a4000217 	ldw	r16,8(r20)
 40092d0:	8c7fffc4 	addi	r17,r17,-1
 40092d4:	88000c16 	blt	r17,zero,4009308 <_fwalk_reent+0x84>
 40092d8:	84000304 	addi	r16,r16,12
 40092dc:	8080000b 	ldhu	r2,0(r16)
 40092e0:	8c7fffc4 	addi	r17,r17,-1
 40092e4:	817ffd04 	addi	r5,r16,-12
 40092e8:	b080052e 	bgeu	r22,r2,4009300 <_fwalk_reent+0x7c>
 40092ec:	8080008f 	ldh	r2,2(r16)
 40092f0:	9809883a 	mov	r4,r19
 40092f4:	14800226 	beq	r2,r18,4009300 <_fwalk_reent+0x7c>
 40092f8:	a83ee83a 	callr	r21
 40092fc:	b8aeb03a 	or	r23,r23,r2
 4009300:	84001a04 	addi	r16,r16,104
 4009304:	8cbff51e 	bne	r17,r18,40092dc <__alt_data_end+0xfc0092dc>
 4009308:	a5000017 	ldw	r20,0(r20)
 400930c:	a03fee1e 	bne	r20,zero,40092c8 <__alt_data_end+0xfc0092c8>
 4009310:	b805883a 	mov	r2,r23
 4009314:	dfc00817 	ldw	ra,32(sp)
 4009318:	ddc00717 	ldw	r23,28(sp)
 400931c:	dd800617 	ldw	r22,24(sp)
 4009320:	dd400517 	ldw	r21,20(sp)
 4009324:	dd000417 	ldw	r20,16(sp)
 4009328:	dcc00317 	ldw	r19,12(sp)
 400932c:	dc800217 	ldw	r18,8(sp)
 4009330:	dc400117 	ldw	r17,4(sp)
 4009334:	dc000017 	ldw	r16,0(sp)
 4009338:	dec00904 	addi	sp,sp,36
 400933c:	f800283a 	ret
 4009340:	002f883a 	mov	r23,zero
 4009344:	003ff206 	br	4009310 <__alt_data_end+0xfc009310>

04009348 <_isatty_r>:
 4009348:	defffd04 	addi	sp,sp,-12
 400934c:	dc000015 	stw	r16,0(sp)
 4009350:	040100b4 	movhi	r16,1026
 4009354:	dc400115 	stw	r17,4(sp)
 4009358:	8420b204 	addi	r16,r16,-32056
 400935c:	2023883a 	mov	r17,r4
 4009360:	2809883a 	mov	r4,r5
 4009364:	dfc00215 	stw	ra,8(sp)
 4009368:	80000015 	stw	zero,0(r16)
 400936c:	40103040 	call	4010304 <isatty>
 4009370:	00ffffc4 	movi	r3,-1
 4009374:	10c00526 	beq	r2,r3,400938c <_isatty_r+0x44>
 4009378:	dfc00217 	ldw	ra,8(sp)
 400937c:	dc400117 	ldw	r17,4(sp)
 4009380:	dc000017 	ldw	r16,0(sp)
 4009384:	dec00304 	addi	sp,sp,12
 4009388:	f800283a 	ret
 400938c:	80c00017 	ldw	r3,0(r16)
 4009390:	183ff926 	beq	r3,zero,4009378 <__alt_data_end+0xfc009378>
 4009394:	88c00015 	stw	r3,0(r17)
 4009398:	003ff706 	br	4009378 <__alt_data_end+0xfc009378>

0400939c <_setlocale_r>:
 400939c:	30001b26 	beq	r6,zero,400940c <_setlocale_r+0x70>
 40093a0:	01410074 	movhi	r5,1025
 40093a4:	defffe04 	addi	sp,sp,-8
 40093a8:	294e5e04 	addi	r5,r5,14712
 40093ac:	3009883a 	mov	r4,r6
 40093b0:	dc000015 	stw	r16,0(sp)
 40093b4:	dfc00115 	stw	ra,4(sp)
 40093b8:	3021883a 	mov	r16,r6
 40093bc:	400affc0 	call	400affc <strcmp>
 40093c0:	1000061e 	bne	r2,zero,40093dc <_setlocale_r+0x40>
 40093c4:	00810074 	movhi	r2,1025
 40093c8:	108e3f04 	addi	r2,r2,14588
 40093cc:	dfc00117 	ldw	ra,4(sp)
 40093d0:	dc000017 	ldw	r16,0(sp)
 40093d4:	dec00204 	addi	sp,sp,8
 40093d8:	f800283a 	ret
 40093dc:	01410074 	movhi	r5,1025
 40093e0:	294e3f04 	addi	r5,r5,14588
 40093e4:	8009883a 	mov	r4,r16
 40093e8:	400affc0 	call	400affc <strcmp>
 40093ec:	103ff526 	beq	r2,zero,40093c4 <__alt_data_end+0xfc0093c4>
 40093f0:	01410074 	movhi	r5,1025
 40093f4:	294e4904 	addi	r5,r5,14628
 40093f8:	8009883a 	mov	r4,r16
 40093fc:	400affc0 	call	400affc <strcmp>
 4009400:	103ff026 	beq	r2,zero,40093c4 <__alt_data_end+0xfc0093c4>
 4009404:	0005883a 	mov	r2,zero
 4009408:	003ff006 	br	40093cc <__alt_data_end+0xfc0093cc>
 400940c:	00810074 	movhi	r2,1025
 4009410:	108e3f04 	addi	r2,r2,14588
 4009414:	f800283a 	ret

04009418 <__locale_charset>:
 4009418:	00810074 	movhi	r2,1025
 400941c:	1092fd04 	addi	r2,r2,19444
 4009420:	f800283a 	ret

04009424 <__locale_mb_cur_max>:
 4009424:	00810074 	movhi	r2,1025
 4009428:	1097cd04 	addi	r2,r2,24372
 400942c:	10800017 	ldw	r2,0(r2)
 4009430:	f800283a 	ret

04009434 <__locale_msgcharset>:
 4009434:	00810074 	movhi	r2,1025
 4009438:	1092f504 	addi	r2,r2,19412
 400943c:	f800283a 	ret

04009440 <__locale_cjk_lang>:
 4009440:	0005883a 	mov	r2,zero
 4009444:	f800283a 	ret

04009448 <_localeconv_r>:
 4009448:	00810074 	movhi	r2,1025
 400944c:	10930504 	addi	r2,r2,19476
 4009450:	f800283a 	ret

04009454 <setlocale>:
 4009454:	00810074 	movhi	r2,1025
 4009458:	1097ca04 	addi	r2,r2,24360
 400945c:	280d883a 	mov	r6,r5
 4009460:	200b883a 	mov	r5,r4
 4009464:	11000017 	ldw	r4,0(r2)
 4009468:	400939c1 	jmpi	400939c <_setlocale_r>

0400946c <localeconv>:
 400946c:	00810074 	movhi	r2,1025
 4009470:	10930504 	addi	r2,r2,19476
 4009474:	f800283a 	ret

04009478 <_lseek_r>:
 4009478:	defffd04 	addi	sp,sp,-12
 400947c:	2805883a 	mov	r2,r5
 4009480:	dc000015 	stw	r16,0(sp)
 4009484:	040100b4 	movhi	r16,1026
 4009488:	dc400115 	stw	r17,4(sp)
 400948c:	300b883a 	mov	r5,r6
 4009490:	8420b204 	addi	r16,r16,-32056
 4009494:	2023883a 	mov	r17,r4
 4009498:	380d883a 	mov	r6,r7
 400949c:	1009883a 	mov	r4,r2
 40094a0:	dfc00215 	stw	ra,8(sp)
 40094a4:	80000015 	stw	zero,0(r16)
 40094a8:	40104d00 	call	40104d0 <lseek>
 40094ac:	00ffffc4 	movi	r3,-1
 40094b0:	10c00526 	beq	r2,r3,40094c8 <_lseek_r+0x50>
 40094b4:	dfc00217 	ldw	ra,8(sp)
 40094b8:	dc400117 	ldw	r17,4(sp)
 40094bc:	dc000017 	ldw	r16,0(sp)
 40094c0:	dec00304 	addi	sp,sp,12
 40094c4:	f800283a 	ret
 40094c8:	80c00017 	ldw	r3,0(r16)
 40094cc:	183ff926 	beq	r3,zero,40094b4 <__alt_data_end+0xfc0094b4>
 40094d0:	88c00015 	stw	r3,0(r17)
 40094d4:	003ff706 	br	40094b4 <__alt_data_end+0xfc0094b4>

040094d8 <memchr>:
 40094d8:	208000cc 	andi	r2,r4,3
 40094dc:	280f883a 	mov	r7,r5
 40094e0:	10003426 	beq	r2,zero,40095b4 <memchr+0xdc>
 40094e4:	30bfffc4 	addi	r2,r6,-1
 40094e8:	30001a26 	beq	r6,zero,4009554 <memchr+0x7c>
 40094ec:	20c00003 	ldbu	r3,0(r4)
 40094f0:	29803fcc 	andi	r6,r5,255
 40094f4:	30c0051e 	bne	r6,r3,400950c <memchr+0x34>
 40094f8:	00001806 	br	400955c <memchr+0x84>
 40094fc:	10001526 	beq	r2,zero,4009554 <memchr+0x7c>
 4009500:	20c00003 	ldbu	r3,0(r4)
 4009504:	10bfffc4 	addi	r2,r2,-1
 4009508:	30c01426 	beq	r6,r3,400955c <memchr+0x84>
 400950c:	21000044 	addi	r4,r4,1
 4009510:	20c000cc 	andi	r3,r4,3
 4009514:	183ff91e 	bne	r3,zero,40094fc <__alt_data_end+0xfc0094fc>
 4009518:	020000c4 	movi	r8,3
 400951c:	40801136 	bltu	r8,r2,4009564 <memchr+0x8c>
 4009520:	10000c26 	beq	r2,zero,4009554 <memchr+0x7c>
 4009524:	20c00003 	ldbu	r3,0(r4)
 4009528:	29403fcc 	andi	r5,r5,255
 400952c:	28c00b26 	beq	r5,r3,400955c <memchr+0x84>
 4009530:	20c00044 	addi	r3,r4,1
 4009534:	39803fcc 	andi	r6,r7,255
 4009538:	2089883a 	add	r4,r4,r2
 400953c:	00000306 	br	400954c <memchr+0x74>
 4009540:	18c00044 	addi	r3,r3,1
 4009544:	197fffc3 	ldbu	r5,-1(r3)
 4009548:	31400526 	beq	r6,r5,4009560 <memchr+0x88>
 400954c:	1805883a 	mov	r2,r3
 4009550:	20fffb1e 	bne	r4,r3,4009540 <__alt_data_end+0xfc009540>
 4009554:	0005883a 	mov	r2,zero
 4009558:	f800283a 	ret
 400955c:	2005883a 	mov	r2,r4
 4009560:	f800283a 	ret
 4009564:	28c03fcc 	andi	r3,r5,255
 4009568:	1812923a 	slli	r9,r3,8
 400956c:	02ffbff4 	movhi	r11,65279
 4009570:	02a02074 	movhi	r10,32897
 4009574:	48d2b03a 	or	r9,r9,r3
 4009578:	4806943a 	slli	r3,r9,16
 400957c:	5affbfc4 	addi	r11,r11,-257
 4009580:	52a02004 	addi	r10,r10,-32640
 4009584:	48d2b03a 	or	r9,r9,r3
 4009588:	20c00017 	ldw	r3,0(r4)
 400958c:	48c6f03a 	xor	r3,r9,r3
 4009590:	1acd883a 	add	r6,r3,r11
 4009594:	00c6303a 	nor	r3,zero,r3
 4009598:	30c6703a 	and	r3,r6,r3
 400959c:	1a86703a 	and	r3,r3,r10
 40095a0:	183fe01e 	bne	r3,zero,4009524 <__alt_data_end+0xfc009524>
 40095a4:	10bfff04 	addi	r2,r2,-4
 40095a8:	21000104 	addi	r4,r4,4
 40095ac:	40bff636 	bltu	r8,r2,4009588 <__alt_data_end+0xfc009588>
 40095b0:	003fdb06 	br	4009520 <__alt_data_end+0xfc009520>
 40095b4:	3005883a 	mov	r2,r6
 40095b8:	003fd706 	br	4009518 <__alt_data_end+0xfc009518>

040095bc <memcpy>:
 40095bc:	defffd04 	addi	sp,sp,-12
 40095c0:	dfc00215 	stw	ra,8(sp)
 40095c4:	dc400115 	stw	r17,4(sp)
 40095c8:	dc000015 	stw	r16,0(sp)
 40095cc:	00c003c4 	movi	r3,15
 40095d0:	2005883a 	mov	r2,r4
 40095d4:	1980452e 	bgeu	r3,r6,40096ec <memcpy+0x130>
 40095d8:	2906b03a 	or	r3,r5,r4
 40095dc:	18c000cc 	andi	r3,r3,3
 40095e0:	1800441e 	bne	r3,zero,40096f4 <memcpy+0x138>
 40095e4:	347ffc04 	addi	r17,r6,-16
 40095e8:	8822d13a 	srli	r17,r17,4
 40095ec:	28c00104 	addi	r3,r5,4
 40095f0:	23400104 	addi	r13,r4,4
 40095f4:	8820913a 	slli	r16,r17,4
 40095f8:	2b000204 	addi	r12,r5,8
 40095fc:	22c00204 	addi	r11,r4,8
 4009600:	84000504 	addi	r16,r16,20
 4009604:	2a800304 	addi	r10,r5,12
 4009608:	22400304 	addi	r9,r4,12
 400960c:	2c21883a 	add	r16,r5,r16
 4009610:	2811883a 	mov	r8,r5
 4009614:	200f883a 	mov	r7,r4
 4009618:	41000017 	ldw	r4,0(r8)
 400961c:	1fc00017 	ldw	ra,0(r3)
 4009620:	63c00017 	ldw	r15,0(r12)
 4009624:	39000015 	stw	r4,0(r7)
 4009628:	53800017 	ldw	r14,0(r10)
 400962c:	6fc00015 	stw	ra,0(r13)
 4009630:	5bc00015 	stw	r15,0(r11)
 4009634:	4b800015 	stw	r14,0(r9)
 4009638:	18c00404 	addi	r3,r3,16
 400963c:	39c00404 	addi	r7,r7,16
 4009640:	42000404 	addi	r8,r8,16
 4009644:	6b400404 	addi	r13,r13,16
 4009648:	63000404 	addi	r12,r12,16
 400964c:	5ac00404 	addi	r11,r11,16
 4009650:	52800404 	addi	r10,r10,16
 4009654:	4a400404 	addi	r9,r9,16
 4009658:	1c3fef1e 	bne	r3,r16,4009618 <__alt_data_end+0xfc009618>
 400965c:	89c00044 	addi	r7,r17,1
 4009660:	380e913a 	slli	r7,r7,4
 4009664:	310003cc 	andi	r4,r6,15
 4009668:	02c000c4 	movi	r11,3
 400966c:	11c7883a 	add	r3,r2,r7
 4009670:	29cb883a 	add	r5,r5,r7
 4009674:	5900212e 	bgeu	r11,r4,40096fc <memcpy+0x140>
 4009678:	1813883a 	mov	r9,r3
 400967c:	2811883a 	mov	r8,r5
 4009680:	200f883a 	mov	r7,r4
 4009684:	42800017 	ldw	r10,0(r8)
 4009688:	4a400104 	addi	r9,r9,4
 400968c:	39ffff04 	addi	r7,r7,-4
 4009690:	4abfff15 	stw	r10,-4(r9)
 4009694:	42000104 	addi	r8,r8,4
 4009698:	59fffa36 	bltu	r11,r7,4009684 <__alt_data_end+0xfc009684>
 400969c:	213fff04 	addi	r4,r4,-4
 40096a0:	2008d0ba 	srli	r4,r4,2
 40096a4:	318000cc 	andi	r6,r6,3
 40096a8:	21000044 	addi	r4,r4,1
 40096ac:	2109883a 	add	r4,r4,r4
 40096b0:	2109883a 	add	r4,r4,r4
 40096b4:	1907883a 	add	r3,r3,r4
 40096b8:	290b883a 	add	r5,r5,r4
 40096bc:	30000626 	beq	r6,zero,40096d8 <memcpy+0x11c>
 40096c0:	198d883a 	add	r6,r3,r6
 40096c4:	29c00003 	ldbu	r7,0(r5)
 40096c8:	18c00044 	addi	r3,r3,1
 40096cc:	29400044 	addi	r5,r5,1
 40096d0:	19ffffc5 	stb	r7,-1(r3)
 40096d4:	19bffb1e 	bne	r3,r6,40096c4 <__alt_data_end+0xfc0096c4>
 40096d8:	dfc00217 	ldw	ra,8(sp)
 40096dc:	dc400117 	ldw	r17,4(sp)
 40096e0:	dc000017 	ldw	r16,0(sp)
 40096e4:	dec00304 	addi	sp,sp,12
 40096e8:	f800283a 	ret
 40096ec:	2007883a 	mov	r3,r4
 40096f0:	003ff206 	br	40096bc <__alt_data_end+0xfc0096bc>
 40096f4:	2007883a 	mov	r3,r4
 40096f8:	003ff106 	br	40096c0 <__alt_data_end+0xfc0096c0>
 40096fc:	200d883a 	mov	r6,r4
 4009700:	003fee06 	br	40096bc <__alt_data_end+0xfc0096bc>

04009704 <memmove>:
 4009704:	2005883a 	mov	r2,r4
 4009708:	29000b2e 	bgeu	r5,r4,4009738 <memmove+0x34>
 400970c:	298f883a 	add	r7,r5,r6
 4009710:	21c0092e 	bgeu	r4,r7,4009738 <memmove+0x34>
 4009714:	2187883a 	add	r3,r4,r6
 4009718:	198bc83a 	sub	r5,r3,r6
 400971c:	30004826 	beq	r6,zero,4009840 <memmove+0x13c>
 4009720:	39ffffc4 	addi	r7,r7,-1
 4009724:	39000003 	ldbu	r4,0(r7)
 4009728:	18ffffc4 	addi	r3,r3,-1
 400972c:	19000005 	stb	r4,0(r3)
 4009730:	28fffb1e 	bne	r5,r3,4009720 <__alt_data_end+0xfc009720>
 4009734:	f800283a 	ret
 4009738:	00c003c4 	movi	r3,15
 400973c:	1980412e 	bgeu	r3,r6,4009844 <memmove+0x140>
 4009740:	2886b03a 	or	r3,r5,r2
 4009744:	18c000cc 	andi	r3,r3,3
 4009748:	1800401e 	bne	r3,zero,400984c <memmove+0x148>
 400974c:	33fffc04 	addi	r15,r6,-16
 4009750:	781ed13a 	srli	r15,r15,4
 4009754:	28c00104 	addi	r3,r5,4
 4009758:	13400104 	addi	r13,r2,4
 400975c:	781c913a 	slli	r14,r15,4
 4009760:	2b000204 	addi	r12,r5,8
 4009764:	12c00204 	addi	r11,r2,8
 4009768:	73800504 	addi	r14,r14,20
 400976c:	2a800304 	addi	r10,r5,12
 4009770:	12400304 	addi	r9,r2,12
 4009774:	2b9d883a 	add	r14,r5,r14
 4009778:	2811883a 	mov	r8,r5
 400977c:	100f883a 	mov	r7,r2
 4009780:	41000017 	ldw	r4,0(r8)
 4009784:	39c00404 	addi	r7,r7,16
 4009788:	18c00404 	addi	r3,r3,16
 400978c:	393ffc15 	stw	r4,-16(r7)
 4009790:	193ffc17 	ldw	r4,-16(r3)
 4009794:	6b400404 	addi	r13,r13,16
 4009798:	5ac00404 	addi	r11,r11,16
 400979c:	693ffc15 	stw	r4,-16(r13)
 40097a0:	61000017 	ldw	r4,0(r12)
 40097a4:	4a400404 	addi	r9,r9,16
 40097a8:	42000404 	addi	r8,r8,16
 40097ac:	593ffc15 	stw	r4,-16(r11)
 40097b0:	51000017 	ldw	r4,0(r10)
 40097b4:	63000404 	addi	r12,r12,16
 40097b8:	52800404 	addi	r10,r10,16
 40097bc:	493ffc15 	stw	r4,-16(r9)
 40097c0:	1bbfef1e 	bne	r3,r14,4009780 <__alt_data_end+0xfc009780>
 40097c4:	79000044 	addi	r4,r15,1
 40097c8:	2008913a 	slli	r4,r4,4
 40097cc:	328003cc 	andi	r10,r6,15
 40097d0:	02c000c4 	movi	r11,3
 40097d4:	1107883a 	add	r3,r2,r4
 40097d8:	290b883a 	add	r5,r5,r4
 40097dc:	5a801e2e 	bgeu	r11,r10,4009858 <memmove+0x154>
 40097e0:	1813883a 	mov	r9,r3
 40097e4:	2811883a 	mov	r8,r5
 40097e8:	500f883a 	mov	r7,r10
 40097ec:	41000017 	ldw	r4,0(r8)
 40097f0:	4a400104 	addi	r9,r9,4
 40097f4:	39ffff04 	addi	r7,r7,-4
 40097f8:	493fff15 	stw	r4,-4(r9)
 40097fc:	42000104 	addi	r8,r8,4
 4009800:	59fffa36 	bltu	r11,r7,40097ec <__alt_data_end+0xfc0097ec>
 4009804:	513fff04 	addi	r4,r10,-4
 4009808:	2008d0ba 	srli	r4,r4,2
 400980c:	318000cc 	andi	r6,r6,3
 4009810:	21000044 	addi	r4,r4,1
 4009814:	2109883a 	add	r4,r4,r4
 4009818:	2109883a 	add	r4,r4,r4
 400981c:	1907883a 	add	r3,r3,r4
 4009820:	290b883a 	add	r5,r5,r4
 4009824:	30000b26 	beq	r6,zero,4009854 <memmove+0x150>
 4009828:	198d883a 	add	r6,r3,r6
 400982c:	29c00003 	ldbu	r7,0(r5)
 4009830:	18c00044 	addi	r3,r3,1
 4009834:	29400044 	addi	r5,r5,1
 4009838:	19ffffc5 	stb	r7,-1(r3)
 400983c:	19bffb1e 	bne	r3,r6,400982c <__alt_data_end+0xfc00982c>
 4009840:	f800283a 	ret
 4009844:	1007883a 	mov	r3,r2
 4009848:	003ff606 	br	4009824 <__alt_data_end+0xfc009824>
 400984c:	1007883a 	mov	r3,r2
 4009850:	003ff506 	br	4009828 <__alt_data_end+0xfc009828>
 4009854:	f800283a 	ret
 4009858:	500d883a 	mov	r6,r10
 400985c:	003ff106 	br	4009824 <__alt_data_end+0xfc009824>

04009860 <_Balloc>:
 4009860:	20801317 	ldw	r2,76(r4)
 4009864:	defffc04 	addi	sp,sp,-16
 4009868:	dc400115 	stw	r17,4(sp)
 400986c:	dc000015 	stw	r16,0(sp)
 4009870:	dfc00315 	stw	ra,12(sp)
 4009874:	dc800215 	stw	r18,8(sp)
 4009878:	2023883a 	mov	r17,r4
 400987c:	2821883a 	mov	r16,r5
 4009880:	10000f26 	beq	r2,zero,40098c0 <_Balloc+0x60>
 4009884:	8407883a 	add	r3,r16,r16
 4009888:	18c7883a 	add	r3,r3,r3
 400988c:	10c7883a 	add	r3,r2,r3
 4009890:	18800017 	ldw	r2,0(r3)
 4009894:	10001126 	beq	r2,zero,40098dc <_Balloc+0x7c>
 4009898:	11000017 	ldw	r4,0(r2)
 400989c:	19000015 	stw	r4,0(r3)
 40098a0:	10000415 	stw	zero,16(r2)
 40098a4:	10000315 	stw	zero,12(r2)
 40098a8:	dfc00317 	ldw	ra,12(sp)
 40098ac:	dc800217 	ldw	r18,8(sp)
 40098b0:	dc400117 	ldw	r17,4(sp)
 40098b4:	dc000017 	ldw	r16,0(sp)
 40098b8:	dec00404 	addi	sp,sp,16
 40098bc:	f800283a 	ret
 40098c0:	01800844 	movi	r6,33
 40098c4:	01400104 	movi	r5,4
 40098c8:	400c8780 	call	400c878 <_calloc_r>
 40098cc:	88801315 	stw	r2,76(r17)
 40098d0:	103fec1e 	bne	r2,zero,4009884 <__alt_data_end+0xfc009884>
 40098d4:	0005883a 	mov	r2,zero
 40098d8:	003ff306 	br	40098a8 <__alt_data_end+0xfc0098a8>
 40098dc:	01400044 	movi	r5,1
 40098e0:	2c24983a 	sll	r18,r5,r16
 40098e4:	8809883a 	mov	r4,r17
 40098e8:	91800144 	addi	r6,r18,5
 40098ec:	318d883a 	add	r6,r6,r6
 40098f0:	318d883a 	add	r6,r6,r6
 40098f4:	400c8780 	call	400c878 <_calloc_r>
 40098f8:	103ff626 	beq	r2,zero,40098d4 <__alt_data_end+0xfc0098d4>
 40098fc:	14000115 	stw	r16,4(r2)
 4009900:	14800215 	stw	r18,8(r2)
 4009904:	003fe606 	br	40098a0 <__alt_data_end+0xfc0098a0>

04009908 <_Bfree>:
 4009908:	28000826 	beq	r5,zero,400992c <_Bfree+0x24>
 400990c:	28c00117 	ldw	r3,4(r5)
 4009910:	20801317 	ldw	r2,76(r4)
 4009914:	18c7883a 	add	r3,r3,r3
 4009918:	18c7883a 	add	r3,r3,r3
 400991c:	10c5883a 	add	r2,r2,r3
 4009920:	10c00017 	ldw	r3,0(r2)
 4009924:	28c00015 	stw	r3,0(r5)
 4009928:	11400015 	stw	r5,0(r2)
 400992c:	f800283a 	ret

04009930 <__multadd>:
 4009930:	defffa04 	addi	sp,sp,-24
 4009934:	dc800315 	stw	r18,12(sp)
 4009938:	dc400215 	stw	r17,8(sp)
 400993c:	dc000115 	stw	r16,4(sp)
 4009940:	2823883a 	mov	r17,r5
 4009944:	2c000417 	ldw	r16,16(r5)
 4009948:	dfc00515 	stw	ra,20(sp)
 400994c:	dcc00415 	stw	r19,16(sp)
 4009950:	2025883a 	mov	r18,r4
 4009954:	29400504 	addi	r5,r5,20
 4009958:	0011883a 	mov	r8,zero
 400995c:	28c00017 	ldw	r3,0(r5)
 4009960:	29400104 	addi	r5,r5,4
 4009964:	42000044 	addi	r8,r8,1
 4009968:	18bfffcc 	andi	r2,r3,65535
 400996c:	1185383a 	mul	r2,r2,r6
 4009970:	1806d43a 	srli	r3,r3,16
 4009974:	11cf883a 	add	r7,r2,r7
 4009978:	3808d43a 	srli	r4,r7,16
 400997c:	1987383a 	mul	r3,r3,r6
 4009980:	38bfffcc 	andi	r2,r7,65535
 4009984:	1907883a 	add	r3,r3,r4
 4009988:	1808943a 	slli	r4,r3,16
 400998c:	180ed43a 	srli	r7,r3,16
 4009990:	2085883a 	add	r2,r4,r2
 4009994:	28bfff15 	stw	r2,-4(r5)
 4009998:	443ff016 	blt	r8,r16,400995c <__alt_data_end+0xfc00995c>
 400999c:	38000926 	beq	r7,zero,40099c4 <__multadd+0x94>
 40099a0:	88800217 	ldw	r2,8(r17)
 40099a4:	80800f0e 	bge	r16,r2,40099e4 <__multadd+0xb4>
 40099a8:	80800144 	addi	r2,r16,5
 40099ac:	1085883a 	add	r2,r2,r2
 40099b0:	1085883a 	add	r2,r2,r2
 40099b4:	8885883a 	add	r2,r17,r2
 40099b8:	11c00015 	stw	r7,0(r2)
 40099bc:	84000044 	addi	r16,r16,1
 40099c0:	8c000415 	stw	r16,16(r17)
 40099c4:	8805883a 	mov	r2,r17
 40099c8:	dfc00517 	ldw	ra,20(sp)
 40099cc:	dcc00417 	ldw	r19,16(sp)
 40099d0:	dc800317 	ldw	r18,12(sp)
 40099d4:	dc400217 	ldw	r17,8(sp)
 40099d8:	dc000117 	ldw	r16,4(sp)
 40099dc:	dec00604 	addi	sp,sp,24
 40099e0:	f800283a 	ret
 40099e4:	89400117 	ldw	r5,4(r17)
 40099e8:	9009883a 	mov	r4,r18
 40099ec:	d9c00015 	stw	r7,0(sp)
 40099f0:	29400044 	addi	r5,r5,1
 40099f4:	40098600 	call	4009860 <_Balloc>
 40099f8:	89800417 	ldw	r6,16(r17)
 40099fc:	89400304 	addi	r5,r17,12
 4009a00:	11000304 	addi	r4,r2,12
 4009a04:	31800084 	addi	r6,r6,2
 4009a08:	318d883a 	add	r6,r6,r6
 4009a0c:	318d883a 	add	r6,r6,r6
 4009a10:	1027883a 	mov	r19,r2
 4009a14:	40095bc0 	call	40095bc <memcpy>
 4009a18:	d9c00017 	ldw	r7,0(sp)
 4009a1c:	88000a26 	beq	r17,zero,4009a48 <__multadd+0x118>
 4009a20:	88c00117 	ldw	r3,4(r17)
 4009a24:	90801317 	ldw	r2,76(r18)
 4009a28:	18c7883a 	add	r3,r3,r3
 4009a2c:	18c7883a 	add	r3,r3,r3
 4009a30:	10c5883a 	add	r2,r2,r3
 4009a34:	10c00017 	ldw	r3,0(r2)
 4009a38:	88c00015 	stw	r3,0(r17)
 4009a3c:	14400015 	stw	r17,0(r2)
 4009a40:	9823883a 	mov	r17,r19
 4009a44:	003fd806 	br	40099a8 <__alt_data_end+0xfc0099a8>
 4009a48:	9823883a 	mov	r17,r19
 4009a4c:	003fd606 	br	40099a8 <__alt_data_end+0xfc0099a8>

04009a50 <__s2b>:
 4009a50:	defff904 	addi	sp,sp,-28
 4009a54:	dc400115 	stw	r17,4(sp)
 4009a58:	dc000015 	stw	r16,0(sp)
 4009a5c:	2023883a 	mov	r17,r4
 4009a60:	2821883a 	mov	r16,r5
 4009a64:	39000204 	addi	r4,r7,8
 4009a68:	01400244 	movi	r5,9
 4009a6c:	dcc00315 	stw	r19,12(sp)
 4009a70:	dc800215 	stw	r18,8(sp)
 4009a74:	dfc00615 	stw	ra,24(sp)
 4009a78:	dd400515 	stw	r21,20(sp)
 4009a7c:	dd000415 	stw	r20,16(sp)
 4009a80:	3825883a 	mov	r18,r7
 4009a84:	3027883a 	mov	r19,r6
 4009a88:	40029700 	call	4002970 <__divsi3>
 4009a8c:	00c00044 	movi	r3,1
 4009a90:	000b883a 	mov	r5,zero
 4009a94:	1880030e 	bge	r3,r2,4009aa4 <__s2b+0x54>
 4009a98:	18c7883a 	add	r3,r3,r3
 4009a9c:	29400044 	addi	r5,r5,1
 4009aa0:	18bffd16 	blt	r3,r2,4009a98 <__alt_data_end+0xfc009a98>
 4009aa4:	8809883a 	mov	r4,r17
 4009aa8:	40098600 	call	4009860 <_Balloc>
 4009aac:	d8c00717 	ldw	r3,28(sp)
 4009ab0:	10c00515 	stw	r3,20(r2)
 4009ab4:	00c00044 	movi	r3,1
 4009ab8:	10c00415 	stw	r3,16(r2)
 4009abc:	00c00244 	movi	r3,9
 4009ac0:	1cc0210e 	bge	r3,r19,4009b48 <__s2b+0xf8>
 4009ac4:	80eb883a 	add	r21,r16,r3
 4009ac8:	a829883a 	mov	r20,r21
 4009acc:	84e1883a 	add	r16,r16,r19
 4009ad0:	a1c00007 	ldb	r7,0(r20)
 4009ad4:	01800284 	movi	r6,10
 4009ad8:	a5000044 	addi	r20,r20,1
 4009adc:	100b883a 	mov	r5,r2
 4009ae0:	39fff404 	addi	r7,r7,-48
 4009ae4:	8809883a 	mov	r4,r17
 4009ae8:	40099300 	call	4009930 <__multadd>
 4009aec:	a43ff81e 	bne	r20,r16,4009ad0 <__alt_data_end+0xfc009ad0>
 4009af0:	ace1883a 	add	r16,r21,r19
 4009af4:	843ffe04 	addi	r16,r16,-8
 4009af8:	9c800a0e 	bge	r19,r18,4009b24 <__s2b+0xd4>
 4009afc:	94e5c83a 	sub	r18,r18,r19
 4009b00:	84a5883a 	add	r18,r16,r18
 4009b04:	81c00007 	ldb	r7,0(r16)
 4009b08:	01800284 	movi	r6,10
 4009b0c:	84000044 	addi	r16,r16,1
 4009b10:	100b883a 	mov	r5,r2
 4009b14:	39fff404 	addi	r7,r7,-48
 4009b18:	8809883a 	mov	r4,r17
 4009b1c:	40099300 	call	4009930 <__multadd>
 4009b20:	84bff81e 	bne	r16,r18,4009b04 <__alt_data_end+0xfc009b04>
 4009b24:	dfc00617 	ldw	ra,24(sp)
 4009b28:	dd400517 	ldw	r21,20(sp)
 4009b2c:	dd000417 	ldw	r20,16(sp)
 4009b30:	dcc00317 	ldw	r19,12(sp)
 4009b34:	dc800217 	ldw	r18,8(sp)
 4009b38:	dc400117 	ldw	r17,4(sp)
 4009b3c:	dc000017 	ldw	r16,0(sp)
 4009b40:	dec00704 	addi	sp,sp,28
 4009b44:	f800283a 	ret
 4009b48:	84000284 	addi	r16,r16,10
 4009b4c:	1827883a 	mov	r19,r3
 4009b50:	003fe906 	br	4009af8 <__alt_data_end+0xfc009af8>

04009b54 <__hi0bits>:
 4009b54:	20bfffec 	andhi	r2,r4,65535
 4009b58:	1000141e 	bne	r2,zero,4009bac <__hi0bits+0x58>
 4009b5c:	2008943a 	slli	r4,r4,16
 4009b60:	00800404 	movi	r2,16
 4009b64:	20ffc02c 	andhi	r3,r4,65280
 4009b68:	1800021e 	bne	r3,zero,4009b74 <__hi0bits+0x20>
 4009b6c:	2008923a 	slli	r4,r4,8
 4009b70:	10800204 	addi	r2,r2,8
 4009b74:	20fc002c 	andhi	r3,r4,61440
 4009b78:	1800021e 	bne	r3,zero,4009b84 <__hi0bits+0x30>
 4009b7c:	2008913a 	slli	r4,r4,4
 4009b80:	10800104 	addi	r2,r2,4
 4009b84:	20f0002c 	andhi	r3,r4,49152
 4009b88:	1800031e 	bne	r3,zero,4009b98 <__hi0bits+0x44>
 4009b8c:	2109883a 	add	r4,r4,r4
 4009b90:	10800084 	addi	r2,r2,2
 4009b94:	2109883a 	add	r4,r4,r4
 4009b98:	20000316 	blt	r4,zero,4009ba8 <__hi0bits+0x54>
 4009b9c:	2110002c 	andhi	r4,r4,16384
 4009ba0:	2000041e 	bne	r4,zero,4009bb4 <__hi0bits+0x60>
 4009ba4:	00800804 	movi	r2,32
 4009ba8:	f800283a 	ret
 4009bac:	0005883a 	mov	r2,zero
 4009bb0:	003fec06 	br	4009b64 <__alt_data_end+0xfc009b64>
 4009bb4:	10800044 	addi	r2,r2,1
 4009bb8:	f800283a 	ret

04009bbc <__lo0bits>:
 4009bbc:	20c00017 	ldw	r3,0(r4)
 4009bc0:	188001cc 	andi	r2,r3,7
 4009bc4:	10000826 	beq	r2,zero,4009be8 <__lo0bits+0x2c>
 4009bc8:	1880004c 	andi	r2,r3,1
 4009bcc:	1000211e 	bne	r2,zero,4009c54 <__lo0bits+0x98>
 4009bd0:	1880008c 	andi	r2,r3,2
 4009bd4:	1000211e 	bne	r2,zero,4009c5c <__lo0bits+0xa0>
 4009bd8:	1806d0ba 	srli	r3,r3,2
 4009bdc:	00800084 	movi	r2,2
 4009be0:	20c00015 	stw	r3,0(r4)
 4009be4:	f800283a 	ret
 4009be8:	18bfffcc 	andi	r2,r3,65535
 4009bec:	10001326 	beq	r2,zero,4009c3c <__lo0bits+0x80>
 4009bf0:	0005883a 	mov	r2,zero
 4009bf4:	19403fcc 	andi	r5,r3,255
 4009bf8:	2800021e 	bne	r5,zero,4009c04 <__lo0bits+0x48>
 4009bfc:	1806d23a 	srli	r3,r3,8
 4009c00:	10800204 	addi	r2,r2,8
 4009c04:	194003cc 	andi	r5,r3,15
 4009c08:	2800021e 	bne	r5,zero,4009c14 <__lo0bits+0x58>
 4009c0c:	1806d13a 	srli	r3,r3,4
 4009c10:	10800104 	addi	r2,r2,4
 4009c14:	194000cc 	andi	r5,r3,3
 4009c18:	2800021e 	bne	r5,zero,4009c24 <__lo0bits+0x68>
 4009c1c:	1806d0ba 	srli	r3,r3,2
 4009c20:	10800084 	addi	r2,r2,2
 4009c24:	1940004c 	andi	r5,r3,1
 4009c28:	2800081e 	bne	r5,zero,4009c4c <__lo0bits+0x90>
 4009c2c:	1806d07a 	srli	r3,r3,1
 4009c30:	1800051e 	bne	r3,zero,4009c48 <__lo0bits+0x8c>
 4009c34:	00800804 	movi	r2,32
 4009c38:	f800283a 	ret
 4009c3c:	1806d43a 	srli	r3,r3,16
 4009c40:	00800404 	movi	r2,16
 4009c44:	003feb06 	br	4009bf4 <__alt_data_end+0xfc009bf4>
 4009c48:	10800044 	addi	r2,r2,1
 4009c4c:	20c00015 	stw	r3,0(r4)
 4009c50:	f800283a 	ret
 4009c54:	0005883a 	mov	r2,zero
 4009c58:	f800283a 	ret
 4009c5c:	1806d07a 	srli	r3,r3,1
 4009c60:	00800044 	movi	r2,1
 4009c64:	20c00015 	stw	r3,0(r4)
 4009c68:	f800283a 	ret

04009c6c <__i2b>:
 4009c6c:	defffd04 	addi	sp,sp,-12
 4009c70:	dc000015 	stw	r16,0(sp)
 4009c74:	04000044 	movi	r16,1
 4009c78:	dc400115 	stw	r17,4(sp)
 4009c7c:	2823883a 	mov	r17,r5
 4009c80:	800b883a 	mov	r5,r16
 4009c84:	dfc00215 	stw	ra,8(sp)
 4009c88:	40098600 	call	4009860 <_Balloc>
 4009c8c:	14400515 	stw	r17,20(r2)
 4009c90:	14000415 	stw	r16,16(r2)
 4009c94:	dfc00217 	ldw	ra,8(sp)
 4009c98:	dc400117 	ldw	r17,4(sp)
 4009c9c:	dc000017 	ldw	r16,0(sp)
 4009ca0:	dec00304 	addi	sp,sp,12
 4009ca4:	f800283a 	ret

04009ca8 <__multiply>:
 4009ca8:	defffa04 	addi	sp,sp,-24
 4009cac:	dcc00315 	stw	r19,12(sp)
 4009cb0:	dc800215 	stw	r18,8(sp)
 4009cb4:	34c00417 	ldw	r19,16(r6)
 4009cb8:	2c800417 	ldw	r18,16(r5)
 4009cbc:	dd000415 	stw	r20,16(sp)
 4009cc0:	dc400115 	stw	r17,4(sp)
 4009cc4:	dfc00515 	stw	ra,20(sp)
 4009cc8:	dc000015 	stw	r16,0(sp)
 4009ccc:	2829883a 	mov	r20,r5
 4009cd0:	3023883a 	mov	r17,r6
 4009cd4:	94c0050e 	bge	r18,r19,4009cec <__multiply+0x44>
 4009cd8:	9007883a 	mov	r3,r18
 4009cdc:	3029883a 	mov	r20,r6
 4009ce0:	9825883a 	mov	r18,r19
 4009ce4:	2823883a 	mov	r17,r5
 4009ce8:	1827883a 	mov	r19,r3
 4009cec:	a0800217 	ldw	r2,8(r20)
 4009cf0:	94e1883a 	add	r16,r18,r19
 4009cf4:	a1400117 	ldw	r5,4(r20)
 4009cf8:	1400010e 	bge	r2,r16,4009d00 <__multiply+0x58>
 4009cfc:	29400044 	addi	r5,r5,1
 4009d00:	40098600 	call	4009860 <_Balloc>
 4009d04:	8415883a 	add	r10,r16,r16
 4009d08:	12c00504 	addi	r11,r2,20
 4009d0c:	5295883a 	add	r10,r10,r10
 4009d10:	5a95883a 	add	r10,r11,r10
 4009d14:	5807883a 	mov	r3,r11
 4009d18:	5a80032e 	bgeu	r11,r10,4009d28 <__multiply+0x80>
 4009d1c:	18000015 	stw	zero,0(r3)
 4009d20:	18c00104 	addi	r3,r3,4
 4009d24:	1abffd36 	bltu	r3,r10,4009d1c <__alt_data_end+0xfc009d1c>
 4009d28:	9ce7883a 	add	r19,r19,r19
 4009d2c:	94a5883a 	add	r18,r18,r18
 4009d30:	89800504 	addi	r6,r17,20
 4009d34:	9ce7883a 	add	r19,r19,r19
 4009d38:	a3400504 	addi	r13,r20,20
 4009d3c:	94a5883a 	add	r18,r18,r18
 4009d40:	34d9883a 	add	r12,r6,r19
 4009d44:	6c93883a 	add	r9,r13,r18
 4009d48:	3300422e 	bgeu	r6,r12,4009e54 <__multiply+0x1ac>
 4009d4c:	37c00017 	ldw	ra,0(r6)
 4009d50:	fbffffcc 	andi	r15,ra,65535
 4009d54:	78001b26 	beq	r15,zero,4009dc4 <__multiply+0x11c>
 4009d58:	5811883a 	mov	r8,r11
 4009d5c:	681d883a 	mov	r14,r13
 4009d60:	000f883a 	mov	r7,zero
 4009d64:	71000017 	ldw	r4,0(r14)
 4009d68:	40c00017 	ldw	r3,0(r8)
 4009d6c:	73800104 	addi	r14,r14,4
 4009d70:	217fffcc 	andi	r5,r4,65535
 4009d74:	2bcb383a 	mul	r5,r5,r15
 4009d78:	2008d43a 	srli	r4,r4,16
 4009d7c:	1c7fffcc 	andi	r17,r3,65535
 4009d80:	2c4b883a 	add	r5,r5,r17
 4009d84:	29cb883a 	add	r5,r5,r7
 4009d88:	23c9383a 	mul	r4,r4,r15
 4009d8c:	1806d43a 	srli	r3,r3,16
 4009d90:	280ed43a 	srli	r7,r5,16
 4009d94:	297fffcc 	andi	r5,r5,65535
 4009d98:	20c7883a 	add	r3,r4,r3
 4009d9c:	19c7883a 	add	r3,r3,r7
 4009da0:	1808943a 	slli	r4,r3,16
 4009da4:	4023883a 	mov	r17,r8
 4009da8:	180ed43a 	srli	r7,r3,16
 4009dac:	214ab03a 	or	r5,r4,r5
 4009db0:	41400015 	stw	r5,0(r8)
 4009db4:	42000104 	addi	r8,r8,4
 4009db8:	727fea36 	bltu	r14,r9,4009d64 <__alt_data_end+0xfc009d64>
 4009dbc:	89c00115 	stw	r7,4(r17)
 4009dc0:	37c00017 	ldw	ra,0(r6)
 4009dc4:	f83ed43a 	srli	ra,ra,16
 4009dc8:	f8001f26 	beq	ra,zero,4009e48 <__multiply+0x1a0>
 4009dcc:	58c00017 	ldw	r3,0(r11)
 4009dd0:	681d883a 	mov	r14,r13
 4009dd4:	581f883a 	mov	r15,r11
 4009dd8:	1811883a 	mov	r8,r3
 4009ddc:	5825883a 	mov	r18,r11
 4009de0:	000f883a 	mov	r7,zero
 4009de4:	00000106 	br	4009dec <__multiply+0x144>
 4009de8:	8825883a 	mov	r18,r17
 4009dec:	7140000b 	ldhu	r5,0(r14)
 4009df0:	4010d43a 	srli	r8,r8,16
 4009df4:	193fffcc 	andi	r4,r3,65535
 4009df8:	2fcb383a 	mul	r5,r5,ra
 4009dfc:	7bc00104 	addi	r15,r15,4
 4009e00:	73800104 	addi	r14,r14,4
 4009e04:	2a0b883a 	add	r5,r5,r8
 4009e08:	29cb883a 	add	r5,r5,r7
 4009e0c:	2806943a 	slli	r3,r5,16
 4009e10:	94400104 	addi	r17,r18,4
 4009e14:	280ad43a 	srli	r5,r5,16
 4009e18:	1908b03a 	or	r4,r3,r4
 4009e1c:	793fff15 	stw	r4,-4(r15)
 4009e20:	70ffff17 	ldw	r3,-4(r14)
 4009e24:	8a000017 	ldw	r8,0(r17)
 4009e28:	1806d43a 	srli	r3,r3,16
 4009e2c:	413fffcc 	andi	r4,r8,65535
 4009e30:	1fc7383a 	mul	r3,r3,ra
 4009e34:	1907883a 	add	r3,r3,r4
 4009e38:	1947883a 	add	r3,r3,r5
 4009e3c:	180ed43a 	srli	r7,r3,16
 4009e40:	727fe936 	bltu	r14,r9,4009de8 <__alt_data_end+0xfc009de8>
 4009e44:	90c00115 	stw	r3,4(r18)
 4009e48:	31800104 	addi	r6,r6,4
 4009e4c:	5ac00104 	addi	r11,r11,4
 4009e50:	333fbe36 	bltu	r6,r12,4009d4c <__alt_data_end+0xfc009d4c>
 4009e54:	0400090e 	bge	zero,r16,4009e7c <__multiply+0x1d4>
 4009e58:	50ffff17 	ldw	r3,-4(r10)
 4009e5c:	52bfff04 	addi	r10,r10,-4
 4009e60:	18000326 	beq	r3,zero,4009e70 <__multiply+0x1c8>
 4009e64:	00000506 	br	4009e7c <__multiply+0x1d4>
 4009e68:	50c00017 	ldw	r3,0(r10)
 4009e6c:	1800031e 	bne	r3,zero,4009e7c <__multiply+0x1d4>
 4009e70:	843fffc4 	addi	r16,r16,-1
 4009e74:	52bfff04 	addi	r10,r10,-4
 4009e78:	803ffb1e 	bne	r16,zero,4009e68 <__alt_data_end+0xfc009e68>
 4009e7c:	14000415 	stw	r16,16(r2)
 4009e80:	dfc00517 	ldw	ra,20(sp)
 4009e84:	dd000417 	ldw	r20,16(sp)
 4009e88:	dcc00317 	ldw	r19,12(sp)
 4009e8c:	dc800217 	ldw	r18,8(sp)
 4009e90:	dc400117 	ldw	r17,4(sp)
 4009e94:	dc000017 	ldw	r16,0(sp)
 4009e98:	dec00604 	addi	sp,sp,24
 4009e9c:	f800283a 	ret

04009ea0 <__pow5mult>:
 4009ea0:	defffa04 	addi	sp,sp,-24
 4009ea4:	dcc00315 	stw	r19,12(sp)
 4009ea8:	dc000015 	stw	r16,0(sp)
 4009eac:	dfc00515 	stw	ra,20(sp)
 4009eb0:	dd000415 	stw	r20,16(sp)
 4009eb4:	dc800215 	stw	r18,8(sp)
 4009eb8:	dc400115 	stw	r17,4(sp)
 4009ebc:	308000cc 	andi	r2,r6,3
 4009ec0:	3021883a 	mov	r16,r6
 4009ec4:	2027883a 	mov	r19,r4
 4009ec8:	10002f1e 	bne	r2,zero,4009f88 <__pow5mult+0xe8>
 4009ecc:	2825883a 	mov	r18,r5
 4009ed0:	8021d0ba 	srai	r16,r16,2
 4009ed4:	80001a26 	beq	r16,zero,4009f40 <__pow5mult+0xa0>
 4009ed8:	9c401217 	ldw	r17,72(r19)
 4009edc:	8800061e 	bne	r17,zero,4009ef8 <__pow5mult+0x58>
 4009ee0:	00003406 	br	4009fb4 <__pow5mult+0x114>
 4009ee4:	8021d07a 	srai	r16,r16,1
 4009ee8:	80001526 	beq	r16,zero,4009f40 <__pow5mult+0xa0>
 4009eec:	88800017 	ldw	r2,0(r17)
 4009ef0:	10001c26 	beq	r2,zero,4009f64 <__pow5mult+0xc4>
 4009ef4:	1023883a 	mov	r17,r2
 4009ef8:	8080004c 	andi	r2,r16,1
 4009efc:	103ff926 	beq	r2,zero,4009ee4 <__alt_data_end+0xfc009ee4>
 4009f00:	880d883a 	mov	r6,r17
 4009f04:	900b883a 	mov	r5,r18
 4009f08:	9809883a 	mov	r4,r19
 4009f0c:	4009ca80 	call	4009ca8 <__multiply>
 4009f10:	90001b26 	beq	r18,zero,4009f80 <__pow5mult+0xe0>
 4009f14:	91000117 	ldw	r4,4(r18)
 4009f18:	98c01317 	ldw	r3,76(r19)
 4009f1c:	8021d07a 	srai	r16,r16,1
 4009f20:	2109883a 	add	r4,r4,r4
 4009f24:	2109883a 	add	r4,r4,r4
 4009f28:	1907883a 	add	r3,r3,r4
 4009f2c:	19000017 	ldw	r4,0(r3)
 4009f30:	91000015 	stw	r4,0(r18)
 4009f34:	1c800015 	stw	r18,0(r3)
 4009f38:	1025883a 	mov	r18,r2
 4009f3c:	803feb1e 	bne	r16,zero,4009eec <__alt_data_end+0xfc009eec>
 4009f40:	9005883a 	mov	r2,r18
 4009f44:	dfc00517 	ldw	ra,20(sp)
 4009f48:	dd000417 	ldw	r20,16(sp)
 4009f4c:	dcc00317 	ldw	r19,12(sp)
 4009f50:	dc800217 	ldw	r18,8(sp)
 4009f54:	dc400117 	ldw	r17,4(sp)
 4009f58:	dc000017 	ldw	r16,0(sp)
 4009f5c:	dec00604 	addi	sp,sp,24
 4009f60:	f800283a 	ret
 4009f64:	880d883a 	mov	r6,r17
 4009f68:	880b883a 	mov	r5,r17
 4009f6c:	9809883a 	mov	r4,r19
 4009f70:	4009ca80 	call	4009ca8 <__multiply>
 4009f74:	88800015 	stw	r2,0(r17)
 4009f78:	10000015 	stw	zero,0(r2)
 4009f7c:	003fdd06 	br	4009ef4 <__alt_data_end+0xfc009ef4>
 4009f80:	1025883a 	mov	r18,r2
 4009f84:	003fd706 	br	4009ee4 <__alt_data_end+0xfc009ee4>
 4009f88:	10bfffc4 	addi	r2,r2,-1
 4009f8c:	1085883a 	add	r2,r2,r2
 4009f90:	00c10074 	movhi	r3,1025
 4009f94:	18ce6104 	addi	r3,r3,14724
 4009f98:	1085883a 	add	r2,r2,r2
 4009f9c:	1885883a 	add	r2,r3,r2
 4009fa0:	11800017 	ldw	r6,0(r2)
 4009fa4:	000f883a 	mov	r7,zero
 4009fa8:	40099300 	call	4009930 <__multadd>
 4009fac:	1025883a 	mov	r18,r2
 4009fb0:	003fc706 	br	4009ed0 <__alt_data_end+0xfc009ed0>
 4009fb4:	05000044 	movi	r20,1
 4009fb8:	a00b883a 	mov	r5,r20
 4009fbc:	9809883a 	mov	r4,r19
 4009fc0:	40098600 	call	4009860 <_Balloc>
 4009fc4:	1023883a 	mov	r17,r2
 4009fc8:	00809c44 	movi	r2,625
 4009fcc:	88800515 	stw	r2,20(r17)
 4009fd0:	8d000415 	stw	r20,16(r17)
 4009fd4:	9c401215 	stw	r17,72(r19)
 4009fd8:	88000015 	stw	zero,0(r17)
 4009fdc:	003fc606 	br	4009ef8 <__alt_data_end+0xfc009ef8>

04009fe0 <__lshift>:
 4009fe0:	defff904 	addi	sp,sp,-28
 4009fe4:	dd400515 	stw	r21,20(sp)
 4009fe8:	dcc00315 	stw	r19,12(sp)
 4009fec:	302bd17a 	srai	r21,r6,5
 4009ff0:	2cc00417 	ldw	r19,16(r5)
 4009ff4:	28800217 	ldw	r2,8(r5)
 4009ff8:	dd000415 	stw	r20,16(sp)
 4009ffc:	ace7883a 	add	r19,r21,r19
 400a000:	dc800215 	stw	r18,8(sp)
 400a004:	dc400115 	stw	r17,4(sp)
 400a008:	dc000015 	stw	r16,0(sp)
 400a00c:	dfc00615 	stw	ra,24(sp)
 400a010:	9c000044 	addi	r16,r19,1
 400a014:	2823883a 	mov	r17,r5
 400a018:	3029883a 	mov	r20,r6
 400a01c:	2025883a 	mov	r18,r4
 400a020:	29400117 	ldw	r5,4(r5)
 400a024:	1400030e 	bge	r2,r16,400a034 <__lshift+0x54>
 400a028:	1085883a 	add	r2,r2,r2
 400a02c:	29400044 	addi	r5,r5,1
 400a030:	143ffd16 	blt	r2,r16,400a028 <__alt_data_end+0xfc00a028>
 400a034:	9009883a 	mov	r4,r18
 400a038:	40098600 	call	4009860 <_Balloc>
 400a03c:	10c00504 	addi	r3,r2,20
 400a040:	0540070e 	bge	zero,r21,400a060 <__lshift+0x80>
 400a044:	ad6b883a 	add	r21,r21,r21
 400a048:	ad6b883a 	add	r21,r21,r21
 400a04c:	1809883a 	mov	r4,r3
 400a050:	1d47883a 	add	r3,r3,r21
 400a054:	20000015 	stw	zero,0(r4)
 400a058:	21000104 	addi	r4,r4,4
 400a05c:	193ffd1e 	bne	r3,r4,400a054 <__alt_data_end+0xfc00a054>
 400a060:	8a000417 	ldw	r8,16(r17)
 400a064:	89000504 	addi	r4,r17,20
 400a068:	a18007cc 	andi	r6,r20,31
 400a06c:	4211883a 	add	r8,r8,r8
 400a070:	4211883a 	add	r8,r8,r8
 400a074:	2211883a 	add	r8,r4,r8
 400a078:	30002326 	beq	r6,zero,400a108 <__lshift+0x128>
 400a07c:	02400804 	movi	r9,32
 400a080:	4993c83a 	sub	r9,r9,r6
 400a084:	000b883a 	mov	r5,zero
 400a088:	21c00017 	ldw	r7,0(r4)
 400a08c:	1815883a 	mov	r10,r3
 400a090:	18c00104 	addi	r3,r3,4
 400a094:	398e983a 	sll	r7,r7,r6
 400a098:	21000104 	addi	r4,r4,4
 400a09c:	394ab03a 	or	r5,r7,r5
 400a0a0:	197fff15 	stw	r5,-4(r3)
 400a0a4:	217fff17 	ldw	r5,-4(r4)
 400a0a8:	2a4ad83a 	srl	r5,r5,r9
 400a0ac:	223ff636 	bltu	r4,r8,400a088 <__alt_data_end+0xfc00a088>
 400a0b0:	51400115 	stw	r5,4(r10)
 400a0b4:	28001a1e 	bne	r5,zero,400a120 <__lshift+0x140>
 400a0b8:	843fffc4 	addi	r16,r16,-1
 400a0bc:	14000415 	stw	r16,16(r2)
 400a0c0:	88000826 	beq	r17,zero,400a0e4 <__lshift+0x104>
 400a0c4:	89000117 	ldw	r4,4(r17)
 400a0c8:	90c01317 	ldw	r3,76(r18)
 400a0cc:	2109883a 	add	r4,r4,r4
 400a0d0:	2109883a 	add	r4,r4,r4
 400a0d4:	1907883a 	add	r3,r3,r4
 400a0d8:	19000017 	ldw	r4,0(r3)
 400a0dc:	89000015 	stw	r4,0(r17)
 400a0e0:	1c400015 	stw	r17,0(r3)
 400a0e4:	dfc00617 	ldw	ra,24(sp)
 400a0e8:	dd400517 	ldw	r21,20(sp)
 400a0ec:	dd000417 	ldw	r20,16(sp)
 400a0f0:	dcc00317 	ldw	r19,12(sp)
 400a0f4:	dc800217 	ldw	r18,8(sp)
 400a0f8:	dc400117 	ldw	r17,4(sp)
 400a0fc:	dc000017 	ldw	r16,0(sp)
 400a100:	dec00704 	addi	sp,sp,28
 400a104:	f800283a 	ret
 400a108:	21400017 	ldw	r5,0(r4)
 400a10c:	18c00104 	addi	r3,r3,4
 400a110:	21000104 	addi	r4,r4,4
 400a114:	197fff15 	stw	r5,-4(r3)
 400a118:	223ffb36 	bltu	r4,r8,400a108 <__alt_data_end+0xfc00a108>
 400a11c:	003fe606 	br	400a0b8 <__alt_data_end+0xfc00a0b8>
 400a120:	9c000084 	addi	r16,r19,2
 400a124:	003fe406 	br	400a0b8 <__alt_data_end+0xfc00a0b8>

0400a128 <__mcmp>:
 400a128:	20800417 	ldw	r2,16(r4)
 400a12c:	28c00417 	ldw	r3,16(r5)
 400a130:	10c5c83a 	sub	r2,r2,r3
 400a134:	1000111e 	bne	r2,zero,400a17c <__mcmp+0x54>
 400a138:	18c7883a 	add	r3,r3,r3
 400a13c:	18c7883a 	add	r3,r3,r3
 400a140:	21000504 	addi	r4,r4,20
 400a144:	29400504 	addi	r5,r5,20
 400a148:	20c5883a 	add	r2,r4,r3
 400a14c:	28cb883a 	add	r5,r5,r3
 400a150:	00000106 	br	400a158 <__mcmp+0x30>
 400a154:	20800a2e 	bgeu	r4,r2,400a180 <__mcmp+0x58>
 400a158:	10bfff04 	addi	r2,r2,-4
 400a15c:	297fff04 	addi	r5,r5,-4
 400a160:	11800017 	ldw	r6,0(r2)
 400a164:	28c00017 	ldw	r3,0(r5)
 400a168:	30fffa26 	beq	r6,r3,400a154 <__alt_data_end+0xfc00a154>
 400a16c:	30c00236 	bltu	r6,r3,400a178 <__mcmp+0x50>
 400a170:	00800044 	movi	r2,1
 400a174:	f800283a 	ret
 400a178:	00bfffc4 	movi	r2,-1
 400a17c:	f800283a 	ret
 400a180:	0005883a 	mov	r2,zero
 400a184:	f800283a 	ret

0400a188 <__mdiff>:
 400a188:	28c00417 	ldw	r3,16(r5)
 400a18c:	30800417 	ldw	r2,16(r6)
 400a190:	defffa04 	addi	sp,sp,-24
 400a194:	dcc00315 	stw	r19,12(sp)
 400a198:	dc800215 	stw	r18,8(sp)
 400a19c:	dfc00515 	stw	ra,20(sp)
 400a1a0:	dd000415 	stw	r20,16(sp)
 400a1a4:	dc400115 	stw	r17,4(sp)
 400a1a8:	dc000015 	stw	r16,0(sp)
 400a1ac:	1887c83a 	sub	r3,r3,r2
 400a1b0:	2825883a 	mov	r18,r5
 400a1b4:	3027883a 	mov	r19,r6
 400a1b8:	1800141e 	bne	r3,zero,400a20c <__mdiff+0x84>
 400a1bc:	1085883a 	add	r2,r2,r2
 400a1c0:	1085883a 	add	r2,r2,r2
 400a1c4:	2a000504 	addi	r8,r5,20
 400a1c8:	34000504 	addi	r16,r6,20
 400a1cc:	4087883a 	add	r3,r8,r2
 400a1d0:	8085883a 	add	r2,r16,r2
 400a1d4:	00000106 	br	400a1dc <__mdiff+0x54>
 400a1d8:	40c0592e 	bgeu	r8,r3,400a340 <__mdiff+0x1b8>
 400a1dc:	18ffff04 	addi	r3,r3,-4
 400a1e0:	10bfff04 	addi	r2,r2,-4
 400a1e4:	19c00017 	ldw	r7,0(r3)
 400a1e8:	11400017 	ldw	r5,0(r2)
 400a1ec:	397ffa26 	beq	r7,r5,400a1d8 <__alt_data_end+0xfc00a1d8>
 400a1f0:	3940592e 	bgeu	r7,r5,400a358 <__mdiff+0x1d0>
 400a1f4:	9005883a 	mov	r2,r18
 400a1f8:	4023883a 	mov	r17,r8
 400a1fc:	9825883a 	mov	r18,r19
 400a200:	05000044 	movi	r20,1
 400a204:	1027883a 	mov	r19,r2
 400a208:	00000406 	br	400a21c <__mdiff+0x94>
 400a20c:	18005616 	blt	r3,zero,400a368 <__mdiff+0x1e0>
 400a210:	34400504 	addi	r17,r6,20
 400a214:	2c000504 	addi	r16,r5,20
 400a218:	0029883a 	mov	r20,zero
 400a21c:	91400117 	ldw	r5,4(r18)
 400a220:	40098600 	call	4009860 <_Balloc>
 400a224:	92400417 	ldw	r9,16(r18)
 400a228:	9b000417 	ldw	r12,16(r19)
 400a22c:	12c00504 	addi	r11,r2,20
 400a230:	4a51883a 	add	r8,r9,r9
 400a234:	6319883a 	add	r12,r12,r12
 400a238:	4211883a 	add	r8,r8,r8
 400a23c:	6319883a 	add	r12,r12,r12
 400a240:	15000315 	stw	r20,12(r2)
 400a244:	8211883a 	add	r8,r16,r8
 400a248:	8b19883a 	add	r12,r17,r12
 400a24c:	0007883a 	mov	r3,zero
 400a250:	81400017 	ldw	r5,0(r16)
 400a254:	89c00017 	ldw	r7,0(r17)
 400a258:	59800104 	addi	r6,r11,4
 400a25c:	293fffcc 	andi	r4,r5,65535
 400a260:	20c7883a 	add	r3,r4,r3
 400a264:	393fffcc 	andi	r4,r7,65535
 400a268:	1909c83a 	sub	r4,r3,r4
 400a26c:	280ad43a 	srli	r5,r5,16
 400a270:	380ed43a 	srli	r7,r7,16
 400a274:	2007d43a 	srai	r3,r4,16
 400a278:	213fffcc 	andi	r4,r4,65535
 400a27c:	29cbc83a 	sub	r5,r5,r7
 400a280:	28c7883a 	add	r3,r5,r3
 400a284:	180a943a 	slli	r5,r3,16
 400a288:	8c400104 	addi	r17,r17,4
 400a28c:	84000104 	addi	r16,r16,4
 400a290:	2908b03a 	or	r4,r5,r4
 400a294:	59000015 	stw	r4,0(r11)
 400a298:	1807d43a 	srai	r3,r3,16
 400a29c:	3015883a 	mov	r10,r6
 400a2a0:	3017883a 	mov	r11,r6
 400a2a4:	8b3fea36 	bltu	r17,r12,400a250 <__alt_data_end+0xfc00a250>
 400a2a8:	8200162e 	bgeu	r16,r8,400a304 <__mdiff+0x17c>
 400a2ac:	8017883a 	mov	r11,r16
 400a2b0:	59400017 	ldw	r5,0(r11)
 400a2b4:	31800104 	addi	r6,r6,4
 400a2b8:	5ac00104 	addi	r11,r11,4
 400a2bc:	293fffcc 	andi	r4,r5,65535
 400a2c0:	20c7883a 	add	r3,r4,r3
 400a2c4:	280ed43a 	srli	r7,r5,16
 400a2c8:	180bd43a 	srai	r5,r3,16
 400a2cc:	193fffcc 	andi	r4,r3,65535
 400a2d0:	3947883a 	add	r3,r7,r5
 400a2d4:	180a943a 	slli	r5,r3,16
 400a2d8:	1807d43a 	srai	r3,r3,16
 400a2dc:	2908b03a 	or	r4,r5,r4
 400a2e0:	313fff15 	stw	r4,-4(r6)
 400a2e4:	5a3ff236 	bltu	r11,r8,400a2b0 <__alt_data_end+0xfc00a2b0>
 400a2e8:	0406303a 	nor	r3,zero,r16
 400a2ec:	1a07883a 	add	r3,r3,r8
 400a2f0:	1806d0ba 	srli	r3,r3,2
 400a2f4:	18c00044 	addi	r3,r3,1
 400a2f8:	18c7883a 	add	r3,r3,r3
 400a2fc:	18c7883a 	add	r3,r3,r3
 400a300:	50d5883a 	add	r10,r10,r3
 400a304:	50ffff04 	addi	r3,r10,-4
 400a308:	2000041e 	bne	r4,zero,400a31c <__mdiff+0x194>
 400a30c:	18ffff04 	addi	r3,r3,-4
 400a310:	19000017 	ldw	r4,0(r3)
 400a314:	4a7fffc4 	addi	r9,r9,-1
 400a318:	203ffc26 	beq	r4,zero,400a30c <__alt_data_end+0xfc00a30c>
 400a31c:	12400415 	stw	r9,16(r2)
 400a320:	dfc00517 	ldw	ra,20(sp)
 400a324:	dd000417 	ldw	r20,16(sp)
 400a328:	dcc00317 	ldw	r19,12(sp)
 400a32c:	dc800217 	ldw	r18,8(sp)
 400a330:	dc400117 	ldw	r17,4(sp)
 400a334:	dc000017 	ldw	r16,0(sp)
 400a338:	dec00604 	addi	sp,sp,24
 400a33c:	f800283a 	ret
 400a340:	000b883a 	mov	r5,zero
 400a344:	40098600 	call	4009860 <_Balloc>
 400a348:	00c00044 	movi	r3,1
 400a34c:	10c00415 	stw	r3,16(r2)
 400a350:	10000515 	stw	zero,20(r2)
 400a354:	003ff206 	br	400a320 <__alt_data_end+0xfc00a320>
 400a358:	8023883a 	mov	r17,r16
 400a35c:	0029883a 	mov	r20,zero
 400a360:	4021883a 	mov	r16,r8
 400a364:	003fad06 	br	400a21c <__alt_data_end+0xfc00a21c>
 400a368:	9005883a 	mov	r2,r18
 400a36c:	94400504 	addi	r17,r18,20
 400a370:	9c000504 	addi	r16,r19,20
 400a374:	9825883a 	mov	r18,r19
 400a378:	05000044 	movi	r20,1
 400a37c:	1027883a 	mov	r19,r2
 400a380:	003fa606 	br	400a21c <__alt_data_end+0xfc00a21c>

0400a384 <__ulp>:
 400a384:	295ffc2c 	andhi	r5,r5,32752
 400a388:	00bf3034 	movhi	r2,64704
 400a38c:	2887883a 	add	r3,r5,r2
 400a390:	00c0020e 	bge	zero,r3,400a39c <__ulp+0x18>
 400a394:	0005883a 	mov	r2,zero
 400a398:	f800283a 	ret
 400a39c:	00c7c83a 	sub	r3,zero,r3
 400a3a0:	1807d53a 	srai	r3,r3,20
 400a3a4:	008004c4 	movi	r2,19
 400a3a8:	10c00b0e 	bge	r2,r3,400a3d8 <__ulp+0x54>
 400a3ac:	18bffb04 	addi	r2,r3,-20
 400a3b0:	01000784 	movi	r4,30
 400a3b4:	0007883a 	mov	r3,zero
 400a3b8:	20800516 	blt	r4,r2,400a3d0 <__ulp+0x4c>
 400a3bc:	010007c4 	movi	r4,31
 400a3c0:	2089c83a 	sub	r4,r4,r2
 400a3c4:	00800044 	movi	r2,1
 400a3c8:	1104983a 	sll	r2,r2,r4
 400a3cc:	f800283a 	ret
 400a3d0:	00800044 	movi	r2,1
 400a3d4:	f800283a 	ret
 400a3d8:	01400234 	movhi	r5,8
 400a3dc:	28c7d83a 	sra	r3,r5,r3
 400a3e0:	0005883a 	mov	r2,zero
 400a3e4:	f800283a 	ret

0400a3e8 <__b2d>:
 400a3e8:	defffa04 	addi	sp,sp,-24
 400a3ec:	dc000015 	stw	r16,0(sp)
 400a3f0:	24000417 	ldw	r16,16(r4)
 400a3f4:	dc400115 	stw	r17,4(sp)
 400a3f8:	24400504 	addi	r17,r4,20
 400a3fc:	8421883a 	add	r16,r16,r16
 400a400:	8421883a 	add	r16,r16,r16
 400a404:	8c21883a 	add	r16,r17,r16
 400a408:	dc800215 	stw	r18,8(sp)
 400a40c:	84bfff17 	ldw	r18,-4(r16)
 400a410:	dd000415 	stw	r20,16(sp)
 400a414:	dcc00315 	stw	r19,12(sp)
 400a418:	9009883a 	mov	r4,r18
 400a41c:	2829883a 	mov	r20,r5
 400a420:	dfc00515 	stw	ra,20(sp)
 400a424:	4009b540 	call	4009b54 <__hi0bits>
 400a428:	00c00804 	movi	r3,32
 400a42c:	1889c83a 	sub	r4,r3,r2
 400a430:	a1000015 	stw	r4,0(r20)
 400a434:	01000284 	movi	r4,10
 400a438:	84ffff04 	addi	r19,r16,-4
 400a43c:	20801216 	blt	r4,r2,400a488 <__b2d+0xa0>
 400a440:	018002c4 	movi	r6,11
 400a444:	308dc83a 	sub	r6,r6,r2
 400a448:	9186d83a 	srl	r3,r18,r6
 400a44c:	18cffc34 	orhi	r3,r3,16368
 400a450:	8cc0212e 	bgeu	r17,r19,400a4d8 <__b2d+0xf0>
 400a454:	813ffe17 	ldw	r4,-8(r16)
 400a458:	218cd83a 	srl	r6,r4,r6
 400a45c:	10800544 	addi	r2,r2,21
 400a460:	9084983a 	sll	r2,r18,r2
 400a464:	1184b03a 	or	r2,r2,r6
 400a468:	dfc00517 	ldw	ra,20(sp)
 400a46c:	dd000417 	ldw	r20,16(sp)
 400a470:	dcc00317 	ldw	r19,12(sp)
 400a474:	dc800217 	ldw	r18,8(sp)
 400a478:	dc400117 	ldw	r17,4(sp)
 400a47c:	dc000017 	ldw	r16,0(sp)
 400a480:	dec00604 	addi	sp,sp,24
 400a484:	f800283a 	ret
 400a488:	8cc00f2e 	bgeu	r17,r19,400a4c8 <__b2d+0xe0>
 400a48c:	117ffd44 	addi	r5,r2,-11
 400a490:	80bffe17 	ldw	r2,-8(r16)
 400a494:	28000e26 	beq	r5,zero,400a4d0 <__b2d+0xe8>
 400a498:	1949c83a 	sub	r4,r3,r5
 400a49c:	9164983a 	sll	r18,r18,r5
 400a4a0:	1106d83a 	srl	r3,r2,r4
 400a4a4:	81bffe04 	addi	r6,r16,-8
 400a4a8:	948ffc34 	orhi	r18,r18,16368
 400a4ac:	90c6b03a 	or	r3,r18,r3
 400a4b0:	89800e2e 	bgeu	r17,r6,400a4ec <__b2d+0x104>
 400a4b4:	81bffd17 	ldw	r6,-12(r16)
 400a4b8:	1144983a 	sll	r2,r2,r5
 400a4bc:	310ad83a 	srl	r5,r6,r4
 400a4c0:	2884b03a 	or	r2,r5,r2
 400a4c4:	003fe806 	br	400a468 <__alt_data_end+0xfc00a468>
 400a4c8:	10bffd44 	addi	r2,r2,-11
 400a4cc:	1000041e 	bne	r2,zero,400a4e0 <__b2d+0xf8>
 400a4d0:	90cffc34 	orhi	r3,r18,16368
 400a4d4:	003fe406 	br	400a468 <__alt_data_end+0xfc00a468>
 400a4d8:	000d883a 	mov	r6,zero
 400a4dc:	003fdf06 	br	400a45c <__alt_data_end+0xfc00a45c>
 400a4e0:	90a4983a 	sll	r18,r18,r2
 400a4e4:	0005883a 	mov	r2,zero
 400a4e8:	003ff906 	br	400a4d0 <__alt_data_end+0xfc00a4d0>
 400a4ec:	1144983a 	sll	r2,r2,r5
 400a4f0:	003fdd06 	br	400a468 <__alt_data_end+0xfc00a468>

0400a4f4 <__d2b>:
 400a4f4:	defff804 	addi	sp,sp,-32
 400a4f8:	dc000215 	stw	r16,8(sp)
 400a4fc:	3021883a 	mov	r16,r6
 400a500:	dc400315 	stw	r17,12(sp)
 400a504:	8022907a 	slli	r17,r16,1
 400a508:	dd000615 	stw	r20,24(sp)
 400a50c:	2829883a 	mov	r20,r5
 400a510:	01400044 	movi	r5,1
 400a514:	dcc00515 	stw	r19,20(sp)
 400a518:	dc800415 	stw	r18,16(sp)
 400a51c:	dfc00715 	stw	ra,28(sp)
 400a520:	3825883a 	mov	r18,r7
 400a524:	8822d57a 	srli	r17,r17,21
 400a528:	40098600 	call	4009860 <_Balloc>
 400a52c:	1027883a 	mov	r19,r2
 400a530:	00800434 	movhi	r2,16
 400a534:	10bfffc4 	addi	r2,r2,-1
 400a538:	808c703a 	and	r6,r16,r2
 400a53c:	88000126 	beq	r17,zero,400a544 <__d2b+0x50>
 400a540:	31800434 	orhi	r6,r6,16
 400a544:	d9800015 	stw	r6,0(sp)
 400a548:	a0002426 	beq	r20,zero,400a5dc <__d2b+0xe8>
 400a54c:	d9000104 	addi	r4,sp,4
 400a550:	dd000115 	stw	r20,4(sp)
 400a554:	4009bbc0 	call	4009bbc <__lo0bits>
 400a558:	d8c00017 	ldw	r3,0(sp)
 400a55c:	10002f1e 	bne	r2,zero,400a61c <__d2b+0x128>
 400a560:	d9000117 	ldw	r4,4(sp)
 400a564:	99000515 	stw	r4,20(r19)
 400a568:	1821003a 	cmpeq	r16,r3,zero
 400a56c:	01000084 	movi	r4,2
 400a570:	2421c83a 	sub	r16,r4,r16
 400a574:	98c00615 	stw	r3,24(r19)
 400a578:	9c000415 	stw	r16,16(r19)
 400a57c:	88001f1e 	bne	r17,zero,400a5fc <__d2b+0x108>
 400a580:	10bef384 	addi	r2,r2,-1074
 400a584:	90800015 	stw	r2,0(r18)
 400a588:	00900034 	movhi	r2,16384
 400a58c:	10bfffc4 	addi	r2,r2,-1
 400a590:	8085883a 	add	r2,r16,r2
 400a594:	1085883a 	add	r2,r2,r2
 400a598:	1085883a 	add	r2,r2,r2
 400a59c:	9885883a 	add	r2,r19,r2
 400a5a0:	11000517 	ldw	r4,20(r2)
 400a5a4:	8020917a 	slli	r16,r16,5
 400a5a8:	4009b540 	call	4009b54 <__hi0bits>
 400a5ac:	d8c00817 	ldw	r3,32(sp)
 400a5b0:	8085c83a 	sub	r2,r16,r2
 400a5b4:	18800015 	stw	r2,0(r3)
 400a5b8:	9805883a 	mov	r2,r19
 400a5bc:	dfc00717 	ldw	ra,28(sp)
 400a5c0:	dd000617 	ldw	r20,24(sp)
 400a5c4:	dcc00517 	ldw	r19,20(sp)
 400a5c8:	dc800417 	ldw	r18,16(sp)
 400a5cc:	dc400317 	ldw	r17,12(sp)
 400a5d0:	dc000217 	ldw	r16,8(sp)
 400a5d4:	dec00804 	addi	sp,sp,32
 400a5d8:	f800283a 	ret
 400a5dc:	d809883a 	mov	r4,sp
 400a5e0:	4009bbc0 	call	4009bbc <__lo0bits>
 400a5e4:	d8c00017 	ldw	r3,0(sp)
 400a5e8:	04000044 	movi	r16,1
 400a5ec:	9c000415 	stw	r16,16(r19)
 400a5f0:	98c00515 	stw	r3,20(r19)
 400a5f4:	10800804 	addi	r2,r2,32
 400a5f8:	883fe126 	beq	r17,zero,400a580 <__alt_data_end+0xfc00a580>
 400a5fc:	00c00d44 	movi	r3,53
 400a600:	8c7ef344 	addi	r17,r17,-1075
 400a604:	88a3883a 	add	r17,r17,r2
 400a608:	1885c83a 	sub	r2,r3,r2
 400a60c:	d8c00817 	ldw	r3,32(sp)
 400a610:	94400015 	stw	r17,0(r18)
 400a614:	18800015 	stw	r2,0(r3)
 400a618:	003fe706 	br	400a5b8 <__alt_data_end+0xfc00a5b8>
 400a61c:	01000804 	movi	r4,32
 400a620:	2089c83a 	sub	r4,r4,r2
 400a624:	1908983a 	sll	r4,r3,r4
 400a628:	d9400117 	ldw	r5,4(sp)
 400a62c:	1886d83a 	srl	r3,r3,r2
 400a630:	2148b03a 	or	r4,r4,r5
 400a634:	99000515 	stw	r4,20(r19)
 400a638:	d8c00015 	stw	r3,0(sp)
 400a63c:	003fca06 	br	400a568 <__alt_data_end+0xfc00a568>

0400a640 <__ratio>:
 400a640:	defff904 	addi	sp,sp,-28
 400a644:	dc400315 	stw	r17,12(sp)
 400a648:	2823883a 	mov	r17,r5
 400a64c:	d9400104 	addi	r5,sp,4
 400a650:	dfc00615 	stw	ra,24(sp)
 400a654:	dcc00515 	stw	r19,20(sp)
 400a658:	dc800415 	stw	r18,16(sp)
 400a65c:	2027883a 	mov	r19,r4
 400a660:	dc000215 	stw	r16,8(sp)
 400a664:	400a3e80 	call	400a3e8 <__b2d>
 400a668:	d80b883a 	mov	r5,sp
 400a66c:	8809883a 	mov	r4,r17
 400a670:	1025883a 	mov	r18,r2
 400a674:	1821883a 	mov	r16,r3
 400a678:	400a3e80 	call	400a3e8 <__b2d>
 400a67c:	8a000417 	ldw	r8,16(r17)
 400a680:	99000417 	ldw	r4,16(r19)
 400a684:	d9400117 	ldw	r5,4(sp)
 400a688:	2209c83a 	sub	r4,r4,r8
 400a68c:	2010917a 	slli	r8,r4,5
 400a690:	d9000017 	ldw	r4,0(sp)
 400a694:	2909c83a 	sub	r4,r5,r4
 400a698:	4109883a 	add	r4,r8,r4
 400a69c:	01000e0e 	bge	zero,r4,400a6d8 <__ratio+0x98>
 400a6a0:	2008953a 	slli	r4,r4,20
 400a6a4:	2421883a 	add	r16,r4,r16
 400a6a8:	100d883a 	mov	r6,r2
 400a6ac:	180f883a 	mov	r7,r3
 400a6b0:	9009883a 	mov	r4,r18
 400a6b4:	800b883a 	mov	r5,r16
 400a6b8:	400e18c0 	call	400e18c <__divdf3>
 400a6bc:	dfc00617 	ldw	ra,24(sp)
 400a6c0:	dcc00517 	ldw	r19,20(sp)
 400a6c4:	dc800417 	ldw	r18,16(sp)
 400a6c8:	dc400317 	ldw	r17,12(sp)
 400a6cc:	dc000217 	ldw	r16,8(sp)
 400a6d0:	dec00704 	addi	sp,sp,28
 400a6d4:	f800283a 	ret
 400a6d8:	2008953a 	slli	r4,r4,20
 400a6dc:	1907c83a 	sub	r3,r3,r4
 400a6e0:	003ff106 	br	400a6a8 <__alt_data_end+0xfc00a6a8>

0400a6e4 <_mprec_log10>:
 400a6e4:	defffe04 	addi	sp,sp,-8
 400a6e8:	dc000015 	stw	r16,0(sp)
 400a6ec:	dfc00115 	stw	ra,4(sp)
 400a6f0:	008005c4 	movi	r2,23
 400a6f4:	2021883a 	mov	r16,r4
 400a6f8:	11000d0e 	bge	r2,r4,400a730 <_mprec_log10+0x4c>
 400a6fc:	0005883a 	mov	r2,zero
 400a700:	00cffc34 	movhi	r3,16368
 400a704:	843fffc4 	addi	r16,r16,-1
 400a708:	000d883a 	mov	r6,zero
 400a70c:	01d00934 	movhi	r7,16420
 400a710:	1009883a 	mov	r4,r2
 400a714:	180b883a 	mov	r5,r3
 400a718:	400eccc0 	call	400eccc <__muldf3>
 400a71c:	803ff91e 	bne	r16,zero,400a704 <__alt_data_end+0xfc00a704>
 400a720:	dfc00117 	ldw	ra,4(sp)
 400a724:	dc000017 	ldw	r16,0(sp)
 400a728:	dec00204 	addi	sp,sp,8
 400a72c:	f800283a 	ret
 400a730:	202090fa 	slli	r16,r4,3
 400a734:	00810074 	movhi	r2,1025
 400a738:	108e7804 	addi	r2,r2,14816
 400a73c:	1421883a 	add	r16,r2,r16
 400a740:	80800017 	ldw	r2,0(r16)
 400a744:	80c00117 	ldw	r3,4(r16)
 400a748:	dfc00117 	ldw	ra,4(sp)
 400a74c:	dc000017 	ldw	r16,0(sp)
 400a750:	dec00204 	addi	sp,sp,8
 400a754:	f800283a 	ret

0400a758 <__copybits>:
 400a758:	297fffc4 	addi	r5,r5,-1
 400a75c:	280fd17a 	srai	r7,r5,5
 400a760:	30c00417 	ldw	r3,16(r6)
 400a764:	30800504 	addi	r2,r6,20
 400a768:	39c00044 	addi	r7,r7,1
 400a76c:	18c7883a 	add	r3,r3,r3
 400a770:	39cf883a 	add	r7,r7,r7
 400a774:	18c7883a 	add	r3,r3,r3
 400a778:	39cf883a 	add	r7,r7,r7
 400a77c:	10c7883a 	add	r3,r2,r3
 400a780:	21cf883a 	add	r7,r4,r7
 400a784:	10c00d2e 	bgeu	r2,r3,400a7bc <__copybits+0x64>
 400a788:	200b883a 	mov	r5,r4
 400a78c:	12000017 	ldw	r8,0(r2)
 400a790:	29400104 	addi	r5,r5,4
 400a794:	10800104 	addi	r2,r2,4
 400a798:	2a3fff15 	stw	r8,-4(r5)
 400a79c:	10fffb36 	bltu	r2,r3,400a78c <__alt_data_end+0xfc00a78c>
 400a7a0:	1985c83a 	sub	r2,r3,r6
 400a7a4:	10bffac4 	addi	r2,r2,-21
 400a7a8:	1004d0ba 	srli	r2,r2,2
 400a7ac:	10800044 	addi	r2,r2,1
 400a7b0:	1085883a 	add	r2,r2,r2
 400a7b4:	1085883a 	add	r2,r2,r2
 400a7b8:	2089883a 	add	r4,r4,r2
 400a7bc:	21c0032e 	bgeu	r4,r7,400a7cc <__copybits+0x74>
 400a7c0:	20000015 	stw	zero,0(r4)
 400a7c4:	21000104 	addi	r4,r4,4
 400a7c8:	21fffd36 	bltu	r4,r7,400a7c0 <__alt_data_end+0xfc00a7c0>
 400a7cc:	f800283a 	ret

0400a7d0 <__any_on>:
 400a7d0:	20c00417 	ldw	r3,16(r4)
 400a7d4:	2805d17a 	srai	r2,r5,5
 400a7d8:	21000504 	addi	r4,r4,20
 400a7dc:	18800d0e 	bge	r3,r2,400a814 <__any_on+0x44>
 400a7e0:	18c7883a 	add	r3,r3,r3
 400a7e4:	18c7883a 	add	r3,r3,r3
 400a7e8:	20c7883a 	add	r3,r4,r3
 400a7ec:	20c0192e 	bgeu	r4,r3,400a854 <__any_on+0x84>
 400a7f0:	18bfff17 	ldw	r2,-4(r3)
 400a7f4:	18ffff04 	addi	r3,r3,-4
 400a7f8:	1000041e 	bne	r2,zero,400a80c <__any_on+0x3c>
 400a7fc:	20c0142e 	bgeu	r4,r3,400a850 <__any_on+0x80>
 400a800:	18ffff04 	addi	r3,r3,-4
 400a804:	19400017 	ldw	r5,0(r3)
 400a808:	283ffc26 	beq	r5,zero,400a7fc <__alt_data_end+0xfc00a7fc>
 400a80c:	00800044 	movi	r2,1
 400a810:	f800283a 	ret
 400a814:	10c00a0e 	bge	r2,r3,400a840 <__any_on+0x70>
 400a818:	1085883a 	add	r2,r2,r2
 400a81c:	1085883a 	add	r2,r2,r2
 400a820:	294007cc 	andi	r5,r5,31
 400a824:	2087883a 	add	r3,r4,r2
 400a828:	283ff026 	beq	r5,zero,400a7ec <__alt_data_end+0xfc00a7ec>
 400a82c:	19800017 	ldw	r6,0(r3)
 400a830:	3144d83a 	srl	r2,r6,r5
 400a834:	114a983a 	sll	r5,r2,r5
 400a838:	317ff41e 	bne	r6,r5,400a80c <__alt_data_end+0xfc00a80c>
 400a83c:	003feb06 	br	400a7ec <__alt_data_end+0xfc00a7ec>
 400a840:	1085883a 	add	r2,r2,r2
 400a844:	1085883a 	add	r2,r2,r2
 400a848:	2087883a 	add	r3,r4,r2
 400a84c:	003fe706 	br	400a7ec <__alt_data_end+0xfc00a7ec>
 400a850:	f800283a 	ret
 400a854:	0005883a 	mov	r2,zero
 400a858:	f800283a 	ret

0400a85c <_putc_r>:
 400a85c:	defffc04 	addi	sp,sp,-16
 400a860:	dc000215 	stw	r16,8(sp)
 400a864:	dfc00315 	stw	ra,12(sp)
 400a868:	2021883a 	mov	r16,r4
 400a86c:	20000226 	beq	r4,zero,400a878 <_putc_r+0x1c>
 400a870:	20800e17 	ldw	r2,56(r4)
 400a874:	10001b26 	beq	r2,zero,400a8e4 <_putc_r+0x88>
 400a878:	30800217 	ldw	r2,8(r6)
 400a87c:	10bfffc4 	addi	r2,r2,-1
 400a880:	30800215 	stw	r2,8(r6)
 400a884:	10000a16 	blt	r2,zero,400a8b0 <_putc_r+0x54>
 400a888:	30800017 	ldw	r2,0(r6)
 400a88c:	11400005 	stb	r5,0(r2)
 400a890:	30800017 	ldw	r2,0(r6)
 400a894:	10c00044 	addi	r3,r2,1
 400a898:	30c00015 	stw	r3,0(r6)
 400a89c:	10800003 	ldbu	r2,0(r2)
 400a8a0:	dfc00317 	ldw	ra,12(sp)
 400a8a4:	dc000217 	ldw	r16,8(sp)
 400a8a8:	dec00404 	addi	sp,sp,16
 400a8ac:	f800283a 	ret
 400a8b0:	30c00617 	ldw	r3,24(r6)
 400a8b4:	10c00616 	blt	r2,r3,400a8d0 <_putc_r+0x74>
 400a8b8:	30800017 	ldw	r2,0(r6)
 400a8bc:	00c00284 	movi	r3,10
 400a8c0:	11400005 	stb	r5,0(r2)
 400a8c4:	30800017 	ldw	r2,0(r6)
 400a8c8:	11400003 	ldbu	r5,0(r2)
 400a8cc:	28fff11e 	bne	r5,r3,400a894 <__alt_data_end+0xfc00a894>
 400a8d0:	8009883a 	mov	r4,r16
 400a8d4:	dfc00317 	ldw	ra,12(sp)
 400a8d8:	dc000217 	ldw	r16,8(sp)
 400a8dc:	dec00404 	addi	sp,sp,16
 400a8e0:	400c7201 	jmpi	400c720 <__swbuf_r>
 400a8e4:	d9400015 	stw	r5,0(sp)
 400a8e8:	d9800115 	stw	r6,4(sp)
 400a8ec:	40087d40 	call	40087d4 <__sinit>
 400a8f0:	d9800117 	ldw	r6,4(sp)
 400a8f4:	d9400017 	ldw	r5,0(sp)
 400a8f8:	003fdf06 	br	400a878 <__alt_data_end+0xfc00a878>

0400a8fc <putc>:
 400a8fc:	00810074 	movhi	r2,1025
 400a900:	defffc04 	addi	sp,sp,-16
 400a904:	1097ca04 	addi	r2,r2,24360
 400a908:	dc000115 	stw	r16,4(sp)
 400a90c:	14000017 	ldw	r16,0(r2)
 400a910:	dc400215 	stw	r17,8(sp)
 400a914:	dfc00315 	stw	ra,12(sp)
 400a918:	2023883a 	mov	r17,r4
 400a91c:	80000226 	beq	r16,zero,400a928 <putc+0x2c>
 400a920:	80800e17 	ldw	r2,56(r16)
 400a924:	10001a26 	beq	r2,zero,400a990 <putc+0x94>
 400a928:	28800217 	ldw	r2,8(r5)
 400a92c:	10bfffc4 	addi	r2,r2,-1
 400a930:	28800215 	stw	r2,8(r5)
 400a934:	10000b16 	blt	r2,zero,400a964 <putc+0x68>
 400a938:	28800017 	ldw	r2,0(r5)
 400a93c:	14400005 	stb	r17,0(r2)
 400a940:	28800017 	ldw	r2,0(r5)
 400a944:	10c00044 	addi	r3,r2,1
 400a948:	28c00015 	stw	r3,0(r5)
 400a94c:	10800003 	ldbu	r2,0(r2)
 400a950:	dfc00317 	ldw	ra,12(sp)
 400a954:	dc400217 	ldw	r17,8(sp)
 400a958:	dc000117 	ldw	r16,4(sp)
 400a95c:	dec00404 	addi	sp,sp,16
 400a960:	f800283a 	ret
 400a964:	28c00617 	ldw	r3,24(r5)
 400a968:	10c00e16 	blt	r2,r3,400a9a4 <putc+0xa8>
 400a96c:	28800017 	ldw	r2,0(r5)
 400a970:	01000284 	movi	r4,10
 400a974:	14400005 	stb	r17,0(r2)
 400a978:	28800017 	ldw	r2,0(r5)
 400a97c:	10c00003 	ldbu	r3,0(r2)
 400a980:	193ff01e 	bne	r3,r4,400a944 <__alt_data_end+0xfc00a944>
 400a984:	280d883a 	mov	r6,r5
 400a988:	180b883a 	mov	r5,r3
 400a98c:	00000706 	br	400a9ac <putc+0xb0>
 400a990:	8009883a 	mov	r4,r16
 400a994:	d9400015 	stw	r5,0(sp)
 400a998:	40087d40 	call	40087d4 <__sinit>
 400a99c:	d9400017 	ldw	r5,0(sp)
 400a9a0:	003fe106 	br	400a928 <__alt_data_end+0xfc00a928>
 400a9a4:	280d883a 	mov	r6,r5
 400a9a8:	880b883a 	mov	r5,r17
 400a9ac:	8009883a 	mov	r4,r16
 400a9b0:	dfc00317 	ldw	ra,12(sp)
 400a9b4:	dc400217 	ldw	r17,8(sp)
 400a9b8:	dc000117 	ldw	r16,4(sp)
 400a9bc:	dec00404 	addi	sp,sp,16
 400a9c0:	400c7201 	jmpi	400c720 <__swbuf_r>

0400a9c4 <_read_r>:
 400a9c4:	defffd04 	addi	sp,sp,-12
 400a9c8:	2805883a 	mov	r2,r5
 400a9cc:	dc000015 	stw	r16,0(sp)
 400a9d0:	040100b4 	movhi	r16,1026
 400a9d4:	dc400115 	stw	r17,4(sp)
 400a9d8:	300b883a 	mov	r5,r6
 400a9dc:	8420b204 	addi	r16,r16,-32056
 400a9e0:	2023883a 	mov	r17,r4
 400a9e4:	380d883a 	mov	r6,r7
 400a9e8:	1009883a 	mov	r4,r2
 400a9ec:	dfc00215 	stw	ra,8(sp)
 400a9f0:	80000015 	stw	zero,0(r16)
 400a9f4:	40108f80 	call	40108f8 <read>
 400a9f8:	00ffffc4 	movi	r3,-1
 400a9fc:	10c00526 	beq	r2,r3,400aa14 <_read_r+0x50>
 400aa00:	dfc00217 	ldw	ra,8(sp)
 400aa04:	dc400117 	ldw	r17,4(sp)
 400aa08:	dc000017 	ldw	r16,0(sp)
 400aa0c:	dec00304 	addi	sp,sp,12
 400aa10:	f800283a 	ret
 400aa14:	80c00017 	ldw	r3,0(r16)
 400aa18:	183ff926 	beq	r3,zero,400aa00 <__alt_data_end+0xfc00aa00>
 400aa1c:	88c00015 	stw	r3,0(r17)
 400aa20:	003ff706 	br	400aa00 <__alt_data_end+0xfc00aa00>

0400aa24 <_realloc_r>:
 400aa24:	defff604 	addi	sp,sp,-40
 400aa28:	dc800215 	stw	r18,8(sp)
 400aa2c:	dfc00915 	stw	ra,36(sp)
 400aa30:	df000815 	stw	fp,32(sp)
 400aa34:	ddc00715 	stw	r23,28(sp)
 400aa38:	dd800615 	stw	r22,24(sp)
 400aa3c:	dd400515 	stw	r21,20(sp)
 400aa40:	dd000415 	stw	r20,16(sp)
 400aa44:	dcc00315 	stw	r19,12(sp)
 400aa48:	dc400115 	stw	r17,4(sp)
 400aa4c:	dc000015 	stw	r16,0(sp)
 400aa50:	3025883a 	mov	r18,r6
 400aa54:	2800b726 	beq	r5,zero,400ad34 <_realloc_r+0x310>
 400aa58:	282b883a 	mov	r21,r5
 400aa5c:	2029883a 	mov	r20,r4
 400aa60:	40106200 	call	4010620 <__malloc_lock>
 400aa64:	a8bfff17 	ldw	r2,-4(r21)
 400aa68:	043fff04 	movi	r16,-4
 400aa6c:	90c002c4 	addi	r3,r18,11
 400aa70:	01000584 	movi	r4,22
 400aa74:	acfffe04 	addi	r19,r21,-8
 400aa78:	1420703a 	and	r16,r2,r16
 400aa7c:	20c0332e 	bgeu	r4,r3,400ab4c <_realloc_r+0x128>
 400aa80:	047ffe04 	movi	r17,-8
 400aa84:	1c62703a 	and	r17,r3,r17
 400aa88:	8807883a 	mov	r3,r17
 400aa8c:	88005816 	blt	r17,zero,400abf0 <_realloc_r+0x1cc>
 400aa90:	8c805736 	bltu	r17,r18,400abf0 <_realloc_r+0x1cc>
 400aa94:	80c0300e 	bge	r16,r3,400ab58 <_realloc_r+0x134>
 400aa98:	07010074 	movhi	fp,1025
 400aa9c:	e711f304 	addi	fp,fp,18380
 400aaa0:	e1c00217 	ldw	r7,8(fp)
 400aaa4:	9c09883a 	add	r4,r19,r16
 400aaa8:	22000117 	ldw	r8,4(r4)
 400aaac:	21c06326 	beq	r4,r7,400ac3c <_realloc_r+0x218>
 400aab0:	017fff84 	movi	r5,-2
 400aab4:	414a703a 	and	r5,r8,r5
 400aab8:	214b883a 	add	r5,r4,r5
 400aabc:	29800117 	ldw	r6,4(r5)
 400aac0:	3180004c 	andi	r6,r6,1
 400aac4:	30003f26 	beq	r6,zero,400abc4 <_realloc_r+0x1a0>
 400aac8:	1080004c 	andi	r2,r2,1
 400aacc:	10008326 	beq	r2,zero,400acdc <_realloc_r+0x2b8>
 400aad0:	900b883a 	mov	r5,r18
 400aad4:	a009883a 	mov	r4,r20
 400aad8:	40034e80 	call	40034e8 <_malloc_r>
 400aadc:	1025883a 	mov	r18,r2
 400aae0:	10011e26 	beq	r2,zero,400af5c <_realloc_r+0x538>
 400aae4:	a93fff17 	ldw	r4,-4(r21)
 400aae8:	10fffe04 	addi	r3,r2,-8
 400aaec:	00bfff84 	movi	r2,-2
 400aaf0:	2084703a 	and	r2,r4,r2
 400aaf4:	9885883a 	add	r2,r19,r2
 400aaf8:	1880ee26 	beq	r3,r2,400aeb4 <_realloc_r+0x490>
 400aafc:	81bfff04 	addi	r6,r16,-4
 400ab00:	00800904 	movi	r2,36
 400ab04:	1180b836 	bltu	r2,r6,400ade8 <_realloc_r+0x3c4>
 400ab08:	00c004c4 	movi	r3,19
 400ab0c:	19809636 	bltu	r3,r6,400ad68 <_realloc_r+0x344>
 400ab10:	9005883a 	mov	r2,r18
 400ab14:	a807883a 	mov	r3,r21
 400ab18:	19000017 	ldw	r4,0(r3)
 400ab1c:	11000015 	stw	r4,0(r2)
 400ab20:	19000117 	ldw	r4,4(r3)
 400ab24:	11000115 	stw	r4,4(r2)
 400ab28:	18c00217 	ldw	r3,8(r3)
 400ab2c:	10c00215 	stw	r3,8(r2)
 400ab30:	a80b883a 	mov	r5,r21
 400ab34:	a009883a 	mov	r4,r20
 400ab38:	40089f40 	call	40089f4 <_free_r>
 400ab3c:	a009883a 	mov	r4,r20
 400ab40:	40106440 	call	4010644 <__malloc_unlock>
 400ab44:	9005883a 	mov	r2,r18
 400ab48:	00001206 	br	400ab94 <_realloc_r+0x170>
 400ab4c:	00c00404 	movi	r3,16
 400ab50:	1823883a 	mov	r17,r3
 400ab54:	003fce06 	br	400aa90 <__alt_data_end+0xfc00aa90>
 400ab58:	a825883a 	mov	r18,r21
 400ab5c:	8445c83a 	sub	r2,r16,r17
 400ab60:	00c003c4 	movi	r3,15
 400ab64:	18802636 	bltu	r3,r2,400ac00 <_realloc_r+0x1dc>
 400ab68:	99800117 	ldw	r6,4(r19)
 400ab6c:	9c07883a 	add	r3,r19,r16
 400ab70:	3180004c 	andi	r6,r6,1
 400ab74:	3420b03a 	or	r16,r6,r16
 400ab78:	9c000115 	stw	r16,4(r19)
 400ab7c:	18800117 	ldw	r2,4(r3)
 400ab80:	10800054 	ori	r2,r2,1
 400ab84:	18800115 	stw	r2,4(r3)
 400ab88:	a009883a 	mov	r4,r20
 400ab8c:	40106440 	call	4010644 <__malloc_unlock>
 400ab90:	9005883a 	mov	r2,r18
 400ab94:	dfc00917 	ldw	ra,36(sp)
 400ab98:	df000817 	ldw	fp,32(sp)
 400ab9c:	ddc00717 	ldw	r23,28(sp)
 400aba0:	dd800617 	ldw	r22,24(sp)
 400aba4:	dd400517 	ldw	r21,20(sp)
 400aba8:	dd000417 	ldw	r20,16(sp)
 400abac:	dcc00317 	ldw	r19,12(sp)
 400abb0:	dc800217 	ldw	r18,8(sp)
 400abb4:	dc400117 	ldw	r17,4(sp)
 400abb8:	dc000017 	ldw	r16,0(sp)
 400abbc:	dec00a04 	addi	sp,sp,40
 400abc0:	f800283a 	ret
 400abc4:	017fff04 	movi	r5,-4
 400abc8:	414a703a 	and	r5,r8,r5
 400abcc:	814d883a 	add	r6,r16,r5
 400abd0:	30c01f16 	blt	r6,r3,400ac50 <_realloc_r+0x22c>
 400abd4:	20800317 	ldw	r2,12(r4)
 400abd8:	20c00217 	ldw	r3,8(r4)
 400abdc:	a825883a 	mov	r18,r21
 400abe0:	3021883a 	mov	r16,r6
 400abe4:	18800315 	stw	r2,12(r3)
 400abe8:	10c00215 	stw	r3,8(r2)
 400abec:	003fdb06 	br	400ab5c <__alt_data_end+0xfc00ab5c>
 400abf0:	00800304 	movi	r2,12
 400abf4:	a0800015 	stw	r2,0(r20)
 400abf8:	0005883a 	mov	r2,zero
 400abfc:	003fe506 	br	400ab94 <__alt_data_end+0xfc00ab94>
 400ac00:	98c00117 	ldw	r3,4(r19)
 400ac04:	9c4b883a 	add	r5,r19,r17
 400ac08:	11000054 	ori	r4,r2,1
 400ac0c:	18c0004c 	andi	r3,r3,1
 400ac10:	1c62b03a 	or	r17,r3,r17
 400ac14:	9c400115 	stw	r17,4(r19)
 400ac18:	29000115 	stw	r4,4(r5)
 400ac1c:	2885883a 	add	r2,r5,r2
 400ac20:	10c00117 	ldw	r3,4(r2)
 400ac24:	29400204 	addi	r5,r5,8
 400ac28:	a009883a 	mov	r4,r20
 400ac2c:	18c00054 	ori	r3,r3,1
 400ac30:	10c00115 	stw	r3,4(r2)
 400ac34:	40089f40 	call	40089f4 <_free_r>
 400ac38:	003fd306 	br	400ab88 <__alt_data_end+0xfc00ab88>
 400ac3c:	017fff04 	movi	r5,-4
 400ac40:	414a703a 	and	r5,r8,r5
 400ac44:	89800404 	addi	r6,r17,16
 400ac48:	8151883a 	add	r8,r16,r5
 400ac4c:	4180590e 	bge	r8,r6,400adb4 <_realloc_r+0x390>
 400ac50:	1080004c 	andi	r2,r2,1
 400ac54:	103f9e1e 	bne	r2,zero,400aad0 <__alt_data_end+0xfc00aad0>
 400ac58:	adbffe17 	ldw	r22,-8(r21)
 400ac5c:	00bfff04 	movi	r2,-4
 400ac60:	9dadc83a 	sub	r22,r19,r22
 400ac64:	b1800117 	ldw	r6,4(r22)
 400ac68:	3084703a 	and	r2,r6,r2
 400ac6c:	20002026 	beq	r4,zero,400acf0 <_realloc_r+0x2cc>
 400ac70:	80af883a 	add	r23,r16,r2
 400ac74:	b96f883a 	add	r23,r23,r5
 400ac78:	21c05f26 	beq	r4,r7,400adf8 <_realloc_r+0x3d4>
 400ac7c:	b8c01c16 	blt	r23,r3,400acf0 <_realloc_r+0x2cc>
 400ac80:	20800317 	ldw	r2,12(r4)
 400ac84:	20c00217 	ldw	r3,8(r4)
 400ac88:	81bfff04 	addi	r6,r16,-4
 400ac8c:	01000904 	movi	r4,36
 400ac90:	18800315 	stw	r2,12(r3)
 400ac94:	10c00215 	stw	r3,8(r2)
 400ac98:	b0c00217 	ldw	r3,8(r22)
 400ac9c:	b0800317 	ldw	r2,12(r22)
 400aca0:	b4800204 	addi	r18,r22,8
 400aca4:	18800315 	stw	r2,12(r3)
 400aca8:	10c00215 	stw	r3,8(r2)
 400acac:	21801b36 	bltu	r4,r6,400ad1c <_realloc_r+0x2f8>
 400acb0:	008004c4 	movi	r2,19
 400acb4:	1180352e 	bgeu	r2,r6,400ad8c <_realloc_r+0x368>
 400acb8:	a8800017 	ldw	r2,0(r21)
 400acbc:	b0800215 	stw	r2,8(r22)
 400acc0:	a8800117 	ldw	r2,4(r21)
 400acc4:	b0800315 	stw	r2,12(r22)
 400acc8:	008006c4 	movi	r2,27
 400accc:	11807f36 	bltu	r2,r6,400aecc <_realloc_r+0x4a8>
 400acd0:	b0800404 	addi	r2,r22,16
 400acd4:	ad400204 	addi	r21,r21,8
 400acd8:	00002d06 	br	400ad90 <_realloc_r+0x36c>
 400acdc:	adbffe17 	ldw	r22,-8(r21)
 400ace0:	00bfff04 	movi	r2,-4
 400ace4:	9dadc83a 	sub	r22,r19,r22
 400ace8:	b1000117 	ldw	r4,4(r22)
 400acec:	2084703a 	and	r2,r4,r2
 400acf0:	b03f7726 	beq	r22,zero,400aad0 <__alt_data_end+0xfc00aad0>
 400acf4:	80af883a 	add	r23,r16,r2
 400acf8:	b8ff7516 	blt	r23,r3,400aad0 <__alt_data_end+0xfc00aad0>
 400acfc:	b0800317 	ldw	r2,12(r22)
 400ad00:	b0c00217 	ldw	r3,8(r22)
 400ad04:	81bfff04 	addi	r6,r16,-4
 400ad08:	01000904 	movi	r4,36
 400ad0c:	18800315 	stw	r2,12(r3)
 400ad10:	10c00215 	stw	r3,8(r2)
 400ad14:	b4800204 	addi	r18,r22,8
 400ad18:	21bfe52e 	bgeu	r4,r6,400acb0 <__alt_data_end+0xfc00acb0>
 400ad1c:	a80b883a 	mov	r5,r21
 400ad20:	9009883a 	mov	r4,r18
 400ad24:	40097040 	call	4009704 <memmove>
 400ad28:	b821883a 	mov	r16,r23
 400ad2c:	b027883a 	mov	r19,r22
 400ad30:	003f8a06 	br	400ab5c <__alt_data_end+0xfc00ab5c>
 400ad34:	300b883a 	mov	r5,r6
 400ad38:	dfc00917 	ldw	ra,36(sp)
 400ad3c:	df000817 	ldw	fp,32(sp)
 400ad40:	ddc00717 	ldw	r23,28(sp)
 400ad44:	dd800617 	ldw	r22,24(sp)
 400ad48:	dd400517 	ldw	r21,20(sp)
 400ad4c:	dd000417 	ldw	r20,16(sp)
 400ad50:	dcc00317 	ldw	r19,12(sp)
 400ad54:	dc800217 	ldw	r18,8(sp)
 400ad58:	dc400117 	ldw	r17,4(sp)
 400ad5c:	dc000017 	ldw	r16,0(sp)
 400ad60:	dec00a04 	addi	sp,sp,40
 400ad64:	40034e81 	jmpi	40034e8 <_malloc_r>
 400ad68:	a8c00017 	ldw	r3,0(r21)
 400ad6c:	90c00015 	stw	r3,0(r18)
 400ad70:	a8c00117 	ldw	r3,4(r21)
 400ad74:	90c00115 	stw	r3,4(r18)
 400ad78:	00c006c4 	movi	r3,27
 400ad7c:	19804536 	bltu	r3,r6,400ae94 <_realloc_r+0x470>
 400ad80:	90800204 	addi	r2,r18,8
 400ad84:	a8c00204 	addi	r3,r21,8
 400ad88:	003f6306 	br	400ab18 <__alt_data_end+0xfc00ab18>
 400ad8c:	9005883a 	mov	r2,r18
 400ad90:	a8c00017 	ldw	r3,0(r21)
 400ad94:	b821883a 	mov	r16,r23
 400ad98:	b027883a 	mov	r19,r22
 400ad9c:	10c00015 	stw	r3,0(r2)
 400ada0:	a8c00117 	ldw	r3,4(r21)
 400ada4:	10c00115 	stw	r3,4(r2)
 400ada8:	a8c00217 	ldw	r3,8(r21)
 400adac:	10c00215 	stw	r3,8(r2)
 400adb0:	003f6a06 	br	400ab5c <__alt_data_end+0xfc00ab5c>
 400adb4:	9c67883a 	add	r19,r19,r17
 400adb8:	4445c83a 	sub	r2,r8,r17
 400adbc:	e4c00215 	stw	r19,8(fp)
 400adc0:	10800054 	ori	r2,r2,1
 400adc4:	98800115 	stw	r2,4(r19)
 400adc8:	a8bfff17 	ldw	r2,-4(r21)
 400adcc:	a009883a 	mov	r4,r20
 400add0:	1080004c 	andi	r2,r2,1
 400add4:	1462b03a 	or	r17,r2,r17
 400add8:	ac7fff15 	stw	r17,-4(r21)
 400addc:	40106440 	call	4010644 <__malloc_unlock>
 400ade0:	a805883a 	mov	r2,r21
 400ade4:	003f6b06 	br	400ab94 <__alt_data_end+0xfc00ab94>
 400ade8:	a80b883a 	mov	r5,r21
 400adec:	9009883a 	mov	r4,r18
 400adf0:	40097040 	call	4009704 <memmove>
 400adf4:	003f4e06 	br	400ab30 <__alt_data_end+0xfc00ab30>
 400adf8:	89000404 	addi	r4,r17,16
 400adfc:	b93fbc16 	blt	r23,r4,400acf0 <__alt_data_end+0xfc00acf0>
 400ae00:	b0800317 	ldw	r2,12(r22)
 400ae04:	b0c00217 	ldw	r3,8(r22)
 400ae08:	81bfff04 	addi	r6,r16,-4
 400ae0c:	01000904 	movi	r4,36
 400ae10:	18800315 	stw	r2,12(r3)
 400ae14:	10c00215 	stw	r3,8(r2)
 400ae18:	b4800204 	addi	r18,r22,8
 400ae1c:	21804336 	bltu	r4,r6,400af2c <_realloc_r+0x508>
 400ae20:	008004c4 	movi	r2,19
 400ae24:	11803f2e 	bgeu	r2,r6,400af24 <_realloc_r+0x500>
 400ae28:	a8800017 	ldw	r2,0(r21)
 400ae2c:	b0800215 	stw	r2,8(r22)
 400ae30:	a8800117 	ldw	r2,4(r21)
 400ae34:	b0800315 	stw	r2,12(r22)
 400ae38:	008006c4 	movi	r2,27
 400ae3c:	11803f36 	bltu	r2,r6,400af3c <_realloc_r+0x518>
 400ae40:	b0800404 	addi	r2,r22,16
 400ae44:	ad400204 	addi	r21,r21,8
 400ae48:	a8c00017 	ldw	r3,0(r21)
 400ae4c:	10c00015 	stw	r3,0(r2)
 400ae50:	a8c00117 	ldw	r3,4(r21)
 400ae54:	10c00115 	stw	r3,4(r2)
 400ae58:	a8c00217 	ldw	r3,8(r21)
 400ae5c:	10c00215 	stw	r3,8(r2)
 400ae60:	b447883a 	add	r3,r22,r17
 400ae64:	bc45c83a 	sub	r2,r23,r17
 400ae68:	e0c00215 	stw	r3,8(fp)
 400ae6c:	10800054 	ori	r2,r2,1
 400ae70:	18800115 	stw	r2,4(r3)
 400ae74:	b0800117 	ldw	r2,4(r22)
 400ae78:	a009883a 	mov	r4,r20
 400ae7c:	1080004c 	andi	r2,r2,1
 400ae80:	1462b03a 	or	r17,r2,r17
 400ae84:	b4400115 	stw	r17,4(r22)
 400ae88:	40106440 	call	4010644 <__malloc_unlock>
 400ae8c:	9005883a 	mov	r2,r18
 400ae90:	003f4006 	br	400ab94 <__alt_data_end+0xfc00ab94>
 400ae94:	a8c00217 	ldw	r3,8(r21)
 400ae98:	90c00215 	stw	r3,8(r18)
 400ae9c:	a8c00317 	ldw	r3,12(r21)
 400aea0:	90c00315 	stw	r3,12(r18)
 400aea4:	30801126 	beq	r6,r2,400aeec <_realloc_r+0x4c8>
 400aea8:	90800404 	addi	r2,r18,16
 400aeac:	a8c00404 	addi	r3,r21,16
 400aeb0:	003f1906 	br	400ab18 <__alt_data_end+0xfc00ab18>
 400aeb4:	90ffff17 	ldw	r3,-4(r18)
 400aeb8:	00bfff04 	movi	r2,-4
 400aebc:	a825883a 	mov	r18,r21
 400aec0:	1884703a 	and	r2,r3,r2
 400aec4:	80a1883a 	add	r16,r16,r2
 400aec8:	003f2406 	br	400ab5c <__alt_data_end+0xfc00ab5c>
 400aecc:	a8800217 	ldw	r2,8(r21)
 400aed0:	b0800415 	stw	r2,16(r22)
 400aed4:	a8800317 	ldw	r2,12(r21)
 400aed8:	b0800515 	stw	r2,20(r22)
 400aedc:	31000a26 	beq	r6,r4,400af08 <_realloc_r+0x4e4>
 400aee0:	b0800604 	addi	r2,r22,24
 400aee4:	ad400404 	addi	r21,r21,16
 400aee8:	003fa906 	br	400ad90 <__alt_data_end+0xfc00ad90>
 400aeec:	a9000417 	ldw	r4,16(r21)
 400aef0:	90800604 	addi	r2,r18,24
 400aef4:	a8c00604 	addi	r3,r21,24
 400aef8:	91000415 	stw	r4,16(r18)
 400aefc:	a9000517 	ldw	r4,20(r21)
 400af00:	91000515 	stw	r4,20(r18)
 400af04:	003f0406 	br	400ab18 <__alt_data_end+0xfc00ab18>
 400af08:	a8c00417 	ldw	r3,16(r21)
 400af0c:	ad400604 	addi	r21,r21,24
 400af10:	b0800804 	addi	r2,r22,32
 400af14:	b0c00615 	stw	r3,24(r22)
 400af18:	a8ffff17 	ldw	r3,-4(r21)
 400af1c:	b0c00715 	stw	r3,28(r22)
 400af20:	003f9b06 	br	400ad90 <__alt_data_end+0xfc00ad90>
 400af24:	9005883a 	mov	r2,r18
 400af28:	003fc706 	br	400ae48 <__alt_data_end+0xfc00ae48>
 400af2c:	a80b883a 	mov	r5,r21
 400af30:	9009883a 	mov	r4,r18
 400af34:	40097040 	call	4009704 <memmove>
 400af38:	003fc906 	br	400ae60 <__alt_data_end+0xfc00ae60>
 400af3c:	a8800217 	ldw	r2,8(r21)
 400af40:	b0800415 	stw	r2,16(r22)
 400af44:	a8800317 	ldw	r2,12(r21)
 400af48:	b0800515 	stw	r2,20(r22)
 400af4c:	31000726 	beq	r6,r4,400af6c <_realloc_r+0x548>
 400af50:	b0800604 	addi	r2,r22,24
 400af54:	ad400404 	addi	r21,r21,16
 400af58:	003fbb06 	br	400ae48 <__alt_data_end+0xfc00ae48>
 400af5c:	a009883a 	mov	r4,r20
 400af60:	40106440 	call	4010644 <__malloc_unlock>
 400af64:	0005883a 	mov	r2,zero
 400af68:	003f0a06 	br	400ab94 <__alt_data_end+0xfc00ab94>
 400af6c:	a8c00417 	ldw	r3,16(r21)
 400af70:	ad400604 	addi	r21,r21,24
 400af74:	b0800804 	addi	r2,r22,32
 400af78:	b0c00615 	stw	r3,24(r22)
 400af7c:	a8ffff17 	ldw	r3,-4(r21)
 400af80:	b0c00715 	stw	r3,28(r22)
 400af84:	003fb006 	br	400ae48 <__alt_data_end+0xfc00ae48>

0400af88 <__fpclassifyd>:
 400af88:	00a00034 	movhi	r2,32768
 400af8c:	10bfffc4 	addi	r2,r2,-1
 400af90:	2884703a 	and	r2,r5,r2
 400af94:	10000726 	beq	r2,zero,400afb4 <__fpclassifyd+0x2c>
 400af98:	00fffc34 	movhi	r3,65520
 400af9c:	019ff834 	movhi	r6,32736
 400afa0:	28c7883a 	add	r3,r5,r3
 400afa4:	31bfffc4 	addi	r6,r6,-1
 400afa8:	30c00536 	bltu	r6,r3,400afc0 <__fpclassifyd+0x38>
 400afac:	00800104 	movi	r2,4
 400afb0:	f800283a 	ret
 400afb4:	2000021e 	bne	r4,zero,400afc0 <__fpclassifyd+0x38>
 400afb8:	00800084 	movi	r2,2
 400afbc:	f800283a 	ret
 400afc0:	00dffc34 	movhi	r3,32752
 400afc4:	019ff834 	movhi	r6,32736
 400afc8:	28cb883a 	add	r5,r5,r3
 400afcc:	31bfffc4 	addi	r6,r6,-1
 400afd0:	317ff62e 	bgeu	r6,r5,400afac <__alt_data_end+0xfc00afac>
 400afd4:	01400434 	movhi	r5,16
 400afd8:	297fffc4 	addi	r5,r5,-1
 400afdc:	28800236 	bltu	r5,r2,400afe8 <__fpclassifyd+0x60>
 400afe0:	008000c4 	movi	r2,3
 400afe4:	f800283a 	ret
 400afe8:	10c00226 	beq	r2,r3,400aff4 <__fpclassifyd+0x6c>
 400afec:	0005883a 	mov	r2,zero
 400aff0:	f800283a 	ret
 400aff4:	2005003a 	cmpeq	r2,r4,zero
 400aff8:	f800283a 	ret

0400affc <strcmp>:
 400affc:	2144b03a 	or	r2,r4,r5
 400b000:	108000cc 	andi	r2,r2,3
 400b004:	1000171e 	bne	r2,zero,400b064 <strcmp+0x68>
 400b008:	20800017 	ldw	r2,0(r4)
 400b00c:	28c00017 	ldw	r3,0(r5)
 400b010:	10c0141e 	bne	r2,r3,400b064 <strcmp+0x68>
 400b014:	027fbff4 	movhi	r9,65279
 400b018:	4a7fbfc4 	addi	r9,r9,-257
 400b01c:	0086303a 	nor	r3,zero,r2
 400b020:	02202074 	movhi	r8,32897
 400b024:	1245883a 	add	r2,r2,r9
 400b028:	42202004 	addi	r8,r8,-32640
 400b02c:	10c4703a 	and	r2,r2,r3
 400b030:	1204703a 	and	r2,r2,r8
 400b034:	10000226 	beq	r2,zero,400b040 <strcmp+0x44>
 400b038:	00002306 	br	400b0c8 <strcmp+0xcc>
 400b03c:	1000221e 	bne	r2,zero,400b0c8 <strcmp+0xcc>
 400b040:	21000104 	addi	r4,r4,4
 400b044:	20c00017 	ldw	r3,0(r4)
 400b048:	29400104 	addi	r5,r5,4
 400b04c:	29800017 	ldw	r6,0(r5)
 400b050:	1a4f883a 	add	r7,r3,r9
 400b054:	00c4303a 	nor	r2,zero,r3
 400b058:	3884703a 	and	r2,r7,r2
 400b05c:	1204703a 	and	r2,r2,r8
 400b060:	19bff626 	beq	r3,r6,400b03c <__alt_data_end+0xfc00b03c>
 400b064:	20800003 	ldbu	r2,0(r4)
 400b068:	10c03fcc 	andi	r3,r2,255
 400b06c:	18c0201c 	xori	r3,r3,128
 400b070:	18ffe004 	addi	r3,r3,-128
 400b074:	18000c26 	beq	r3,zero,400b0a8 <strcmp+0xac>
 400b078:	29800007 	ldb	r6,0(r5)
 400b07c:	19800326 	beq	r3,r6,400b08c <strcmp+0x90>
 400b080:	00001306 	br	400b0d0 <strcmp+0xd4>
 400b084:	29800007 	ldb	r6,0(r5)
 400b088:	11800b1e 	bne	r2,r6,400b0b8 <strcmp+0xbc>
 400b08c:	21000044 	addi	r4,r4,1
 400b090:	20c00003 	ldbu	r3,0(r4)
 400b094:	29400044 	addi	r5,r5,1
 400b098:	18803fcc 	andi	r2,r3,255
 400b09c:	1080201c 	xori	r2,r2,128
 400b0a0:	10bfe004 	addi	r2,r2,-128
 400b0a4:	103ff71e 	bne	r2,zero,400b084 <__alt_data_end+0xfc00b084>
 400b0a8:	0007883a 	mov	r3,zero
 400b0ac:	28800003 	ldbu	r2,0(r5)
 400b0b0:	1885c83a 	sub	r2,r3,r2
 400b0b4:	f800283a 	ret
 400b0b8:	28800003 	ldbu	r2,0(r5)
 400b0bc:	18c03fcc 	andi	r3,r3,255
 400b0c0:	1885c83a 	sub	r2,r3,r2
 400b0c4:	f800283a 	ret
 400b0c8:	0005883a 	mov	r2,zero
 400b0cc:	f800283a 	ret
 400b0d0:	10c03fcc 	andi	r3,r2,255
 400b0d4:	003ff506 	br	400b0ac <__alt_data_end+0xfc00b0ac>

0400b0d8 <__sprint_r.part.0>:
 400b0d8:	28801917 	ldw	r2,100(r5)
 400b0dc:	defff604 	addi	sp,sp,-40
 400b0e0:	dd400515 	stw	r21,20(sp)
 400b0e4:	dfc00915 	stw	ra,36(sp)
 400b0e8:	df000815 	stw	fp,32(sp)
 400b0ec:	ddc00715 	stw	r23,28(sp)
 400b0f0:	dd800615 	stw	r22,24(sp)
 400b0f4:	dd000415 	stw	r20,16(sp)
 400b0f8:	dcc00315 	stw	r19,12(sp)
 400b0fc:	dc800215 	stw	r18,8(sp)
 400b100:	dc400115 	stw	r17,4(sp)
 400b104:	dc000015 	stw	r16,0(sp)
 400b108:	1088000c 	andi	r2,r2,8192
 400b10c:	302b883a 	mov	r21,r6
 400b110:	10002e26 	beq	r2,zero,400b1cc <__sprint_r.part.0+0xf4>
 400b114:	30800217 	ldw	r2,8(r6)
 400b118:	35800017 	ldw	r22,0(r6)
 400b11c:	10002926 	beq	r2,zero,400b1c4 <__sprint_r.part.0+0xec>
 400b120:	2827883a 	mov	r19,r5
 400b124:	2029883a 	mov	r20,r4
 400b128:	b5c00104 	addi	r23,r22,4
 400b12c:	04bfffc4 	movi	r18,-1
 400b130:	bc400017 	ldw	r17,0(r23)
 400b134:	b4000017 	ldw	r16,0(r22)
 400b138:	0039883a 	mov	fp,zero
 400b13c:	8822d0ba 	srli	r17,r17,2
 400b140:	8800031e 	bne	r17,zero,400b150 <__sprint_r.part.0+0x78>
 400b144:	00001806 	br	400b1a8 <__sprint_r.part.0+0xd0>
 400b148:	84000104 	addi	r16,r16,4
 400b14c:	8f001526 	beq	r17,fp,400b1a4 <__sprint_r.part.0+0xcc>
 400b150:	81400017 	ldw	r5,0(r16)
 400b154:	980d883a 	mov	r6,r19
 400b158:	a009883a 	mov	r4,r20
 400b15c:	400cba40 	call	400cba4 <_fputwc_r>
 400b160:	e7000044 	addi	fp,fp,1
 400b164:	14bff81e 	bne	r2,r18,400b148 <__alt_data_end+0xfc00b148>
 400b168:	9005883a 	mov	r2,r18
 400b16c:	a8000215 	stw	zero,8(r21)
 400b170:	a8000115 	stw	zero,4(r21)
 400b174:	dfc00917 	ldw	ra,36(sp)
 400b178:	df000817 	ldw	fp,32(sp)
 400b17c:	ddc00717 	ldw	r23,28(sp)
 400b180:	dd800617 	ldw	r22,24(sp)
 400b184:	dd400517 	ldw	r21,20(sp)
 400b188:	dd000417 	ldw	r20,16(sp)
 400b18c:	dcc00317 	ldw	r19,12(sp)
 400b190:	dc800217 	ldw	r18,8(sp)
 400b194:	dc400117 	ldw	r17,4(sp)
 400b198:	dc000017 	ldw	r16,0(sp)
 400b19c:	dec00a04 	addi	sp,sp,40
 400b1a0:	f800283a 	ret
 400b1a4:	a8800217 	ldw	r2,8(r21)
 400b1a8:	8c63883a 	add	r17,r17,r17
 400b1ac:	8c63883a 	add	r17,r17,r17
 400b1b0:	1445c83a 	sub	r2,r2,r17
 400b1b4:	a8800215 	stw	r2,8(r21)
 400b1b8:	b5800204 	addi	r22,r22,8
 400b1bc:	bdc00204 	addi	r23,r23,8
 400b1c0:	103fdb1e 	bne	r2,zero,400b130 <__alt_data_end+0xfc00b130>
 400b1c4:	0005883a 	mov	r2,zero
 400b1c8:	003fe806 	br	400b16c <__alt_data_end+0xfc00b16c>
 400b1cc:	4008d040 	call	4008d04 <__sfvwrite_r>
 400b1d0:	003fe606 	br	400b16c <__alt_data_end+0xfc00b16c>

0400b1d4 <__sprint_r>:
 400b1d4:	30c00217 	ldw	r3,8(r6)
 400b1d8:	18000126 	beq	r3,zero,400b1e0 <__sprint_r+0xc>
 400b1dc:	400b0d81 	jmpi	400b0d8 <__sprint_r.part.0>
 400b1e0:	30000115 	stw	zero,4(r6)
 400b1e4:	0005883a 	mov	r2,zero
 400b1e8:	f800283a 	ret

0400b1ec <___vfiprintf_internal_r>:
 400b1ec:	deffc904 	addi	sp,sp,-220
 400b1f0:	df003515 	stw	fp,212(sp)
 400b1f4:	dd003115 	stw	r20,196(sp)
 400b1f8:	dfc03615 	stw	ra,216(sp)
 400b1fc:	ddc03415 	stw	r23,208(sp)
 400b200:	dd803315 	stw	r22,204(sp)
 400b204:	dd403215 	stw	r21,200(sp)
 400b208:	dcc03015 	stw	r19,192(sp)
 400b20c:	dc802f15 	stw	r18,188(sp)
 400b210:	dc402e15 	stw	r17,184(sp)
 400b214:	dc002d15 	stw	r16,180(sp)
 400b218:	d9002015 	stw	r4,128(sp)
 400b21c:	d9c02215 	stw	r7,136(sp)
 400b220:	2829883a 	mov	r20,r5
 400b224:	3039883a 	mov	fp,r6
 400b228:	20000226 	beq	r4,zero,400b234 <___vfiprintf_internal_r+0x48>
 400b22c:	20800e17 	ldw	r2,56(r4)
 400b230:	1000cf26 	beq	r2,zero,400b570 <___vfiprintf_internal_r+0x384>
 400b234:	a080030b 	ldhu	r2,12(r20)
 400b238:	10c8000c 	andi	r3,r2,8192
 400b23c:	1800061e 	bne	r3,zero,400b258 <___vfiprintf_internal_r+0x6c>
 400b240:	a1001917 	ldw	r4,100(r20)
 400b244:	00f7ffc4 	movi	r3,-8193
 400b248:	10880014 	ori	r2,r2,8192
 400b24c:	20c6703a 	and	r3,r4,r3
 400b250:	a080030d 	sth	r2,12(r20)
 400b254:	a0c01915 	stw	r3,100(r20)
 400b258:	10c0020c 	andi	r3,r2,8
 400b25c:	1800a926 	beq	r3,zero,400b504 <___vfiprintf_internal_r+0x318>
 400b260:	a0c00417 	ldw	r3,16(r20)
 400b264:	1800a726 	beq	r3,zero,400b504 <___vfiprintf_internal_r+0x318>
 400b268:	1080068c 	andi	r2,r2,26
 400b26c:	00c00284 	movi	r3,10
 400b270:	10c0ac26 	beq	r2,r3,400b524 <___vfiprintf_internal_r+0x338>
 400b274:	da801a04 	addi	r10,sp,104
 400b278:	da801e15 	stw	r10,120(sp)
 400b27c:	d8801e17 	ldw	r2,120(sp)
 400b280:	da8019c4 	addi	r10,sp,103
 400b284:	05810074 	movhi	r22,1025
 400b288:	05c10074 	movhi	r23,1025
 400b28c:	da801f15 	stw	r10,124(sp)
 400b290:	1295c83a 	sub	r10,r2,r10
 400b294:	b58eae04 	addi	r22,r22,15032
 400b298:	bdceaa04 	addi	r23,r23,15016
 400b29c:	dec01a15 	stw	sp,104(sp)
 400b2a0:	d8001c15 	stw	zero,112(sp)
 400b2a4:	d8001b15 	stw	zero,108(sp)
 400b2a8:	d8002615 	stw	zero,152(sp)
 400b2ac:	d8002315 	stw	zero,140(sp)
 400b2b0:	da802715 	stw	r10,156(sp)
 400b2b4:	d811883a 	mov	r8,sp
 400b2b8:	dd002115 	stw	r20,132(sp)
 400b2bc:	e021883a 	mov	r16,fp
 400b2c0:	80800007 	ldb	r2,0(r16)
 400b2c4:	1003ea26 	beq	r2,zero,400c270 <___vfiprintf_internal_r+0x1084>
 400b2c8:	00c00944 	movi	r3,37
 400b2cc:	8025883a 	mov	r18,r16
 400b2d0:	10c0021e 	bne	r2,r3,400b2dc <___vfiprintf_internal_r+0xf0>
 400b2d4:	00001606 	br	400b330 <___vfiprintf_internal_r+0x144>
 400b2d8:	10c00326 	beq	r2,r3,400b2e8 <___vfiprintf_internal_r+0xfc>
 400b2dc:	94800044 	addi	r18,r18,1
 400b2e0:	90800007 	ldb	r2,0(r18)
 400b2e4:	103ffc1e 	bne	r2,zero,400b2d8 <__alt_data_end+0xfc00b2d8>
 400b2e8:	9423c83a 	sub	r17,r18,r16
 400b2ec:	88001026 	beq	r17,zero,400b330 <___vfiprintf_internal_r+0x144>
 400b2f0:	d8c01c17 	ldw	r3,112(sp)
 400b2f4:	d8801b17 	ldw	r2,108(sp)
 400b2f8:	44000015 	stw	r16,0(r8)
 400b2fc:	88c7883a 	add	r3,r17,r3
 400b300:	10800044 	addi	r2,r2,1
 400b304:	44400115 	stw	r17,4(r8)
 400b308:	d8c01c15 	stw	r3,112(sp)
 400b30c:	d8801b15 	stw	r2,108(sp)
 400b310:	010001c4 	movi	r4,7
 400b314:	2080760e 	bge	r4,r2,400b4f0 <___vfiprintf_internal_r+0x304>
 400b318:	1803821e 	bne	r3,zero,400c124 <___vfiprintf_internal_r+0xf38>
 400b31c:	da802317 	ldw	r10,140(sp)
 400b320:	d8001b15 	stw	zero,108(sp)
 400b324:	d811883a 	mov	r8,sp
 400b328:	5455883a 	add	r10,r10,r17
 400b32c:	da802315 	stw	r10,140(sp)
 400b330:	90800007 	ldb	r2,0(r18)
 400b334:	10044626 	beq	r2,zero,400c450 <___vfiprintf_internal_r+0x1264>
 400b338:	90c00047 	ldb	r3,1(r18)
 400b33c:	94000044 	addi	r16,r18,1
 400b340:	d8001d85 	stb	zero,118(sp)
 400b344:	0009883a 	mov	r4,zero
 400b348:	000f883a 	mov	r7,zero
 400b34c:	027fffc4 	movi	r9,-1
 400b350:	0023883a 	mov	r17,zero
 400b354:	0029883a 	mov	r20,zero
 400b358:	01401604 	movi	r5,88
 400b35c:	01800244 	movi	r6,9
 400b360:	03400a84 	movi	r13,42
 400b364:	03001b04 	movi	r12,108
 400b368:	84000044 	addi	r16,r16,1
 400b36c:	18bff804 	addi	r2,r3,-32
 400b370:	28827336 	bltu	r5,r2,400bd40 <___vfiprintf_internal_r+0xb54>
 400b374:	100490ba 	slli	r2,r2,2
 400b378:	02810074 	movhi	r10,1025
 400b37c:	52ace304 	addi	r10,r10,-19572
 400b380:	1285883a 	add	r2,r2,r10
 400b384:	10800017 	ldw	r2,0(r2)
 400b388:	1000683a 	jmp	r2
 400b38c:	0400ba74 	movhi	r16,745
 400b390:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b394:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b398:	0400ba94 	movui	r16,746
 400b39c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3a0:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3a4:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3a8:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3ac:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3b0:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3b4:	0400bc7c 	xorhi	r16,zero,753
 400b3b8:	0400bc98 	cmpnei	r16,zero,754
 400b3bc:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3c0:	0400b580 	call	400b58 <__reset-0x3bff4a8>
 400b3c4:	0400bca8 	cmpgeui	r16,zero,754
 400b3c8:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3cc:	0400baa0 	cmpeqi	r16,zero,746
 400b3d0:	0400baac 	andhi	r16,zero,746
 400b3d4:	0400baac 	andhi	r16,zero,746
 400b3d8:	0400baac 	andhi	r16,zero,746
 400b3dc:	0400baac 	andhi	r16,zero,746
 400b3e0:	0400baac 	andhi	r16,zero,746
 400b3e4:	0400baac 	andhi	r16,zero,746
 400b3e8:	0400baac 	andhi	r16,zero,746
 400b3ec:	0400baac 	andhi	r16,zero,746
 400b3f0:	0400baac 	andhi	r16,zero,746
 400b3f4:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3f8:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b3fc:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b400:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b404:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b408:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b40c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b410:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b414:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b418:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b41c:	0400bad8 	cmpnei	r16,zero,747
 400b420:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b424:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b428:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b42c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b430:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b434:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b438:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b43c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b440:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b444:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b448:	0400bb10 	cmplti	r16,zero,748
 400b44c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b450:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b454:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b458:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b45c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b460:	0400bb68 	cmpgeui	r16,zero,749
 400b464:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b468:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b46c:	0400bbd8 	cmpnei	r16,zero,751
 400b470:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b474:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b478:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b47c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b480:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b484:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b488:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b48c:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b490:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b494:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b498:	0400b984 	movi	r16,742
 400b49c:	0400b9b0 	cmpltui	r16,zero,742
 400b4a0:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4a4:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4a8:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4ac:	0400bce8 	cmpgeui	r16,zero,755
 400b4b0:	0400b9b0 	cmpltui	r16,zero,742
 400b4b4:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4b8:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4bc:	0400b844 	movi	r16,737
 400b4c0:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4c4:	0400b854 	movui	r16,737
 400b4c8:	0400b890 	cmplti	r16,zero,738
 400b4cc:	0400b58c 	andi	r16,zero,726
 400b4d0:	0400b838 	rdprs	r16,zero,736
 400b4d4:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4d8:	0400bc14 	movui	r16,752
 400b4dc:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4e0:	0400bc6c 	andhi	r16,zero,753
 400b4e4:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4e8:	0400bd40 	call	400bd4 <__reset-0x3bff42c>
 400b4ec:	0400b930 	cmpltui	r16,zero,740
 400b4f0:	42000204 	addi	r8,r8,8
 400b4f4:	da802317 	ldw	r10,140(sp)
 400b4f8:	5455883a 	add	r10,r10,r17
 400b4fc:	da802315 	stw	r10,140(sp)
 400b500:	003f8b06 	br	400b330 <__alt_data_end+0xfc00b330>
 400b504:	d9002017 	ldw	r4,128(sp)
 400b508:	a00b883a 	mov	r5,r20
 400b50c:	40067ac0 	call	40067ac <__swsetup_r>
 400b510:	1003b11e 	bne	r2,zero,400c3d8 <___vfiprintf_internal_r+0x11ec>
 400b514:	a080030b 	ldhu	r2,12(r20)
 400b518:	00c00284 	movi	r3,10
 400b51c:	1080068c 	andi	r2,r2,26
 400b520:	10ff541e 	bne	r2,r3,400b274 <__alt_data_end+0xfc00b274>
 400b524:	a080038f 	ldh	r2,14(r20)
 400b528:	103f5216 	blt	r2,zero,400b274 <__alt_data_end+0xfc00b274>
 400b52c:	d9c02217 	ldw	r7,136(sp)
 400b530:	d9002017 	ldw	r4,128(sp)
 400b534:	e00d883a 	mov	r6,fp
 400b538:	a00b883a 	mov	r5,r20
 400b53c:	400c6640 	call	400c664 <__sbprintf>
 400b540:	dfc03617 	ldw	ra,216(sp)
 400b544:	df003517 	ldw	fp,212(sp)
 400b548:	ddc03417 	ldw	r23,208(sp)
 400b54c:	dd803317 	ldw	r22,204(sp)
 400b550:	dd403217 	ldw	r21,200(sp)
 400b554:	dd003117 	ldw	r20,196(sp)
 400b558:	dcc03017 	ldw	r19,192(sp)
 400b55c:	dc802f17 	ldw	r18,188(sp)
 400b560:	dc402e17 	ldw	r17,184(sp)
 400b564:	dc002d17 	ldw	r16,180(sp)
 400b568:	dec03704 	addi	sp,sp,220
 400b56c:	f800283a 	ret
 400b570:	40087d40 	call	40087d4 <__sinit>
 400b574:	003f2f06 	br	400b234 <__alt_data_end+0xfc00b234>
 400b578:	0463c83a 	sub	r17,zero,r17
 400b57c:	d8802215 	stw	r2,136(sp)
 400b580:	a5000114 	ori	r20,r20,4
 400b584:	80c00007 	ldb	r3,0(r16)
 400b588:	003f7706 	br	400b368 <__alt_data_end+0xfc00b368>
 400b58c:	00800c04 	movi	r2,48
 400b590:	da802217 	ldw	r10,136(sp)
 400b594:	d8801d05 	stb	r2,116(sp)
 400b598:	00801e04 	movi	r2,120
 400b59c:	d8801d45 	stb	r2,117(sp)
 400b5a0:	d8001d85 	stb	zero,118(sp)
 400b5a4:	50c00104 	addi	r3,r10,4
 400b5a8:	54800017 	ldw	r18,0(r10)
 400b5ac:	0027883a 	mov	r19,zero
 400b5b0:	a0800094 	ori	r2,r20,2
 400b5b4:	48030b16 	blt	r9,zero,400c1e4 <___vfiprintf_internal_r+0xff8>
 400b5b8:	00bfdfc4 	movi	r2,-129
 400b5bc:	a096703a 	and	r11,r20,r2
 400b5c0:	d8c02215 	stw	r3,136(sp)
 400b5c4:	5d000094 	ori	r20,r11,2
 400b5c8:	90032b1e 	bne	r18,zero,400c278 <___vfiprintf_internal_r+0x108c>
 400b5cc:	00810074 	movhi	r2,1025
 400b5d0:	108e4a04 	addi	r2,r2,14632
 400b5d4:	d8802615 	stw	r2,152(sp)
 400b5d8:	0039883a 	mov	fp,zero
 400b5dc:	48017b1e 	bne	r9,zero,400bbcc <___vfiprintf_internal_r+0x9e0>
 400b5e0:	0013883a 	mov	r9,zero
 400b5e4:	0027883a 	mov	r19,zero
 400b5e8:	dd401a04 	addi	r21,sp,104
 400b5ec:	4825883a 	mov	r18,r9
 400b5f0:	4cc0010e 	bge	r9,r19,400b5f8 <___vfiprintf_internal_r+0x40c>
 400b5f4:	9825883a 	mov	r18,r19
 400b5f8:	e7003fcc 	andi	fp,fp,255
 400b5fc:	e700201c 	xori	fp,fp,128
 400b600:	e73fe004 	addi	fp,fp,-128
 400b604:	e0000126 	beq	fp,zero,400b60c <___vfiprintf_internal_r+0x420>
 400b608:	94800044 	addi	r18,r18,1
 400b60c:	a380008c 	andi	r14,r20,2
 400b610:	70000126 	beq	r14,zero,400b618 <___vfiprintf_internal_r+0x42c>
 400b614:	94800084 	addi	r18,r18,2
 400b618:	a700210c 	andi	fp,r20,132
 400b61c:	e001df1e 	bne	fp,zero,400bd9c <___vfiprintf_internal_r+0xbb0>
 400b620:	8c87c83a 	sub	r3,r17,r18
 400b624:	00c1dd0e 	bge	zero,r3,400bd9c <___vfiprintf_internal_r+0xbb0>
 400b628:	01c00404 	movi	r7,16
 400b62c:	d8801c17 	ldw	r2,112(sp)
 400b630:	38c3ad0e 	bge	r7,r3,400c4e8 <___vfiprintf_internal_r+0x12fc>
 400b634:	02810074 	movhi	r10,1025
 400b638:	528eae04 	addi	r10,r10,15032
 400b63c:	dc002915 	stw	r16,164(sp)
 400b640:	d9801b17 	ldw	r6,108(sp)
 400b644:	da802415 	stw	r10,144(sp)
 400b648:	03c001c4 	movi	r15,7
 400b64c:	da402515 	stw	r9,148(sp)
 400b650:	db802815 	stw	r14,160(sp)
 400b654:	1821883a 	mov	r16,r3
 400b658:	00000506 	br	400b670 <___vfiprintf_internal_r+0x484>
 400b65c:	31400084 	addi	r5,r6,2
 400b660:	42000204 	addi	r8,r8,8
 400b664:	200d883a 	mov	r6,r4
 400b668:	843ffc04 	addi	r16,r16,-16
 400b66c:	3c000d0e 	bge	r7,r16,400b6a4 <___vfiprintf_internal_r+0x4b8>
 400b670:	10800404 	addi	r2,r2,16
 400b674:	31000044 	addi	r4,r6,1
 400b678:	45800015 	stw	r22,0(r8)
 400b67c:	41c00115 	stw	r7,4(r8)
 400b680:	d8801c15 	stw	r2,112(sp)
 400b684:	d9001b15 	stw	r4,108(sp)
 400b688:	793ff40e 	bge	r15,r4,400b65c <__alt_data_end+0xfc00b65c>
 400b68c:	1001b51e 	bne	r2,zero,400bd64 <___vfiprintf_internal_r+0xb78>
 400b690:	843ffc04 	addi	r16,r16,-16
 400b694:	000d883a 	mov	r6,zero
 400b698:	01400044 	movi	r5,1
 400b69c:	d811883a 	mov	r8,sp
 400b6a0:	3c3ff316 	blt	r7,r16,400b670 <__alt_data_end+0xfc00b670>
 400b6a4:	8007883a 	mov	r3,r16
 400b6a8:	da402517 	ldw	r9,148(sp)
 400b6ac:	db802817 	ldw	r14,160(sp)
 400b6b0:	dc002917 	ldw	r16,164(sp)
 400b6b4:	da802417 	ldw	r10,144(sp)
 400b6b8:	1885883a 	add	r2,r3,r2
 400b6bc:	40c00115 	stw	r3,4(r8)
 400b6c0:	42800015 	stw	r10,0(r8)
 400b6c4:	d8801c15 	stw	r2,112(sp)
 400b6c8:	d9401b15 	stw	r5,108(sp)
 400b6cc:	00c001c4 	movi	r3,7
 400b6d0:	19426016 	blt	r3,r5,400c054 <___vfiprintf_internal_r+0xe68>
 400b6d4:	d8c01d87 	ldb	r3,118(sp)
 400b6d8:	42000204 	addi	r8,r8,8
 400b6dc:	29000044 	addi	r4,r5,1
 400b6e0:	1801b31e 	bne	r3,zero,400bdb0 <___vfiprintf_internal_r+0xbc4>
 400b6e4:	7001c026 	beq	r14,zero,400bde8 <___vfiprintf_internal_r+0xbfc>
 400b6e8:	d8c01d04 	addi	r3,sp,116
 400b6ec:	10800084 	addi	r2,r2,2
 400b6f0:	40c00015 	stw	r3,0(r8)
 400b6f4:	00c00084 	movi	r3,2
 400b6f8:	40c00115 	stw	r3,4(r8)
 400b6fc:	d8801c15 	stw	r2,112(sp)
 400b700:	d9001b15 	stw	r4,108(sp)
 400b704:	00c001c4 	movi	r3,7
 400b708:	1902650e 	bge	r3,r4,400c0a0 <___vfiprintf_internal_r+0xeb4>
 400b70c:	10029a1e 	bne	r2,zero,400c178 <___vfiprintf_internal_r+0xf8c>
 400b710:	00c02004 	movi	r3,128
 400b714:	01000044 	movi	r4,1
 400b718:	000b883a 	mov	r5,zero
 400b71c:	d811883a 	mov	r8,sp
 400b720:	e0c1b31e 	bne	fp,r3,400bdf0 <___vfiprintf_internal_r+0xc04>
 400b724:	8cb9c83a 	sub	fp,r17,r18
 400b728:	0701b10e 	bge	zero,fp,400bdf0 <___vfiprintf_internal_r+0xc04>
 400b72c:	01c00404 	movi	r7,16
 400b730:	3f03890e 	bge	r7,fp,400c558 <___vfiprintf_internal_r+0x136c>
 400b734:	00c10074 	movhi	r3,1025
 400b738:	18ceaa04 	addi	r3,r3,15016
 400b73c:	d8c02415 	stw	r3,144(sp)
 400b740:	8007883a 	mov	r3,r16
 400b744:	034001c4 	movi	r13,7
 400b748:	e021883a 	mov	r16,fp
 400b74c:	da402515 	stw	r9,148(sp)
 400b750:	1839883a 	mov	fp,r3
 400b754:	00000506 	br	400b76c <___vfiprintf_internal_r+0x580>
 400b758:	29800084 	addi	r6,r5,2
 400b75c:	42000204 	addi	r8,r8,8
 400b760:	180b883a 	mov	r5,r3
 400b764:	843ffc04 	addi	r16,r16,-16
 400b768:	3c000d0e 	bge	r7,r16,400b7a0 <___vfiprintf_internal_r+0x5b4>
 400b76c:	10800404 	addi	r2,r2,16
 400b770:	28c00044 	addi	r3,r5,1
 400b774:	45c00015 	stw	r23,0(r8)
 400b778:	41c00115 	stw	r7,4(r8)
 400b77c:	d8801c15 	stw	r2,112(sp)
 400b780:	d8c01b15 	stw	r3,108(sp)
 400b784:	68fff40e 	bge	r13,r3,400b758 <__alt_data_end+0xfc00b758>
 400b788:	1002241e 	bne	r2,zero,400c01c <___vfiprintf_internal_r+0xe30>
 400b78c:	843ffc04 	addi	r16,r16,-16
 400b790:	01800044 	movi	r6,1
 400b794:	000b883a 	mov	r5,zero
 400b798:	d811883a 	mov	r8,sp
 400b79c:	3c3ff316 	blt	r7,r16,400b76c <__alt_data_end+0xfc00b76c>
 400b7a0:	da402517 	ldw	r9,148(sp)
 400b7a4:	e007883a 	mov	r3,fp
 400b7a8:	8039883a 	mov	fp,r16
 400b7ac:	1821883a 	mov	r16,r3
 400b7b0:	d8c02417 	ldw	r3,144(sp)
 400b7b4:	1705883a 	add	r2,r2,fp
 400b7b8:	47000115 	stw	fp,4(r8)
 400b7bc:	40c00015 	stw	r3,0(r8)
 400b7c0:	d8801c15 	stw	r2,112(sp)
 400b7c4:	d9801b15 	stw	r6,108(sp)
 400b7c8:	00c001c4 	movi	r3,7
 400b7cc:	19827616 	blt	r3,r6,400c1a8 <___vfiprintf_internal_r+0xfbc>
 400b7d0:	4cf9c83a 	sub	fp,r9,r19
 400b7d4:	42000204 	addi	r8,r8,8
 400b7d8:	31000044 	addi	r4,r6,1
 400b7dc:	300b883a 	mov	r5,r6
 400b7e0:	07018516 	blt	zero,fp,400bdf8 <___vfiprintf_internal_r+0xc0c>
 400b7e4:	9885883a 	add	r2,r19,r2
 400b7e8:	45400015 	stw	r21,0(r8)
 400b7ec:	44c00115 	stw	r19,4(r8)
 400b7f0:	d8801c15 	stw	r2,112(sp)
 400b7f4:	d9001b15 	stw	r4,108(sp)
 400b7f8:	00c001c4 	movi	r3,7
 400b7fc:	1901dd0e 	bge	r3,r4,400bf74 <___vfiprintf_internal_r+0xd88>
 400b800:	1002401e 	bne	r2,zero,400c104 <___vfiprintf_internal_r+0xf18>
 400b804:	d8001b15 	stw	zero,108(sp)
 400b808:	a2c0010c 	andi	r11,r20,4
 400b80c:	58000226 	beq	r11,zero,400b818 <___vfiprintf_internal_r+0x62c>
 400b810:	8ca7c83a 	sub	r19,r17,r18
 400b814:	04c2f216 	blt	zero,r19,400c3e0 <___vfiprintf_internal_r+0x11f4>
 400b818:	8c80010e 	bge	r17,r18,400b820 <___vfiprintf_internal_r+0x634>
 400b81c:	9023883a 	mov	r17,r18
 400b820:	da802317 	ldw	r10,140(sp)
 400b824:	5455883a 	add	r10,r10,r17
 400b828:	da802315 	stw	r10,140(sp)
 400b82c:	d8001b15 	stw	zero,108(sp)
 400b830:	d811883a 	mov	r8,sp
 400b834:	003ea206 	br	400b2c0 <__alt_data_end+0xfc00b2c0>
 400b838:	a5000814 	ori	r20,r20,32
 400b83c:	80c00007 	ldb	r3,0(r16)
 400b840:	003ec906 	br	400b368 <__alt_data_end+0xfc00b368>
 400b844:	80c00007 	ldb	r3,0(r16)
 400b848:	1b030926 	beq	r3,r12,400c470 <___vfiprintf_internal_r+0x1284>
 400b84c:	a5000414 	ori	r20,r20,16
 400b850:	003ec506 	br	400b368 <__alt_data_end+0xfc00b368>
 400b854:	21003fcc 	andi	r4,r4,255
 400b858:	20035e1e 	bne	r4,zero,400c5d4 <___vfiprintf_internal_r+0x13e8>
 400b85c:	a080080c 	andi	r2,r20,32
 400b860:	1002a526 	beq	r2,zero,400c2f8 <___vfiprintf_internal_r+0x110c>
 400b864:	da802217 	ldw	r10,136(sp)
 400b868:	50800017 	ldw	r2,0(r10)
 400b86c:	da802317 	ldw	r10,140(sp)
 400b870:	5007d7fa 	srai	r3,r10,31
 400b874:	da802217 	ldw	r10,136(sp)
 400b878:	10c00115 	stw	r3,4(r2)
 400b87c:	52800104 	addi	r10,r10,4
 400b880:	da802215 	stw	r10,136(sp)
 400b884:	da802317 	ldw	r10,140(sp)
 400b888:	12800015 	stw	r10,0(r2)
 400b88c:	003e8c06 	br	400b2c0 <__alt_data_end+0xfc00b2c0>
 400b890:	21003fcc 	andi	r4,r4,255
 400b894:	2003511e 	bne	r4,zero,400c5dc <___vfiprintf_internal_r+0x13f0>
 400b898:	a080080c 	andi	r2,r20,32
 400b89c:	1000a126 	beq	r2,zero,400bb24 <___vfiprintf_internal_r+0x938>
 400b8a0:	da802217 	ldw	r10,136(sp)
 400b8a4:	d8001d85 	stb	zero,118(sp)
 400b8a8:	50800204 	addi	r2,r10,8
 400b8ac:	54800017 	ldw	r18,0(r10)
 400b8b0:	54c00117 	ldw	r19,4(r10)
 400b8b4:	4802b416 	blt	r9,zero,400c388 <___vfiprintf_internal_r+0x119c>
 400b8b8:	013fdfc4 	movi	r4,-129
 400b8bc:	94c6b03a 	or	r3,r18,r19
 400b8c0:	d8802215 	stw	r2,136(sp)
 400b8c4:	a128703a 	and	r20,r20,r4
 400b8c8:	1800a226 	beq	r3,zero,400bb54 <___vfiprintf_internal_r+0x968>
 400b8cc:	0039883a 	mov	fp,zero
 400b8d0:	dd401a04 	addi	r21,sp,104
 400b8d4:	9006d0fa 	srli	r3,r18,3
 400b8d8:	9808977a 	slli	r4,r19,29
 400b8dc:	9826d0fa 	srli	r19,r19,3
 400b8e0:	948001cc 	andi	r18,r18,7
 400b8e4:	90800c04 	addi	r2,r18,48
 400b8e8:	ad7fffc4 	addi	r21,r21,-1
 400b8ec:	20e4b03a 	or	r18,r4,r3
 400b8f0:	a8800005 	stb	r2,0(r21)
 400b8f4:	94c6b03a 	or	r3,r18,r19
 400b8f8:	183ff61e 	bne	r3,zero,400b8d4 <__alt_data_end+0xfc00b8d4>
 400b8fc:	a0c0004c 	andi	r3,r20,1
 400b900:	18005926 	beq	r3,zero,400ba68 <___vfiprintf_internal_r+0x87c>
 400b904:	10803fcc 	andi	r2,r2,255
 400b908:	1080201c 	xori	r2,r2,128
 400b90c:	10bfe004 	addi	r2,r2,-128
 400b910:	00c00c04 	movi	r3,48
 400b914:	10c05426 	beq	r2,r3,400ba68 <___vfiprintf_internal_r+0x87c>
 400b918:	da801e17 	ldw	r10,120(sp)
 400b91c:	a8bfffc4 	addi	r2,r21,-1
 400b920:	a8ffffc5 	stb	r3,-1(r21)
 400b924:	50a7c83a 	sub	r19,r10,r2
 400b928:	102b883a 	mov	r21,r2
 400b92c:	003f2f06 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400b930:	21003fcc 	andi	r4,r4,255
 400b934:	2003421e 	bne	r4,zero,400c640 <___vfiprintf_internal_r+0x1454>
 400b938:	00810074 	movhi	r2,1025
 400b93c:	108e4a04 	addi	r2,r2,14632
 400b940:	d8802615 	stw	r2,152(sp)
 400b944:	a080080c 	andi	r2,r20,32
 400b948:	1000aa26 	beq	r2,zero,400bbf4 <___vfiprintf_internal_r+0xa08>
 400b94c:	da802217 	ldw	r10,136(sp)
 400b950:	54800017 	ldw	r18,0(r10)
 400b954:	54c00117 	ldw	r19,4(r10)
 400b958:	52800204 	addi	r10,r10,8
 400b95c:	da802215 	stw	r10,136(sp)
 400b960:	a080004c 	andi	r2,r20,1
 400b964:	1001d226 	beq	r2,zero,400c0b0 <___vfiprintf_internal_r+0xec4>
 400b968:	94c4b03a 	or	r2,r18,r19
 400b96c:	1002351e 	bne	r2,zero,400c244 <___vfiprintf_internal_r+0x1058>
 400b970:	d8001d85 	stb	zero,118(sp)
 400b974:	48022216 	blt	r9,zero,400c200 <___vfiprintf_internal_r+0x1014>
 400b978:	00bfdfc4 	movi	r2,-129
 400b97c:	a0a8703a 	and	r20,r20,r2
 400b980:	003f1506 	br	400b5d8 <__alt_data_end+0xfc00b5d8>
 400b984:	da802217 	ldw	r10,136(sp)
 400b988:	04800044 	movi	r18,1
 400b98c:	d8001d85 	stb	zero,118(sp)
 400b990:	50800017 	ldw	r2,0(r10)
 400b994:	52800104 	addi	r10,r10,4
 400b998:	da802215 	stw	r10,136(sp)
 400b99c:	d8801005 	stb	r2,64(sp)
 400b9a0:	9027883a 	mov	r19,r18
 400b9a4:	dd401004 	addi	r21,sp,64
 400b9a8:	0013883a 	mov	r9,zero
 400b9ac:	003f1706 	br	400b60c <__alt_data_end+0xfc00b60c>
 400b9b0:	21003fcc 	andi	r4,r4,255
 400b9b4:	2003201e 	bne	r4,zero,400c638 <___vfiprintf_internal_r+0x144c>
 400b9b8:	a080080c 	andi	r2,r20,32
 400b9bc:	10004b26 	beq	r2,zero,400baec <___vfiprintf_internal_r+0x900>
 400b9c0:	da802217 	ldw	r10,136(sp)
 400b9c4:	50800117 	ldw	r2,4(r10)
 400b9c8:	54800017 	ldw	r18,0(r10)
 400b9cc:	52800204 	addi	r10,r10,8
 400b9d0:	da802215 	stw	r10,136(sp)
 400b9d4:	1027883a 	mov	r19,r2
 400b9d8:	10022c16 	blt	r2,zero,400c28c <___vfiprintf_internal_r+0x10a0>
 400b9dc:	df001d83 	ldbu	fp,118(sp)
 400b9e0:	48007216 	blt	r9,zero,400bbac <___vfiprintf_internal_r+0x9c0>
 400b9e4:	00ffdfc4 	movi	r3,-129
 400b9e8:	94c4b03a 	or	r2,r18,r19
 400b9ec:	a0e8703a 	and	r20,r20,r3
 400b9f0:	1000cc26 	beq	r2,zero,400bd24 <___vfiprintf_internal_r+0xb38>
 400b9f4:	98021026 	beq	r19,zero,400c238 <___vfiprintf_internal_r+0x104c>
 400b9f8:	dc402415 	stw	r17,144(sp)
 400b9fc:	dc002515 	stw	r16,148(sp)
 400ba00:	9823883a 	mov	r17,r19
 400ba04:	9021883a 	mov	r16,r18
 400ba08:	dd401a04 	addi	r21,sp,104
 400ba0c:	4825883a 	mov	r18,r9
 400ba10:	4027883a 	mov	r19,r8
 400ba14:	8009883a 	mov	r4,r16
 400ba18:	880b883a 	mov	r5,r17
 400ba1c:	01800284 	movi	r6,10
 400ba20:	000f883a 	mov	r7,zero
 400ba24:	400d3a80 	call	400d3a8 <__umoddi3>
 400ba28:	10800c04 	addi	r2,r2,48
 400ba2c:	ad7fffc4 	addi	r21,r21,-1
 400ba30:	8009883a 	mov	r4,r16
 400ba34:	880b883a 	mov	r5,r17
 400ba38:	a8800005 	stb	r2,0(r21)
 400ba3c:	01800284 	movi	r6,10
 400ba40:	000f883a 	mov	r7,zero
 400ba44:	400ce300 	call	400ce30 <__udivdi3>
 400ba48:	1021883a 	mov	r16,r2
 400ba4c:	10c4b03a 	or	r2,r2,r3
 400ba50:	1823883a 	mov	r17,r3
 400ba54:	103fef1e 	bne	r2,zero,400ba14 <__alt_data_end+0xfc00ba14>
 400ba58:	dc402417 	ldw	r17,144(sp)
 400ba5c:	dc002517 	ldw	r16,148(sp)
 400ba60:	9013883a 	mov	r9,r18
 400ba64:	9811883a 	mov	r8,r19
 400ba68:	da801e17 	ldw	r10,120(sp)
 400ba6c:	5567c83a 	sub	r19,r10,r21
 400ba70:	003ede06 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400ba74:	38803fcc 	andi	r2,r7,255
 400ba78:	1080201c 	xori	r2,r2,128
 400ba7c:	10bfe004 	addi	r2,r2,-128
 400ba80:	1002371e 	bne	r2,zero,400c360 <___vfiprintf_internal_r+0x1174>
 400ba84:	01000044 	movi	r4,1
 400ba88:	01c00804 	movi	r7,32
 400ba8c:	80c00007 	ldb	r3,0(r16)
 400ba90:	003e3506 	br	400b368 <__alt_data_end+0xfc00b368>
 400ba94:	a5000054 	ori	r20,r20,1
 400ba98:	80c00007 	ldb	r3,0(r16)
 400ba9c:	003e3206 	br	400b368 <__alt_data_end+0xfc00b368>
 400baa0:	a5002014 	ori	r20,r20,128
 400baa4:	80c00007 	ldb	r3,0(r16)
 400baa8:	003e2f06 	br	400b368 <__alt_data_end+0xfc00b368>
 400baac:	8015883a 	mov	r10,r16
 400bab0:	0023883a 	mov	r17,zero
 400bab4:	18bff404 	addi	r2,r3,-48
 400bab8:	50c00007 	ldb	r3,0(r10)
 400babc:	8c4002a4 	muli	r17,r17,10
 400bac0:	84000044 	addi	r16,r16,1
 400bac4:	8015883a 	mov	r10,r16
 400bac8:	1463883a 	add	r17,r2,r17
 400bacc:	18bff404 	addi	r2,r3,-48
 400bad0:	30bff92e 	bgeu	r6,r2,400bab8 <__alt_data_end+0xfc00bab8>
 400bad4:	003e2506 	br	400b36c <__alt_data_end+0xfc00b36c>
 400bad8:	21003fcc 	andi	r4,r4,255
 400badc:	2002d41e 	bne	r4,zero,400c630 <___vfiprintf_internal_r+0x1444>
 400bae0:	a5000414 	ori	r20,r20,16
 400bae4:	a080080c 	andi	r2,r20,32
 400bae8:	103fb51e 	bne	r2,zero,400b9c0 <__alt_data_end+0xfc00b9c0>
 400baec:	a080040c 	andi	r2,r20,16
 400baf0:	1001f826 	beq	r2,zero,400c2d4 <___vfiprintf_internal_r+0x10e8>
 400baf4:	da802217 	ldw	r10,136(sp)
 400baf8:	54800017 	ldw	r18,0(r10)
 400bafc:	52800104 	addi	r10,r10,4
 400bb00:	da802215 	stw	r10,136(sp)
 400bb04:	9027d7fa 	srai	r19,r18,31
 400bb08:	9805883a 	mov	r2,r19
 400bb0c:	003fb206 	br	400b9d8 <__alt_data_end+0xfc00b9d8>
 400bb10:	21003fcc 	andi	r4,r4,255
 400bb14:	2002c41e 	bne	r4,zero,400c628 <___vfiprintf_internal_r+0x143c>
 400bb18:	a5000414 	ori	r20,r20,16
 400bb1c:	a080080c 	andi	r2,r20,32
 400bb20:	103f5f1e 	bne	r2,zero,400b8a0 <__alt_data_end+0xfc00b8a0>
 400bb24:	a080040c 	andi	r2,r20,16
 400bb28:	10020f26 	beq	r2,zero,400c368 <___vfiprintf_internal_r+0x117c>
 400bb2c:	da802217 	ldw	r10,136(sp)
 400bb30:	d8001d85 	stb	zero,118(sp)
 400bb34:	0027883a 	mov	r19,zero
 400bb38:	50800104 	addi	r2,r10,4
 400bb3c:	54800017 	ldw	r18,0(r10)
 400bb40:	48021116 	blt	r9,zero,400c388 <___vfiprintf_internal_r+0x119c>
 400bb44:	00ffdfc4 	movi	r3,-129
 400bb48:	d8802215 	stw	r2,136(sp)
 400bb4c:	a0e8703a 	and	r20,r20,r3
 400bb50:	903f5e1e 	bne	r18,zero,400b8cc <__alt_data_end+0xfc00b8cc>
 400bb54:	0039883a 	mov	fp,zero
 400bb58:	4802a626 	beq	r9,zero,400c5f4 <___vfiprintf_internal_r+0x1408>
 400bb5c:	0025883a 	mov	r18,zero
 400bb60:	0027883a 	mov	r19,zero
 400bb64:	003f5a06 	br	400b8d0 <__alt_data_end+0xfc00b8d0>
 400bb68:	21003fcc 	andi	r4,r4,255
 400bb6c:	20029f1e 	bne	r4,zero,400c5ec <___vfiprintf_internal_r+0x1400>
 400bb70:	a5000414 	ori	r20,r20,16
 400bb74:	a080080c 	andi	r2,r20,32
 400bb78:	10005e1e 	bne	r2,zero,400bcf4 <___vfiprintf_internal_r+0xb08>
 400bb7c:	a080040c 	andi	r2,r20,16
 400bb80:	1001a21e 	bne	r2,zero,400c20c <___vfiprintf_internal_r+0x1020>
 400bb84:	a080100c 	andi	r2,r20,64
 400bb88:	d8001d85 	stb	zero,118(sp)
 400bb8c:	da802217 	ldw	r10,136(sp)
 400bb90:	1002231e 	bne	r2,zero,400c420 <___vfiprintf_internal_r+0x1234>
 400bb94:	50800104 	addi	r2,r10,4
 400bb98:	54800017 	ldw	r18,0(r10)
 400bb9c:	0027883a 	mov	r19,zero
 400bba0:	4801a00e 	bge	r9,zero,400c224 <___vfiprintf_internal_r+0x1038>
 400bba4:	d8802215 	stw	r2,136(sp)
 400bba8:	0039883a 	mov	fp,zero
 400bbac:	94c4b03a 	or	r2,r18,r19
 400bbb0:	103f901e 	bne	r2,zero,400b9f4 <__alt_data_end+0xfc00b9f4>
 400bbb4:	00800044 	movi	r2,1
 400bbb8:	10803fcc 	andi	r2,r2,255
 400bbbc:	00c00044 	movi	r3,1
 400bbc0:	10c05926 	beq	r2,r3,400bd28 <___vfiprintf_internal_r+0xb3c>
 400bbc4:	00c00084 	movi	r3,2
 400bbc8:	10ffe41e 	bne	r2,r3,400bb5c <__alt_data_end+0xfc00bb5c>
 400bbcc:	0025883a 	mov	r18,zero
 400bbd0:	0027883a 	mov	r19,zero
 400bbd4:	00013d06 	br	400c0cc <___vfiprintf_internal_r+0xee0>
 400bbd8:	21003fcc 	andi	r4,r4,255
 400bbdc:	2002811e 	bne	r4,zero,400c5e4 <___vfiprintf_internal_r+0x13f8>
 400bbe0:	00810074 	movhi	r2,1025
 400bbe4:	108e4504 	addi	r2,r2,14612
 400bbe8:	d8802615 	stw	r2,152(sp)
 400bbec:	a080080c 	andi	r2,r20,32
 400bbf0:	103f561e 	bne	r2,zero,400b94c <__alt_data_end+0xfc00b94c>
 400bbf4:	a080040c 	andi	r2,r20,16
 400bbf8:	1001d126 	beq	r2,zero,400c340 <___vfiprintf_internal_r+0x1154>
 400bbfc:	da802217 	ldw	r10,136(sp)
 400bc00:	0027883a 	mov	r19,zero
 400bc04:	54800017 	ldw	r18,0(r10)
 400bc08:	52800104 	addi	r10,r10,4
 400bc0c:	da802215 	stw	r10,136(sp)
 400bc10:	003f5306 	br	400b960 <__alt_data_end+0xfc00b960>
 400bc14:	da802217 	ldw	r10,136(sp)
 400bc18:	d8001d85 	stb	zero,118(sp)
 400bc1c:	55400017 	ldw	r21,0(r10)
 400bc20:	50c00104 	addi	r3,r10,4
 400bc24:	a8024226 	beq	r21,zero,400c530 <___vfiprintf_internal_r+0x1344>
 400bc28:	48021816 	blt	r9,zero,400c48c <___vfiprintf_internal_r+0x12a0>
 400bc2c:	480d883a 	mov	r6,r9
 400bc30:	000b883a 	mov	r5,zero
 400bc34:	a809883a 	mov	r4,r21
 400bc38:	d8c02a15 	stw	r3,168(sp)
 400bc3c:	da002b15 	stw	r8,172(sp)
 400bc40:	da402c15 	stw	r9,176(sp)
 400bc44:	40094d80 	call	40094d8 <memchr>
 400bc48:	d8c02a17 	ldw	r3,168(sp)
 400bc4c:	da002b17 	ldw	r8,172(sp)
 400bc50:	da402c17 	ldw	r9,176(sp)
 400bc54:	10024826 	beq	r2,zero,400c578 <___vfiprintf_internal_r+0x138c>
 400bc58:	1567c83a 	sub	r19,r2,r21
 400bc5c:	df001d83 	ldbu	fp,118(sp)
 400bc60:	d8c02215 	stw	r3,136(sp)
 400bc64:	0013883a 	mov	r9,zero
 400bc68:	003e6006 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400bc6c:	21003fcc 	andi	r4,r4,255
 400bc70:	203fc026 	beq	r4,zero,400bb74 <__alt_data_end+0xfc00bb74>
 400bc74:	d9c01d85 	stb	r7,118(sp)
 400bc78:	003fbe06 	br	400bb74 <__alt_data_end+0xfc00bb74>
 400bc7c:	da802217 	ldw	r10,136(sp)
 400bc80:	54400017 	ldw	r17,0(r10)
 400bc84:	50800104 	addi	r2,r10,4
 400bc88:	883e3b16 	blt	r17,zero,400b578 <__alt_data_end+0xfc00b578>
 400bc8c:	d8802215 	stw	r2,136(sp)
 400bc90:	80c00007 	ldb	r3,0(r16)
 400bc94:	003db406 	br	400b368 <__alt_data_end+0xfc00b368>
 400bc98:	01000044 	movi	r4,1
 400bc9c:	01c00ac4 	movi	r7,43
 400bca0:	80c00007 	ldb	r3,0(r16)
 400bca4:	003db006 	br	400b368 <__alt_data_end+0xfc00b368>
 400bca8:	80c00007 	ldb	r3,0(r16)
 400bcac:	82800044 	addi	r10,r16,1
 400bcb0:	1b423c26 	beq	r3,r13,400c5a4 <___vfiprintf_internal_r+0x13b8>
 400bcb4:	18bff404 	addi	r2,r3,-48
 400bcb8:	0013883a 	mov	r9,zero
 400bcbc:	30822b36 	bltu	r6,r2,400c56c <___vfiprintf_internal_r+0x1380>
 400bcc0:	50c00007 	ldb	r3,0(r10)
 400bcc4:	4a4002a4 	muli	r9,r9,10
 400bcc8:	54000044 	addi	r16,r10,1
 400bccc:	8015883a 	mov	r10,r16
 400bcd0:	4893883a 	add	r9,r9,r2
 400bcd4:	18bff404 	addi	r2,r3,-48
 400bcd8:	30bff92e 	bgeu	r6,r2,400bcc0 <__alt_data_end+0xfc00bcc0>
 400bcdc:	483da30e 	bge	r9,zero,400b36c <__alt_data_end+0xfc00b36c>
 400bce0:	027fffc4 	movi	r9,-1
 400bce4:	003da106 	br	400b36c <__alt_data_end+0xfc00b36c>
 400bce8:	a5001014 	ori	r20,r20,64
 400bcec:	80c00007 	ldb	r3,0(r16)
 400bcf0:	003d9d06 	br	400b368 <__alt_data_end+0xfc00b368>
 400bcf4:	da802217 	ldw	r10,136(sp)
 400bcf8:	d8001d85 	stb	zero,118(sp)
 400bcfc:	50c00204 	addi	r3,r10,8
 400bd00:	54800017 	ldw	r18,0(r10)
 400bd04:	54c00117 	ldw	r19,4(r10)
 400bd08:	4801ca16 	blt	r9,zero,400c434 <___vfiprintf_internal_r+0x1248>
 400bd0c:	013fdfc4 	movi	r4,-129
 400bd10:	94c4b03a 	or	r2,r18,r19
 400bd14:	d8c02215 	stw	r3,136(sp)
 400bd18:	a128703a 	and	r20,r20,r4
 400bd1c:	0039883a 	mov	fp,zero
 400bd20:	103f341e 	bne	r2,zero,400b9f4 <__alt_data_end+0xfc00b9f4>
 400bd24:	483e2e26 	beq	r9,zero,400b5e0 <__alt_data_end+0xfc00b5e0>
 400bd28:	0025883a 	mov	r18,zero
 400bd2c:	94800c04 	addi	r18,r18,48
 400bd30:	dc8019c5 	stb	r18,103(sp)
 400bd34:	dcc02717 	ldw	r19,156(sp)
 400bd38:	dd4019c4 	addi	r21,sp,103
 400bd3c:	003e2b06 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400bd40:	21003fcc 	andi	r4,r4,255
 400bd44:	2002361e 	bne	r4,zero,400c620 <___vfiprintf_internal_r+0x1434>
 400bd48:	1801c126 	beq	r3,zero,400c450 <___vfiprintf_internal_r+0x1264>
 400bd4c:	04800044 	movi	r18,1
 400bd50:	d8c01005 	stb	r3,64(sp)
 400bd54:	d8001d85 	stb	zero,118(sp)
 400bd58:	9027883a 	mov	r19,r18
 400bd5c:	dd401004 	addi	r21,sp,64
 400bd60:	003f1106 	br	400b9a8 <__alt_data_end+0xfc00b9a8>
 400bd64:	d9402117 	ldw	r5,132(sp)
 400bd68:	d9002017 	ldw	r4,128(sp)
 400bd6c:	d9801a04 	addi	r6,sp,104
 400bd70:	d9c02b15 	stw	r7,172(sp)
 400bd74:	dbc02a15 	stw	r15,168(sp)
 400bd78:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400bd7c:	d9c02b17 	ldw	r7,172(sp)
 400bd80:	dbc02a17 	ldw	r15,168(sp)
 400bd84:	10006d1e 	bne	r2,zero,400bf3c <___vfiprintf_internal_r+0xd50>
 400bd88:	d9801b17 	ldw	r6,108(sp)
 400bd8c:	d8801c17 	ldw	r2,112(sp)
 400bd90:	d811883a 	mov	r8,sp
 400bd94:	31400044 	addi	r5,r6,1
 400bd98:	003e3306 	br	400b668 <__alt_data_end+0xfc00b668>
 400bd9c:	d9401b17 	ldw	r5,108(sp)
 400bda0:	d8801c17 	ldw	r2,112(sp)
 400bda4:	29000044 	addi	r4,r5,1
 400bda8:	d8c01d87 	ldb	r3,118(sp)
 400bdac:	183e4d26 	beq	r3,zero,400b6e4 <__alt_data_end+0xfc00b6e4>
 400bdb0:	00c00044 	movi	r3,1
 400bdb4:	d9401d84 	addi	r5,sp,118
 400bdb8:	10c5883a 	add	r2,r2,r3
 400bdbc:	41400015 	stw	r5,0(r8)
 400bdc0:	40c00115 	stw	r3,4(r8)
 400bdc4:	d8801c15 	stw	r2,112(sp)
 400bdc8:	d9001b15 	stw	r4,108(sp)
 400bdcc:	014001c4 	movi	r5,7
 400bdd0:	2900a90e 	bge	r5,r4,400c078 <___vfiprintf_internal_r+0xe8c>
 400bdd4:	1000da1e 	bne	r2,zero,400c140 <___vfiprintf_internal_r+0xf54>
 400bdd8:	7000ab1e 	bne	r14,zero,400c088 <___vfiprintf_internal_r+0xe9c>
 400bddc:	000b883a 	mov	r5,zero
 400bde0:	1809883a 	mov	r4,r3
 400bde4:	d811883a 	mov	r8,sp
 400bde8:	00c02004 	movi	r3,128
 400bdec:	e0fe4d26 	beq	fp,r3,400b724 <__alt_data_end+0xfc00b724>
 400bdf0:	4cf9c83a 	sub	fp,r9,r19
 400bdf4:	073e7b0e 	bge	zero,fp,400b7e4 <__alt_data_end+0xfc00b7e4>
 400bdf8:	01c00404 	movi	r7,16
 400bdfc:	3f01900e 	bge	r7,fp,400c440 <___vfiprintf_internal_r+0x1254>
 400be00:	00c10074 	movhi	r3,1025
 400be04:	18ceaa04 	addi	r3,r3,15016
 400be08:	d8c02415 	stw	r3,144(sp)
 400be0c:	034001c4 	movi	r13,7
 400be10:	00000506 	br	400be28 <___vfiprintf_internal_r+0xc3c>
 400be14:	29000084 	addi	r4,r5,2
 400be18:	42000204 	addi	r8,r8,8
 400be1c:	180b883a 	mov	r5,r3
 400be20:	e73ffc04 	addi	fp,fp,-16
 400be24:	3f000d0e 	bge	r7,fp,400be5c <___vfiprintf_internal_r+0xc70>
 400be28:	10800404 	addi	r2,r2,16
 400be2c:	28c00044 	addi	r3,r5,1
 400be30:	45c00015 	stw	r23,0(r8)
 400be34:	41c00115 	stw	r7,4(r8)
 400be38:	d8801c15 	stw	r2,112(sp)
 400be3c:	d8c01b15 	stw	r3,108(sp)
 400be40:	68fff40e 	bge	r13,r3,400be14 <__alt_data_end+0xfc00be14>
 400be44:	1000101e 	bne	r2,zero,400be88 <___vfiprintf_internal_r+0xc9c>
 400be48:	e73ffc04 	addi	fp,fp,-16
 400be4c:	01000044 	movi	r4,1
 400be50:	000b883a 	mov	r5,zero
 400be54:	d811883a 	mov	r8,sp
 400be58:	3f3ff316 	blt	r7,fp,400be28 <__alt_data_end+0xfc00be28>
 400be5c:	da802417 	ldw	r10,144(sp)
 400be60:	1705883a 	add	r2,r2,fp
 400be64:	47000115 	stw	fp,4(r8)
 400be68:	42800015 	stw	r10,0(r8)
 400be6c:	d8801c15 	stw	r2,112(sp)
 400be70:	d9001b15 	stw	r4,108(sp)
 400be74:	00c001c4 	movi	r3,7
 400be78:	19003616 	blt	r3,r4,400bf54 <___vfiprintf_internal_r+0xd68>
 400be7c:	42000204 	addi	r8,r8,8
 400be80:	21000044 	addi	r4,r4,1
 400be84:	003e5706 	br	400b7e4 <__alt_data_end+0xfc00b7e4>
 400be88:	d9402117 	ldw	r5,132(sp)
 400be8c:	d9002017 	ldw	r4,128(sp)
 400be90:	d9801a04 	addi	r6,sp,104
 400be94:	d9c02b15 	stw	r7,172(sp)
 400be98:	db402a15 	stw	r13,168(sp)
 400be9c:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400bea0:	d9c02b17 	ldw	r7,172(sp)
 400bea4:	db402a17 	ldw	r13,168(sp)
 400bea8:	1000241e 	bne	r2,zero,400bf3c <___vfiprintf_internal_r+0xd50>
 400beac:	d9401b17 	ldw	r5,108(sp)
 400beb0:	d8801c17 	ldw	r2,112(sp)
 400beb4:	d811883a 	mov	r8,sp
 400beb8:	29000044 	addi	r4,r5,1
 400bebc:	003fd806 	br	400be20 <__alt_data_end+0xfc00be20>
 400bec0:	d9401b17 	ldw	r5,108(sp)
 400bec4:	00c10074 	movhi	r3,1025
 400bec8:	18ceae04 	addi	r3,r3,15032
 400becc:	d8c02415 	stw	r3,144(sp)
 400bed0:	29400044 	addi	r5,r5,1
 400bed4:	d8c02417 	ldw	r3,144(sp)
 400bed8:	14c5883a 	add	r2,r2,r19
 400bedc:	44c00115 	stw	r19,4(r8)
 400bee0:	40c00015 	stw	r3,0(r8)
 400bee4:	d8801c15 	stw	r2,112(sp)
 400bee8:	d9401b15 	stw	r5,108(sp)
 400beec:	00c001c4 	movi	r3,7
 400bef0:	1940070e 	bge	r3,r5,400bf10 <___vfiprintf_internal_r+0xd24>
 400bef4:	103e4826 	beq	r2,zero,400b818 <__alt_data_end+0xfc00b818>
 400bef8:	d9402117 	ldw	r5,132(sp)
 400befc:	d9002017 	ldw	r4,128(sp)
 400bf00:	d9801a04 	addi	r6,sp,104
 400bf04:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400bf08:	10000c1e 	bne	r2,zero,400bf3c <___vfiprintf_internal_r+0xd50>
 400bf0c:	d8801c17 	ldw	r2,112(sp)
 400bf10:	8c80010e 	bge	r17,r18,400bf18 <___vfiprintf_internal_r+0xd2c>
 400bf14:	9023883a 	mov	r17,r18
 400bf18:	da802317 	ldw	r10,140(sp)
 400bf1c:	5455883a 	add	r10,r10,r17
 400bf20:	da802315 	stw	r10,140(sp)
 400bf24:	103e4126 	beq	r2,zero,400b82c <__alt_data_end+0xfc00b82c>
 400bf28:	d9402117 	ldw	r5,132(sp)
 400bf2c:	d9002017 	ldw	r4,128(sp)
 400bf30:	d9801a04 	addi	r6,sp,104
 400bf34:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400bf38:	103e3c26 	beq	r2,zero,400b82c <__alt_data_end+0xfc00b82c>
 400bf3c:	dd002117 	ldw	r20,132(sp)
 400bf40:	a080030b 	ldhu	r2,12(r20)
 400bf44:	1080100c 	andi	r2,r2,64
 400bf48:	1001231e 	bne	r2,zero,400c3d8 <___vfiprintf_internal_r+0x11ec>
 400bf4c:	d8802317 	ldw	r2,140(sp)
 400bf50:	003d7b06 	br	400b540 <__alt_data_end+0xfc00b540>
 400bf54:	1000991e 	bne	r2,zero,400c1bc <___vfiprintf_internal_r+0xfd0>
 400bf58:	00c00044 	movi	r3,1
 400bf5c:	9805883a 	mov	r2,r19
 400bf60:	dd400015 	stw	r21,0(sp)
 400bf64:	dcc00115 	stw	r19,4(sp)
 400bf68:	dcc01c15 	stw	r19,112(sp)
 400bf6c:	d8c01b15 	stw	r3,108(sp)
 400bf70:	d811883a 	mov	r8,sp
 400bf74:	42000204 	addi	r8,r8,8
 400bf78:	a2c0010c 	andi	r11,r20,4
 400bf7c:	583fe426 	beq	r11,zero,400bf10 <__alt_data_end+0xfc00bf10>
 400bf80:	8ca7c83a 	sub	r19,r17,r18
 400bf84:	04ffe20e 	bge	zero,r19,400bf10 <__alt_data_end+0xfc00bf10>
 400bf88:	01c00404 	movi	r7,16
 400bf8c:	3cffcc0e 	bge	r7,r19,400bec0 <__alt_data_end+0xfc00bec0>
 400bf90:	02810074 	movhi	r10,1025
 400bf94:	528eae04 	addi	r10,r10,15032
 400bf98:	d9001b17 	ldw	r4,108(sp)
 400bf9c:	da802415 	stw	r10,144(sp)
 400bfa0:	382b883a 	mov	r21,r7
 400bfa4:	050001c4 	movi	r20,7
 400bfa8:	df002017 	ldw	fp,128(sp)
 400bfac:	00000506 	br	400bfc4 <___vfiprintf_internal_r+0xdd8>
 400bfb0:	21400084 	addi	r5,r4,2
 400bfb4:	42000204 	addi	r8,r8,8
 400bfb8:	1809883a 	mov	r4,r3
 400bfbc:	9cfffc04 	addi	r19,r19,-16
 400bfc0:	acffc40e 	bge	r21,r19,400bed4 <__alt_data_end+0xfc00bed4>
 400bfc4:	10800404 	addi	r2,r2,16
 400bfc8:	20c00044 	addi	r3,r4,1
 400bfcc:	45800015 	stw	r22,0(r8)
 400bfd0:	45400115 	stw	r21,4(r8)
 400bfd4:	d8801c15 	stw	r2,112(sp)
 400bfd8:	d8c01b15 	stw	r3,108(sp)
 400bfdc:	a0fff40e 	bge	r20,r3,400bfb0 <__alt_data_end+0xfc00bfb0>
 400bfe0:	1000041e 	bne	r2,zero,400bff4 <___vfiprintf_internal_r+0xe08>
 400bfe4:	01400044 	movi	r5,1
 400bfe8:	0009883a 	mov	r4,zero
 400bfec:	d811883a 	mov	r8,sp
 400bff0:	003ff206 	br	400bfbc <__alt_data_end+0xfc00bfbc>
 400bff4:	d9402117 	ldw	r5,132(sp)
 400bff8:	d9801a04 	addi	r6,sp,104
 400bffc:	e009883a 	mov	r4,fp
 400c000:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c004:	103fcd1e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c008:	d9001b17 	ldw	r4,108(sp)
 400c00c:	d8801c17 	ldw	r2,112(sp)
 400c010:	d811883a 	mov	r8,sp
 400c014:	21400044 	addi	r5,r4,1
 400c018:	003fe806 	br	400bfbc <__alt_data_end+0xfc00bfbc>
 400c01c:	d9402117 	ldw	r5,132(sp)
 400c020:	d9002017 	ldw	r4,128(sp)
 400c024:	d9801a04 	addi	r6,sp,104
 400c028:	d9c02b15 	stw	r7,172(sp)
 400c02c:	db402a15 	stw	r13,168(sp)
 400c030:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c034:	d9c02b17 	ldw	r7,172(sp)
 400c038:	db402a17 	ldw	r13,168(sp)
 400c03c:	103fbf1e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c040:	d9401b17 	ldw	r5,108(sp)
 400c044:	d8801c17 	ldw	r2,112(sp)
 400c048:	d811883a 	mov	r8,sp
 400c04c:	29800044 	addi	r6,r5,1
 400c050:	003dc406 	br	400b764 <__alt_data_end+0xfc00b764>
 400c054:	1000d21e 	bne	r2,zero,400c3a0 <___vfiprintf_internal_r+0x11b4>
 400c058:	d8c01d87 	ldb	r3,118(sp)
 400c05c:	18009526 	beq	r3,zero,400c2b4 <___vfiprintf_internal_r+0x10c8>
 400c060:	00800044 	movi	r2,1
 400c064:	d8c01d84 	addi	r3,sp,118
 400c068:	1009883a 	mov	r4,r2
 400c06c:	d8c00015 	stw	r3,0(sp)
 400c070:	d8800115 	stw	r2,4(sp)
 400c074:	d811883a 	mov	r8,sp
 400c078:	200b883a 	mov	r5,r4
 400c07c:	42000204 	addi	r8,r8,8
 400c080:	21000044 	addi	r4,r4,1
 400c084:	003d9706 	br	400b6e4 <__alt_data_end+0xfc00b6e4>
 400c088:	d9001d04 	addi	r4,sp,116
 400c08c:	00800084 	movi	r2,2
 400c090:	d9000015 	stw	r4,0(sp)
 400c094:	d8800115 	stw	r2,4(sp)
 400c098:	1809883a 	mov	r4,r3
 400c09c:	d811883a 	mov	r8,sp
 400c0a0:	200b883a 	mov	r5,r4
 400c0a4:	42000204 	addi	r8,r8,8
 400c0a8:	21000044 	addi	r4,r4,1
 400c0ac:	003f4e06 	br	400bde8 <__alt_data_end+0xfc00bde8>
 400c0b0:	d8001d85 	stb	zero,118(sp)
 400c0b4:	48005016 	blt	r9,zero,400c1f8 <___vfiprintf_internal_r+0x100c>
 400c0b8:	00ffdfc4 	movi	r3,-129
 400c0bc:	94c4b03a 	or	r2,r18,r19
 400c0c0:	a0e8703a 	and	r20,r20,r3
 400c0c4:	103d4426 	beq	r2,zero,400b5d8 <__alt_data_end+0xfc00b5d8>
 400c0c8:	0039883a 	mov	fp,zero
 400c0cc:	d9002617 	ldw	r4,152(sp)
 400c0d0:	dd401a04 	addi	r21,sp,104
 400c0d4:	908003cc 	andi	r2,r18,15
 400c0d8:	9806973a 	slli	r3,r19,28
 400c0dc:	2085883a 	add	r2,r4,r2
 400c0e0:	9024d13a 	srli	r18,r18,4
 400c0e4:	10800003 	ldbu	r2,0(r2)
 400c0e8:	9826d13a 	srli	r19,r19,4
 400c0ec:	ad7fffc4 	addi	r21,r21,-1
 400c0f0:	1ca4b03a 	or	r18,r3,r18
 400c0f4:	a8800005 	stb	r2,0(r21)
 400c0f8:	94c4b03a 	or	r2,r18,r19
 400c0fc:	103ff51e 	bne	r2,zero,400c0d4 <__alt_data_end+0xfc00c0d4>
 400c100:	003e5906 	br	400ba68 <__alt_data_end+0xfc00ba68>
 400c104:	d9402117 	ldw	r5,132(sp)
 400c108:	d9002017 	ldw	r4,128(sp)
 400c10c:	d9801a04 	addi	r6,sp,104
 400c110:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c114:	103f891e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c118:	d8801c17 	ldw	r2,112(sp)
 400c11c:	d811883a 	mov	r8,sp
 400c120:	003f9506 	br	400bf78 <__alt_data_end+0xfc00bf78>
 400c124:	d9402117 	ldw	r5,132(sp)
 400c128:	d9002017 	ldw	r4,128(sp)
 400c12c:	d9801a04 	addi	r6,sp,104
 400c130:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c134:	103f811e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c138:	d811883a 	mov	r8,sp
 400c13c:	003ced06 	br	400b4f4 <__alt_data_end+0xfc00b4f4>
 400c140:	d9402117 	ldw	r5,132(sp)
 400c144:	d9002017 	ldw	r4,128(sp)
 400c148:	d9801a04 	addi	r6,sp,104
 400c14c:	da402c15 	stw	r9,176(sp)
 400c150:	db802a15 	stw	r14,168(sp)
 400c154:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c158:	da402c17 	ldw	r9,176(sp)
 400c15c:	db802a17 	ldw	r14,168(sp)
 400c160:	103f761e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c164:	d9401b17 	ldw	r5,108(sp)
 400c168:	d8801c17 	ldw	r2,112(sp)
 400c16c:	d811883a 	mov	r8,sp
 400c170:	29000044 	addi	r4,r5,1
 400c174:	003d5b06 	br	400b6e4 <__alt_data_end+0xfc00b6e4>
 400c178:	d9402117 	ldw	r5,132(sp)
 400c17c:	d9002017 	ldw	r4,128(sp)
 400c180:	d9801a04 	addi	r6,sp,104
 400c184:	da402c15 	stw	r9,176(sp)
 400c188:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c18c:	da402c17 	ldw	r9,176(sp)
 400c190:	103f6a1e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c194:	d9401b17 	ldw	r5,108(sp)
 400c198:	d8801c17 	ldw	r2,112(sp)
 400c19c:	d811883a 	mov	r8,sp
 400c1a0:	29000044 	addi	r4,r5,1
 400c1a4:	003f1006 	br	400bde8 <__alt_data_end+0xfc00bde8>
 400c1a8:	1000c31e 	bne	r2,zero,400c4b8 <___vfiprintf_internal_r+0x12cc>
 400c1ac:	01000044 	movi	r4,1
 400c1b0:	000b883a 	mov	r5,zero
 400c1b4:	d811883a 	mov	r8,sp
 400c1b8:	003f0d06 	br	400bdf0 <__alt_data_end+0xfc00bdf0>
 400c1bc:	d9402117 	ldw	r5,132(sp)
 400c1c0:	d9002017 	ldw	r4,128(sp)
 400c1c4:	d9801a04 	addi	r6,sp,104
 400c1c8:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c1cc:	103f5b1e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c1d0:	d9001b17 	ldw	r4,108(sp)
 400c1d4:	d8801c17 	ldw	r2,112(sp)
 400c1d8:	d811883a 	mov	r8,sp
 400c1dc:	21000044 	addi	r4,r4,1
 400c1e0:	003d8006 	br	400b7e4 <__alt_data_end+0xfc00b7e4>
 400c1e4:	01010074 	movhi	r4,1025
 400c1e8:	210e4a04 	addi	r4,r4,14632
 400c1ec:	d9002615 	stw	r4,152(sp)
 400c1f0:	d8c02215 	stw	r3,136(sp)
 400c1f4:	1029883a 	mov	r20,r2
 400c1f8:	94c4b03a 	or	r2,r18,r19
 400c1fc:	103fb21e 	bne	r2,zero,400c0c8 <__alt_data_end+0xfc00c0c8>
 400c200:	0039883a 	mov	fp,zero
 400c204:	00800084 	movi	r2,2
 400c208:	003e6b06 	br	400bbb8 <__alt_data_end+0xfc00bbb8>
 400c20c:	da802217 	ldw	r10,136(sp)
 400c210:	d8001d85 	stb	zero,118(sp)
 400c214:	0027883a 	mov	r19,zero
 400c218:	50800104 	addi	r2,r10,4
 400c21c:	54800017 	ldw	r18,0(r10)
 400c220:	483e6016 	blt	r9,zero,400bba4 <__alt_data_end+0xfc00bba4>
 400c224:	00ffdfc4 	movi	r3,-129
 400c228:	d8802215 	stw	r2,136(sp)
 400c22c:	a0e8703a 	and	r20,r20,r3
 400c230:	0039883a 	mov	fp,zero
 400c234:	903ebb26 	beq	r18,zero,400bd24 <__alt_data_end+0xfc00bd24>
 400c238:	00800244 	movi	r2,9
 400c23c:	14bdee36 	bltu	r2,r18,400b9f8 <__alt_data_end+0xfc00b9f8>
 400c240:	003eba06 	br	400bd2c <__alt_data_end+0xfc00bd2c>
 400c244:	00800c04 	movi	r2,48
 400c248:	d8c01d45 	stb	r3,117(sp)
 400c24c:	d8801d05 	stb	r2,116(sp)
 400c250:	d8001d85 	stb	zero,118(sp)
 400c254:	a0c00094 	ori	r3,r20,2
 400c258:	4800a916 	blt	r9,zero,400c500 <___vfiprintf_internal_r+0x1314>
 400c25c:	00bfdfc4 	movi	r2,-129
 400c260:	a096703a 	and	r11,r20,r2
 400c264:	5d000094 	ori	r20,r11,2
 400c268:	0039883a 	mov	fp,zero
 400c26c:	003f9706 	br	400c0cc <__alt_data_end+0xfc00c0cc>
 400c270:	8025883a 	mov	r18,r16
 400c274:	003c2e06 	br	400b330 <__alt_data_end+0xfc00b330>
 400c278:	00810074 	movhi	r2,1025
 400c27c:	108e4a04 	addi	r2,r2,14632
 400c280:	0039883a 	mov	fp,zero
 400c284:	d8802615 	stw	r2,152(sp)
 400c288:	003f9006 	br	400c0cc <__alt_data_end+0xfc00c0cc>
 400c28c:	04a5c83a 	sub	r18,zero,r18
 400c290:	07000b44 	movi	fp,45
 400c294:	9004c03a 	cmpne	r2,r18,zero
 400c298:	04e7c83a 	sub	r19,zero,r19
 400c29c:	df001d85 	stb	fp,118(sp)
 400c2a0:	98a7c83a 	sub	r19,r19,r2
 400c2a4:	48009f16 	blt	r9,zero,400c524 <___vfiprintf_internal_r+0x1338>
 400c2a8:	00bfdfc4 	movi	r2,-129
 400c2ac:	a0a8703a 	and	r20,r20,r2
 400c2b0:	003dd006 	br	400b9f4 <__alt_data_end+0xfc00b9f4>
 400c2b4:	70004c26 	beq	r14,zero,400c3e8 <___vfiprintf_internal_r+0x11fc>
 400c2b8:	00800084 	movi	r2,2
 400c2bc:	d8c01d04 	addi	r3,sp,116
 400c2c0:	d8c00015 	stw	r3,0(sp)
 400c2c4:	d8800115 	stw	r2,4(sp)
 400c2c8:	01000044 	movi	r4,1
 400c2cc:	d811883a 	mov	r8,sp
 400c2d0:	003f7306 	br	400c0a0 <__alt_data_end+0xfc00c0a0>
 400c2d4:	a080100c 	andi	r2,r20,64
 400c2d8:	da802217 	ldw	r10,136(sp)
 400c2dc:	103e0626 	beq	r2,zero,400baf8 <__alt_data_end+0xfc00baf8>
 400c2e0:	5480000f 	ldh	r18,0(r10)
 400c2e4:	52800104 	addi	r10,r10,4
 400c2e8:	da802215 	stw	r10,136(sp)
 400c2ec:	9027d7fa 	srai	r19,r18,31
 400c2f0:	9805883a 	mov	r2,r19
 400c2f4:	003db806 	br	400b9d8 <__alt_data_end+0xfc00b9d8>
 400c2f8:	a080040c 	andi	r2,r20,16
 400c2fc:	1000091e 	bne	r2,zero,400c324 <___vfiprintf_internal_r+0x1138>
 400c300:	a2c0100c 	andi	r11,r20,64
 400c304:	58000726 	beq	r11,zero,400c324 <___vfiprintf_internal_r+0x1138>
 400c308:	da802217 	ldw	r10,136(sp)
 400c30c:	50800017 	ldw	r2,0(r10)
 400c310:	52800104 	addi	r10,r10,4
 400c314:	da802215 	stw	r10,136(sp)
 400c318:	da802317 	ldw	r10,140(sp)
 400c31c:	1280000d 	sth	r10,0(r2)
 400c320:	003be706 	br	400b2c0 <__alt_data_end+0xfc00b2c0>
 400c324:	da802217 	ldw	r10,136(sp)
 400c328:	50800017 	ldw	r2,0(r10)
 400c32c:	52800104 	addi	r10,r10,4
 400c330:	da802215 	stw	r10,136(sp)
 400c334:	da802317 	ldw	r10,140(sp)
 400c338:	12800015 	stw	r10,0(r2)
 400c33c:	003be006 	br	400b2c0 <__alt_data_end+0xfc00b2c0>
 400c340:	a080100c 	andi	r2,r20,64
 400c344:	da802217 	ldw	r10,136(sp)
 400c348:	10003026 	beq	r2,zero,400c40c <___vfiprintf_internal_r+0x1220>
 400c34c:	5480000b 	ldhu	r18,0(r10)
 400c350:	52800104 	addi	r10,r10,4
 400c354:	0027883a 	mov	r19,zero
 400c358:	da802215 	stw	r10,136(sp)
 400c35c:	003d8006 	br	400b960 <__alt_data_end+0xfc00b960>
 400c360:	80c00007 	ldb	r3,0(r16)
 400c364:	003c0006 	br	400b368 <__alt_data_end+0xfc00b368>
 400c368:	a080100c 	andi	r2,r20,64
 400c36c:	d8001d85 	stb	zero,118(sp)
 400c370:	da802217 	ldw	r10,136(sp)
 400c374:	1000201e 	bne	r2,zero,400c3f8 <___vfiprintf_internal_r+0x120c>
 400c378:	50800104 	addi	r2,r10,4
 400c37c:	54800017 	ldw	r18,0(r10)
 400c380:	0027883a 	mov	r19,zero
 400c384:	483def0e 	bge	r9,zero,400bb44 <__alt_data_end+0xfc00bb44>
 400c388:	94c6b03a 	or	r3,r18,r19
 400c38c:	d8802215 	stw	r2,136(sp)
 400c390:	183d4e1e 	bne	r3,zero,400b8cc <__alt_data_end+0xfc00b8cc>
 400c394:	0039883a 	mov	fp,zero
 400c398:	0005883a 	mov	r2,zero
 400c39c:	003e0606 	br	400bbb8 <__alt_data_end+0xfc00bbb8>
 400c3a0:	d9402117 	ldw	r5,132(sp)
 400c3a4:	d9002017 	ldw	r4,128(sp)
 400c3a8:	d9801a04 	addi	r6,sp,104
 400c3ac:	da402c15 	stw	r9,176(sp)
 400c3b0:	db802a15 	stw	r14,168(sp)
 400c3b4:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c3b8:	da402c17 	ldw	r9,176(sp)
 400c3bc:	db802a17 	ldw	r14,168(sp)
 400c3c0:	103ede1e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c3c4:	d9401b17 	ldw	r5,108(sp)
 400c3c8:	d8801c17 	ldw	r2,112(sp)
 400c3cc:	d811883a 	mov	r8,sp
 400c3d0:	29000044 	addi	r4,r5,1
 400c3d4:	003e7406 	br	400bda8 <__alt_data_end+0xfc00bda8>
 400c3d8:	00bfffc4 	movi	r2,-1
 400c3dc:	003c5806 	br	400b540 <__alt_data_end+0xfc00b540>
 400c3e0:	d811883a 	mov	r8,sp
 400c3e4:	003ee806 	br	400bf88 <__alt_data_end+0xfc00bf88>
 400c3e8:	000b883a 	mov	r5,zero
 400c3ec:	01000044 	movi	r4,1
 400c3f0:	d811883a 	mov	r8,sp
 400c3f4:	003e7c06 	br	400bde8 <__alt_data_end+0xfc00bde8>
 400c3f8:	50800104 	addi	r2,r10,4
 400c3fc:	5480000b 	ldhu	r18,0(r10)
 400c400:	0027883a 	mov	r19,zero
 400c404:	483dcf0e 	bge	r9,zero,400bb44 <__alt_data_end+0xfc00bb44>
 400c408:	003fdf06 	br	400c388 <__alt_data_end+0xfc00c388>
 400c40c:	54800017 	ldw	r18,0(r10)
 400c410:	52800104 	addi	r10,r10,4
 400c414:	0027883a 	mov	r19,zero
 400c418:	da802215 	stw	r10,136(sp)
 400c41c:	003d5006 	br	400b960 <__alt_data_end+0xfc00b960>
 400c420:	50800104 	addi	r2,r10,4
 400c424:	5480000b 	ldhu	r18,0(r10)
 400c428:	0027883a 	mov	r19,zero
 400c42c:	483f7d0e 	bge	r9,zero,400c224 <__alt_data_end+0xfc00c224>
 400c430:	003ddc06 	br	400bba4 <__alt_data_end+0xfc00bba4>
 400c434:	d8c02215 	stw	r3,136(sp)
 400c438:	0039883a 	mov	fp,zero
 400c43c:	003ddb06 	br	400bbac <__alt_data_end+0xfc00bbac>
 400c440:	02810074 	movhi	r10,1025
 400c444:	528eaa04 	addi	r10,r10,15016
 400c448:	da802415 	stw	r10,144(sp)
 400c44c:	003e8306 	br	400be5c <__alt_data_end+0xfc00be5c>
 400c450:	d8801c17 	ldw	r2,112(sp)
 400c454:	dd002117 	ldw	r20,132(sp)
 400c458:	103eb926 	beq	r2,zero,400bf40 <__alt_data_end+0xfc00bf40>
 400c45c:	d9002017 	ldw	r4,128(sp)
 400c460:	d9801a04 	addi	r6,sp,104
 400c464:	a00b883a 	mov	r5,r20
 400c468:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c46c:	003eb406 	br	400bf40 <__alt_data_end+0xfc00bf40>
 400c470:	80c00043 	ldbu	r3,1(r16)
 400c474:	a5000814 	ori	r20,r20,32
 400c478:	84000044 	addi	r16,r16,1
 400c47c:	18c03fcc 	andi	r3,r3,255
 400c480:	18c0201c 	xori	r3,r3,128
 400c484:	18ffe004 	addi	r3,r3,-128
 400c488:	003bb706 	br	400b368 <__alt_data_end+0xfc00b368>
 400c48c:	a809883a 	mov	r4,r21
 400c490:	d8c02a15 	stw	r3,168(sp)
 400c494:	da002b15 	stw	r8,172(sp)
 400c498:	40043e40 	call	40043e4 <strlen>
 400c49c:	d8c02a17 	ldw	r3,168(sp)
 400c4a0:	1027883a 	mov	r19,r2
 400c4a4:	df001d83 	ldbu	fp,118(sp)
 400c4a8:	d8c02215 	stw	r3,136(sp)
 400c4ac:	0013883a 	mov	r9,zero
 400c4b0:	da002b17 	ldw	r8,172(sp)
 400c4b4:	003c4d06 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400c4b8:	d9402117 	ldw	r5,132(sp)
 400c4bc:	d9002017 	ldw	r4,128(sp)
 400c4c0:	d9801a04 	addi	r6,sp,104
 400c4c4:	da402c15 	stw	r9,176(sp)
 400c4c8:	400b0d80 	call	400b0d8 <__sprint_r.part.0>
 400c4cc:	da402c17 	ldw	r9,176(sp)
 400c4d0:	103e9a1e 	bne	r2,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c4d4:	d9401b17 	ldw	r5,108(sp)
 400c4d8:	d8801c17 	ldw	r2,112(sp)
 400c4dc:	d811883a 	mov	r8,sp
 400c4e0:	29000044 	addi	r4,r5,1
 400c4e4:	003e4206 	br	400bdf0 <__alt_data_end+0xfc00bdf0>
 400c4e8:	d9401b17 	ldw	r5,108(sp)
 400c4ec:	01010074 	movhi	r4,1025
 400c4f0:	210eae04 	addi	r4,r4,15032
 400c4f4:	d9002415 	stw	r4,144(sp)
 400c4f8:	29400044 	addi	r5,r5,1
 400c4fc:	003c6d06 	br	400b6b4 <__alt_data_end+0xfc00b6b4>
 400c500:	0039883a 	mov	fp,zero
 400c504:	00800084 	movi	r2,2
 400c508:	10803fcc 	andi	r2,r2,255
 400c50c:	01000044 	movi	r4,1
 400c510:	11001e26 	beq	r2,r4,400c58c <___vfiprintf_internal_r+0x13a0>
 400c514:	01000084 	movi	r4,2
 400c518:	11001e1e 	bne	r2,r4,400c594 <___vfiprintf_internal_r+0x13a8>
 400c51c:	1829883a 	mov	r20,r3
 400c520:	003eea06 	br	400c0cc <__alt_data_end+0xfc00c0cc>
 400c524:	a007883a 	mov	r3,r20
 400c528:	00800044 	movi	r2,1
 400c52c:	003ff606 	br	400c508 <__alt_data_end+0xfc00c508>
 400c530:	00800184 	movi	r2,6
 400c534:	1240012e 	bgeu	r2,r9,400c53c <___vfiprintf_internal_r+0x1350>
 400c538:	1013883a 	mov	r9,r2
 400c53c:	4827883a 	mov	r19,r9
 400c540:	4825883a 	mov	r18,r9
 400c544:	48001516 	blt	r9,zero,400c59c <___vfiprintf_internal_r+0x13b0>
 400c548:	05410074 	movhi	r21,1025
 400c54c:	d8c02215 	stw	r3,136(sp)
 400c550:	ad4e4f04 	addi	r21,r21,14652
 400c554:	003d1406 	br	400b9a8 <__alt_data_end+0xfc00b9a8>
 400c558:	02810074 	movhi	r10,1025
 400c55c:	528eaa04 	addi	r10,r10,15016
 400c560:	da802415 	stw	r10,144(sp)
 400c564:	200d883a 	mov	r6,r4
 400c568:	003c9106 	br	400b7b0 <__alt_data_end+0xfc00b7b0>
 400c56c:	5021883a 	mov	r16,r10
 400c570:	0013883a 	mov	r9,zero
 400c574:	003b7d06 	br	400b36c <__alt_data_end+0xfc00b36c>
 400c578:	4827883a 	mov	r19,r9
 400c57c:	df001d83 	ldbu	fp,118(sp)
 400c580:	d8c02215 	stw	r3,136(sp)
 400c584:	0013883a 	mov	r9,zero
 400c588:	003c1806 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400c58c:	1829883a 	mov	r20,r3
 400c590:	003d1806 	br	400b9f4 <__alt_data_end+0xfc00b9f4>
 400c594:	1829883a 	mov	r20,r3
 400c598:	003ccd06 	br	400b8d0 <__alt_data_end+0xfc00b8d0>
 400c59c:	0025883a 	mov	r18,zero
 400c5a0:	003fe906 	br	400c548 <__alt_data_end+0xfc00c548>
 400c5a4:	d8802217 	ldw	r2,136(sp)
 400c5a8:	80c00043 	ldbu	r3,1(r16)
 400c5ac:	5021883a 	mov	r16,r10
 400c5b0:	12400017 	ldw	r9,0(r2)
 400c5b4:	10800104 	addi	r2,r2,4
 400c5b8:	d8802215 	stw	r2,136(sp)
 400c5bc:	483faf0e 	bge	r9,zero,400c47c <__alt_data_end+0xfc00c47c>
 400c5c0:	18c03fcc 	andi	r3,r3,255
 400c5c4:	18c0201c 	xori	r3,r3,128
 400c5c8:	027fffc4 	movi	r9,-1
 400c5cc:	18ffe004 	addi	r3,r3,-128
 400c5d0:	003b6506 	br	400b368 <__alt_data_end+0xfc00b368>
 400c5d4:	d9c01d85 	stb	r7,118(sp)
 400c5d8:	003ca006 	br	400b85c <__alt_data_end+0xfc00b85c>
 400c5dc:	d9c01d85 	stb	r7,118(sp)
 400c5e0:	003cad06 	br	400b898 <__alt_data_end+0xfc00b898>
 400c5e4:	d9c01d85 	stb	r7,118(sp)
 400c5e8:	003d7d06 	br	400bbe0 <__alt_data_end+0xfc00bbe0>
 400c5ec:	d9c01d85 	stb	r7,118(sp)
 400c5f0:	003d5f06 	br	400bb70 <__alt_data_end+0xfc00bb70>
 400c5f4:	a080004c 	andi	r2,r20,1
 400c5f8:	0039883a 	mov	fp,zero
 400c5fc:	10000526 	beq	r2,zero,400c614 <___vfiprintf_internal_r+0x1428>
 400c600:	00800c04 	movi	r2,48
 400c604:	d88019c5 	stb	r2,103(sp)
 400c608:	dcc02717 	ldw	r19,156(sp)
 400c60c:	dd4019c4 	addi	r21,sp,103
 400c610:	003bf606 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400c614:	0027883a 	mov	r19,zero
 400c618:	dd401a04 	addi	r21,sp,104
 400c61c:	003bf306 	br	400b5ec <__alt_data_end+0xfc00b5ec>
 400c620:	d9c01d85 	stb	r7,118(sp)
 400c624:	003dc806 	br	400bd48 <__alt_data_end+0xfc00bd48>
 400c628:	d9c01d85 	stb	r7,118(sp)
 400c62c:	003d3a06 	br	400bb18 <__alt_data_end+0xfc00bb18>
 400c630:	d9c01d85 	stb	r7,118(sp)
 400c634:	003d2a06 	br	400bae0 <__alt_data_end+0xfc00bae0>
 400c638:	d9c01d85 	stb	r7,118(sp)
 400c63c:	003cde06 	br	400b9b8 <__alt_data_end+0xfc00b9b8>
 400c640:	d9c01d85 	stb	r7,118(sp)
 400c644:	003cbc06 	br	400b938 <__alt_data_end+0xfc00b938>

0400c648 <__vfiprintf_internal>:
 400c648:	00810074 	movhi	r2,1025
 400c64c:	1097ca04 	addi	r2,r2,24360
 400c650:	300f883a 	mov	r7,r6
 400c654:	280d883a 	mov	r6,r5
 400c658:	200b883a 	mov	r5,r4
 400c65c:	11000017 	ldw	r4,0(r2)
 400c660:	400b1ec1 	jmpi	400b1ec <___vfiprintf_internal_r>

0400c664 <__sbprintf>:
 400c664:	2880030b 	ldhu	r2,12(r5)
 400c668:	2ac01917 	ldw	r11,100(r5)
 400c66c:	2a80038b 	ldhu	r10,14(r5)
 400c670:	2a400717 	ldw	r9,28(r5)
 400c674:	2a000917 	ldw	r8,36(r5)
 400c678:	defee204 	addi	sp,sp,-1144
 400c67c:	00c10004 	movi	r3,1024
 400c680:	dc011a15 	stw	r16,1128(sp)
 400c684:	10bfff4c 	andi	r2,r2,65533
 400c688:	2821883a 	mov	r16,r5
 400c68c:	d8cb883a 	add	r5,sp,r3
 400c690:	dc811c15 	stw	r18,1136(sp)
 400c694:	dc411b15 	stw	r17,1132(sp)
 400c698:	dfc11d15 	stw	ra,1140(sp)
 400c69c:	2025883a 	mov	r18,r4
 400c6a0:	d881030d 	sth	r2,1036(sp)
 400c6a4:	dac11915 	stw	r11,1124(sp)
 400c6a8:	da81038d 	sth	r10,1038(sp)
 400c6ac:	da410715 	stw	r9,1052(sp)
 400c6b0:	da010915 	stw	r8,1060(sp)
 400c6b4:	dec10015 	stw	sp,1024(sp)
 400c6b8:	dec10415 	stw	sp,1040(sp)
 400c6bc:	d8c10215 	stw	r3,1032(sp)
 400c6c0:	d8c10515 	stw	r3,1044(sp)
 400c6c4:	d8010615 	stw	zero,1048(sp)
 400c6c8:	400b1ec0 	call	400b1ec <___vfiprintf_internal_r>
 400c6cc:	1023883a 	mov	r17,r2
 400c6d0:	10000416 	blt	r2,zero,400c6e4 <__sbprintf+0x80>
 400c6d4:	d9410004 	addi	r5,sp,1024
 400c6d8:	9009883a 	mov	r4,r18
 400c6dc:	40083f80 	call	40083f8 <_fflush_r>
 400c6e0:	10000d1e 	bne	r2,zero,400c718 <__sbprintf+0xb4>
 400c6e4:	d881030b 	ldhu	r2,1036(sp)
 400c6e8:	1080100c 	andi	r2,r2,64
 400c6ec:	10000326 	beq	r2,zero,400c6fc <__sbprintf+0x98>
 400c6f0:	8080030b 	ldhu	r2,12(r16)
 400c6f4:	10801014 	ori	r2,r2,64
 400c6f8:	8080030d 	sth	r2,12(r16)
 400c6fc:	8805883a 	mov	r2,r17
 400c700:	dfc11d17 	ldw	ra,1140(sp)
 400c704:	dc811c17 	ldw	r18,1136(sp)
 400c708:	dc411b17 	ldw	r17,1132(sp)
 400c70c:	dc011a17 	ldw	r16,1128(sp)
 400c710:	dec11e04 	addi	sp,sp,1144
 400c714:	f800283a 	ret
 400c718:	047fffc4 	movi	r17,-1
 400c71c:	003ff106 	br	400c6e4 <__alt_data_end+0xfc00c6e4>

0400c720 <__swbuf_r>:
 400c720:	defffb04 	addi	sp,sp,-20
 400c724:	dcc00315 	stw	r19,12(sp)
 400c728:	dc800215 	stw	r18,8(sp)
 400c72c:	dc000015 	stw	r16,0(sp)
 400c730:	dfc00415 	stw	ra,16(sp)
 400c734:	dc400115 	stw	r17,4(sp)
 400c738:	2025883a 	mov	r18,r4
 400c73c:	2827883a 	mov	r19,r5
 400c740:	3021883a 	mov	r16,r6
 400c744:	20000226 	beq	r4,zero,400c750 <__swbuf_r+0x30>
 400c748:	20800e17 	ldw	r2,56(r4)
 400c74c:	10004226 	beq	r2,zero,400c858 <__swbuf_r+0x138>
 400c750:	80800617 	ldw	r2,24(r16)
 400c754:	8100030b 	ldhu	r4,12(r16)
 400c758:	80800215 	stw	r2,8(r16)
 400c75c:	2080020c 	andi	r2,r4,8
 400c760:	10003626 	beq	r2,zero,400c83c <__swbuf_r+0x11c>
 400c764:	80c00417 	ldw	r3,16(r16)
 400c768:	18003426 	beq	r3,zero,400c83c <__swbuf_r+0x11c>
 400c76c:	2088000c 	andi	r2,r4,8192
 400c770:	9c403fcc 	andi	r17,r19,255
 400c774:	10001a26 	beq	r2,zero,400c7e0 <__swbuf_r+0xc0>
 400c778:	80800017 	ldw	r2,0(r16)
 400c77c:	81000517 	ldw	r4,20(r16)
 400c780:	10c7c83a 	sub	r3,r2,r3
 400c784:	1900200e 	bge	r3,r4,400c808 <__swbuf_r+0xe8>
 400c788:	18c00044 	addi	r3,r3,1
 400c78c:	81000217 	ldw	r4,8(r16)
 400c790:	11400044 	addi	r5,r2,1
 400c794:	81400015 	stw	r5,0(r16)
 400c798:	213fffc4 	addi	r4,r4,-1
 400c79c:	81000215 	stw	r4,8(r16)
 400c7a0:	14c00005 	stb	r19,0(r2)
 400c7a4:	80800517 	ldw	r2,20(r16)
 400c7a8:	10c01e26 	beq	r2,r3,400c824 <__swbuf_r+0x104>
 400c7ac:	8080030b 	ldhu	r2,12(r16)
 400c7b0:	1080004c 	andi	r2,r2,1
 400c7b4:	10000226 	beq	r2,zero,400c7c0 <__swbuf_r+0xa0>
 400c7b8:	00800284 	movi	r2,10
 400c7bc:	88801926 	beq	r17,r2,400c824 <__swbuf_r+0x104>
 400c7c0:	8805883a 	mov	r2,r17
 400c7c4:	dfc00417 	ldw	ra,16(sp)
 400c7c8:	dcc00317 	ldw	r19,12(sp)
 400c7cc:	dc800217 	ldw	r18,8(sp)
 400c7d0:	dc400117 	ldw	r17,4(sp)
 400c7d4:	dc000017 	ldw	r16,0(sp)
 400c7d8:	dec00504 	addi	sp,sp,20
 400c7dc:	f800283a 	ret
 400c7e0:	81401917 	ldw	r5,100(r16)
 400c7e4:	00b7ffc4 	movi	r2,-8193
 400c7e8:	21080014 	ori	r4,r4,8192
 400c7ec:	2884703a 	and	r2,r5,r2
 400c7f0:	80801915 	stw	r2,100(r16)
 400c7f4:	80800017 	ldw	r2,0(r16)
 400c7f8:	8100030d 	sth	r4,12(r16)
 400c7fc:	81000517 	ldw	r4,20(r16)
 400c800:	10c7c83a 	sub	r3,r2,r3
 400c804:	193fe016 	blt	r3,r4,400c788 <__alt_data_end+0xfc00c788>
 400c808:	800b883a 	mov	r5,r16
 400c80c:	9009883a 	mov	r4,r18
 400c810:	40083f80 	call	40083f8 <_fflush_r>
 400c814:	1000071e 	bne	r2,zero,400c834 <__swbuf_r+0x114>
 400c818:	80800017 	ldw	r2,0(r16)
 400c81c:	00c00044 	movi	r3,1
 400c820:	003fda06 	br	400c78c <__alt_data_end+0xfc00c78c>
 400c824:	800b883a 	mov	r5,r16
 400c828:	9009883a 	mov	r4,r18
 400c82c:	40083f80 	call	40083f8 <_fflush_r>
 400c830:	103fe326 	beq	r2,zero,400c7c0 <__alt_data_end+0xfc00c7c0>
 400c834:	00bfffc4 	movi	r2,-1
 400c838:	003fe206 	br	400c7c4 <__alt_data_end+0xfc00c7c4>
 400c83c:	800b883a 	mov	r5,r16
 400c840:	9009883a 	mov	r4,r18
 400c844:	40067ac0 	call	40067ac <__swsetup_r>
 400c848:	103ffa1e 	bne	r2,zero,400c834 <__alt_data_end+0xfc00c834>
 400c84c:	8100030b 	ldhu	r4,12(r16)
 400c850:	80c00417 	ldw	r3,16(r16)
 400c854:	003fc506 	br	400c76c <__alt_data_end+0xfc00c76c>
 400c858:	40087d40 	call	40087d4 <__sinit>
 400c85c:	003fbc06 	br	400c750 <__alt_data_end+0xfc00c750>

0400c860 <__swbuf>:
 400c860:	00810074 	movhi	r2,1025
 400c864:	1097ca04 	addi	r2,r2,24360
 400c868:	280d883a 	mov	r6,r5
 400c86c:	200b883a 	mov	r5,r4
 400c870:	11000017 	ldw	r4,0(r2)
 400c874:	400c7201 	jmpi	400c720 <__swbuf_r>

0400c878 <_calloc_r>:
 400c878:	298b383a 	mul	r5,r5,r6
 400c87c:	defffe04 	addi	sp,sp,-8
 400c880:	dfc00115 	stw	ra,4(sp)
 400c884:	dc000015 	stw	r16,0(sp)
 400c888:	40034e80 	call	40034e8 <_malloc_r>
 400c88c:	10002926 	beq	r2,zero,400c934 <_calloc_r+0xbc>
 400c890:	11bfff17 	ldw	r6,-4(r2)
 400c894:	1021883a 	mov	r16,r2
 400c898:	00bfff04 	movi	r2,-4
 400c89c:	308c703a 	and	r6,r6,r2
 400c8a0:	00c00904 	movi	r3,36
 400c8a4:	308d883a 	add	r6,r6,r2
 400c8a8:	19801636 	bltu	r3,r6,400c904 <_calloc_r+0x8c>
 400c8ac:	008004c4 	movi	r2,19
 400c8b0:	11800b2e 	bgeu	r2,r6,400c8e0 <_calloc_r+0x68>
 400c8b4:	80000015 	stw	zero,0(r16)
 400c8b8:	80000115 	stw	zero,4(r16)
 400c8bc:	008006c4 	movi	r2,27
 400c8c0:	11801a2e 	bgeu	r2,r6,400c92c <_calloc_r+0xb4>
 400c8c4:	80000215 	stw	zero,8(r16)
 400c8c8:	80000315 	stw	zero,12(r16)
 400c8cc:	30c0151e 	bne	r6,r3,400c924 <_calloc_r+0xac>
 400c8d0:	80000415 	stw	zero,16(r16)
 400c8d4:	80800604 	addi	r2,r16,24
 400c8d8:	80000515 	stw	zero,20(r16)
 400c8dc:	00000106 	br	400c8e4 <_calloc_r+0x6c>
 400c8e0:	8005883a 	mov	r2,r16
 400c8e4:	10000015 	stw	zero,0(r2)
 400c8e8:	10000115 	stw	zero,4(r2)
 400c8ec:	10000215 	stw	zero,8(r2)
 400c8f0:	8005883a 	mov	r2,r16
 400c8f4:	dfc00117 	ldw	ra,4(sp)
 400c8f8:	dc000017 	ldw	r16,0(sp)
 400c8fc:	dec00204 	addi	sp,sp,8
 400c900:	f800283a 	ret
 400c904:	000b883a 	mov	r5,zero
 400c908:	8009883a 	mov	r4,r16
 400c90c:	4003cf40 	call	4003cf4 <memset>
 400c910:	8005883a 	mov	r2,r16
 400c914:	dfc00117 	ldw	ra,4(sp)
 400c918:	dc000017 	ldw	r16,0(sp)
 400c91c:	dec00204 	addi	sp,sp,8
 400c920:	f800283a 	ret
 400c924:	80800404 	addi	r2,r16,16
 400c928:	003fee06 	br	400c8e4 <__alt_data_end+0xfc00c8e4>
 400c92c:	80800204 	addi	r2,r16,8
 400c930:	003fec06 	br	400c8e4 <__alt_data_end+0xfc00c8e4>
 400c934:	0005883a 	mov	r2,zero
 400c938:	003fee06 	br	400c8f4 <__alt_data_end+0xfc00c8f4>

0400c93c <_fclose_r>:
 400c93c:	28003926 	beq	r5,zero,400ca24 <_fclose_r+0xe8>
 400c940:	defffc04 	addi	sp,sp,-16
 400c944:	dc400115 	stw	r17,4(sp)
 400c948:	dc000015 	stw	r16,0(sp)
 400c94c:	dfc00315 	stw	ra,12(sp)
 400c950:	dc800215 	stw	r18,8(sp)
 400c954:	2023883a 	mov	r17,r4
 400c958:	2821883a 	mov	r16,r5
 400c95c:	20000226 	beq	r4,zero,400c968 <_fclose_r+0x2c>
 400c960:	20800e17 	ldw	r2,56(r4)
 400c964:	10002726 	beq	r2,zero,400ca04 <_fclose_r+0xc8>
 400c968:	8080030f 	ldh	r2,12(r16)
 400c96c:	1000071e 	bne	r2,zero,400c98c <_fclose_r+0x50>
 400c970:	0005883a 	mov	r2,zero
 400c974:	dfc00317 	ldw	ra,12(sp)
 400c978:	dc800217 	ldw	r18,8(sp)
 400c97c:	dc400117 	ldw	r17,4(sp)
 400c980:	dc000017 	ldw	r16,0(sp)
 400c984:	dec00404 	addi	sp,sp,16
 400c988:	f800283a 	ret
 400c98c:	800b883a 	mov	r5,r16
 400c990:	8809883a 	mov	r4,r17
 400c994:	40081dc0 	call	40081dc <__sflush_r>
 400c998:	1025883a 	mov	r18,r2
 400c99c:	80800b17 	ldw	r2,44(r16)
 400c9a0:	10000426 	beq	r2,zero,400c9b4 <_fclose_r+0x78>
 400c9a4:	81400717 	ldw	r5,28(r16)
 400c9a8:	8809883a 	mov	r4,r17
 400c9ac:	103ee83a 	callr	r2
 400c9b0:	10001616 	blt	r2,zero,400ca0c <_fclose_r+0xd0>
 400c9b4:	8080030b 	ldhu	r2,12(r16)
 400c9b8:	1080200c 	andi	r2,r2,128
 400c9bc:	1000151e 	bne	r2,zero,400ca14 <_fclose_r+0xd8>
 400c9c0:	81400c17 	ldw	r5,48(r16)
 400c9c4:	28000526 	beq	r5,zero,400c9dc <_fclose_r+0xa0>
 400c9c8:	80801004 	addi	r2,r16,64
 400c9cc:	28800226 	beq	r5,r2,400c9d8 <_fclose_r+0x9c>
 400c9d0:	8809883a 	mov	r4,r17
 400c9d4:	40089f40 	call	40089f4 <_free_r>
 400c9d8:	80000c15 	stw	zero,48(r16)
 400c9dc:	81401117 	ldw	r5,68(r16)
 400c9e0:	28000326 	beq	r5,zero,400c9f0 <_fclose_r+0xb4>
 400c9e4:	8809883a 	mov	r4,r17
 400c9e8:	40089f40 	call	40089f4 <_free_r>
 400c9ec:	80001115 	stw	zero,68(r16)
 400c9f0:	40087e40 	call	40087e4 <__sfp_lock_acquire>
 400c9f4:	8000030d 	sth	zero,12(r16)
 400c9f8:	40087e80 	call	40087e8 <__sfp_lock_release>
 400c9fc:	9005883a 	mov	r2,r18
 400ca00:	003fdc06 	br	400c974 <__alt_data_end+0xfc00c974>
 400ca04:	40087d40 	call	40087d4 <__sinit>
 400ca08:	003fd706 	br	400c968 <__alt_data_end+0xfc00c968>
 400ca0c:	04bfffc4 	movi	r18,-1
 400ca10:	003fe806 	br	400c9b4 <__alt_data_end+0xfc00c9b4>
 400ca14:	81400417 	ldw	r5,16(r16)
 400ca18:	8809883a 	mov	r4,r17
 400ca1c:	40089f40 	call	40089f4 <_free_r>
 400ca20:	003fe706 	br	400c9c0 <__alt_data_end+0xfc00c9c0>
 400ca24:	0005883a 	mov	r2,zero
 400ca28:	f800283a 	ret

0400ca2c <fclose>:
 400ca2c:	00810074 	movhi	r2,1025
 400ca30:	1097ca04 	addi	r2,r2,24360
 400ca34:	200b883a 	mov	r5,r4
 400ca38:	11000017 	ldw	r4,0(r2)
 400ca3c:	400c93c1 	jmpi	400c93c <_fclose_r>

0400ca40 <__fputwc>:
 400ca40:	defff804 	addi	sp,sp,-32
 400ca44:	dcc00415 	stw	r19,16(sp)
 400ca48:	dc800315 	stw	r18,12(sp)
 400ca4c:	dc000115 	stw	r16,4(sp)
 400ca50:	dfc00715 	stw	ra,28(sp)
 400ca54:	dd400615 	stw	r21,24(sp)
 400ca58:	dd000515 	stw	r20,20(sp)
 400ca5c:	dc400215 	stw	r17,8(sp)
 400ca60:	2027883a 	mov	r19,r4
 400ca64:	2825883a 	mov	r18,r5
 400ca68:	3021883a 	mov	r16,r6
 400ca6c:	40094240 	call	4009424 <__locale_mb_cur_max>
 400ca70:	00c00044 	movi	r3,1
 400ca74:	10c03e26 	beq	r2,r3,400cb70 <__fputwc+0x130>
 400ca78:	81c01704 	addi	r7,r16,92
 400ca7c:	900d883a 	mov	r6,r18
 400ca80:	d80b883a 	mov	r5,sp
 400ca84:	9809883a 	mov	r4,r19
 400ca88:	400cc480 	call	400cc48 <_wcrtomb_r>
 400ca8c:	1029883a 	mov	r20,r2
 400ca90:	00bfffc4 	movi	r2,-1
 400ca94:	a0802026 	beq	r20,r2,400cb18 <__fputwc+0xd8>
 400ca98:	d9400003 	ldbu	r5,0(sp)
 400ca9c:	a0001c26 	beq	r20,zero,400cb10 <__fputwc+0xd0>
 400caa0:	0023883a 	mov	r17,zero
 400caa4:	05400284 	movi	r21,10
 400caa8:	00000906 	br	400cad0 <__fputwc+0x90>
 400caac:	80800017 	ldw	r2,0(r16)
 400cab0:	11400005 	stb	r5,0(r2)
 400cab4:	80c00017 	ldw	r3,0(r16)
 400cab8:	18c00044 	addi	r3,r3,1
 400cabc:	80c00015 	stw	r3,0(r16)
 400cac0:	8c400044 	addi	r17,r17,1
 400cac4:	dc45883a 	add	r2,sp,r17
 400cac8:	8d00112e 	bgeu	r17,r20,400cb10 <__fputwc+0xd0>
 400cacc:	11400003 	ldbu	r5,0(r2)
 400cad0:	80c00217 	ldw	r3,8(r16)
 400cad4:	18ffffc4 	addi	r3,r3,-1
 400cad8:	80c00215 	stw	r3,8(r16)
 400cadc:	183ff30e 	bge	r3,zero,400caac <__alt_data_end+0xfc00caac>
 400cae0:	80800617 	ldw	r2,24(r16)
 400cae4:	18801916 	blt	r3,r2,400cb4c <__fputwc+0x10c>
 400cae8:	80800017 	ldw	r2,0(r16)
 400caec:	11400005 	stb	r5,0(r2)
 400caf0:	80800017 	ldw	r2,0(r16)
 400caf4:	10c00003 	ldbu	r3,0(r2)
 400caf8:	10800044 	addi	r2,r2,1
 400cafc:	1d402326 	beq	r3,r21,400cb8c <__fputwc+0x14c>
 400cb00:	80800015 	stw	r2,0(r16)
 400cb04:	8c400044 	addi	r17,r17,1
 400cb08:	dc45883a 	add	r2,sp,r17
 400cb0c:	8d3fef36 	bltu	r17,r20,400cacc <__alt_data_end+0xfc00cacc>
 400cb10:	9005883a 	mov	r2,r18
 400cb14:	00000406 	br	400cb28 <__fputwc+0xe8>
 400cb18:	80c0030b 	ldhu	r3,12(r16)
 400cb1c:	a005883a 	mov	r2,r20
 400cb20:	18c01014 	ori	r3,r3,64
 400cb24:	80c0030d 	sth	r3,12(r16)
 400cb28:	dfc00717 	ldw	ra,28(sp)
 400cb2c:	dd400617 	ldw	r21,24(sp)
 400cb30:	dd000517 	ldw	r20,20(sp)
 400cb34:	dcc00417 	ldw	r19,16(sp)
 400cb38:	dc800317 	ldw	r18,12(sp)
 400cb3c:	dc400217 	ldw	r17,8(sp)
 400cb40:	dc000117 	ldw	r16,4(sp)
 400cb44:	dec00804 	addi	sp,sp,32
 400cb48:	f800283a 	ret
 400cb4c:	800d883a 	mov	r6,r16
 400cb50:	29403fcc 	andi	r5,r5,255
 400cb54:	9809883a 	mov	r4,r19
 400cb58:	400c7200 	call	400c720 <__swbuf_r>
 400cb5c:	10bfffe0 	cmpeqi	r2,r2,-1
 400cb60:	10803fcc 	andi	r2,r2,255
 400cb64:	103fd626 	beq	r2,zero,400cac0 <__alt_data_end+0xfc00cac0>
 400cb68:	00bfffc4 	movi	r2,-1
 400cb6c:	003fee06 	br	400cb28 <__alt_data_end+0xfc00cb28>
 400cb70:	90ffffc4 	addi	r3,r18,-1
 400cb74:	01003f84 	movi	r4,254
 400cb78:	20ffbf36 	bltu	r4,r3,400ca78 <__alt_data_end+0xfc00ca78>
 400cb7c:	900b883a 	mov	r5,r18
 400cb80:	dc800005 	stb	r18,0(sp)
 400cb84:	1029883a 	mov	r20,r2
 400cb88:	003fc506 	br	400caa0 <__alt_data_end+0xfc00caa0>
 400cb8c:	800d883a 	mov	r6,r16
 400cb90:	a80b883a 	mov	r5,r21
 400cb94:	9809883a 	mov	r4,r19
 400cb98:	400c7200 	call	400c720 <__swbuf_r>
 400cb9c:	10bfffe0 	cmpeqi	r2,r2,-1
 400cba0:	003fef06 	br	400cb60 <__alt_data_end+0xfc00cb60>

0400cba4 <_fputwc_r>:
 400cba4:	3080030b 	ldhu	r2,12(r6)
 400cba8:	10c8000c 	andi	r3,r2,8192
 400cbac:	1800051e 	bne	r3,zero,400cbc4 <_fputwc_r+0x20>
 400cbb0:	30c01917 	ldw	r3,100(r6)
 400cbb4:	10880014 	ori	r2,r2,8192
 400cbb8:	3080030d 	sth	r2,12(r6)
 400cbbc:	18880014 	ori	r2,r3,8192
 400cbc0:	30801915 	stw	r2,100(r6)
 400cbc4:	400ca401 	jmpi	400ca40 <__fputwc>

0400cbc8 <fputwc>:
 400cbc8:	00810074 	movhi	r2,1025
 400cbcc:	defffc04 	addi	sp,sp,-16
 400cbd0:	1097ca04 	addi	r2,r2,24360
 400cbd4:	dc000115 	stw	r16,4(sp)
 400cbd8:	14000017 	ldw	r16,0(r2)
 400cbdc:	dc400215 	stw	r17,8(sp)
 400cbe0:	dfc00315 	stw	ra,12(sp)
 400cbe4:	2023883a 	mov	r17,r4
 400cbe8:	80000226 	beq	r16,zero,400cbf4 <fputwc+0x2c>
 400cbec:	80800e17 	ldw	r2,56(r16)
 400cbf0:	10001026 	beq	r2,zero,400cc34 <fputwc+0x6c>
 400cbf4:	2880030b 	ldhu	r2,12(r5)
 400cbf8:	10c8000c 	andi	r3,r2,8192
 400cbfc:	1800051e 	bne	r3,zero,400cc14 <fputwc+0x4c>
 400cc00:	28c01917 	ldw	r3,100(r5)
 400cc04:	10880014 	ori	r2,r2,8192
 400cc08:	2880030d 	sth	r2,12(r5)
 400cc0c:	18880014 	ori	r2,r3,8192
 400cc10:	28801915 	stw	r2,100(r5)
 400cc14:	280d883a 	mov	r6,r5
 400cc18:	8009883a 	mov	r4,r16
 400cc1c:	880b883a 	mov	r5,r17
 400cc20:	dfc00317 	ldw	ra,12(sp)
 400cc24:	dc400217 	ldw	r17,8(sp)
 400cc28:	dc000117 	ldw	r16,4(sp)
 400cc2c:	dec00404 	addi	sp,sp,16
 400cc30:	400ca401 	jmpi	400ca40 <__fputwc>
 400cc34:	8009883a 	mov	r4,r16
 400cc38:	d9400015 	stw	r5,0(sp)
 400cc3c:	40087d40 	call	40087d4 <__sinit>
 400cc40:	d9400017 	ldw	r5,0(sp)
 400cc44:	003feb06 	br	400cbf4 <__alt_data_end+0xfc00cbf4>

0400cc48 <_wcrtomb_r>:
 400cc48:	defff604 	addi	sp,sp,-40
 400cc4c:	00810074 	movhi	r2,1025
 400cc50:	dc800815 	stw	r18,32(sp)
 400cc54:	dc400715 	stw	r17,28(sp)
 400cc58:	dc000615 	stw	r16,24(sp)
 400cc5c:	1097ce04 	addi	r2,r2,24376
 400cc60:	dfc00915 	stw	ra,36(sp)
 400cc64:	2021883a 	mov	r16,r4
 400cc68:	3823883a 	mov	r17,r7
 400cc6c:	14800017 	ldw	r18,0(r2)
 400cc70:	28001426 	beq	r5,zero,400ccc4 <_wcrtomb_r+0x7c>
 400cc74:	d9400415 	stw	r5,16(sp)
 400cc78:	d9800515 	stw	r6,20(sp)
 400cc7c:	40094180 	call	4009418 <__locale_charset>
 400cc80:	d9800517 	ldw	r6,20(sp)
 400cc84:	d9400417 	ldw	r5,16(sp)
 400cc88:	100f883a 	mov	r7,r2
 400cc8c:	dc400015 	stw	r17,0(sp)
 400cc90:	8009883a 	mov	r4,r16
 400cc94:	903ee83a 	callr	r18
 400cc98:	00ffffc4 	movi	r3,-1
 400cc9c:	10c0031e 	bne	r2,r3,400ccac <_wcrtomb_r+0x64>
 400cca0:	88000015 	stw	zero,0(r17)
 400cca4:	00c02284 	movi	r3,138
 400cca8:	80c00015 	stw	r3,0(r16)
 400ccac:	dfc00917 	ldw	ra,36(sp)
 400ccb0:	dc800817 	ldw	r18,32(sp)
 400ccb4:	dc400717 	ldw	r17,28(sp)
 400ccb8:	dc000617 	ldw	r16,24(sp)
 400ccbc:	dec00a04 	addi	sp,sp,40
 400ccc0:	f800283a 	ret
 400ccc4:	40094180 	call	4009418 <__locale_charset>
 400ccc8:	100f883a 	mov	r7,r2
 400cccc:	dc400015 	stw	r17,0(sp)
 400ccd0:	000d883a 	mov	r6,zero
 400ccd4:	d9400104 	addi	r5,sp,4
 400ccd8:	8009883a 	mov	r4,r16
 400ccdc:	903ee83a 	callr	r18
 400cce0:	003fed06 	br	400cc98 <__alt_data_end+0xfc00cc98>

0400cce4 <wcrtomb>:
 400cce4:	defff604 	addi	sp,sp,-40
 400cce8:	00810074 	movhi	r2,1025
 400ccec:	dc800615 	stw	r18,24(sp)
 400ccf0:	dc400515 	stw	r17,20(sp)
 400ccf4:	1097ca04 	addi	r2,r2,24360
 400ccf8:	dfc00915 	stw	ra,36(sp)
 400ccfc:	dd000815 	stw	r20,32(sp)
 400cd00:	dcc00715 	stw	r19,28(sp)
 400cd04:	dc000415 	stw	r16,16(sp)
 400cd08:	3025883a 	mov	r18,r6
 400cd0c:	14400017 	ldw	r17,0(r2)
 400cd10:	20001926 	beq	r4,zero,400cd78 <wcrtomb+0x94>
 400cd14:	00810074 	movhi	r2,1025
 400cd18:	1097ce04 	addi	r2,r2,24376
 400cd1c:	15000017 	ldw	r20,0(r2)
 400cd20:	2021883a 	mov	r16,r4
 400cd24:	2827883a 	mov	r19,r5
 400cd28:	40094180 	call	4009418 <__locale_charset>
 400cd2c:	100f883a 	mov	r7,r2
 400cd30:	dc800015 	stw	r18,0(sp)
 400cd34:	980d883a 	mov	r6,r19
 400cd38:	800b883a 	mov	r5,r16
 400cd3c:	8809883a 	mov	r4,r17
 400cd40:	a03ee83a 	callr	r20
 400cd44:	00ffffc4 	movi	r3,-1
 400cd48:	10c0031e 	bne	r2,r3,400cd58 <wcrtomb+0x74>
 400cd4c:	90000015 	stw	zero,0(r18)
 400cd50:	00c02284 	movi	r3,138
 400cd54:	88c00015 	stw	r3,0(r17)
 400cd58:	dfc00917 	ldw	ra,36(sp)
 400cd5c:	dd000817 	ldw	r20,32(sp)
 400cd60:	dcc00717 	ldw	r19,28(sp)
 400cd64:	dc800617 	ldw	r18,24(sp)
 400cd68:	dc400517 	ldw	r17,20(sp)
 400cd6c:	dc000417 	ldw	r16,16(sp)
 400cd70:	dec00a04 	addi	sp,sp,40
 400cd74:	f800283a 	ret
 400cd78:	00810074 	movhi	r2,1025
 400cd7c:	1097ce04 	addi	r2,r2,24376
 400cd80:	14000017 	ldw	r16,0(r2)
 400cd84:	40094180 	call	4009418 <__locale_charset>
 400cd88:	100f883a 	mov	r7,r2
 400cd8c:	dc800015 	stw	r18,0(sp)
 400cd90:	000d883a 	mov	r6,zero
 400cd94:	d9400104 	addi	r5,sp,4
 400cd98:	8809883a 	mov	r4,r17
 400cd9c:	803ee83a 	callr	r16
 400cda0:	003fe806 	br	400cd44 <__alt_data_end+0xfc00cd44>

0400cda4 <__ascii_wctomb>:
 400cda4:	28000526 	beq	r5,zero,400cdbc <__ascii_wctomb+0x18>
 400cda8:	00803fc4 	movi	r2,255
 400cdac:	11800536 	bltu	r2,r6,400cdc4 <__ascii_wctomb+0x20>
 400cdb0:	29800005 	stb	r6,0(r5)
 400cdb4:	00800044 	movi	r2,1
 400cdb8:	f800283a 	ret
 400cdbc:	0005883a 	mov	r2,zero
 400cdc0:	f800283a 	ret
 400cdc4:	00802284 	movi	r2,138
 400cdc8:	20800015 	stw	r2,0(r4)
 400cdcc:	00bfffc4 	movi	r2,-1
 400cdd0:	f800283a 	ret

0400cdd4 <_wctomb_r>:
 400cdd4:	00810074 	movhi	r2,1025
 400cdd8:	defff904 	addi	sp,sp,-28
 400cddc:	1097ce04 	addi	r2,r2,24376
 400cde0:	dfc00615 	stw	ra,24(sp)
 400cde4:	dc400515 	stw	r17,20(sp)
 400cde8:	dc000415 	stw	r16,16(sp)
 400cdec:	3823883a 	mov	r17,r7
 400cdf0:	14000017 	ldw	r16,0(r2)
 400cdf4:	d9000115 	stw	r4,4(sp)
 400cdf8:	d9400215 	stw	r5,8(sp)
 400cdfc:	d9800315 	stw	r6,12(sp)
 400ce00:	40094180 	call	4009418 <__locale_charset>
 400ce04:	d9800317 	ldw	r6,12(sp)
 400ce08:	d9400217 	ldw	r5,8(sp)
 400ce0c:	d9000117 	ldw	r4,4(sp)
 400ce10:	100f883a 	mov	r7,r2
 400ce14:	dc400015 	stw	r17,0(sp)
 400ce18:	803ee83a 	callr	r16
 400ce1c:	dfc00617 	ldw	ra,24(sp)
 400ce20:	dc400517 	ldw	r17,20(sp)
 400ce24:	dc000417 	ldw	r16,16(sp)
 400ce28:	dec00704 	addi	sp,sp,28
 400ce2c:	f800283a 	ret

0400ce30 <__udivdi3>:
 400ce30:	defff504 	addi	sp,sp,-44
 400ce34:	dcc00415 	stw	r19,16(sp)
 400ce38:	dc000115 	stw	r16,4(sp)
 400ce3c:	dfc00a15 	stw	ra,40(sp)
 400ce40:	df000915 	stw	fp,36(sp)
 400ce44:	ddc00815 	stw	r23,32(sp)
 400ce48:	dd800715 	stw	r22,28(sp)
 400ce4c:	dd400615 	stw	r21,24(sp)
 400ce50:	dd000515 	stw	r20,20(sp)
 400ce54:	dc800315 	stw	r18,12(sp)
 400ce58:	dc400215 	stw	r17,8(sp)
 400ce5c:	2027883a 	mov	r19,r4
 400ce60:	2821883a 	mov	r16,r5
 400ce64:	3800411e 	bne	r7,zero,400cf6c <__udivdi3+0x13c>
 400ce68:	3023883a 	mov	r17,r6
 400ce6c:	2025883a 	mov	r18,r4
 400ce70:	2980522e 	bgeu	r5,r6,400cfbc <__udivdi3+0x18c>
 400ce74:	00bfffd4 	movui	r2,65535
 400ce78:	282d883a 	mov	r22,r5
 400ce7c:	1180a836 	bltu	r2,r6,400d120 <__udivdi3+0x2f0>
 400ce80:	00803fc4 	movi	r2,255
 400ce84:	1185803a 	cmpltu	r2,r2,r6
 400ce88:	100490fa 	slli	r2,r2,3
 400ce8c:	3086d83a 	srl	r3,r6,r2
 400ce90:	01010074 	movhi	r4,1025
 400ce94:	210eb204 	addi	r4,r4,15048
 400ce98:	20c7883a 	add	r3,r4,r3
 400ce9c:	18c00003 	ldbu	r3,0(r3)
 400cea0:	1885883a 	add	r2,r3,r2
 400cea4:	00c00804 	movi	r3,32
 400cea8:	1887c83a 	sub	r3,r3,r2
 400ceac:	18000526 	beq	r3,zero,400cec4 <__udivdi3+0x94>
 400ceb0:	80e0983a 	sll	r16,r16,r3
 400ceb4:	9884d83a 	srl	r2,r19,r2
 400ceb8:	30e2983a 	sll	r17,r6,r3
 400cebc:	98e4983a 	sll	r18,r19,r3
 400cec0:	142cb03a 	or	r22,r2,r16
 400cec4:	882ad43a 	srli	r21,r17,16
 400cec8:	b009883a 	mov	r4,r22
 400cecc:	8d3fffcc 	andi	r20,r17,65535
 400ced0:	a80b883a 	mov	r5,r21
 400ced4:	4002acc0 	call	4002acc <__umodsi3>
 400ced8:	b009883a 	mov	r4,r22
 400cedc:	a80b883a 	mov	r5,r21
 400cee0:	1027883a 	mov	r19,r2
 400cee4:	4002a680 	call	4002a68 <__udivsi3>
 400cee8:	102d883a 	mov	r22,r2
 400ceec:	9826943a 	slli	r19,r19,16
 400cef0:	9004d43a 	srli	r2,r18,16
 400cef4:	a5a1383a 	mul	r16,r20,r22
 400cef8:	14c4b03a 	or	r2,r2,r19
 400cefc:	1400052e 	bgeu	r2,r16,400cf14 <__udivdi3+0xe4>
 400cf00:	1445883a 	add	r2,r2,r17
 400cf04:	b0ffffc4 	addi	r3,r22,-1
 400cf08:	14400136 	bltu	r2,r17,400cf10 <__udivdi3+0xe0>
 400cf0c:	14012336 	bltu	r2,r16,400d39c <__udivdi3+0x56c>
 400cf10:	182d883a 	mov	r22,r3
 400cf14:	1421c83a 	sub	r16,r2,r16
 400cf18:	a80b883a 	mov	r5,r21
 400cf1c:	8009883a 	mov	r4,r16
 400cf20:	4002acc0 	call	4002acc <__umodsi3>
 400cf24:	1027883a 	mov	r19,r2
 400cf28:	a80b883a 	mov	r5,r21
 400cf2c:	8009883a 	mov	r4,r16
 400cf30:	4002a680 	call	4002a68 <__udivsi3>
 400cf34:	9826943a 	slli	r19,r19,16
 400cf38:	a0a9383a 	mul	r20,r20,r2
 400cf3c:	94bfffcc 	andi	r18,r18,65535
 400cf40:	94e4b03a 	or	r18,r18,r19
 400cf44:	9500052e 	bgeu	r18,r20,400cf5c <__udivdi3+0x12c>
 400cf48:	8ca5883a 	add	r18,r17,r18
 400cf4c:	10ffffc4 	addi	r3,r2,-1
 400cf50:	9440f136 	bltu	r18,r17,400d318 <__udivdi3+0x4e8>
 400cf54:	9500f02e 	bgeu	r18,r20,400d318 <__udivdi3+0x4e8>
 400cf58:	10bfff84 	addi	r2,r2,-2
 400cf5c:	b00c943a 	slli	r6,r22,16
 400cf60:	0007883a 	mov	r3,zero
 400cf64:	3084b03a 	or	r2,r6,r2
 400cf68:	00005906 	br	400d0d0 <__udivdi3+0x2a0>
 400cf6c:	29c05636 	bltu	r5,r7,400d0c8 <__udivdi3+0x298>
 400cf70:	00bfffd4 	movui	r2,65535
 400cf74:	11c0622e 	bgeu	r2,r7,400d100 <__udivdi3+0x2d0>
 400cf78:	00804034 	movhi	r2,256
 400cf7c:	10bfffc4 	addi	r2,r2,-1
 400cf80:	11c0ee36 	bltu	r2,r7,400d33c <__udivdi3+0x50c>
 400cf84:	00800404 	movi	r2,16
 400cf88:	3886d83a 	srl	r3,r7,r2
 400cf8c:	01010074 	movhi	r4,1025
 400cf90:	210eb204 	addi	r4,r4,15048
 400cf94:	20c7883a 	add	r3,r4,r3
 400cf98:	18c00003 	ldbu	r3,0(r3)
 400cf9c:	05400804 	movi	r21,32
 400cfa0:	1885883a 	add	r2,r3,r2
 400cfa4:	a8abc83a 	sub	r21,r21,r2
 400cfa8:	a800621e 	bne	r21,zero,400d134 <__udivdi3+0x304>
 400cfac:	3c00e936 	bltu	r7,r16,400d354 <__udivdi3+0x524>
 400cfb0:	9985403a 	cmpgeu	r2,r19,r6
 400cfb4:	0007883a 	mov	r3,zero
 400cfb8:	00004506 	br	400d0d0 <__udivdi3+0x2a0>
 400cfbc:	3000041e 	bne	r6,zero,400cfd0 <__udivdi3+0x1a0>
 400cfc0:	000b883a 	mov	r5,zero
 400cfc4:	01000044 	movi	r4,1
 400cfc8:	4002a680 	call	4002a68 <__udivsi3>
 400cfcc:	1023883a 	mov	r17,r2
 400cfd0:	00bfffd4 	movui	r2,65535
 400cfd4:	14404e2e 	bgeu	r2,r17,400d110 <__udivdi3+0x2e0>
 400cfd8:	00804034 	movhi	r2,256
 400cfdc:	10bfffc4 	addi	r2,r2,-1
 400cfe0:	1440d836 	bltu	r2,r17,400d344 <__udivdi3+0x514>
 400cfe4:	00800404 	movi	r2,16
 400cfe8:	8886d83a 	srl	r3,r17,r2
 400cfec:	01010074 	movhi	r4,1025
 400cff0:	210eb204 	addi	r4,r4,15048
 400cff4:	20c7883a 	add	r3,r4,r3
 400cff8:	18c00003 	ldbu	r3,0(r3)
 400cffc:	1885883a 	add	r2,r3,r2
 400d000:	00c00804 	movi	r3,32
 400d004:	1887c83a 	sub	r3,r3,r2
 400d008:	18008f1e 	bne	r3,zero,400d248 <__udivdi3+0x418>
 400d00c:	882ad43a 	srli	r21,r17,16
 400d010:	8461c83a 	sub	r16,r16,r17
 400d014:	8d3fffcc 	andi	r20,r17,65535
 400d018:	00c00044 	movi	r3,1
 400d01c:	8009883a 	mov	r4,r16
 400d020:	a80b883a 	mov	r5,r21
 400d024:	d8c00015 	stw	r3,0(sp)
 400d028:	4002acc0 	call	4002acc <__umodsi3>
 400d02c:	8009883a 	mov	r4,r16
 400d030:	a80b883a 	mov	r5,r21
 400d034:	1027883a 	mov	r19,r2
 400d038:	4002a680 	call	4002a68 <__udivsi3>
 400d03c:	9826943a 	slli	r19,r19,16
 400d040:	9008d43a 	srli	r4,r18,16
 400d044:	1521383a 	mul	r16,r2,r20
 400d048:	102d883a 	mov	r22,r2
 400d04c:	24c8b03a 	or	r4,r4,r19
 400d050:	d8c00017 	ldw	r3,0(sp)
 400d054:	2400052e 	bgeu	r4,r16,400d06c <__udivdi3+0x23c>
 400d058:	2449883a 	add	r4,r4,r17
 400d05c:	b0bfffc4 	addi	r2,r22,-1
 400d060:	24400136 	bltu	r4,r17,400d068 <__udivdi3+0x238>
 400d064:	2400ca36 	bltu	r4,r16,400d390 <__udivdi3+0x560>
 400d068:	102d883a 	mov	r22,r2
 400d06c:	2421c83a 	sub	r16,r4,r16
 400d070:	a80b883a 	mov	r5,r21
 400d074:	8009883a 	mov	r4,r16
 400d078:	d8c00015 	stw	r3,0(sp)
 400d07c:	4002acc0 	call	4002acc <__umodsi3>
 400d080:	1027883a 	mov	r19,r2
 400d084:	a80b883a 	mov	r5,r21
 400d088:	8009883a 	mov	r4,r16
 400d08c:	4002a680 	call	4002a68 <__udivsi3>
 400d090:	9826943a 	slli	r19,r19,16
 400d094:	1529383a 	mul	r20,r2,r20
 400d098:	94bfffcc 	andi	r18,r18,65535
 400d09c:	94e4b03a 	or	r18,r18,r19
 400d0a0:	d8c00017 	ldw	r3,0(sp)
 400d0a4:	9500052e 	bgeu	r18,r20,400d0bc <__udivdi3+0x28c>
 400d0a8:	8ca5883a 	add	r18,r17,r18
 400d0ac:	113fffc4 	addi	r4,r2,-1
 400d0b0:	94409736 	bltu	r18,r17,400d310 <__udivdi3+0x4e0>
 400d0b4:	9500962e 	bgeu	r18,r20,400d310 <__udivdi3+0x4e0>
 400d0b8:	10bfff84 	addi	r2,r2,-2
 400d0bc:	b00c943a 	slli	r6,r22,16
 400d0c0:	3084b03a 	or	r2,r6,r2
 400d0c4:	00000206 	br	400d0d0 <__udivdi3+0x2a0>
 400d0c8:	0007883a 	mov	r3,zero
 400d0cc:	0005883a 	mov	r2,zero
 400d0d0:	dfc00a17 	ldw	ra,40(sp)
 400d0d4:	df000917 	ldw	fp,36(sp)
 400d0d8:	ddc00817 	ldw	r23,32(sp)
 400d0dc:	dd800717 	ldw	r22,28(sp)
 400d0e0:	dd400617 	ldw	r21,24(sp)
 400d0e4:	dd000517 	ldw	r20,20(sp)
 400d0e8:	dcc00417 	ldw	r19,16(sp)
 400d0ec:	dc800317 	ldw	r18,12(sp)
 400d0f0:	dc400217 	ldw	r17,8(sp)
 400d0f4:	dc000117 	ldw	r16,4(sp)
 400d0f8:	dec00b04 	addi	sp,sp,44
 400d0fc:	f800283a 	ret
 400d100:	00803fc4 	movi	r2,255
 400d104:	11c5803a 	cmpltu	r2,r2,r7
 400d108:	100490fa 	slli	r2,r2,3
 400d10c:	003f9e06 	br	400cf88 <__alt_data_end+0xfc00cf88>
 400d110:	00803fc4 	movi	r2,255
 400d114:	1445803a 	cmpltu	r2,r2,r17
 400d118:	100490fa 	slli	r2,r2,3
 400d11c:	003fb206 	br	400cfe8 <__alt_data_end+0xfc00cfe8>
 400d120:	00804034 	movhi	r2,256
 400d124:	10bfffc4 	addi	r2,r2,-1
 400d128:	11808836 	bltu	r2,r6,400d34c <__udivdi3+0x51c>
 400d12c:	00800404 	movi	r2,16
 400d130:	003f5606 	br	400ce8c <__alt_data_end+0xfc00ce8c>
 400d134:	30aed83a 	srl	r23,r6,r2
 400d138:	3d4e983a 	sll	r7,r7,r21
 400d13c:	80acd83a 	srl	r22,r16,r2
 400d140:	9884d83a 	srl	r2,r19,r2
 400d144:	3deeb03a 	or	r23,r7,r23
 400d148:	b824d43a 	srli	r18,r23,16
 400d14c:	8560983a 	sll	r16,r16,r21
 400d150:	b009883a 	mov	r4,r22
 400d154:	900b883a 	mov	r5,r18
 400d158:	3568983a 	sll	r20,r6,r21
 400d15c:	1420b03a 	or	r16,r2,r16
 400d160:	4002acc0 	call	4002acc <__umodsi3>
 400d164:	b009883a 	mov	r4,r22
 400d168:	900b883a 	mov	r5,r18
 400d16c:	1023883a 	mov	r17,r2
 400d170:	4002a680 	call	4002a68 <__udivsi3>
 400d174:	8808943a 	slli	r4,r17,16
 400d178:	bf3fffcc 	andi	fp,r23,65535
 400d17c:	8006d43a 	srli	r3,r16,16
 400d180:	e0a3383a 	mul	r17,fp,r2
 400d184:	100d883a 	mov	r6,r2
 400d188:	1906b03a 	or	r3,r3,r4
 400d18c:	1c40042e 	bgeu	r3,r17,400d1a0 <__udivdi3+0x370>
 400d190:	1dc7883a 	add	r3,r3,r23
 400d194:	10bfffc4 	addi	r2,r2,-1
 400d198:	1dc0752e 	bgeu	r3,r23,400d370 <__udivdi3+0x540>
 400d19c:	100d883a 	mov	r6,r2
 400d1a0:	1c63c83a 	sub	r17,r3,r17
 400d1a4:	900b883a 	mov	r5,r18
 400d1a8:	8809883a 	mov	r4,r17
 400d1ac:	d9800015 	stw	r6,0(sp)
 400d1b0:	4002acc0 	call	4002acc <__umodsi3>
 400d1b4:	102d883a 	mov	r22,r2
 400d1b8:	8809883a 	mov	r4,r17
 400d1bc:	900b883a 	mov	r5,r18
 400d1c0:	4002a680 	call	4002a68 <__udivsi3>
 400d1c4:	b02c943a 	slli	r22,r22,16
 400d1c8:	e089383a 	mul	r4,fp,r2
 400d1cc:	843fffcc 	andi	r16,r16,65535
 400d1d0:	85a0b03a 	or	r16,r16,r22
 400d1d4:	d9800017 	ldw	r6,0(sp)
 400d1d8:	8100042e 	bgeu	r16,r4,400d1ec <__udivdi3+0x3bc>
 400d1dc:	85e1883a 	add	r16,r16,r23
 400d1e0:	10ffffc4 	addi	r3,r2,-1
 400d1e4:	85c05e2e 	bgeu	r16,r23,400d360 <__udivdi3+0x530>
 400d1e8:	1805883a 	mov	r2,r3
 400d1ec:	300c943a 	slli	r6,r6,16
 400d1f0:	a17fffcc 	andi	r5,r20,65535
 400d1f4:	a028d43a 	srli	r20,r20,16
 400d1f8:	3084b03a 	or	r2,r6,r2
 400d1fc:	10ffffcc 	andi	r3,r2,65535
 400d200:	100cd43a 	srli	r6,r2,16
 400d204:	194f383a 	mul	r7,r3,r5
 400d208:	1d07383a 	mul	r3,r3,r20
 400d20c:	314b383a 	mul	r5,r6,r5
 400d210:	3810d43a 	srli	r8,r7,16
 400d214:	8121c83a 	sub	r16,r16,r4
 400d218:	1947883a 	add	r3,r3,r5
 400d21c:	40c7883a 	add	r3,r8,r3
 400d220:	350d383a 	mul	r6,r6,r20
 400d224:	1940022e 	bgeu	r3,r5,400d230 <__udivdi3+0x400>
 400d228:	01000074 	movhi	r4,1
 400d22c:	310d883a 	add	r6,r6,r4
 400d230:	1828d43a 	srli	r20,r3,16
 400d234:	a18d883a 	add	r6,r20,r6
 400d238:	81803e36 	bltu	r16,r6,400d334 <__udivdi3+0x504>
 400d23c:	81803826 	beq	r16,r6,400d320 <__udivdi3+0x4f0>
 400d240:	0007883a 	mov	r3,zero
 400d244:	003fa206 	br	400d0d0 <__alt_data_end+0xfc00d0d0>
 400d248:	88e2983a 	sll	r17,r17,r3
 400d24c:	80a8d83a 	srl	r20,r16,r2
 400d250:	80e0983a 	sll	r16,r16,r3
 400d254:	882ad43a 	srli	r21,r17,16
 400d258:	9884d83a 	srl	r2,r19,r2
 400d25c:	a009883a 	mov	r4,r20
 400d260:	a80b883a 	mov	r5,r21
 400d264:	142eb03a 	or	r23,r2,r16
 400d268:	98e4983a 	sll	r18,r19,r3
 400d26c:	4002acc0 	call	4002acc <__umodsi3>
 400d270:	a009883a 	mov	r4,r20
 400d274:	a80b883a 	mov	r5,r21
 400d278:	1021883a 	mov	r16,r2
 400d27c:	4002a680 	call	4002a68 <__udivsi3>
 400d280:	1039883a 	mov	fp,r2
 400d284:	8d3fffcc 	andi	r20,r17,65535
 400d288:	8020943a 	slli	r16,r16,16
 400d28c:	b804d43a 	srli	r2,r23,16
 400d290:	a72d383a 	mul	r22,r20,fp
 400d294:	1404b03a 	or	r2,r2,r16
 400d298:	1580062e 	bgeu	r2,r22,400d2b4 <__udivdi3+0x484>
 400d29c:	1445883a 	add	r2,r2,r17
 400d2a0:	e0ffffc4 	addi	r3,fp,-1
 400d2a4:	14403836 	bltu	r2,r17,400d388 <__udivdi3+0x558>
 400d2a8:	1580372e 	bgeu	r2,r22,400d388 <__udivdi3+0x558>
 400d2ac:	e73fff84 	addi	fp,fp,-2
 400d2b0:	1445883a 	add	r2,r2,r17
 400d2b4:	15adc83a 	sub	r22,r2,r22
 400d2b8:	a80b883a 	mov	r5,r21
 400d2bc:	b009883a 	mov	r4,r22
 400d2c0:	4002acc0 	call	4002acc <__umodsi3>
 400d2c4:	1027883a 	mov	r19,r2
 400d2c8:	b009883a 	mov	r4,r22
 400d2cc:	a80b883a 	mov	r5,r21
 400d2d0:	4002a680 	call	4002a68 <__udivsi3>
 400d2d4:	9826943a 	slli	r19,r19,16
 400d2d8:	a0a1383a 	mul	r16,r20,r2
 400d2dc:	b93fffcc 	andi	r4,r23,65535
 400d2e0:	24c8b03a 	or	r4,r4,r19
 400d2e4:	2400062e 	bgeu	r4,r16,400d300 <__udivdi3+0x4d0>
 400d2e8:	2449883a 	add	r4,r4,r17
 400d2ec:	10ffffc4 	addi	r3,r2,-1
 400d2f0:	24402336 	bltu	r4,r17,400d380 <__udivdi3+0x550>
 400d2f4:	2400222e 	bgeu	r4,r16,400d380 <__udivdi3+0x550>
 400d2f8:	10bfff84 	addi	r2,r2,-2
 400d2fc:	2449883a 	add	r4,r4,r17
 400d300:	e038943a 	slli	fp,fp,16
 400d304:	2421c83a 	sub	r16,r4,r16
 400d308:	e086b03a 	or	r3,fp,r2
 400d30c:	003f4306 	br	400d01c <__alt_data_end+0xfc00d01c>
 400d310:	2005883a 	mov	r2,r4
 400d314:	003f6906 	br	400d0bc <__alt_data_end+0xfc00d0bc>
 400d318:	1805883a 	mov	r2,r3
 400d31c:	003f0f06 	br	400cf5c <__alt_data_end+0xfc00cf5c>
 400d320:	1806943a 	slli	r3,r3,16
 400d324:	9d66983a 	sll	r19,r19,r21
 400d328:	39ffffcc 	andi	r7,r7,65535
 400d32c:	19c7883a 	add	r3,r3,r7
 400d330:	98ffc32e 	bgeu	r19,r3,400d240 <__alt_data_end+0xfc00d240>
 400d334:	10bfffc4 	addi	r2,r2,-1
 400d338:	003fc106 	br	400d240 <__alt_data_end+0xfc00d240>
 400d33c:	00800604 	movi	r2,24
 400d340:	003f1106 	br	400cf88 <__alt_data_end+0xfc00cf88>
 400d344:	00800604 	movi	r2,24
 400d348:	003f2706 	br	400cfe8 <__alt_data_end+0xfc00cfe8>
 400d34c:	00800604 	movi	r2,24
 400d350:	003ece06 	br	400ce8c <__alt_data_end+0xfc00ce8c>
 400d354:	0007883a 	mov	r3,zero
 400d358:	00800044 	movi	r2,1
 400d35c:	003f5c06 	br	400d0d0 <__alt_data_end+0xfc00d0d0>
 400d360:	813fa12e 	bgeu	r16,r4,400d1e8 <__alt_data_end+0xfc00d1e8>
 400d364:	10bfff84 	addi	r2,r2,-2
 400d368:	85e1883a 	add	r16,r16,r23
 400d36c:	003f9f06 	br	400d1ec <__alt_data_end+0xfc00d1ec>
 400d370:	1c7f8a2e 	bgeu	r3,r17,400d19c <__alt_data_end+0xfc00d19c>
 400d374:	31bfff84 	addi	r6,r6,-2
 400d378:	1dc7883a 	add	r3,r3,r23
 400d37c:	003f8806 	br	400d1a0 <__alt_data_end+0xfc00d1a0>
 400d380:	1805883a 	mov	r2,r3
 400d384:	003fde06 	br	400d300 <__alt_data_end+0xfc00d300>
 400d388:	1839883a 	mov	fp,r3
 400d38c:	003fc906 	br	400d2b4 <__alt_data_end+0xfc00d2b4>
 400d390:	b5bfff84 	addi	r22,r22,-2
 400d394:	2449883a 	add	r4,r4,r17
 400d398:	003f3406 	br	400d06c <__alt_data_end+0xfc00d06c>
 400d39c:	b5bfff84 	addi	r22,r22,-2
 400d3a0:	1445883a 	add	r2,r2,r17
 400d3a4:	003edb06 	br	400cf14 <__alt_data_end+0xfc00cf14>

0400d3a8 <__umoddi3>:
 400d3a8:	defff404 	addi	sp,sp,-48
 400d3ac:	df000a15 	stw	fp,40(sp)
 400d3b0:	dc400315 	stw	r17,12(sp)
 400d3b4:	dc000215 	stw	r16,8(sp)
 400d3b8:	dfc00b15 	stw	ra,44(sp)
 400d3bc:	ddc00915 	stw	r23,36(sp)
 400d3c0:	dd800815 	stw	r22,32(sp)
 400d3c4:	dd400715 	stw	r21,28(sp)
 400d3c8:	dd000615 	stw	r20,24(sp)
 400d3cc:	dcc00515 	stw	r19,20(sp)
 400d3d0:	dc800415 	stw	r18,16(sp)
 400d3d4:	2021883a 	mov	r16,r4
 400d3d8:	2823883a 	mov	r17,r5
 400d3dc:	2839883a 	mov	fp,r5
 400d3e0:	38003c1e 	bne	r7,zero,400d4d4 <__umoddi3+0x12c>
 400d3e4:	3027883a 	mov	r19,r6
 400d3e8:	2029883a 	mov	r20,r4
 400d3ec:	2980512e 	bgeu	r5,r6,400d534 <__umoddi3+0x18c>
 400d3f0:	00bfffd4 	movui	r2,65535
 400d3f4:	11809a36 	bltu	r2,r6,400d660 <__umoddi3+0x2b8>
 400d3f8:	01003fc4 	movi	r4,255
 400d3fc:	2189803a 	cmpltu	r4,r4,r6
 400d400:	200890fa 	slli	r4,r4,3
 400d404:	3104d83a 	srl	r2,r6,r4
 400d408:	00c10074 	movhi	r3,1025
 400d40c:	18ceb204 	addi	r3,r3,15048
 400d410:	1885883a 	add	r2,r3,r2
 400d414:	10c00003 	ldbu	r3,0(r2)
 400d418:	00800804 	movi	r2,32
 400d41c:	1909883a 	add	r4,r3,r4
 400d420:	1125c83a 	sub	r18,r2,r4
 400d424:	90000526 	beq	r18,zero,400d43c <__umoddi3+0x94>
 400d428:	8ca2983a 	sll	r17,r17,r18
 400d42c:	8108d83a 	srl	r4,r16,r4
 400d430:	34a6983a 	sll	r19,r6,r18
 400d434:	84a8983a 	sll	r20,r16,r18
 400d438:	2478b03a 	or	fp,r4,r17
 400d43c:	982ed43a 	srli	r23,r19,16
 400d440:	e009883a 	mov	r4,fp
 400d444:	9dbfffcc 	andi	r22,r19,65535
 400d448:	b80b883a 	mov	r5,r23
 400d44c:	4002acc0 	call	4002acc <__umodsi3>
 400d450:	e009883a 	mov	r4,fp
 400d454:	b80b883a 	mov	r5,r23
 400d458:	102b883a 	mov	r21,r2
 400d45c:	4002a680 	call	4002a68 <__udivsi3>
 400d460:	a806943a 	slli	r3,r21,16
 400d464:	a008d43a 	srli	r4,r20,16
 400d468:	b085383a 	mul	r2,r22,r2
 400d46c:	20c8b03a 	or	r4,r4,r3
 400d470:	2080032e 	bgeu	r4,r2,400d480 <__umoddi3+0xd8>
 400d474:	24c9883a 	add	r4,r4,r19
 400d478:	24c00136 	bltu	r4,r19,400d480 <__umoddi3+0xd8>
 400d47c:	20811036 	bltu	r4,r2,400d8c0 <__umoddi3+0x518>
 400d480:	20abc83a 	sub	r21,r4,r2
 400d484:	b80b883a 	mov	r5,r23
 400d488:	a809883a 	mov	r4,r21
 400d48c:	4002acc0 	call	4002acc <__umodsi3>
 400d490:	1023883a 	mov	r17,r2
 400d494:	b80b883a 	mov	r5,r23
 400d498:	a809883a 	mov	r4,r21
 400d49c:	4002a680 	call	4002a68 <__udivsi3>
 400d4a0:	8822943a 	slli	r17,r17,16
 400d4a4:	b085383a 	mul	r2,r22,r2
 400d4a8:	a0ffffcc 	andi	r3,r20,65535
 400d4ac:	1c46b03a 	or	r3,r3,r17
 400d4b0:	1880042e 	bgeu	r3,r2,400d4c4 <__umoddi3+0x11c>
 400d4b4:	1cc7883a 	add	r3,r3,r19
 400d4b8:	1cc00236 	bltu	r3,r19,400d4c4 <__umoddi3+0x11c>
 400d4bc:	1880012e 	bgeu	r3,r2,400d4c4 <__umoddi3+0x11c>
 400d4c0:	1cc7883a 	add	r3,r3,r19
 400d4c4:	1885c83a 	sub	r2,r3,r2
 400d4c8:	1484d83a 	srl	r2,r2,r18
 400d4cc:	0007883a 	mov	r3,zero
 400d4d0:	00004f06 	br	400d610 <__umoddi3+0x268>
 400d4d4:	29c04c36 	bltu	r5,r7,400d608 <__umoddi3+0x260>
 400d4d8:	00bfffd4 	movui	r2,65535
 400d4dc:	11c0582e 	bgeu	r2,r7,400d640 <__umoddi3+0x298>
 400d4e0:	00804034 	movhi	r2,256
 400d4e4:	10bfffc4 	addi	r2,r2,-1
 400d4e8:	11c0e736 	bltu	r2,r7,400d888 <__umoddi3+0x4e0>
 400d4ec:	01000404 	movi	r4,16
 400d4f0:	3904d83a 	srl	r2,r7,r4
 400d4f4:	00c10074 	movhi	r3,1025
 400d4f8:	18ceb204 	addi	r3,r3,15048
 400d4fc:	1885883a 	add	r2,r3,r2
 400d500:	14c00003 	ldbu	r19,0(r2)
 400d504:	00c00804 	movi	r3,32
 400d508:	9927883a 	add	r19,r19,r4
 400d50c:	1ce9c83a 	sub	r20,r3,r19
 400d510:	a000581e 	bne	r20,zero,400d674 <__umoddi3+0x2cc>
 400d514:	3c400136 	bltu	r7,r17,400d51c <__umoddi3+0x174>
 400d518:	8180eb36 	bltu	r16,r6,400d8c8 <__umoddi3+0x520>
 400d51c:	8185c83a 	sub	r2,r16,r6
 400d520:	89e3c83a 	sub	r17,r17,r7
 400d524:	8089803a 	cmpltu	r4,r16,r2
 400d528:	8939c83a 	sub	fp,r17,r4
 400d52c:	e007883a 	mov	r3,fp
 400d530:	00003706 	br	400d610 <__umoddi3+0x268>
 400d534:	3000041e 	bne	r6,zero,400d548 <__umoddi3+0x1a0>
 400d538:	000b883a 	mov	r5,zero
 400d53c:	01000044 	movi	r4,1
 400d540:	4002a680 	call	4002a68 <__udivsi3>
 400d544:	1027883a 	mov	r19,r2
 400d548:	00bfffd4 	movui	r2,65535
 400d54c:	14c0402e 	bgeu	r2,r19,400d650 <__umoddi3+0x2a8>
 400d550:	00804034 	movhi	r2,256
 400d554:	10bfffc4 	addi	r2,r2,-1
 400d558:	14c0cd36 	bltu	r2,r19,400d890 <__umoddi3+0x4e8>
 400d55c:	00800404 	movi	r2,16
 400d560:	9886d83a 	srl	r3,r19,r2
 400d564:	01010074 	movhi	r4,1025
 400d568:	210eb204 	addi	r4,r4,15048
 400d56c:	20c7883a 	add	r3,r4,r3
 400d570:	18c00003 	ldbu	r3,0(r3)
 400d574:	1887883a 	add	r3,r3,r2
 400d578:	00800804 	movi	r2,32
 400d57c:	10e5c83a 	sub	r18,r2,r3
 400d580:	9000901e 	bne	r18,zero,400d7c4 <__umoddi3+0x41c>
 400d584:	982cd43a 	srli	r22,r19,16
 400d588:	8ce3c83a 	sub	r17,r17,r19
 400d58c:	9d7fffcc 	andi	r21,r19,65535
 400d590:	b00b883a 	mov	r5,r22
 400d594:	8809883a 	mov	r4,r17
 400d598:	4002acc0 	call	4002acc <__umodsi3>
 400d59c:	8809883a 	mov	r4,r17
 400d5a0:	b00b883a 	mov	r5,r22
 400d5a4:	1021883a 	mov	r16,r2
 400d5a8:	4002a680 	call	4002a68 <__udivsi3>
 400d5ac:	8006943a 	slli	r3,r16,16
 400d5b0:	a008d43a 	srli	r4,r20,16
 400d5b4:	1545383a 	mul	r2,r2,r21
 400d5b8:	20c8b03a 	or	r4,r4,r3
 400d5bc:	2080042e 	bgeu	r4,r2,400d5d0 <__umoddi3+0x228>
 400d5c0:	24c9883a 	add	r4,r4,r19
 400d5c4:	24c00236 	bltu	r4,r19,400d5d0 <__umoddi3+0x228>
 400d5c8:	2080012e 	bgeu	r4,r2,400d5d0 <__umoddi3+0x228>
 400d5cc:	24c9883a 	add	r4,r4,r19
 400d5d0:	20a1c83a 	sub	r16,r4,r2
 400d5d4:	b00b883a 	mov	r5,r22
 400d5d8:	8009883a 	mov	r4,r16
 400d5dc:	4002acc0 	call	4002acc <__umodsi3>
 400d5e0:	1023883a 	mov	r17,r2
 400d5e4:	b00b883a 	mov	r5,r22
 400d5e8:	8009883a 	mov	r4,r16
 400d5ec:	4002a680 	call	4002a68 <__udivsi3>
 400d5f0:	8822943a 	slli	r17,r17,16
 400d5f4:	1545383a 	mul	r2,r2,r21
 400d5f8:	a53fffcc 	andi	r20,r20,65535
 400d5fc:	a446b03a 	or	r3,r20,r17
 400d600:	18bfb02e 	bgeu	r3,r2,400d4c4 <__alt_data_end+0xfc00d4c4>
 400d604:	003fab06 	br	400d4b4 <__alt_data_end+0xfc00d4b4>
 400d608:	2005883a 	mov	r2,r4
 400d60c:	2807883a 	mov	r3,r5
 400d610:	dfc00b17 	ldw	ra,44(sp)
 400d614:	df000a17 	ldw	fp,40(sp)
 400d618:	ddc00917 	ldw	r23,36(sp)
 400d61c:	dd800817 	ldw	r22,32(sp)
 400d620:	dd400717 	ldw	r21,28(sp)
 400d624:	dd000617 	ldw	r20,24(sp)
 400d628:	dcc00517 	ldw	r19,20(sp)
 400d62c:	dc800417 	ldw	r18,16(sp)
 400d630:	dc400317 	ldw	r17,12(sp)
 400d634:	dc000217 	ldw	r16,8(sp)
 400d638:	dec00c04 	addi	sp,sp,48
 400d63c:	f800283a 	ret
 400d640:	04c03fc4 	movi	r19,255
 400d644:	99c9803a 	cmpltu	r4,r19,r7
 400d648:	200890fa 	slli	r4,r4,3
 400d64c:	003fa806 	br	400d4f0 <__alt_data_end+0xfc00d4f0>
 400d650:	00803fc4 	movi	r2,255
 400d654:	14c5803a 	cmpltu	r2,r2,r19
 400d658:	100490fa 	slli	r2,r2,3
 400d65c:	003fc006 	br	400d560 <__alt_data_end+0xfc00d560>
 400d660:	00804034 	movhi	r2,256
 400d664:	10bfffc4 	addi	r2,r2,-1
 400d668:	11808b36 	bltu	r2,r6,400d898 <__umoddi3+0x4f0>
 400d66c:	01000404 	movi	r4,16
 400d670:	003f6406 	br	400d404 <__alt_data_end+0xfc00d404>
 400d674:	34c4d83a 	srl	r2,r6,r19
 400d678:	3d0e983a 	sll	r7,r7,r20
 400d67c:	8cf8d83a 	srl	fp,r17,r19
 400d680:	8d10983a 	sll	r8,r17,r20
 400d684:	38aab03a 	or	r21,r7,r2
 400d688:	a82cd43a 	srli	r22,r21,16
 400d68c:	84e2d83a 	srl	r17,r16,r19
 400d690:	e009883a 	mov	r4,fp
 400d694:	b00b883a 	mov	r5,r22
 400d698:	8a22b03a 	or	r17,r17,r8
 400d69c:	3524983a 	sll	r18,r6,r20
 400d6a0:	4002acc0 	call	4002acc <__umodsi3>
 400d6a4:	e009883a 	mov	r4,fp
 400d6a8:	b00b883a 	mov	r5,r22
 400d6ac:	102f883a 	mov	r23,r2
 400d6b0:	4002a680 	call	4002a68 <__udivsi3>
 400d6b4:	100d883a 	mov	r6,r2
 400d6b8:	b808943a 	slli	r4,r23,16
 400d6bc:	aa3fffcc 	andi	r8,r21,65535
 400d6c0:	8804d43a 	srli	r2,r17,16
 400d6c4:	41af383a 	mul	r23,r8,r6
 400d6c8:	8520983a 	sll	r16,r16,r20
 400d6cc:	1104b03a 	or	r2,r2,r4
 400d6d0:	15c0042e 	bgeu	r2,r23,400d6e4 <__umoddi3+0x33c>
 400d6d4:	1545883a 	add	r2,r2,r21
 400d6d8:	30ffffc4 	addi	r3,r6,-1
 400d6dc:	1540742e 	bgeu	r2,r21,400d8b0 <__umoddi3+0x508>
 400d6e0:	180d883a 	mov	r6,r3
 400d6e4:	15efc83a 	sub	r23,r2,r23
 400d6e8:	b00b883a 	mov	r5,r22
 400d6ec:	b809883a 	mov	r4,r23
 400d6f0:	d9800115 	stw	r6,4(sp)
 400d6f4:	da000015 	stw	r8,0(sp)
 400d6f8:	4002acc0 	call	4002acc <__umodsi3>
 400d6fc:	b00b883a 	mov	r5,r22
 400d700:	b809883a 	mov	r4,r23
 400d704:	1039883a 	mov	fp,r2
 400d708:	4002a680 	call	4002a68 <__udivsi3>
 400d70c:	da000017 	ldw	r8,0(sp)
 400d710:	e038943a 	slli	fp,fp,16
 400d714:	100b883a 	mov	r5,r2
 400d718:	4089383a 	mul	r4,r8,r2
 400d71c:	8a3fffcc 	andi	r8,r17,65535
 400d720:	4710b03a 	or	r8,r8,fp
 400d724:	d9800117 	ldw	r6,4(sp)
 400d728:	4100042e 	bgeu	r8,r4,400d73c <__umoddi3+0x394>
 400d72c:	4551883a 	add	r8,r8,r21
 400d730:	10bfffc4 	addi	r2,r2,-1
 400d734:	45405a2e 	bgeu	r8,r21,400d8a0 <__umoddi3+0x4f8>
 400d738:	100b883a 	mov	r5,r2
 400d73c:	300c943a 	slli	r6,r6,16
 400d740:	91ffffcc 	andi	r7,r18,65535
 400d744:	9004d43a 	srli	r2,r18,16
 400d748:	314cb03a 	or	r6,r6,r5
 400d74c:	317fffcc 	andi	r5,r6,65535
 400d750:	300cd43a 	srli	r6,r6,16
 400d754:	29d3383a 	mul	r9,r5,r7
 400d758:	288b383a 	mul	r5,r5,r2
 400d75c:	31cf383a 	mul	r7,r6,r7
 400d760:	4806d43a 	srli	r3,r9,16
 400d764:	4111c83a 	sub	r8,r8,r4
 400d768:	29cb883a 	add	r5,r5,r7
 400d76c:	194b883a 	add	r5,r3,r5
 400d770:	3085383a 	mul	r2,r6,r2
 400d774:	29c0022e 	bgeu	r5,r7,400d780 <__umoddi3+0x3d8>
 400d778:	00c00074 	movhi	r3,1
 400d77c:	10c5883a 	add	r2,r2,r3
 400d780:	2808d43a 	srli	r4,r5,16
 400d784:	280a943a 	slli	r5,r5,16
 400d788:	4a7fffcc 	andi	r9,r9,65535
 400d78c:	2085883a 	add	r2,r4,r2
 400d790:	2a4b883a 	add	r5,r5,r9
 400d794:	40803636 	bltu	r8,r2,400d870 <__umoddi3+0x4c8>
 400d798:	40804d26 	beq	r8,r2,400d8d0 <__umoddi3+0x528>
 400d79c:	4089c83a 	sub	r4,r8,r2
 400d7a0:	280f883a 	mov	r7,r5
 400d7a4:	81cfc83a 	sub	r7,r16,r7
 400d7a8:	81c7803a 	cmpltu	r3,r16,r7
 400d7ac:	20c7c83a 	sub	r3,r4,r3
 400d7b0:	1cc4983a 	sll	r2,r3,r19
 400d7b4:	3d0ed83a 	srl	r7,r7,r20
 400d7b8:	1d06d83a 	srl	r3,r3,r20
 400d7bc:	11c4b03a 	or	r2,r2,r7
 400d7c0:	003f9306 	br	400d610 <__alt_data_end+0xfc00d610>
 400d7c4:	9ca6983a 	sll	r19,r19,r18
 400d7c8:	88e8d83a 	srl	r20,r17,r3
 400d7cc:	80c4d83a 	srl	r2,r16,r3
 400d7d0:	982cd43a 	srli	r22,r19,16
 400d7d4:	8ca2983a 	sll	r17,r17,r18
 400d7d8:	a009883a 	mov	r4,r20
 400d7dc:	b00b883a 	mov	r5,r22
 400d7e0:	1478b03a 	or	fp,r2,r17
 400d7e4:	4002acc0 	call	4002acc <__umodsi3>
 400d7e8:	a009883a 	mov	r4,r20
 400d7ec:	b00b883a 	mov	r5,r22
 400d7f0:	1023883a 	mov	r17,r2
 400d7f4:	4002a680 	call	4002a68 <__udivsi3>
 400d7f8:	9d7fffcc 	andi	r21,r19,65535
 400d7fc:	880a943a 	slli	r5,r17,16
 400d800:	e008d43a 	srli	r4,fp,16
 400d804:	a885383a 	mul	r2,r21,r2
 400d808:	84a8983a 	sll	r20,r16,r18
 400d80c:	2148b03a 	or	r4,r4,r5
 400d810:	2080042e 	bgeu	r4,r2,400d824 <__umoddi3+0x47c>
 400d814:	24c9883a 	add	r4,r4,r19
 400d818:	24c00236 	bltu	r4,r19,400d824 <__umoddi3+0x47c>
 400d81c:	2080012e 	bgeu	r4,r2,400d824 <__umoddi3+0x47c>
 400d820:	24c9883a 	add	r4,r4,r19
 400d824:	20a3c83a 	sub	r17,r4,r2
 400d828:	b00b883a 	mov	r5,r22
 400d82c:	8809883a 	mov	r4,r17
 400d830:	4002acc0 	call	4002acc <__umodsi3>
 400d834:	102f883a 	mov	r23,r2
 400d838:	8809883a 	mov	r4,r17
 400d83c:	b00b883a 	mov	r5,r22
 400d840:	4002a680 	call	4002a68 <__udivsi3>
 400d844:	b82e943a 	slli	r23,r23,16
 400d848:	a885383a 	mul	r2,r21,r2
 400d84c:	e13fffcc 	andi	r4,fp,65535
 400d850:	25c8b03a 	or	r4,r4,r23
 400d854:	2080042e 	bgeu	r4,r2,400d868 <__umoddi3+0x4c0>
 400d858:	24c9883a 	add	r4,r4,r19
 400d85c:	24c00236 	bltu	r4,r19,400d868 <__umoddi3+0x4c0>
 400d860:	2080012e 	bgeu	r4,r2,400d868 <__umoddi3+0x4c0>
 400d864:	24c9883a 	add	r4,r4,r19
 400d868:	20a3c83a 	sub	r17,r4,r2
 400d86c:	003f4806 	br	400d590 <__alt_data_end+0xfc00d590>
 400d870:	2c8fc83a 	sub	r7,r5,r18
 400d874:	1545c83a 	sub	r2,r2,r21
 400d878:	29cb803a 	cmpltu	r5,r5,r7
 400d87c:	1145c83a 	sub	r2,r2,r5
 400d880:	4089c83a 	sub	r4,r8,r2
 400d884:	003fc706 	br	400d7a4 <__alt_data_end+0xfc00d7a4>
 400d888:	01000604 	movi	r4,24
 400d88c:	003f1806 	br	400d4f0 <__alt_data_end+0xfc00d4f0>
 400d890:	00800604 	movi	r2,24
 400d894:	003f3206 	br	400d560 <__alt_data_end+0xfc00d560>
 400d898:	01000604 	movi	r4,24
 400d89c:	003ed906 	br	400d404 <__alt_data_end+0xfc00d404>
 400d8a0:	413fa52e 	bgeu	r8,r4,400d738 <__alt_data_end+0xfc00d738>
 400d8a4:	297fff84 	addi	r5,r5,-2
 400d8a8:	4551883a 	add	r8,r8,r21
 400d8ac:	003fa306 	br	400d73c <__alt_data_end+0xfc00d73c>
 400d8b0:	15ff8b2e 	bgeu	r2,r23,400d6e0 <__alt_data_end+0xfc00d6e0>
 400d8b4:	31bfff84 	addi	r6,r6,-2
 400d8b8:	1545883a 	add	r2,r2,r21
 400d8bc:	003f8906 	br	400d6e4 <__alt_data_end+0xfc00d6e4>
 400d8c0:	24c9883a 	add	r4,r4,r19
 400d8c4:	003eee06 	br	400d480 <__alt_data_end+0xfc00d480>
 400d8c8:	8005883a 	mov	r2,r16
 400d8cc:	003f1706 	br	400d52c <__alt_data_end+0xfc00d52c>
 400d8d0:	817fe736 	bltu	r16,r5,400d870 <__alt_data_end+0xfc00d870>
 400d8d4:	280f883a 	mov	r7,r5
 400d8d8:	0009883a 	mov	r4,zero
 400d8dc:	003fb106 	br	400d7a4 <__alt_data_end+0xfc00d7a4>

0400d8e0 <__adddf3>:
 400d8e0:	02c00434 	movhi	r11,16
 400d8e4:	5affffc4 	addi	r11,r11,-1
 400d8e8:	2806d7fa 	srli	r3,r5,31
 400d8ec:	2ad4703a 	and	r10,r5,r11
 400d8f0:	3ad2703a 	and	r9,r7,r11
 400d8f4:	3804d53a 	srli	r2,r7,20
 400d8f8:	3018d77a 	srli	r12,r6,29
 400d8fc:	280ad53a 	srli	r5,r5,20
 400d900:	501490fa 	slli	r10,r10,3
 400d904:	2010d77a 	srli	r8,r4,29
 400d908:	481290fa 	slli	r9,r9,3
 400d90c:	380ed7fa 	srli	r7,r7,31
 400d910:	defffb04 	addi	sp,sp,-20
 400d914:	dc800215 	stw	r18,8(sp)
 400d918:	dc400115 	stw	r17,4(sp)
 400d91c:	dc000015 	stw	r16,0(sp)
 400d920:	dfc00415 	stw	ra,16(sp)
 400d924:	dcc00315 	stw	r19,12(sp)
 400d928:	1c803fcc 	andi	r18,r3,255
 400d92c:	2c01ffcc 	andi	r16,r5,2047
 400d930:	5210b03a 	or	r8,r10,r8
 400d934:	202290fa 	slli	r17,r4,3
 400d938:	1081ffcc 	andi	r2,r2,2047
 400d93c:	4b12b03a 	or	r9,r9,r12
 400d940:	300c90fa 	slli	r6,r6,3
 400d944:	91c07526 	beq	r18,r7,400db1c <__adddf3+0x23c>
 400d948:	8087c83a 	sub	r3,r16,r2
 400d94c:	00c0ab0e 	bge	zero,r3,400dbfc <__adddf3+0x31c>
 400d950:	10002a1e 	bne	r2,zero,400d9fc <__adddf3+0x11c>
 400d954:	4984b03a 	or	r2,r9,r6
 400d958:	1000961e 	bne	r2,zero,400dbb4 <__adddf3+0x2d4>
 400d95c:	888001cc 	andi	r2,r17,7
 400d960:	10000726 	beq	r2,zero,400d980 <__adddf3+0xa0>
 400d964:	888003cc 	andi	r2,r17,15
 400d968:	00c00104 	movi	r3,4
 400d96c:	10c00426 	beq	r2,r3,400d980 <__adddf3+0xa0>
 400d970:	88c7883a 	add	r3,r17,r3
 400d974:	1c63803a 	cmpltu	r17,r3,r17
 400d978:	4451883a 	add	r8,r8,r17
 400d97c:	1823883a 	mov	r17,r3
 400d980:	4080202c 	andhi	r2,r8,128
 400d984:	10005926 	beq	r2,zero,400daec <__adddf3+0x20c>
 400d988:	84000044 	addi	r16,r16,1
 400d98c:	0081ffc4 	movi	r2,2047
 400d990:	8080ba26 	beq	r16,r2,400dc7c <__adddf3+0x39c>
 400d994:	00bfe034 	movhi	r2,65408
 400d998:	10bfffc4 	addi	r2,r2,-1
 400d99c:	4090703a 	and	r8,r8,r2
 400d9a0:	4004977a 	slli	r2,r8,29
 400d9a4:	4010927a 	slli	r8,r8,9
 400d9a8:	8822d0fa 	srli	r17,r17,3
 400d9ac:	8401ffcc 	andi	r16,r16,2047
 400d9b0:	4010d33a 	srli	r8,r8,12
 400d9b4:	9007883a 	mov	r3,r18
 400d9b8:	1444b03a 	or	r2,r2,r17
 400d9bc:	8401ffcc 	andi	r16,r16,2047
 400d9c0:	8020953a 	slli	r16,r16,20
 400d9c4:	18c03fcc 	andi	r3,r3,255
 400d9c8:	01000434 	movhi	r4,16
 400d9cc:	213fffc4 	addi	r4,r4,-1
 400d9d0:	180697fa 	slli	r3,r3,31
 400d9d4:	4110703a 	and	r8,r8,r4
 400d9d8:	4410b03a 	or	r8,r8,r16
 400d9dc:	40c6b03a 	or	r3,r8,r3
 400d9e0:	dfc00417 	ldw	ra,16(sp)
 400d9e4:	dcc00317 	ldw	r19,12(sp)
 400d9e8:	dc800217 	ldw	r18,8(sp)
 400d9ec:	dc400117 	ldw	r17,4(sp)
 400d9f0:	dc000017 	ldw	r16,0(sp)
 400d9f4:	dec00504 	addi	sp,sp,20
 400d9f8:	f800283a 	ret
 400d9fc:	0081ffc4 	movi	r2,2047
 400da00:	80bfd626 	beq	r16,r2,400d95c <__alt_data_end+0xfc00d95c>
 400da04:	4a402034 	orhi	r9,r9,128
 400da08:	00800e04 	movi	r2,56
 400da0c:	10c09f16 	blt	r2,r3,400dc8c <__adddf3+0x3ac>
 400da10:	008007c4 	movi	r2,31
 400da14:	10c0c216 	blt	r2,r3,400dd20 <__adddf3+0x440>
 400da18:	00800804 	movi	r2,32
 400da1c:	10c5c83a 	sub	r2,r2,r3
 400da20:	488a983a 	sll	r5,r9,r2
 400da24:	30c8d83a 	srl	r4,r6,r3
 400da28:	3084983a 	sll	r2,r6,r2
 400da2c:	48c6d83a 	srl	r3,r9,r3
 400da30:	290cb03a 	or	r6,r5,r4
 400da34:	1004c03a 	cmpne	r2,r2,zero
 400da38:	308cb03a 	or	r6,r6,r2
 400da3c:	898dc83a 	sub	r6,r17,r6
 400da40:	89a3803a 	cmpltu	r17,r17,r6
 400da44:	40d1c83a 	sub	r8,r8,r3
 400da48:	4451c83a 	sub	r8,r8,r17
 400da4c:	3023883a 	mov	r17,r6
 400da50:	4080202c 	andhi	r2,r8,128
 400da54:	10002326 	beq	r2,zero,400dae4 <__adddf3+0x204>
 400da58:	04c02034 	movhi	r19,128
 400da5c:	9cffffc4 	addi	r19,r19,-1
 400da60:	44e6703a 	and	r19,r8,r19
 400da64:	98007626 	beq	r19,zero,400dc40 <__adddf3+0x360>
 400da68:	9809883a 	mov	r4,r19
 400da6c:	400fee40 	call	400fee4 <__clzsi2>
 400da70:	10fffe04 	addi	r3,r2,-8
 400da74:	010007c4 	movi	r4,31
 400da78:	20c07716 	blt	r4,r3,400dc58 <__adddf3+0x378>
 400da7c:	00800804 	movi	r2,32
 400da80:	10c5c83a 	sub	r2,r2,r3
 400da84:	8884d83a 	srl	r2,r17,r2
 400da88:	98d0983a 	sll	r8,r19,r3
 400da8c:	88e2983a 	sll	r17,r17,r3
 400da90:	1204b03a 	or	r2,r2,r8
 400da94:	1c007416 	blt	r3,r16,400dc68 <__adddf3+0x388>
 400da98:	1c21c83a 	sub	r16,r3,r16
 400da9c:	82000044 	addi	r8,r16,1
 400daa0:	00c007c4 	movi	r3,31
 400daa4:	1a009116 	blt	r3,r8,400dcec <__adddf3+0x40c>
 400daa8:	00c00804 	movi	r3,32
 400daac:	1a07c83a 	sub	r3,r3,r8
 400dab0:	8a08d83a 	srl	r4,r17,r8
 400dab4:	88e2983a 	sll	r17,r17,r3
 400dab8:	10c6983a 	sll	r3,r2,r3
 400dabc:	1210d83a 	srl	r8,r2,r8
 400dac0:	8804c03a 	cmpne	r2,r17,zero
 400dac4:	1906b03a 	or	r3,r3,r4
 400dac8:	18a2b03a 	or	r17,r3,r2
 400dacc:	0021883a 	mov	r16,zero
 400dad0:	003fa206 	br	400d95c <__alt_data_end+0xfc00d95c>
 400dad4:	1890b03a 	or	r8,r3,r2
 400dad8:	40017d26 	beq	r8,zero,400e0d0 <__adddf3+0x7f0>
 400dadc:	1011883a 	mov	r8,r2
 400dae0:	1823883a 	mov	r17,r3
 400dae4:	888001cc 	andi	r2,r17,7
 400dae8:	103f9e1e 	bne	r2,zero,400d964 <__alt_data_end+0xfc00d964>
 400daec:	4004977a 	slli	r2,r8,29
 400daf0:	8822d0fa 	srli	r17,r17,3
 400daf4:	4010d0fa 	srli	r8,r8,3
 400daf8:	9007883a 	mov	r3,r18
 400dafc:	1444b03a 	or	r2,r2,r17
 400db00:	0101ffc4 	movi	r4,2047
 400db04:	81002426 	beq	r16,r4,400db98 <__adddf3+0x2b8>
 400db08:	8120703a 	and	r16,r16,r4
 400db0c:	01000434 	movhi	r4,16
 400db10:	213fffc4 	addi	r4,r4,-1
 400db14:	4110703a 	and	r8,r8,r4
 400db18:	003fa806 	br	400d9bc <__alt_data_end+0xfc00d9bc>
 400db1c:	8089c83a 	sub	r4,r16,r2
 400db20:	01005e0e 	bge	zero,r4,400dc9c <__adddf3+0x3bc>
 400db24:	10002b26 	beq	r2,zero,400dbd4 <__adddf3+0x2f4>
 400db28:	0081ffc4 	movi	r2,2047
 400db2c:	80bf8b26 	beq	r16,r2,400d95c <__alt_data_end+0xfc00d95c>
 400db30:	4a402034 	orhi	r9,r9,128
 400db34:	00800e04 	movi	r2,56
 400db38:	1100a40e 	bge	r2,r4,400ddcc <__adddf3+0x4ec>
 400db3c:	498cb03a 	or	r6,r9,r6
 400db40:	300ac03a 	cmpne	r5,r6,zero
 400db44:	0013883a 	mov	r9,zero
 400db48:	2c4b883a 	add	r5,r5,r17
 400db4c:	2c63803a 	cmpltu	r17,r5,r17
 400db50:	4a11883a 	add	r8,r9,r8
 400db54:	8a11883a 	add	r8,r17,r8
 400db58:	2823883a 	mov	r17,r5
 400db5c:	4080202c 	andhi	r2,r8,128
 400db60:	103fe026 	beq	r2,zero,400dae4 <__alt_data_end+0xfc00dae4>
 400db64:	84000044 	addi	r16,r16,1
 400db68:	0081ffc4 	movi	r2,2047
 400db6c:	8080d226 	beq	r16,r2,400deb8 <__adddf3+0x5d8>
 400db70:	00bfe034 	movhi	r2,65408
 400db74:	10bfffc4 	addi	r2,r2,-1
 400db78:	4090703a 	and	r8,r8,r2
 400db7c:	880ad07a 	srli	r5,r17,1
 400db80:	400897fa 	slli	r4,r8,31
 400db84:	88c0004c 	andi	r3,r17,1
 400db88:	28e2b03a 	or	r17,r5,r3
 400db8c:	4010d07a 	srli	r8,r8,1
 400db90:	2462b03a 	or	r17,r4,r17
 400db94:	003f7106 	br	400d95c <__alt_data_end+0xfc00d95c>
 400db98:	4088b03a 	or	r4,r8,r2
 400db9c:	20014526 	beq	r4,zero,400e0b4 <__adddf3+0x7d4>
 400dba0:	01000434 	movhi	r4,16
 400dba4:	42000234 	orhi	r8,r8,8
 400dba8:	213fffc4 	addi	r4,r4,-1
 400dbac:	4110703a 	and	r8,r8,r4
 400dbb0:	003f8206 	br	400d9bc <__alt_data_end+0xfc00d9bc>
 400dbb4:	18ffffc4 	addi	r3,r3,-1
 400dbb8:	1800491e 	bne	r3,zero,400dce0 <__adddf3+0x400>
 400dbbc:	898bc83a 	sub	r5,r17,r6
 400dbc0:	8963803a 	cmpltu	r17,r17,r5
 400dbc4:	4251c83a 	sub	r8,r8,r9
 400dbc8:	4451c83a 	sub	r8,r8,r17
 400dbcc:	2823883a 	mov	r17,r5
 400dbd0:	003f9f06 	br	400da50 <__alt_data_end+0xfc00da50>
 400dbd4:	4984b03a 	or	r2,r9,r6
 400dbd8:	103f6026 	beq	r2,zero,400d95c <__alt_data_end+0xfc00d95c>
 400dbdc:	213fffc4 	addi	r4,r4,-1
 400dbe0:	2000931e 	bne	r4,zero,400de30 <__adddf3+0x550>
 400dbe4:	898d883a 	add	r6,r17,r6
 400dbe8:	3463803a 	cmpltu	r17,r6,r17
 400dbec:	4251883a 	add	r8,r8,r9
 400dbf0:	8a11883a 	add	r8,r17,r8
 400dbf4:	3023883a 	mov	r17,r6
 400dbf8:	003fd806 	br	400db5c <__alt_data_end+0xfc00db5c>
 400dbfc:	1800541e 	bne	r3,zero,400dd50 <__adddf3+0x470>
 400dc00:	80800044 	addi	r2,r16,1
 400dc04:	1081ffcc 	andi	r2,r2,2047
 400dc08:	00c00044 	movi	r3,1
 400dc0c:	1880a00e 	bge	r3,r2,400de90 <__adddf3+0x5b0>
 400dc10:	8989c83a 	sub	r4,r17,r6
 400dc14:	8905803a 	cmpltu	r2,r17,r4
 400dc18:	4267c83a 	sub	r19,r8,r9
 400dc1c:	98a7c83a 	sub	r19,r19,r2
 400dc20:	9880202c 	andhi	r2,r19,128
 400dc24:	10006326 	beq	r2,zero,400ddb4 <__adddf3+0x4d4>
 400dc28:	3463c83a 	sub	r17,r6,r17
 400dc2c:	4a07c83a 	sub	r3,r9,r8
 400dc30:	344d803a 	cmpltu	r6,r6,r17
 400dc34:	19a7c83a 	sub	r19,r3,r6
 400dc38:	3825883a 	mov	r18,r7
 400dc3c:	983f8a1e 	bne	r19,zero,400da68 <__alt_data_end+0xfc00da68>
 400dc40:	8809883a 	mov	r4,r17
 400dc44:	400fee40 	call	400fee4 <__clzsi2>
 400dc48:	10800804 	addi	r2,r2,32
 400dc4c:	10fffe04 	addi	r3,r2,-8
 400dc50:	010007c4 	movi	r4,31
 400dc54:	20ff890e 	bge	r4,r3,400da7c <__alt_data_end+0xfc00da7c>
 400dc58:	10bff604 	addi	r2,r2,-40
 400dc5c:	8884983a 	sll	r2,r17,r2
 400dc60:	0023883a 	mov	r17,zero
 400dc64:	1c3f8c0e 	bge	r3,r16,400da98 <__alt_data_end+0xfc00da98>
 400dc68:	023fe034 	movhi	r8,65408
 400dc6c:	423fffc4 	addi	r8,r8,-1
 400dc70:	80e1c83a 	sub	r16,r16,r3
 400dc74:	1210703a 	and	r8,r2,r8
 400dc78:	003f3806 	br	400d95c <__alt_data_end+0xfc00d95c>
 400dc7c:	9007883a 	mov	r3,r18
 400dc80:	0011883a 	mov	r8,zero
 400dc84:	0005883a 	mov	r2,zero
 400dc88:	003f4c06 	br	400d9bc <__alt_data_end+0xfc00d9bc>
 400dc8c:	498cb03a 	or	r6,r9,r6
 400dc90:	300cc03a 	cmpne	r6,r6,zero
 400dc94:	0007883a 	mov	r3,zero
 400dc98:	003f6806 	br	400da3c <__alt_data_end+0xfc00da3c>
 400dc9c:	20009c1e 	bne	r4,zero,400df10 <__adddf3+0x630>
 400dca0:	80800044 	addi	r2,r16,1
 400dca4:	1141ffcc 	andi	r5,r2,2047
 400dca8:	01000044 	movi	r4,1
 400dcac:	2140670e 	bge	r4,r5,400de4c <__adddf3+0x56c>
 400dcb0:	0101ffc4 	movi	r4,2047
 400dcb4:	11007f26 	beq	r2,r4,400deb4 <__adddf3+0x5d4>
 400dcb8:	898d883a 	add	r6,r17,r6
 400dcbc:	4247883a 	add	r3,r8,r9
 400dcc0:	3451803a 	cmpltu	r8,r6,r17
 400dcc4:	40d1883a 	add	r8,r8,r3
 400dcc8:	402297fa 	slli	r17,r8,31
 400dccc:	300cd07a 	srli	r6,r6,1
 400dcd0:	4010d07a 	srli	r8,r8,1
 400dcd4:	1021883a 	mov	r16,r2
 400dcd8:	89a2b03a 	or	r17,r17,r6
 400dcdc:	003f1f06 	br	400d95c <__alt_data_end+0xfc00d95c>
 400dce0:	0081ffc4 	movi	r2,2047
 400dce4:	80bf481e 	bne	r16,r2,400da08 <__alt_data_end+0xfc00da08>
 400dce8:	003f1c06 	br	400d95c <__alt_data_end+0xfc00d95c>
 400dcec:	843ff844 	addi	r16,r16,-31
 400dcf0:	01000804 	movi	r4,32
 400dcf4:	1406d83a 	srl	r3,r2,r16
 400dcf8:	41005026 	beq	r8,r4,400de3c <__adddf3+0x55c>
 400dcfc:	01001004 	movi	r4,64
 400dd00:	2211c83a 	sub	r8,r4,r8
 400dd04:	1204983a 	sll	r2,r2,r8
 400dd08:	88a2b03a 	or	r17,r17,r2
 400dd0c:	8822c03a 	cmpne	r17,r17,zero
 400dd10:	1c62b03a 	or	r17,r3,r17
 400dd14:	0011883a 	mov	r8,zero
 400dd18:	0021883a 	mov	r16,zero
 400dd1c:	003f7106 	br	400dae4 <__alt_data_end+0xfc00dae4>
 400dd20:	193ff804 	addi	r4,r3,-32
 400dd24:	00800804 	movi	r2,32
 400dd28:	4908d83a 	srl	r4,r9,r4
 400dd2c:	18804526 	beq	r3,r2,400de44 <__adddf3+0x564>
 400dd30:	00801004 	movi	r2,64
 400dd34:	10c5c83a 	sub	r2,r2,r3
 400dd38:	4886983a 	sll	r3,r9,r2
 400dd3c:	198cb03a 	or	r6,r3,r6
 400dd40:	300cc03a 	cmpne	r6,r6,zero
 400dd44:	218cb03a 	or	r6,r4,r6
 400dd48:	0007883a 	mov	r3,zero
 400dd4c:	003f3b06 	br	400da3c <__alt_data_end+0xfc00da3c>
 400dd50:	80002a26 	beq	r16,zero,400ddfc <__adddf3+0x51c>
 400dd54:	0101ffc4 	movi	r4,2047
 400dd58:	11006826 	beq	r2,r4,400defc <__adddf3+0x61c>
 400dd5c:	00c7c83a 	sub	r3,zero,r3
 400dd60:	42002034 	orhi	r8,r8,128
 400dd64:	01000e04 	movi	r4,56
 400dd68:	20c07c16 	blt	r4,r3,400df5c <__adddf3+0x67c>
 400dd6c:	010007c4 	movi	r4,31
 400dd70:	20c0da16 	blt	r4,r3,400e0dc <__adddf3+0x7fc>
 400dd74:	01000804 	movi	r4,32
 400dd78:	20c9c83a 	sub	r4,r4,r3
 400dd7c:	4114983a 	sll	r10,r8,r4
 400dd80:	88cad83a 	srl	r5,r17,r3
 400dd84:	8908983a 	sll	r4,r17,r4
 400dd88:	40c6d83a 	srl	r3,r8,r3
 400dd8c:	5162b03a 	or	r17,r10,r5
 400dd90:	2008c03a 	cmpne	r4,r4,zero
 400dd94:	8922b03a 	or	r17,r17,r4
 400dd98:	3463c83a 	sub	r17,r6,r17
 400dd9c:	48c7c83a 	sub	r3,r9,r3
 400dda0:	344d803a 	cmpltu	r6,r6,r17
 400dda4:	1991c83a 	sub	r8,r3,r6
 400dda8:	1021883a 	mov	r16,r2
 400ddac:	3825883a 	mov	r18,r7
 400ddb0:	003f2706 	br	400da50 <__alt_data_end+0xfc00da50>
 400ddb4:	24d0b03a 	or	r8,r4,r19
 400ddb8:	40001b1e 	bne	r8,zero,400de28 <__adddf3+0x548>
 400ddbc:	0005883a 	mov	r2,zero
 400ddc0:	0007883a 	mov	r3,zero
 400ddc4:	0021883a 	mov	r16,zero
 400ddc8:	003f4d06 	br	400db00 <__alt_data_end+0xfc00db00>
 400ddcc:	008007c4 	movi	r2,31
 400ddd0:	11003c16 	blt	r2,r4,400dec4 <__adddf3+0x5e4>
 400ddd4:	00800804 	movi	r2,32
 400ddd8:	1105c83a 	sub	r2,r2,r4
 400dddc:	488e983a 	sll	r7,r9,r2
 400dde0:	310ad83a 	srl	r5,r6,r4
 400dde4:	3084983a 	sll	r2,r6,r2
 400dde8:	4912d83a 	srl	r9,r9,r4
 400ddec:	394ab03a 	or	r5,r7,r5
 400ddf0:	1004c03a 	cmpne	r2,r2,zero
 400ddf4:	288ab03a 	or	r5,r5,r2
 400ddf8:	003f5306 	br	400db48 <__alt_data_end+0xfc00db48>
 400ddfc:	4448b03a 	or	r4,r8,r17
 400de00:	20003e26 	beq	r4,zero,400defc <__adddf3+0x61c>
 400de04:	00c6303a 	nor	r3,zero,r3
 400de08:	18003a1e 	bne	r3,zero,400def4 <__adddf3+0x614>
 400de0c:	3463c83a 	sub	r17,r6,r17
 400de10:	4a07c83a 	sub	r3,r9,r8
 400de14:	344d803a 	cmpltu	r6,r6,r17
 400de18:	1991c83a 	sub	r8,r3,r6
 400de1c:	1021883a 	mov	r16,r2
 400de20:	3825883a 	mov	r18,r7
 400de24:	003f0a06 	br	400da50 <__alt_data_end+0xfc00da50>
 400de28:	2023883a 	mov	r17,r4
 400de2c:	003f0d06 	br	400da64 <__alt_data_end+0xfc00da64>
 400de30:	0081ffc4 	movi	r2,2047
 400de34:	80bf3f1e 	bne	r16,r2,400db34 <__alt_data_end+0xfc00db34>
 400de38:	003ec806 	br	400d95c <__alt_data_end+0xfc00d95c>
 400de3c:	0005883a 	mov	r2,zero
 400de40:	003fb106 	br	400dd08 <__alt_data_end+0xfc00dd08>
 400de44:	0007883a 	mov	r3,zero
 400de48:	003fbc06 	br	400dd3c <__alt_data_end+0xfc00dd3c>
 400de4c:	4444b03a 	or	r2,r8,r17
 400de50:	8000871e 	bne	r16,zero,400e070 <__adddf3+0x790>
 400de54:	1000ba26 	beq	r2,zero,400e140 <__adddf3+0x860>
 400de58:	4984b03a 	or	r2,r9,r6
 400de5c:	103ebf26 	beq	r2,zero,400d95c <__alt_data_end+0xfc00d95c>
 400de60:	8985883a 	add	r2,r17,r6
 400de64:	4247883a 	add	r3,r8,r9
 400de68:	1451803a 	cmpltu	r8,r2,r17
 400de6c:	40d1883a 	add	r8,r8,r3
 400de70:	40c0202c 	andhi	r3,r8,128
 400de74:	1023883a 	mov	r17,r2
 400de78:	183f1a26 	beq	r3,zero,400dae4 <__alt_data_end+0xfc00dae4>
 400de7c:	00bfe034 	movhi	r2,65408
 400de80:	10bfffc4 	addi	r2,r2,-1
 400de84:	2021883a 	mov	r16,r4
 400de88:	4090703a 	and	r8,r8,r2
 400de8c:	003eb306 	br	400d95c <__alt_data_end+0xfc00d95c>
 400de90:	4444b03a 	or	r2,r8,r17
 400de94:	8000291e 	bne	r16,zero,400df3c <__adddf3+0x65c>
 400de98:	10004b1e 	bne	r2,zero,400dfc8 <__adddf3+0x6e8>
 400de9c:	4990b03a 	or	r8,r9,r6
 400dea0:	40008b26 	beq	r8,zero,400e0d0 <__adddf3+0x7f0>
 400dea4:	4811883a 	mov	r8,r9
 400dea8:	3023883a 	mov	r17,r6
 400deac:	3825883a 	mov	r18,r7
 400deb0:	003eaa06 	br	400d95c <__alt_data_end+0xfc00d95c>
 400deb4:	1021883a 	mov	r16,r2
 400deb8:	0011883a 	mov	r8,zero
 400debc:	0005883a 	mov	r2,zero
 400dec0:	003f0f06 	br	400db00 <__alt_data_end+0xfc00db00>
 400dec4:	217ff804 	addi	r5,r4,-32
 400dec8:	00800804 	movi	r2,32
 400decc:	494ad83a 	srl	r5,r9,r5
 400ded0:	20807d26 	beq	r4,r2,400e0c8 <__adddf3+0x7e8>
 400ded4:	00801004 	movi	r2,64
 400ded8:	1109c83a 	sub	r4,r2,r4
 400dedc:	4912983a 	sll	r9,r9,r4
 400dee0:	498cb03a 	or	r6,r9,r6
 400dee4:	300cc03a 	cmpne	r6,r6,zero
 400dee8:	298ab03a 	or	r5,r5,r6
 400deec:	0013883a 	mov	r9,zero
 400def0:	003f1506 	br	400db48 <__alt_data_end+0xfc00db48>
 400def4:	0101ffc4 	movi	r4,2047
 400def8:	113f9a1e 	bne	r2,r4,400dd64 <__alt_data_end+0xfc00dd64>
 400defc:	4811883a 	mov	r8,r9
 400df00:	3023883a 	mov	r17,r6
 400df04:	1021883a 	mov	r16,r2
 400df08:	3825883a 	mov	r18,r7
 400df0c:	003e9306 	br	400d95c <__alt_data_end+0xfc00d95c>
 400df10:	8000161e 	bne	r16,zero,400df6c <__adddf3+0x68c>
 400df14:	444ab03a 	or	r5,r8,r17
 400df18:	28005126 	beq	r5,zero,400e060 <__adddf3+0x780>
 400df1c:	0108303a 	nor	r4,zero,r4
 400df20:	20004d1e 	bne	r4,zero,400e058 <__adddf3+0x778>
 400df24:	89a3883a 	add	r17,r17,r6
 400df28:	4253883a 	add	r9,r8,r9
 400df2c:	898d803a 	cmpltu	r6,r17,r6
 400df30:	3251883a 	add	r8,r6,r9
 400df34:	1021883a 	mov	r16,r2
 400df38:	003f0806 	br	400db5c <__alt_data_end+0xfc00db5c>
 400df3c:	1000301e 	bne	r2,zero,400e000 <__adddf3+0x720>
 400df40:	4984b03a 	or	r2,r9,r6
 400df44:	10007126 	beq	r2,zero,400e10c <__adddf3+0x82c>
 400df48:	4811883a 	mov	r8,r9
 400df4c:	3023883a 	mov	r17,r6
 400df50:	3825883a 	mov	r18,r7
 400df54:	0401ffc4 	movi	r16,2047
 400df58:	003e8006 	br	400d95c <__alt_data_end+0xfc00d95c>
 400df5c:	4462b03a 	or	r17,r8,r17
 400df60:	8822c03a 	cmpne	r17,r17,zero
 400df64:	0007883a 	mov	r3,zero
 400df68:	003f8b06 	br	400dd98 <__alt_data_end+0xfc00dd98>
 400df6c:	0141ffc4 	movi	r5,2047
 400df70:	11403b26 	beq	r2,r5,400e060 <__adddf3+0x780>
 400df74:	0109c83a 	sub	r4,zero,r4
 400df78:	42002034 	orhi	r8,r8,128
 400df7c:	01400e04 	movi	r5,56
 400df80:	29006716 	blt	r5,r4,400e120 <__adddf3+0x840>
 400df84:	014007c4 	movi	r5,31
 400df88:	29007016 	blt	r5,r4,400e14c <__adddf3+0x86c>
 400df8c:	01400804 	movi	r5,32
 400df90:	290bc83a 	sub	r5,r5,r4
 400df94:	4154983a 	sll	r10,r8,r5
 400df98:	890ed83a 	srl	r7,r17,r4
 400df9c:	894a983a 	sll	r5,r17,r5
 400dfa0:	4108d83a 	srl	r4,r8,r4
 400dfa4:	51e2b03a 	or	r17,r10,r7
 400dfa8:	280ac03a 	cmpne	r5,r5,zero
 400dfac:	8962b03a 	or	r17,r17,r5
 400dfb0:	89a3883a 	add	r17,r17,r6
 400dfb4:	2253883a 	add	r9,r4,r9
 400dfb8:	898d803a 	cmpltu	r6,r17,r6
 400dfbc:	3251883a 	add	r8,r6,r9
 400dfc0:	1021883a 	mov	r16,r2
 400dfc4:	003ee506 	br	400db5c <__alt_data_end+0xfc00db5c>
 400dfc8:	4984b03a 	or	r2,r9,r6
 400dfcc:	103e6326 	beq	r2,zero,400d95c <__alt_data_end+0xfc00d95c>
 400dfd0:	8987c83a 	sub	r3,r17,r6
 400dfd4:	88c9803a 	cmpltu	r4,r17,r3
 400dfd8:	4245c83a 	sub	r2,r8,r9
 400dfdc:	1105c83a 	sub	r2,r2,r4
 400dfe0:	1100202c 	andhi	r4,r2,128
 400dfe4:	203ebb26 	beq	r4,zero,400dad4 <__alt_data_end+0xfc00dad4>
 400dfe8:	3463c83a 	sub	r17,r6,r17
 400dfec:	4a07c83a 	sub	r3,r9,r8
 400dff0:	344d803a 	cmpltu	r6,r6,r17
 400dff4:	1991c83a 	sub	r8,r3,r6
 400dff8:	3825883a 	mov	r18,r7
 400dffc:	003e5706 	br	400d95c <__alt_data_end+0xfc00d95c>
 400e000:	4984b03a 	or	r2,r9,r6
 400e004:	10002e26 	beq	r2,zero,400e0c0 <__adddf3+0x7e0>
 400e008:	4004d0fa 	srli	r2,r8,3
 400e00c:	8822d0fa 	srli	r17,r17,3
 400e010:	4010977a 	slli	r8,r8,29
 400e014:	10c0022c 	andhi	r3,r2,8
 400e018:	4462b03a 	or	r17,r8,r17
 400e01c:	18000826 	beq	r3,zero,400e040 <__adddf3+0x760>
 400e020:	4808d0fa 	srli	r4,r9,3
 400e024:	20c0022c 	andhi	r3,r4,8
 400e028:	1800051e 	bne	r3,zero,400e040 <__adddf3+0x760>
 400e02c:	300cd0fa 	srli	r6,r6,3
 400e030:	4806977a 	slli	r3,r9,29
 400e034:	2005883a 	mov	r2,r4
 400e038:	3825883a 	mov	r18,r7
 400e03c:	19a2b03a 	or	r17,r3,r6
 400e040:	8810d77a 	srli	r8,r17,29
 400e044:	100490fa 	slli	r2,r2,3
 400e048:	882290fa 	slli	r17,r17,3
 400e04c:	0401ffc4 	movi	r16,2047
 400e050:	4090b03a 	or	r8,r8,r2
 400e054:	003e4106 	br	400d95c <__alt_data_end+0xfc00d95c>
 400e058:	0141ffc4 	movi	r5,2047
 400e05c:	117fc71e 	bne	r2,r5,400df7c <__alt_data_end+0xfc00df7c>
 400e060:	4811883a 	mov	r8,r9
 400e064:	3023883a 	mov	r17,r6
 400e068:	1021883a 	mov	r16,r2
 400e06c:	003e3b06 	br	400d95c <__alt_data_end+0xfc00d95c>
 400e070:	10002f26 	beq	r2,zero,400e130 <__adddf3+0x850>
 400e074:	4984b03a 	or	r2,r9,r6
 400e078:	10001126 	beq	r2,zero,400e0c0 <__adddf3+0x7e0>
 400e07c:	4004d0fa 	srli	r2,r8,3
 400e080:	8822d0fa 	srli	r17,r17,3
 400e084:	4010977a 	slli	r8,r8,29
 400e088:	10c0022c 	andhi	r3,r2,8
 400e08c:	4462b03a 	or	r17,r8,r17
 400e090:	183feb26 	beq	r3,zero,400e040 <__alt_data_end+0xfc00e040>
 400e094:	4808d0fa 	srli	r4,r9,3
 400e098:	20c0022c 	andhi	r3,r4,8
 400e09c:	183fe81e 	bne	r3,zero,400e040 <__alt_data_end+0xfc00e040>
 400e0a0:	300cd0fa 	srli	r6,r6,3
 400e0a4:	4806977a 	slli	r3,r9,29
 400e0a8:	2005883a 	mov	r2,r4
 400e0ac:	19a2b03a 	or	r17,r3,r6
 400e0b0:	003fe306 	br	400e040 <__alt_data_end+0xfc00e040>
 400e0b4:	0011883a 	mov	r8,zero
 400e0b8:	0005883a 	mov	r2,zero
 400e0bc:	003e3f06 	br	400d9bc <__alt_data_end+0xfc00d9bc>
 400e0c0:	0401ffc4 	movi	r16,2047
 400e0c4:	003e2506 	br	400d95c <__alt_data_end+0xfc00d95c>
 400e0c8:	0013883a 	mov	r9,zero
 400e0cc:	003f8406 	br	400dee0 <__alt_data_end+0xfc00dee0>
 400e0d0:	0005883a 	mov	r2,zero
 400e0d4:	0007883a 	mov	r3,zero
 400e0d8:	003e8906 	br	400db00 <__alt_data_end+0xfc00db00>
 400e0dc:	197ff804 	addi	r5,r3,-32
 400e0e0:	01000804 	movi	r4,32
 400e0e4:	414ad83a 	srl	r5,r8,r5
 400e0e8:	19002426 	beq	r3,r4,400e17c <__adddf3+0x89c>
 400e0ec:	01001004 	movi	r4,64
 400e0f0:	20c7c83a 	sub	r3,r4,r3
 400e0f4:	40c6983a 	sll	r3,r8,r3
 400e0f8:	1c46b03a 	or	r3,r3,r17
 400e0fc:	1806c03a 	cmpne	r3,r3,zero
 400e100:	28e2b03a 	or	r17,r5,r3
 400e104:	0007883a 	mov	r3,zero
 400e108:	003f2306 	br	400dd98 <__alt_data_end+0xfc00dd98>
 400e10c:	0007883a 	mov	r3,zero
 400e110:	5811883a 	mov	r8,r11
 400e114:	00bfffc4 	movi	r2,-1
 400e118:	0401ffc4 	movi	r16,2047
 400e11c:	003e7806 	br	400db00 <__alt_data_end+0xfc00db00>
 400e120:	4462b03a 	or	r17,r8,r17
 400e124:	8822c03a 	cmpne	r17,r17,zero
 400e128:	0009883a 	mov	r4,zero
 400e12c:	003fa006 	br	400dfb0 <__alt_data_end+0xfc00dfb0>
 400e130:	4811883a 	mov	r8,r9
 400e134:	3023883a 	mov	r17,r6
 400e138:	0401ffc4 	movi	r16,2047
 400e13c:	003e0706 	br	400d95c <__alt_data_end+0xfc00d95c>
 400e140:	4811883a 	mov	r8,r9
 400e144:	3023883a 	mov	r17,r6
 400e148:	003e0406 	br	400d95c <__alt_data_end+0xfc00d95c>
 400e14c:	21fff804 	addi	r7,r4,-32
 400e150:	01400804 	movi	r5,32
 400e154:	41ced83a 	srl	r7,r8,r7
 400e158:	21400a26 	beq	r4,r5,400e184 <__adddf3+0x8a4>
 400e15c:	01401004 	movi	r5,64
 400e160:	2909c83a 	sub	r4,r5,r4
 400e164:	4108983a 	sll	r4,r8,r4
 400e168:	2448b03a 	or	r4,r4,r17
 400e16c:	2008c03a 	cmpne	r4,r4,zero
 400e170:	3922b03a 	or	r17,r7,r4
 400e174:	0009883a 	mov	r4,zero
 400e178:	003f8d06 	br	400dfb0 <__alt_data_end+0xfc00dfb0>
 400e17c:	0007883a 	mov	r3,zero
 400e180:	003fdd06 	br	400e0f8 <__alt_data_end+0xfc00e0f8>
 400e184:	0009883a 	mov	r4,zero
 400e188:	003ff706 	br	400e168 <__alt_data_end+0xfc00e168>

0400e18c <__divdf3>:
 400e18c:	defff204 	addi	sp,sp,-56
 400e190:	dd400915 	stw	r21,36(sp)
 400e194:	282ad53a 	srli	r21,r5,20
 400e198:	dd000815 	stw	r20,32(sp)
 400e19c:	2828d7fa 	srli	r20,r5,31
 400e1a0:	dc000415 	stw	r16,16(sp)
 400e1a4:	04000434 	movhi	r16,16
 400e1a8:	df000c15 	stw	fp,48(sp)
 400e1ac:	843fffc4 	addi	r16,r16,-1
 400e1b0:	dfc00d15 	stw	ra,52(sp)
 400e1b4:	ddc00b15 	stw	r23,44(sp)
 400e1b8:	dd800a15 	stw	r22,40(sp)
 400e1bc:	dcc00715 	stw	r19,28(sp)
 400e1c0:	dc800615 	stw	r18,24(sp)
 400e1c4:	dc400515 	stw	r17,20(sp)
 400e1c8:	ad41ffcc 	andi	r21,r21,2047
 400e1cc:	2c20703a 	and	r16,r5,r16
 400e1d0:	a7003fcc 	andi	fp,r20,255
 400e1d4:	a8006126 	beq	r21,zero,400e35c <__divdf3+0x1d0>
 400e1d8:	0081ffc4 	movi	r2,2047
 400e1dc:	2025883a 	mov	r18,r4
 400e1e0:	a8803726 	beq	r21,r2,400e2c0 <__divdf3+0x134>
 400e1e4:	80800434 	orhi	r2,r16,16
 400e1e8:	100490fa 	slli	r2,r2,3
 400e1ec:	2020d77a 	srli	r16,r4,29
 400e1f0:	202490fa 	slli	r18,r4,3
 400e1f4:	ad7f0044 	addi	r21,r21,-1023
 400e1f8:	80a0b03a 	or	r16,r16,r2
 400e1fc:	0027883a 	mov	r19,zero
 400e200:	0013883a 	mov	r9,zero
 400e204:	3804d53a 	srli	r2,r7,20
 400e208:	382cd7fa 	srli	r22,r7,31
 400e20c:	04400434 	movhi	r17,16
 400e210:	8c7fffc4 	addi	r17,r17,-1
 400e214:	1081ffcc 	andi	r2,r2,2047
 400e218:	3011883a 	mov	r8,r6
 400e21c:	3c62703a 	and	r17,r7,r17
 400e220:	b5c03fcc 	andi	r23,r22,255
 400e224:	10006c26 	beq	r2,zero,400e3d8 <__divdf3+0x24c>
 400e228:	00c1ffc4 	movi	r3,2047
 400e22c:	10c06426 	beq	r2,r3,400e3c0 <__divdf3+0x234>
 400e230:	88c00434 	orhi	r3,r17,16
 400e234:	180690fa 	slli	r3,r3,3
 400e238:	3022d77a 	srli	r17,r6,29
 400e23c:	301090fa 	slli	r8,r6,3
 400e240:	10bf0044 	addi	r2,r2,-1023
 400e244:	88e2b03a 	or	r17,r17,r3
 400e248:	000f883a 	mov	r7,zero
 400e24c:	a58cf03a 	xor	r6,r20,r22
 400e250:	3cc8b03a 	or	r4,r7,r19
 400e254:	a8abc83a 	sub	r21,r21,r2
 400e258:	008003c4 	movi	r2,15
 400e25c:	3007883a 	mov	r3,r6
 400e260:	34c03fcc 	andi	r19,r6,255
 400e264:	11009036 	bltu	r2,r4,400e4a8 <__divdf3+0x31c>
 400e268:	200890ba 	slli	r4,r4,2
 400e26c:	00810074 	movhi	r2,1025
 400e270:	10b8a004 	addi	r2,r2,-7552
 400e274:	2089883a 	add	r4,r4,r2
 400e278:	20800017 	ldw	r2,0(r4)
 400e27c:	1000683a 	jmp	r2
 400e280:	0400e4a8 	cmpgeui	r16,zero,914
 400e284:	0400e2f8 	rdprs	r16,zero,907
 400e288:	0400e498 	cmpnei	r16,zero,914
 400e28c:	0400e2ec 	andhi	r16,zero,907
 400e290:	0400e498 	cmpnei	r16,zero,914
 400e294:	0400e46c 	andhi	r16,zero,913
 400e298:	0400e498 	cmpnei	r16,zero,914
 400e29c:	0400e2ec 	andhi	r16,zero,907
 400e2a0:	0400e2f8 	rdprs	r16,zero,907
 400e2a4:	0400e2f8 	rdprs	r16,zero,907
 400e2a8:	0400e46c 	andhi	r16,zero,913
 400e2ac:	0400e2ec 	andhi	r16,zero,907
 400e2b0:	0400e2dc 	xori	r16,zero,907
 400e2b4:	0400e2dc 	xori	r16,zero,907
 400e2b8:	0400e2dc 	xori	r16,zero,907
 400e2bc:	0400e78c 	andi	r16,zero,926
 400e2c0:	2404b03a 	or	r2,r4,r16
 400e2c4:	1000661e 	bne	r2,zero,400e460 <__divdf3+0x2d4>
 400e2c8:	04c00204 	movi	r19,8
 400e2cc:	0021883a 	mov	r16,zero
 400e2d0:	0025883a 	mov	r18,zero
 400e2d4:	02400084 	movi	r9,2
 400e2d8:	003fca06 	br	400e204 <__alt_data_end+0xfc00e204>
 400e2dc:	8023883a 	mov	r17,r16
 400e2e0:	9011883a 	mov	r8,r18
 400e2e4:	e02f883a 	mov	r23,fp
 400e2e8:	480f883a 	mov	r7,r9
 400e2ec:	00800084 	movi	r2,2
 400e2f0:	3881311e 	bne	r7,r2,400e7b8 <__divdf3+0x62c>
 400e2f4:	b827883a 	mov	r19,r23
 400e2f8:	98c0004c 	andi	r3,r19,1
 400e2fc:	0081ffc4 	movi	r2,2047
 400e300:	000b883a 	mov	r5,zero
 400e304:	0025883a 	mov	r18,zero
 400e308:	1004953a 	slli	r2,r2,20
 400e30c:	18c03fcc 	andi	r3,r3,255
 400e310:	04400434 	movhi	r17,16
 400e314:	8c7fffc4 	addi	r17,r17,-1
 400e318:	180697fa 	slli	r3,r3,31
 400e31c:	2c4a703a 	and	r5,r5,r17
 400e320:	288ab03a 	or	r5,r5,r2
 400e324:	28c6b03a 	or	r3,r5,r3
 400e328:	9005883a 	mov	r2,r18
 400e32c:	dfc00d17 	ldw	ra,52(sp)
 400e330:	df000c17 	ldw	fp,48(sp)
 400e334:	ddc00b17 	ldw	r23,44(sp)
 400e338:	dd800a17 	ldw	r22,40(sp)
 400e33c:	dd400917 	ldw	r21,36(sp)
 400e340:	dd000817 	ldw	r20,32(sp)
 400e344:	dcc00717 	ldw	r19,28(sp)
 400e348:	dc800617 	ldw	r18,24(sp)
 400e34c:	dc400517 	ldw	r17,20(sp)
 400e350:	dc000417 	ldw	r16,16(sp)
 400e354:	dec00e04 	addi	sp,sp,56
 400e358:	f800283a 	ret
 400e35c:	2404b03a 	or	r2,r4,r16
 400e360:	2027883a 	mov	r19,r4
 400e364:	10003926 	beq	r2,zero,400e44c <__divdf3+0x2c0>
 400e368:	80012e26 	beq	r16,zero,400e824 <__divdf3+0x698>
 400e36c:	8009883a 	mov	r4,r16
 400e370:	d9800315 	stw	r6,12(sp)
 400e374:	d9c00215 	stw	r7,8(sp)
 400e378:	400fee40 	call	400fee4 <__clzsi2>
 400e37c:	d9800317 	ldw	r6,12(sp)
 400e380:	d9c00217 	ldw	r7,8(sp)
 400e384:	113ffd44 	addi	r4,r2,-11
 400e388:	00c00704 	movi	r3,28
 400e38c:	19012116 	blt	r3,r4,400e814 <__divdf3+0x688>
 400e390:	00c00744 	movi	r3,29
 400e394:	147ffe04 	addi	r17,r2,-8
 400e398:	1907c83a 	sub	r3,r3,r4
 400e39c:	8460983a 	sll	r16,r16,r17
 400e3a0:	98c6d83a 	srl	r3,r19,r3
 400e3a4:	9c64983a 	sll	r18,r19,r17
 400e3a8:	1c20b03a 	or	r16,r3,r16
 400e3ac:	1080fcc4 	addi	r2,r2,1011
 400e3b0:	00abc83a 	sub	r21,zero,r2
 400e3b4:	0027883a 	mov	r19,zero
 400e3b8:	0013883a 	mov	r9,zero
 400e3bc:	003f9106 	br	400e204 <__alt_data_end+0xfc00e204>
 400e3c0:	3446b03a 	or	r3,r6,r17
 400e3c4:	18001f1e 	bne	r3,zero,400e444 <__divdf3+0x2b8>
 400e3c8:	0023883a 	mov	r17,zero
 400e3cc:	0011883a 	mov	r8,zero
 400e3d0:	01c00084 	movi	r7,2
 400e3d4:	003f9d06 	br	400e24c <__alt_data_end+0xfc00e24c>
 400e3d8:	3446b03a 	or	r3,r6,r17
 400e3dc:	18001526 	beq	r3,zero,400e434 <__divdf3+0x2a8>
 400e3e0:	88011b26 	beq	r17,zero,400e850 <__divdf3+0x6c4>
 400e3e4:	8809883a 	mov	r4,r17
 400e3e8:	d9800315 	stw	r6,12(sp)
 400e3ec:	da400115 	stw	r9,4(sp)
 400e3f0:	400fee40 	call	400fee4 <__clzsi2>
 400e3f4:	d9800317 	ldw	r6,12(sp)
 400e3f8:	da400117 	ldw	r9,4(sp)
 400e3fc:	113ffd44 	addi	r4,r2,-11
 400e400:	00c00704 	movi	r3,28
 400e404:	19010e16 	blt	r3,r4,400e840 <__divdf3+0x6b4>
 400e408:	00c00744 	movi	r3,29
 400e40c:	123ffe04 	addi	r8,r2,-8
 400e410:	1907c83a 	sub	r3,r3,r4
 400e414:	8a22983a 	sll	r17,r17,r8
 400e418:	30c6d83a 	srl	r3,r6,r3
 400e41c:	3210983a 	sll	r8,r6,r8
 400e420:	1c62b03a 	or	r17,r3,r17
 400e424:	1080fcc4 	addi	r2,r2,1011
 400e428:	0085c83a 	sub	r2,zero,r2
 400e42c:	000f883a 	mov	r7,zero
 400e430:	003f8606 	br	400e24c <__alt_data_end+0xfc00e24c>
 400e434:	0023883a 	mov	r17,zero
 400e438:	0011883a 	mov	r8,zero
 400e43c:	01c00044 	movi	r7,1
 400e440:	003f8206 	br	400e24c <__alt_data_end+0xfc00e24c>
 400e444:	01c000c4 	movi	r7,3
 400e448:	003f8006 	br	400e24c <__alt_data_end+0xfc00e24c>
 400e44c:	04c00104 	movi	r19,4
 400e450:	0021883a 	mov	r16,zero
 400e454:	0025883a 	mov	r18,zero
 400e458:	02400044 	movi	r9,1
 400e45c:	003f6906 	br	400e204 <__alt_data_end+0xfc00e204>
 400e460:	04c00304 	movi	r19,12
 400e464:	024000c4 	movi	r9,3
 400e468:	003f6606 	br	400e204 <__alt_data_end+0xfc00e204>
 400e46c:	01400434 	movhi	r5,16
 400e470:	0007883a 	mov	r3,zero
 400e474:	297fffc4 	addi	r5,r5,-1
 400e478:	04bfffc4 	movi	r18,-1
 400e47c:	0081ffc4 	movi	r2,2047
 400e480:	003fa106 	br	400e308 <__alt_data_end+0xfc00e308>
 400e484:	00c00044 	movi	r3,1
 400e488:	1887c83a 	sub	r3,r3,r2
 400e48c:	01000e04 	movi	r4,56
 400e490:	20c1210e 	bge	r4,r3,400e918 <__divdf3+0x78c>
 400e494:	98c0004c 	andi	r3,r19,1
 400e498:	0005883a 	mov	r2,zero
 400e49c:	000b883a 	mov	r5,zero
 400e4a0:	0025883a 	mov	r18,zero
 400e4a4:	003f9806 	br	400e308 <__alt_data_end+0xfc00e308>
 400e4a8:	8c00fd36 	bltu	r17,r16,400e8a0 <__divdf3+0x714>
 400e4ac:	8440fb26 	beq	r16,r17,400e89c <__divdf3+0x710>
 400e4b0:	8007883a 	mov	r3,r16
 400e4b4:	ad7fffc4 	addi	r21,r21,-1
 400e4b8:	0021883a 	mov	r16,zero
 400e4bc:	4004d63a 	srli	r2,r8,24
 400e4c0:	8822923a 	slli	r17,r17,8
 400e4c4:	1809883a 	mov	r4,r3
 400e4c8:	402c923a 	slli	r22,r8,8
 400e4cc:	88b8b03a 	or	fp,r17,r2
 400e4d0:	e028d43a 	srli	r20,fp,16
 400e4d4:	d8c00015 	stw	r3,0(sp)
 400e4d8:	e5ffffcc 	andi	r23,fp,65535
 400e4dc:	a00b883a 	mov	r5,r20
 400e4e0:	4002a680 	call	4002a68 <__udivsi3>
 400e4e4:	d8c00017 	ldw	r3,0(sp)
 400e4e8:	a00b883a 	mov	r5,r20
 400e4ec:	d8800315 	stw	r2,12(sp)
 400e4f0:	1809883a 	mov	r4,r3
 400e4f4:	4002acc0 	call	4002acc <__umodsi3>
 400e4f8:	d9800317 	ldw	r6,12(sp)
 400e4fc:	1006943a 	slli	r3,r2,16
 400e500:	9004d43a 	srli	r2,r18,16
 400e504:	b9a3383a 	mul	r17,r23,r6
 400e508:	10c4b03a 	or	r2,r2,r3
 400e50c:	1440062e 	bgeu	r2,r17,400e528 <__divdf3+0x39c>
 400e510:	1705883a 	add	r2,r2,fp
 400e514:	30ffffc4 	addi	r3,r6,-1
 400e518:	1700ee36 	bltu	r2,fp,400e8d4 <__divdf3+0x748>
 400e51c:	1440ed2e 	bgeu	r2,r17,400e8d4 <__divdf3+0x748>
 400e520:	31bfff84 	addi	r6,r6,-2
 400e524:	1705883a 	add	r2,r2,fp
 400e528:	1463c83a 	sub	r17,r2,r17
 400e52c:	a00b883a 	mov	r5,r20
 400e530:	8809883a 	mov	r4,r17
 400e534:	d9800315 	stw	r6,12(sp)
 400e538:	4002a680 	call	4002a68 <__udivsi3>
 400e53c:	a00b883a 	mov	r5,r20
 400e540:	8809883a 	mov	r4,r17
 400e544:	d8800215 	stw	r2,8(sp)
 400e548:	4002acc0 	call	4002acc <__umodsi3>
 400e54c:	d9c00217 	ldw	r7,8(sp)
 400e550:	1004943a 	slli	r2,r2,16
 400e554:	94bfffcc 	andi	r18,r18,65535
 400e558:	b9d1383a 	mul	r8,r23,r7
 400e55c:	90a4b03a 	or	r18,r18,r2
 400e560:	d9800317 	ldw	r6,12(sp)
 400e564:	9200062e 	bgeu	r18,r8,400e580 <__divdf3+0x3f4>
 400e568:	9725883a 	add	r18,r18,fp
 400e56c:	38bfffc4 	addi	r2,r7,-1
 400e570:	9700d636 	bltu	r18,fp,400e8cc <__divdf3+0x740>
 400e574:	9200d52e 	bgeu	r18,r8,400e8cc <__divdf3+0x740>
 400e578:	39ffff84 	addi	r7,r7,-2
 400e57c:	9725883a 	add	r18,r18,fp
 400e580:	3004943a 	slli	r2,r6,16
 400e584:	b012d43a 	srli	r9,r22,16
 400e588:	b1bfffcc 	andi	r6,r22,65535
 400e58c:	11e2b03a 	or	r17,r2,r7
 400e590:	8806d43a 	srli	r3,r17,16
 400e594:	893fffcc 	andi	r4,r17,65535
 400e598:	218b383a 	mul	r5,r4,r6
 400e59c:	30c5383a 	mul	r2,r6,r3
 400e5a0:	2249383a 	mul	r4,r4,r9
 400e5a4:	280ed43a 	srli	r7,r5,16
 400e5a8:	9225c83a 	sub	r18,r18,r8
 400e5ac:	2089883a 	add	r4,r4,r2
 400e5b0:	3909883a 	add	r4,r7,r4
 400e5b4:	1a47383a 	mul	r3,r3,r9
 400e5b8:	2080022e 	bgeu	r4,r2,400e5c4 <__divdf3+0x438>
 400e5bc:	00800074 	movhi	r2,1
 400e5c0:	1887883a 	add	r3,r3,r2
 400e5c4:	2004d43a 	srli	r2,r4,16
 400e5c8:	2008943a 	slli	r4,r4,16
 400e5cc:	297fffcc 	andi	r5,r5,65535
 400e5d0:	10c7883a 	add	r3,r2,r3
 400e5d4:	2149883a 	add	r4,r4,r5
 400e5d8:	90c0a536 	bltu	r18,r3,400e870 <__divdf3+0x6e4>
 400e5dc:	90c0bf26 	beq	r18,r3,400e8dc <__divdf3+0x750>
 400e5e0:	90c7c83a 	sub	r3,r18,r3
 400e5e4:	810fc83a 	sub	r7,r16,r4
 400e5e8:	81e5803a 	cmpltu	r18,r16,r7
 400e5ec:	1ca5c83a 	sub	r18,r3,r18
 400e5f0:	e480c126 	beq	fp,r18,400e8f8 <__divdf3+0x76c>
 400e5f4:	a00b883a 	mov	r5,r20
 400e5f8:	9009883a 	mov	r4,r18
 400e5fc:	d9800315 	stw	r6,12(sp)
 400e600:	d9c00215 	stw	r7,8(sp)
 400e604:	da400115 	stw	r9,4(sp)
 400e608:	4002a680 	call	4002a68 <__udivsi3>
 400e60c:	a00b883a 	mov	r5,r20
 400e610:	9009883a 	mov	r4,r18
 400e614:	d8800015 	stw	r2,0(sp)
 400e618:	4002acc0 	call	4002acc <__umodsi3>
 400e61c:	d9c00217 	ldw	r7,8(sp)
 400e620:	da000017 	ldw	r8,0(sp)
 400e624:	1006943a 	slli	r3,r2,16
 400e628:	3804d43a 	srli	r2,r7,16
 400e62c:	ba21383a 	mul	r16,r23,r8
 400e630:	d9800317 	ldw	r6,12(sp)
 400e634:	10c4b03a 	or	r2,r2,r3
 400e638:	da400117 	ldw	r9,4(sp)
 400e63c:	1400062e 	bgeu	r2,r16,400e658 <__divdf3+0x4cc>
 400e640:	1705883a 	add	r2,r2,fp
 400e644:	40ffffc4 	addi	r3,r8,-1
 400e648:	1700ad36 	bltu	r2,fp,400e900 <__divdf3+0x774>
 400e64c:	1400ac2e 	bgeu	r2,r16,400e900 <__divdf3+0x774>
 400e650:	423fff84 	addi	r8,r8,-2
 400e654:	1705883a 	add	r2,r2,fp
 400e658:	1421c83a 	sub	r16,r2,r16
 400e65c:	a00b883a 	mov	r5,r20
 400e660:	8009883a 	mov	r4,r16
 400e664:	d9800315 	stw	r6,12(sp)
 400e668:	d9c00215 	stw	r7,8(sp)
 400e66c:	da000015 	stw	r8,0(sp)
 400e670:	da400115 	stw	r9,4(sp)
 400e674:	4002a680 	call	4002a68 <__udivsi3>
 400e678:	8009883a 	mov	r4,r16
 400e67c:	a00b883a 	mov	r5,r20
 400e680:	1025883a 	mov	r18,r2
 400e684:	4002acc0 	call	4002acc <__umodsi3>
 400e688:	d9c00217 	ldw	r7,8(sp)
 400e68c:	1004943a 	slli	r2,r2,16
 400e690:	bcaf383a 	mul	r23,r23,r18
 400e694:	393fffcc 	andi	r4,r7,65535
 400e698:	2088b03a 	or	r4,r4,r2
 400e69c:	d9800317 	ldw	r6,12(sp)
 400e6a0:	da000017 	ldw	r8,0(sp)
 400e6a4:	da400117 	ldw	r9,4(sp)
 400e6a8:	25c0062e 	bgeu	r4,r23,400e6c4 <__divdf3+0x538>
 400e6ac:	2709883a 	add	r4,r4,fp
 400e6b0:	90bfffc4 	addi	r2,r18,-1
 400e6b4:	27009436 	bltu	r4,fp,400e908 <__divdf3+0x77c>
 400e6b8:	25c0932e 	bgeu	r4,r23,400e908 <__divdf3+0x77c>
 400e6bc:	94bfff84 	addi	r18,r18,-2
 400e6c0:	2709883a 	add	r4,r4,fp
 400e6c4:	4004943a 	slli	r2,r8,16
 400e6c8:	25efc83a 	sub	r23,r4,r23
 400e6cc:	1490b03a 	or	r8,r2,r18
 400e6d0:	4008d43a 	srli	r4,r8,16
 400e6d4:	40ffffcc 	andi	r3,r8,65535
 400e6d8:	30c5383a 	mul	r2,r6,r3
 400e6dc:	1a47383a 	mul	r3,r3,r9
 400e6e0:	310d383a 	mul	r6,r6,r4
 400e6e4:	100ad43a 	srli	r5,r2,16
 400e6e8:	4913383a 	mul	r9,r9,r4
 400e6ec:	1987883a 	add	r3,r3,r6
 400e6f0:	28c7883a 	add	r3,r5,r3
 400e6f4:	1980022e 	bgeu	r3,r6,400e700 <__divdf3+0x574>
 400e6f8:	01000074 	movhi	r4,1
 400e6fc:	4913883a 	add	r9,r9,r4
 400e700:	1808d43a 	srli	r4,r3,16
 400e704:	1806943a 	slli	r3,r3,16
 400e708:	10bfffcc 	andi	r2,r2,65535
 400e70c:	2253883a 	add	r9,r4,r9
 400e710:	1887883a 	add	r3,r3,r2
 400e714:	ba403836 	bltu	r23,r9,400e7f8 <__divdf3+0x66c>
 400e718:	ba403626 	beq	r23,r9,400e7f4 <__divdf3+0x668>
 400e71c:	42000054 	ori	r8,r8,1
 400e720:	a880ffc4 	addi	r2,r21,1023
 400e724:	00bf570e 	bge	zero,r2,400e484 <__alt_data_end+0xfc00e484>
 400e728:	40c001cc 	andi	r3,r8,7
 400e72c:	18000726 	beq	r3,zero,400e74c <__divdf3+0x5c0>
 400e730:	40c003cc 	andi	r3,r8,15
 400e734:	01000104 	movi	r4,4
 400e738:	19000426 	beq	r3,r4,400e74c <__divdf3+0x5c0>
 400e73c:	4107883a 	add	r3,r8,r4
 400e740:	1a11803a 	cmpltu	r8,r3,r8
 400e744:	8a23883a 	add	r17,r17,r8
 400e748:	1811883a 	mov	r8,r3
 400e74c:	88c0402c 	andhi	r3,r17,256
 400e750:	18000426 	beq	r3,zero,400e764 <__divdf3+0x5d8>
 400e754:	00ffc034 	movhi	r3,65280
 400e758:	18ffffc4 	addi	r3,r3,-1
 400e75c:	a8810004 	addi	r2,r21,1024
 400e760:	88e2703a 	and	r17,r17,r3
 400e764:	00c1ff84 	movi	r3,2046
 400e768:	18bee316 	blt	r3,r2,400e2f8 <__alt_data_end+0xfc00e2f8>
 400e76c:	8824977a 	slli	r18,r17,29
 400e770:	4010d0fa 	srli	r8,r8,3
 400e774:	8822927a 	slli	r17,r17,9
 400e778:	1081ffcc 	andi	r2,r2,2047
 400e77c:	9224b03a 	or	r18,r18,r8
 400e780:	880ad33a 	srli	r5,r17,12
 400e784:	98c0004c 	andi	r3,r19,1
 400e788:	003edf06 	br	400e308 <__alt_data_end+0xfc00e308>
 400e78c:	8080022c 	andhi	r2,r16,8
 400e790:	10001226 	beq	r2,zero,400e7dc <__divdf3+0x650>
 400e794:	8880022c 	andhi	r2,r17,8
 400e798:	1000101e 	bne	r2,zero,400e7dc <__divdf3+0x650>
 400e79c:	00800434 	movhi	r2,16
 400e7a0:	89400234 	orhi	r5,r17,8
 400e7a4:	10bfffc4 	addi	r2,r2,-1
 400e7a8:	b007883a 	mov	r3,r22
 400e7ac:	288a703a 	and	r5,r5,r2
 400e7b0:	4025883a 	mov	r18,r8
 400e7b4:	003f3106 	br	400e47c <__alt_data_end+0xfc00e47c>
 400e7b8:	008000c4 	movi	r2,3
 400e7bc:	3880a626 	beq	r7,r2,400ea58 <__divdf3+0x8cc>
 400e7c0:	00800044 	movi	r2,1
 400e7c4:	3880521e 	bne	r7,r2,400e910 <__divdf3+0x784>
 400e7c8:	b807883a 	mov	r3,r23
 400e7cc:	0005883a 	mov	r2,zero
 400e7d0:	000b883a 	mov	r5,zero
 400e7d4:	0025883a 	mov	r18,zero
 400e7d8:	003ecb06 	br	400e308 <__alt_data_end+0xfc00e308>
 400e7dc:	00800434 	movhi	r2,16
 400e7e0:	81400234 	orhi	r5,r16,8
 400e7e4:	10bfffc4 	addi	r2,r2,-1
 400e7e8:	a007883a 	mov	r3,r20
 400e7ec:	288a703a 	and	r5,r5,r2
 400e7f0:	003f2206 	br	400e47c <__alt_data_end+0xfc00e47c>
 400e7f4:	183fca26 	beq	r3,zero,400e720 <__alt_data_end+0xfc00e720>
 400e7f8:	e5ef883a 	add	r23,fp,r23
 400e7fc:	40bfffc4 	addi	r2,r8,-1
 400e800:	bf00392e 	bgeu	r23,fp,400e8e8 <__divdf3+0x75c>
 400e804:	1011883a 	mov	r8,r2
 400e808:	ba7fc41e 	bne	r23,r9,400e71c <__alt_data_end+0xfc00e71c>
 400e80c:	b0ffc31e 	bne	r22,r3,400e71c <__alt_data_end+0xfc00e71c>
 400e810:	003fc306 	br	400e720 <__alt_data_end+0xfc00e720>
 400e814:	143ff604 	addi	r16,r2,-40
 400e818:	9c20983a 	sll	r16,r19,r16
 400e81c:	0025883a 	mov	r18,zero
 400e820:	003ee206 	br	400e3ac <__alt_data_end+0xfc00e3ac>
 400e824:	d9800315 	stw	r6,12(sp)
 400e828:	d9c00215 	stw	r7,8(sp)
 400e82c:	400fee40 	call	400fee4 <__clzsi2>
 400e830:	10800804 	addi	r2,r2,32
 400e834:	d9c00217 	ldw	r7,8(sp)
 400e838:	d9800317 	ldw	r6,12(sp)
 400e83c:	003ed106 	br	400e384 <__alt_data_end+0xfc00e384>
 400e840:	147ff604 	addi	r17,r2,-40
 400e844:	3462983a 	sll	r17,r6,r17
 400e848:	0011883a 	mov	r8,zero
 400e84c:	003ef506 	br	400e424 <__alt_data_end+0xfc00e424>
 400e850:	3009883a 	mov	r4,r6
 400e854:	d9800315 	stw	r6,12(sp)
 400e858:	da400115 	stw	r9,4(sp)
 400e85c:	400fee40 	call	400fee4 <__clzsi2>
 400e860:	10800804 	addi	r2,r2,32
 400e864:	da400117 	ldw	r9,4(sp)
 400e868:	d9800317 	ldw	r6,12(sp)
 400e86c:	003ee306 	br	400e3fc <__alt_data_end+0xfc00e3fc>
 400e870:	85a1883a 	add	r16,r16,r22
 400e874:	8585803a 	cmpltu	r2,r16,r22
 400e878:	1705883a 	add	r2,r2,fp
 400e87c:	14a5883a 	add	r18,r2,r18
 400e880:	88bfffc4 	addi	r2,r17,-1
 400e884:	e4800c2e 	bgeu	fp,r18,400e8b8 <__divdf3+0x72c>
 400e888:	90c03e36 	bltu	r18,r3,400e984 <__divdf3+0x7f8>
 400e88c:	1c806926 	beq	r3,r18,400ea34 <__divdf3+0x8a8>
 400e890:	90c7c83a 	sub	r3,r18,r3
 400e894:	1023883a 	mov	r17,r2
 400e898:	003f5206 	br	400e5e4 <__alt_data_end+0xfc00e5e4>
 400e89c:	923f0436 	bltu	r18,r8,400e4b0 <__alt_data_end+0xfc00e4b0>
 400e8a0:	800897fa 	slli	r4,r16,31
 400e8a4:	9004d07a 	srli	r2,r18,1
 400e8a8:	8006d07a 	srli	r3,r16,1
 400e8ac:	902097fa 	slli	r16,r18,31
 400e8b0:	20a4b03a 	or	r18,r4,r2
 400e8b4:	003f0106 	br	400e4bc <__alt_data_end+0xfc00e4bc>
 400e8b8:	e4bff51e 	bne	fp,r18,400e890 <__alt_data_end+0xfc00e890>
 400e8bc:	85bff22e 	bgeu	r16,r22,400e888 <__alt_data_end+0xfc00e888>
 400e8c0:	e0c7c83a 	sub	r3,fp,r3
 400e8c4:	1023883a 	mov	r17,r2
 400e8c8:	003f4606 	br	400e5e4 <__alt_data_end+0xfc00e5e4>
 400e8cc:	100f883a 	mov	r7,r2
 400e8d0:	003f2b06 	br	400e580 <__alt_data_end+0xfc00e580>
 400e8d4:	180d883a 	mov	r6,r3
 400e8d8:	003f1306 	br	400e528 <__alt_data_end+0xfc00e528>
 400e8dc:	813fe436 	bltu	r16,r4,400e870 <__alt_data_end+0xfc00e870>
 400e8e0:	0007883a 	mov	r3,zero
 400e8e4:	003f3f06 	br	400e5e4 <__alt_data_end+0xfc00e5e4>
 400e8e8:	ba402c36 	bltu	r23,r9,400e99c <__divdf3+0x810>
 400e8ec:	4dc05426 	beq	r9,r23,400ea40 <__divdf3+0x8b4>
 400e8f0:	1011883a 	mov	r8,r2
 400e8f4:	003f8906 	br	400e71c <__alt_data_end+0xfc00e71c>
 400e8f8:	023fffc4 	movi	r8,-1
 400e8fc:	003f8806 	br	400e720 <__alt_data_end+0xfc00e720>
 400e900:	1811883a 	mov	r8,r3
 400e904:	003f5406 	br	400e658 <__alt_data_end+0xfc00e658>
 400e908:	1025883a 	mov	r18,r2
 400e90c:	003f6d06 	br	400e6c4 <__alt_data_end+0xfc00e6c4>
 400e910:	b827883a 	mov	r19,r23
 400e914:	003f8206 	br	400e720 <__alt_data_end+0xfc00e720>
 400e918:	010007c4 	movi	r4,31
 400e91c:	20c02616 	blt	r4,r3,400e9b8 <__divdf3+0x82c>
 400e920:	00800804 	movi	r2,32
 400e924:	10c5c83a 	sub	r2,r2,r3
 400e928:	888a983a 	sll	r5,r17,r2
 400e92c:	40c8d83a 	srl	r4,r8,r3
 400e930:	4084983a 	sll	r2,r8,r2
 400e934:	88e2d83a 	srl	r17,r17,r3
 400e938:	2906b03a 	or	r3,r5,r4
 400e93c:	1004c03a 	cmpne	r2,r2,zero
 400e940:	1886b03a 	or	r3,r3,r2
 400e944:	188001cc 	andi	r2,r3,7
 400e948:	10000726 	beq	r2,zero,400e968 <__divdf3+0x7dc>
 400e94c:	188003cc 	andi	r2,r3,15
 400e950:	01000104 	movi	r4,4
 400e954:	11000426 	beq	r2,r4,400e968 <__divdf3+0x7dc>
 400e958:	1805883a 	mov	r2,r3
 400e95c:	10c00104 	addi	r3,r2,4
 400e960:	1885803a 	cmpltu	r2,r3,r2
 400e964:	88a3883a 	add	r17,r17,r2
 400e968:	8880202c 	andhi	r2,r17,128
 400e96c:	10002726 	beq	r2,zero,400ea0c <__divdf3+0x880>
 400e970:	98c0004c 	andi	r3,r19,1
 400e974:	00800044 	movi	r2,1
 400e978:	000b883a 	mov	r5,zero
 400e97c:	0025883a 	mov	r18,zero
 400e980:	003e6106 	br	400e308 <__alt_data_end+0xfc00e308>
 400e984:	85a1883a 	add	r16,r16,r22
 400e988:	8585803a 	cmpltu	r2,r16,r22
 400e98c:	1705883a 	add	r2,r2,fp
 400e990:	14a5883a 	add	r18,r2,r18
 400e994:	8c7fff84 	addi	r17,r17,-2
 400e998:	003f1106 	br	400e5e0 <__alt_data_end+0xfc00e5e0>
 400e99c:	b589883a 	add	r4,r22,r22
 400e9a0:	25ad803a 	cmpltu	r22,r4,r22
 400e9a4:	b739883a 	add	fp,r22,fp
 400e9a8:	40bfff84 	addi	r2,r8,-2
 400e9ac:	bf2f883a 	add	r23,r23,fp
 400e9b0:	202d883a 	mov	r22,r4
 400e9b4:	003f9306 	br	400e804 <__alt_data_end+0xfc00e804>
 400e9b8:	013ff844 	movi	r4,-31
 400e9bc:	2085c83a 	sub	r2,r4,r2
 400e9c0:	8888d83a 	srl	r4,r17,r2
 400e9c4:	00800804 	movi	r2,32
 400e9c8:	18802126 	beq	r3,r2,400ea50 <__divdf3+0x8c4>
 400e9cc:	00801004 	movi	r2,64
 400e9d0:	10c5c83a 	sub	r2,r2,r3
 400e9d4:	8884983a 	sll	r2,r17,r2
 400e9d8:	1204b03a 	or	r2,r2,r8
 400e9dc:	1004c03a 	cmpne	r2,r2,zero
 400e9e0:	2084b03a 	or	r2,r4,r2
 400e9e4:	144001cc 	andi	r17,r2,7
 400e9e8:	88000d1e 	bne	r17,zero,400ea20 <__divdf3+0x894>
 400e9ec:	000b883a 	mov	r5,zero
 400e9f0:	1024d0fa 	srli	r18,r2,3
 400e9f4:	98c0004c 	andi	r3,r19,1
 400e9f8:	0005883a 	mov	r2,zero
 400e9fc:	9464b03a 	or	r18,r18,r17
 400ea00:	003e4106 	br	400e308 <__alt_data_end+0xfc00e308>
 400ea04:	1007883a 	mov	r3,r2
 400ea08:	0023883a 	mov	r17,zero
 400ea0c:	880a927a 	slli	r5,r17,9
 400ea10:	1805883a 	mov	r2,r3
 400ea14:	8822977a 	slli	r17,r17,29
 400ea18:	280ad33a 	srli	r5,r5,12
 400ea1c:	003ff406 	br	400e9f0 <__alt_data_end+0xfc00e9f0>
 400ea20:	10c003cc 	andi	r3,r2,15
 400ea24:	01000104 	movi	r4,4
 400ea28:	193ff626 	beq	r3,r4,400ea04 <__alt_data_end+0xfc00ea04>
 400ea2c:	0023883a 	mov	r17,zero
 400ea30:	003fca06 	br	400e95c <__alt_data_end+0xfc00e95c>
 400ea34:	813fd336 	bltu	r16,r4,400e984 <__alt_data_end+0xfc00e984>
 400ea38:	1023883a 	mov	r17,r2
 400ea3c:	003fa806 	br	400e8e0 <__alt_data_end+0xfc00e8e0>
 400ea40:	b0ffd636 	bltu	r22,r3,400e99c <__alt_data_end+0xfc00e99c>
 400ea44:	1011883a 	mov	r8,r2
 400ea48:	b0ff341e 	bne	r22,r3,400e71c <__alt_data_end+0xfc00e71c>
 400ea4c:	003f3406 	br	400e720 <__alt_data_end+0xfc00e720>
 400ea50:	0005883a 	mov	r2,zero
 400ea54:	003fe006 	br	400e9d8 <__alt_data_end+0xfc00e9d8>
 400ea58:	00800434 	movhi	r2,16
 400ea5c:	89400234 	orhi	r5,r17,8
 400ea60:	10bfffc4 	addi	r2,r2,-1
 400ea64:	b807883a 	mov	r3,r23
 400ea68:	288a703a 	and	r5,r5,r2
 400ea6c:	4025883a 	mov	r18,r8
 400ea70:	003e8206 	br	400e47c <__alt_data_end+0xfc00e47c>

0400ea74 <__eqdf2>:
 400ea74:	2804d53a 	srli	r2,r5,20
 400ea78:	3806d53a 	srli	r3,r7,20
 400ea7c:	02000434 	movhi	r8,16
 400ea80:	423fffc4 	addi	r8,r8,-1
 400ea84:	1081ffcc 	andi	r2,r2,2047
 400ea88:	0281ffc4 	movi	r10,2047
 400ea8c:	2a12703a 	and	r9,r5,r8
 400ea90:	18c1ffcc 	andi	r3,r3,2047
 400ea94:	3a10703a 	and	r8,r7,r8
 400ea98:	280ad7fa 	srli	r5,r5,31
 400ea9c:	380ed7fa 	srli	r7,r7,31
 400eaa0:	12801026 	beq	r2,r10,400eae4 <__eqdf2+0x70>
 400eaa4:	0281ffc4 	movi	r10,2047
 400eaa8:	1a800a26 	beq	r3,r10,400ead4 <__eqdf2+0x60>
 400eaac:	10c00226 	beq	r2,r3,400eab8 <__eqdf2+0x44>
 400eab0:	00800044 	movi	r2,1
 400eab4:	f800283a 	ret
 400eab8:	4a3ffd1e 	bne	r9,r8,400eab0 <__alt_data_end+0xfc00eab0>
 400eabc:	21bffc1e 	bne	r4,r6,400eab0 <__alt_data_end+0xfc00eab0>
 400eac0:	29c00c26 	beq	r5,r7,400eaf4 <__eqdf2+0x80>
 400eac4:	103ffa1e 	bne	r2,zero,400eab0 <__alt_data_end+0xfc00eab0>
 400eac8:	2244b03a 	or	r2,r4,r9
 400eacc:	1004c03a 	cmpne	r2,r2,zero
 400ead0:	f800283a 	ret
 400ead4:	3214b03a 	or	r10,r6,r8
 400ead8:	503ff426 	beq	r10,zero,400eaac <__alt_data_end+0xfc00eaac>
 400eadc:	00800044 	movi	r2,1
 400eae0:	f800283a 	ret
 400eae4:	2254b03a 	or	r10,r4,r9
 400eae8:	503fee26 	beq	r10,zero,400eaa4 <__alt_data_end+0xfc00eaa4>
 400eaec:	00800044 	movi	r2,1
 400eaf0:	f800283a 	ret
 400eaf4:	0005883a 	mov	r2,zero
 400eaf8:	f800283a 	ret

0400eafc <__gedf2>:
 400eafc:	2804d53a 	srli	r2,r5,20
 400eb00:	3806d53a 	srli	r3,r7,20
 400eb04:	02000434 	movhi	r8,16
 400eb08:	423fffc4 	addi	r8,r8,-1
 400eb0c:	1081ffcc 	andi	r2,r2,2047
 400eb10:	0241ffc4 	movi	r9,2047
 400eb14:	2a14703a 	and	r10,r5,r8
 400eb18:	18c1ffcc 	andi	r3,r3,2047
 400eb1c:	3a10703a 	and	r8,r7,r8
 400eb20:	280ad7fa 	srli	r5,r5,31
 400eb24:	380ed7fa 	srli	r7,r7,31
 400eb28:	12401d26 	beq	r2,r9,400eba0 <__gedf2+0xa4>
 400eb2c:	0241ffc4 	movi	r9,2047
 400eb30:	1a401226 	beq	r3,r9,400eb7c <__gedf2+0x80>
 400eb34:	1000081e 	bne	r2,zero,400eb58 <__gedf2+0x5c>
 400eb38:	2296b03a 	or	r11,r4,r10
 400eb3c:	5813003a 	cmpeq	r9,r11,zero
 400eb40:	1800091e 	bne	r3,zero,400eb68 <__gedf2+0x6c>
 400eb44:	3218b03a 	or	r12,r6,r8
 400eb48:	6000071e 	bne	r12,zero,400eb68 <__gedf2+0x6c>
 400eb4c:	0005883a 	mov	r2,zero
 400eb50:	5800101e 	bne	r11,zero,400eb94 <__gedf2+0x98>
 400eb54:	f800283a 	ret
 400eb58:	18000c1e 	bne	r3,zero,400eb8c <__gedf2+0x90>
 400eb5c:	3212b03a 	or	r9,r6,r8
 400eb60:	48000c26 	beq	r9,zero,400eb94 <__gedf2+0x98>
 400eb64:	0013883a 	mov	r9,zero
 400eb68:	39c03fcc 	andi	r7,r7,255
 400eb6c:	48000826 	beq	r9,zero,400eb90 <__gedf2+0x94>
 400eb70:	38000926 	beq	r7,zero,400eb98 <__gedf2+0x9c>
 400eb74:	00800044 	movi	r2,1
 400eb78:	f800283a 	ret
 400eb7c:	3212b03a 	or	r9,r6,r8
 400eb80:	483fec26 	beq	r9,zero,400eb34 <__alt_data_end+0xfc00eb34>
 400eb84:	00bfff84 	movi	r2,-2
 400eb88:	f800283a 	ret
 400eb8c:	39c03fcc 	andi	r7,r7,255
 400eb90:	29c00626 	beq	r5,r7,400ebac <__gedf2+0xb0>
 400eb94:	283ff726 	beq	r5,zero,400eb74 <__alt_data_end+0xfc00eb74>
 400eb98:	00bfffc4 	movi	r2,-1
 400eb9c:	f800283a 	ret
 400eba0:	2292b03a 	or	r9,r4,r10
 400eba4:	483fe126 	beq	r9,zero,400eb2c <__alt_data_end+0xfc00eb2c>
 400eba8:	003ff606 	br	400eb84 <__alt_data_end+0xfc00eb84>
 400ebac:	18bff916 	blt	r3,r2,400eb94 <__alt_data_end+0xfc00eb94>
 400ebb0:	10c00316 	blt	r2,r3,400ebc0 <__gedf2+0xc4>
 400ebb4:	42bff736 	bltu	r8,r10,400eb94 <__alt_data_end+0xfc00eb94>
 400ebb8:	52000326 	beq	r10,r8,400ebc8 <__gedf2+0xcc>
 400ebbc:	5200042e 	bgeu	r10,r8,400ebd0 <__gedf2+0xd4>
 400ebc0:	283fec1e 	bne	r5,zero,400eb74 <__alt_data_end+0xfc00eb74>
 400ebc4:	003ff406 	br	400eb98 <__alt_data_end+0xfc00eb98>
 400ebc8:	313ff236 	bltu	r6,r4,400eb94 <__alt_data_end+0xfc00eb94>
 400ebcc:	21bffc36 	bltu	r4,r6,400ebc0 <__alt_data_end+0xfc00ebc0>
 400ebd0:	0005883a 	mov	r2,zero
 400ebd4:	f800283a 	ret

0400ebd8 <__ledf2>:
 400ebd8:	2804d53a 	srli	r2,r5,20
 400ebdc:	3810d53a 	srli	r8,r7,20
 400ebe0:	00c00434 	movhi	r3,16
 400ebe4:	18ffffc4 	addi	r3,r3,-1
 400ebe8:	1081ffcc 	andi	r2,r2,2047
 400ebec:	0241ffc4 	movi	r9,2047
 400ebf0:	28d4703a 	and	r10,r5,r3
 400ebf4:	4201ffcc 	andi	r8,r8,2047
 400ebf8:	38c6703a 	and	r3,r7,r3
 400ebfc:	280ad7fa 	srli	r5,r5,31
 400ec00:	380ed7fa 	srli	r7,r7,31
 400ec04:	12401f26 	beq	r2,r9,400ec84 <__ledf2+0xac>
 400ec08:	0241ffc4 	movi	r9,2047
 400ec0c:	42401426 	beq	r8,r9,400ec60 <__ledf2+0x88>
 400ec10:	1000091e 	bne	r2,zero,400ec38 <__ledf2+0x60>
 400ec14:	2296b03a 	or	r11,r4,r10
 400ec18:	5813003a 	cmpeq	r9,r11,zero
 400ec1c:	29403fcc 	andi	r5,r5,255
 400ec20:	40000a1e 	bne	r8,zero,400ec4c <__ledf2+0x74>
 400ec24:	30d8b03a 	or	r12,r6,r3
 400ec28:	6000081e 	bne	r12,zero,400ec4c <__ledf2+0x74>
 400ec2c:	0005883a 	mov	r2,zero
 400ec30:	5800111e 	bne	r11,zero,400ec78 <__ledf2+0xa0>
 400ec34:	f800283a 	ret
 400ec38:	29403fcc 	andi	r5,r5,255
 400ec3c:	40000c1e 	bne	r8,zero,400ec70 <__ledf2+0x98>
 400ec40:	30d2b03a 	or	r9,r6,r3
 400ec44:	48000c26 	beq	r9,zero,400ec78 <__ledf2+0xa0>
 400ec48:	0013883a 	mov	r9,zero
 400ec4c:	39c03fcc 	andi	r7,r7,255
 400ec50:	48000826 	beq	r9,zero,400ec74 <__ledf2+0x9c>
 400ec54:	38001126 	beq	r7,zero,400ec9c <__ledf2+0xc4>
 400ec58:	00800044 	movi	r2,1
 400ec5c:	f800283a 	ret
 400ec60:	30d2b03a 	or	r9,r6,r3
 400ec64:	483fea26 	beq	r9,zero,400ec10 <__alt_data_end+0xfc00ec10>
 400ec68:	00800084 	movi	r2,2
 400ec6c:	f800283a 	ret
 400ec70:	39c03fcc 	andi	r7,r7,255
 400ec74:	39400726 	beq	r7,r5,400ec94 <__ledf2+0xbc>
 400ec78:	2800081e 	bne	r5,zero,400ec9c <__ledf2+0xc4>
 400ec7c:	00800044 	movi	r2,1
 400ec80:	f800283a 	ret
 400ec84:	2292b03a 	or	r9,r4,r10
 400ec88:	483fdf26 	beq	r9,zero,400ec08 <__alt_data_end+0xfc00ec08>
 400ec8c:	00800084 	movi	r2,2
 400ec90:	f800283a 	ret
 400ec94:	4080030e 	bge	r8,r2,400eca4 <__ledf2+0xcc>
 400ec98:	383fef26 	beq	r7,zero,400ec58 <__alt_data_end+0xfc00ec58>
 400ec9c:	00bfffc4 	movi	r2,-1
 400eca0:	f800283a 	ret
 400eca4:	123feb16 	blt	r2,r8,400ec54 <__alt_data_end+0xfc00ec54>
 400eca8:	1abff336 	bltu	r3,r10,400ec78 <__alt_data_end+0xfc00ec78>
 400ecac:	50c00326 	beq	r10,r3,400ecbc <__ledf2+0xe4>
 400ecb0:	50c0042e 	bgeu	r10,r3,400ecc4 <__ledf2+0xec>
 400ecb4:	283fe81e 	bne	r5,zero,400ec58 <__alt_data_end+0xfc00ec58>
 400ecb8:	003ff806 	br	400ec9c <__alt_data_end+0xfc00ec9c>
 400ecbc:	313fee36 	bltu	r6,r4,400ec78 <__alt_data_end+0xfc00ec78>
 400ecc0:	21bffc36 	bltu	r4,r6,400ecb4 <__alt_data_end+0xfc00ecb4>
 400ecc4:	0005883a 	mov	r2,zero
 400ecc8:	f800283a 	ret

0400eccc <__muldf3>:
 400eccc:	defff304 	addi	sp,sp,-52
 400ecd0:	2804d53a 	srli	r2,r5,20
 400ecd4:	dd800915 	stw	r22,36(sp)
 400ecd8:	282cd7fa 	srli	r22,r5,31
 400ecdc:	dc000315 	stw	r16,12(sp)
 400ece0:	04000434 	movhi	r16,16
 400ece4:	dd400815 	stw	r21,32(sp)
 400ece8:	dc800515 	stw	r18,20(sp)
 400ecec:	843fffc4 	addi	r16,r16,-1
 400ecf0:	dfc00c15 	stw	ra,48(sp)
 400ecf4:	df000b15 	stw	fp,44(sp)
 400ecf8:	ddc00a15 	stw	r23,40(sp)
 400ecfc:	dd000715 	stw	r20,28(sp)
 400ed00:	dcc00615 	stw	r19,24(sp)
 400ed04:	dc400415 	stw	r17,16(sp)
 400ed08:	1481ffcc 	andi	r18,r2,2047
 400ed0c:	2c20703a 	and	r16,r5,r16
 400ed10:	b02b883a 	mov	r21,r22
 400ed14:	b2403fcc 	andi	r9,r22,255
 400ed18:	90006026 	beq	r18,zero,400ee9c <__muldf3+0x1d0>
 400ed1c:	0081ffc4 	movi	r2,2047
 400ed20:	2029883a 	mov	r20,r4
 400ed24:	90803626 	beq	r18,r2,400ee00 <__muldf3+0x134>
 400ed28:	80800434 	orhi	r2,r16,16
 400ed2c:	100490fa 	slli	r2,r2,3
 400ed30:	2020d77a 	srli	r16,r4,29
 400ed34:	202890fa 	slli	r20,r4,3
 400ed38:	94bf0044 	addi	r18,r18,-1023
 400ed3c:	80a0b03a 	or	r16,r16,r2
 400ed40:	0027883a 	mov	r19,zero
 400ed44:	0039883a 	mov	fp,zero
 400ed48:	3804d53a 	srli	r2,r7,20
 400ed4c:	382ed7fa 	srli	r23,r7,31
 400ed50:	04400434 	movhi	r17,16
 400ed54:	8c7fffc4 	addi	r17,r17,-1
 400ed58:	1081ffcc 	andi	r2,r2,2047
 400ed5c:	3011883a 	mov	r8,r6
 400ed60:	3c62703a 	and	r17,r7,r17
 400ed64:	ba803fcc 	andi	r10,r23,255
 400ed68:	10006d26 	beq	r2,zero,400ef20 <__muldf3+0x254>
 400ed6c:	00c1ffc4 	movi	r3,2047
 400ed70:	10c06526 	beq	r2,r3,400ef08 <__muldf3+0x23c>
 400ed74:	88c00434 	orhi	r3,r17,16
 400ed78:	180690fa 	slli	r3,r3,3
 400ed7c:	3022d77a 	srli	r17,r6,29
 400ed80:	301090fa 	slli	r8,r6,3
 400ed84:	10bf0044 	addi	r2,r2,-1023
 400ed88:	88e2b03a 	or	r17,r17,r3
 400ed8c:	000b883a 	mov	r5,zero
 400ed90:	9085883a 	add	r2,r18,r2
 400ed94:	2cc8b03a 	or	r4,r5,r19
 400ed98:	00c003c4 	movi	r3,15
 400ed9c:	bdacf03a 	xor	r22,r23,r22
 400eda0:	12c00044 	addi	r11,r2,1
 400eda4:	19009936 	bltu	r3,r4,400f00c <__muldf3+0x340>
 400eda8:	200890ba 	slli	r4,r4,2
 400edac:	00c10074 	movhi	r3,1025
 400edb0:	18fb7004 	addi	r3,r3,-4672
 400edb4:	20c9883a 	add	r4,r4,r3
 400edb8:	20c00017 	ldw	r3,0(r4)
 400edbc:	1800683a 	jmp	r3
 400edc0:	0400f00c 	andi	r16,zero,960
 400edc4:	0400ee20 	cmpeqi	r16,zero,952
 400edc8:	0400ee20 	cmpeqi	r16,zero,952
 400edcc:	0400ee1c 	xori	r16,zero,952
 400edd0:	0400efe8 	cmpgeui	r16,zero,959
 400edd4:	0400efe8 	cmpgeui	r16,zero,959
 400edd8:	0400efd0 	cmplti	r16,zero,959
 400eddc:	0400ee1c 	xori	r16,zero,952
 400ede0:	0400efe8 	cmpgeui	r16,zero,959
 400ede4:	0400efd0 	cmplti	r16,zero,959
 400ede8:	0400efe8 	cmpgeui	r16,zero,959
 400edec:	0400ee1c 	xori	r16,zero,952
 400edf0:	0400eff8 	rdprs	r16,zero,959
 400edf4:	0400eff8 	rdprs	r16,zero,959
 400edf8:	0400eff8 	rdprs	r16,zero,959
 400edfc:	0400f214 	movui	r16,968
 400ee00:	2404b03a 	or	r2,r4,r16
 400ee04:	10006f1e 	bne	r2,zero,400efc4 <__muldf3+0x2f8>
 400ee08:	04c00204 	movi	r19,8
 400ee0c:	0021883a 	mov	r16,zero
 400ee10:	0029883a 	mov	r20,zero
 400ee14:	07000084 	movi	fp,2
 400ee18:	003fcb06 	br	400ed48 <__alt_data_end+0xfc00ed48>
 400ee1c:	502d883a 	mov	r22,r10
 400ee20:	00800084 	movi	r2,2
 400ee24:	28805726 	beq	r5,r2,400ef84 <__muldf3+0x2b8>
 400ee28:	008000c4 	movi	r2,3
 400ee2c:	28816626 	beq	r5,r2,400f3c8 <__muldf3+0x6fc>
 400ee30:	00800044 	movi	r2,1
 400ee34:	2881411e 	bne	r5,r2,400f33c <__muldf3+0x670>
 400ee38:	b02b883a 	mov	r21,r22
 400ee3c:	0005883a 	mov	r2,zero
 400ee40:	000b883a 	mov	r5,zero
 400ee44:	0029883a 	mov	r20,zero
 400ee48:	1004953a 	slli	r2,r2,20
 400ee4c:	a8c03fcc 	andi	r3,r21,255
 400ee50:	04400434 	movhi	r17,16
 400ee54:	8c7fffc4 	addi	r17,r17,-1
 400ee58:	180697fa 	slli	r3,r3,31
 400ee5c:	2c4a703a 	and	r5,r5,r17
 400ee60:	288ab03a 	or	r5,r5,r2
 400ee64:	28c6b03a 	or	r3,r5,r3
 400ee68:	a005883a 	mov	r2,r20
 400ee6c:	dfc00c17 	ldw	ra,48(sp)
 400ee70:	df000b17 	ldw	fp,44(sp)
 400ee74:	ddc00a17 	ldw	r23,40(sp)
 400ee78:	dd800917 	ldw	r22,36(sp)
 400ee7c:	dd400817 	ldw	r21,32(sp)
 400ee80:	dd000717 	ldw	r20,28(sp)
 400ee84:	dcc00617 	ldw	r19,24(sp)
 400ee88:	dc800517 	ldw	r18,20(sp)
 400ee8c:	dc400417 	ldw	r17,16(sp)
 400ee90:	dc000317 	ldw	r16,12(sp)
 400ee94:	dec00d04 	addi	sp,sp,52
 400ee98:	f800283a 	ret
 400ee9c:	2404b03a 	or	r2,r4,r16
 400eea0:	2027883a 	mov	r19,r4
 400eea4:	10004226 	beq	r2,zero,400efb0 <__muldf3+0x2e4>
 400eea8:	8000fc26 	beq	r16,zero,400f29c <__muldf3+0x5d0>
 400eeac:	8009883a 	mov	r4,r16
 400eeb0:	d9800215 	stw	r6,8(sp)
 400eeb4:	d9c00015 	stw	r7,0(sp)
 400eeb8:	da400115 	stw	r9,4(sp)
 400eebc:	400fee40 	call	400fee4 <__clzsi2>
 400eec0:	d9800217 	ldw	r6,8(sp)
 400eec4:	d9c00017 	ldw	r7,0(sp)
 400eec8:	da400117 	ldw	r9,4(sp)
 400eecc:	113ffd44 	addi	r4,r2,-11
 400eed0:	00c00704 	movi	r3,28
 400eed4:	1900ed16 	blt	r3,r4,400f28c <__muldf3+0x5c0>
 400eed8:	00c00744 	movi	r3,29
 400eedc:	147ffe04 	addi	r17,r2,-8
 400eee0:	1907c83a 	sub	r3,r3,r4
 400eee4:	8460983a 	sll	r16,r16,r17
 400eee8:	98c6d83a 	srl	r3,r19,r3
 400eeec:	9c68983a 	sll	r20,r19,r17
 400eef0:	1c20b03a 	or	r16,r3,r16
 400eef4:	1080fcc4 	addi	r2,r2,1011
 400eef8:	00a5c83a 	sub	r18,zero,r2
 400eefc:	0027883a 	mov	r19,zero
 400ef00:	0039883a 	mov	fp,zero
 400ef04:	003f9006 	br	400ed48 <__alt_data_end+0xfc00ed48>
 400ef08:	3446b03a 	or	r3,r6,r17
 400ef0c:	1800261e 	bne	r3,zero,400efa8 <__muldf3+0x2dc>
 400ef10:	0023883a 	mov	r17,zero
 400ef14:	0011883a 	mov	r8,zero
 400ef18:	01400084 	movi	r5,2
 400ef1c:	003f9c06 	br	400ed90 <__alt_data_end+0xfc00ed90>
 400ef20:	3446b03a 	or	r3,r6,r17
 400ef24:	18001c26 	beq	r3,zero,400ef98 <__muldf3+0x2cc>
 400ef28:	8800ce26 	beq	r17,zero,400f264 <__muldf3+0x598>
 400ef2c:	8809883a 	mov	r4,r17
 400ef30:	d9800215 	stw	r6,8(sp)
 400ef34:	da400115 	stw	r9,4(sp)
 400ef38:	da800015 	stw	r10,0(sp)
 400ef3c:	400fee40 	call	400fee4 <__clzsi2>
 400ef40:	d9800217 	ldw	r6,8(sp)
 400ef44:	da400117 	ldw	r9,4(sp)
 400ef48:	da800017 	ldw	r10,0(sp)
 400ef4c:	113ffd44 	addi	r4,r2,-11
 400ef50:	00c00704 	movi	r3,28
 400ef54:	1900bf16 	blt	r3,r4,400f254 <__muldf3+0x588>
 400ef58:	00c00744 	movi	r3,29
 400ef5c:	123ffe04 	addi	r8,r2,-8
 400ef60:	1907c83a 	sub	r3,r3,r4
 400ef64:	8a22983a 	sll	r17,r17,r8
 400ef68:	30c6d83a 	srl	r3,r6,r3
 400ef6c:	3210983a 	sll	r8,r6,r8
 400ef70:	1c62b03a 	or	r17,r3,r17
 400ef74:	1080fcc4 	addi	r2,r2,1011
 400ef78:	0085c83a 	sub	r2,zero,r2
 400ef7c:	000b883a 	mov	r5,zero
 400ef80:	003f8306 	br	400ed90 <__alt_data_end+0xfc00ed90>
 400ef84:	b02b883a 	mov	r21,r22
 400ef88:	0081ffc4 	movi	r2,2047
 400ef8c:	000b883a 	mov	r5,zero
 400ef90:	0029883a 	mov	r20,zero
 400ef94:	003fac06 	br	400ee48 <__alt_data_end+0xfc00ee48>
 400ef98:	0023883a 	mov	r17,zero
 400ef9c:	0011883a 	mov	r8,zero
 400efa0:	01400044 	movi	r5,1
 400efa4:	003f7a06 	br	400ed90 <__alt_data_end+0xfc00ed90>
 400efa8:	014000c4 	movi	r5,3
 400efac:	003f7806 	br	400ed90 <__alt_data_end+0xfc00ed90>
 400efb0:	04c00104 	movi	r19,4
 400efb4:	0021883a 	mov	r16,zero
 400efb8:	0029883a 	mov	r20,zero
 400efbc:	07000044 	movi	fp,1
 400efc0:	003f6106 	br	400ed48 <__alt_data_end+0xfc00ed48>
 400efc4:	04c00304 	movi	r19,12
 400efc8:	070000c4 	movi	fp,3
 400efcc:	003f5e06 	br	400ed48 <__alt_data_end+0xfc00ed48>
 400efd0:	01400434 	movhi	r5,16
 400efd4:	002b883a 	mov	r21,zero
 400efd8:	297fffc4 	addi	r5,r5,-1
 400efdc:	053fffc4 	movi	r20,-1
 400efe0:	0081ffc4 	movi	r2,2047
 400efe4:	003f9806 	br	400ee48 <__alt_data_end+0xfc00ee48>
 400efe8:	8023883a 	mov	r17,r16
 400efec:	a011883a 	mov	r8,r20
 400eff0:	e00b883a 	mov	r5,fp
 400eff4:	003f8a06 	br	400ee20 <__alt_data_end+0xfc00ee20>
 400eff8:	8023883a 	mov	r17,r16
 400effc:	a011883a 	mov	r8,r20
 400f000:	482d883a 	mov	r22,r9
 400f004:	e00b883a 	mov	r5,fp
 400f008:	003f8506 	br	400ee20 <__alt_data_end+0xfc00ee20>
 400f00c:	a00ad43a 	srli	r5,r20,16
 400f010:	401ad43a 	srli	r13,r8,16
 400f014:	a53fffcc 	andi	r20,r20,65535
 400f018:	423fffcc 	andi	r8,r8,65535
 400f01c:	4519383a 	mul	r12,r8,r20
 400f020:	4147383a 	mul	r3,r8,r5
 400f024:	6d09383a 	mul	r4,r13,r20
 400f028:	600cd43a 	srli	r6,r12,16
 400f02c:	2b5d383a 	mul	r14,r5,r13
 400f030:	20c9883a 	add	r4,r4,r3
 400f034:	310d883a 	add	r6,r6,r4
 400f038:	30c0022e 	bgeu	r6,r3,400f044 <__muldf3+0x378>
 400f03c:	00c00074 	movhi	r3,1
 400f040:	70dd883a 	add	r14,r14,r3
 400f044:	8826d43a 	srli	r19,r17,16
 400f048:	8bffffcc 	andi	r15,r17,65535
 400f04c:	7d23383a 	mul	r17,r15,r20
 400f050:	7949383a 	mul	r4,r15,r5
 400f054:	9d29383a 	mul	r20,r19,r20
 400f058:	8814d43a 	srli	r10,r17,16
 400f05c:	3012943a 	slli	r9,r6,16
 400f060:	a129883a 	add	r20,r20,r4
 400f064:	633fffcc 	andi	r12,r12,65535
 400f068:	5515883a 	add	r10,r10,r20
 400f06c:	3006d43a 	srli	r3,r6,16
 400f070:	4b13883a 	add	r9,r9,r12
 400f074:	2ccb383a 	mul	r5,r5,r19
 400f078:	5100022e 	bgeu	r10,r4,400f084 <__muldf3+0x3b8>
 400f07c:	01000074 	movhi	r4,1
 400f080:	290b883a 	add	r5,r5,r4
 400f084:	802ad43a 	srli	r21,r16,16
 400f088:	843fffcc 	andi	r16,r16,65535
 400f08c:	440d383a 	mul	r6,r8,r16
 400f090:	4565383a 	mul	r18,r8,r21
 400f094:	8349383a 	mul	r4,r16,r13
 400f098:	500e943a 	slli	r7,r10,16
 400f09c:	3010d43a 	srli	r8,r6,16
 400f0a0:	5028d43a 	srli	r20,r10,16
 400f0a4:	2489883a 	add	r4,r4,r18
 400f0a8:	8abfffcc 	andi	r10,r17,65535
 400f0ac:	3a95883a 	add	r10,r7,r10
 400f0b0:	4119883a 	add	r12,r8,r4
 400f0b4:	a169883a 	add	r20,r20,r5
 400f0b8:	1a87883a 	add	r3,r3,r10
 400f0bc:	6d5b383a 	mul	r13,r13,r21
 400f0c0:	6480022e 	bgeu	r12,r18,400f0cc <__muldf3+0x400>
 400f0c4:	01000074 	movhi	r4,1
 400f0c8:	691b883a 	add	r13,r13,r4
 400f0cc:	7c25383a 	mul	r18,r15,r16
 400f0d0:	7d4b383a 	mul	r5,r15,r21
 400f0d4:	84cf383a 	mul	r7,r16,r19
 400f0d8:	901ed43a 	srli	r15,r18,16
 400f0dc:	6008d43a 	srli	r4,r12,16
 400f0e0:	6010943a 	slli	r8,r12,16
 400f0e4:	394f883a 	add	r7,r7,r5
 400f0e8:	333fffcc 	andi	r12,r6,65535
 400f0ec:	79df883a 	add	r15,r15,r7
 400f0f0:	235b883a 	add	r13,r4,r13
 400f0f4:	9d63383a 	mul	r17,r19,r21
 400f0f8:	4309883a 	add	r4,r8,r12
 400f0fc:	7940022e 	bgeu	r15,r5,400f108 <__muldf3+0x43c>
 400f100:	01400074 	movhi	r5,1
 400f104:	8963883a 	add	r17,r17,r5
 400f108:	780a943a 	slli	r5,r15,16
 400f10c:	91bfffcc 	andi	r6,r18,65535
 400f110:	70c7883a 	add	r3,r14,r3
 400f114:	298d883a 	add	r6,r5,r6
 400f118:	1a8f803a 	cmpltu	r7,r3,r10
 400f11c:	350b883a 	add	r5,r6,r20
 400f120:	20c7883a 	add	r3,r4,r3
 400f124:	3955883a 	add	r10,r7,r5
 400f128:	1909803a 	cmpltu	r4,r3,r4
 400f12c:	6a91883a 	add	r8,r13,r10
 400f130:	780cd43a 	srli	r6,r15,16
 400f134:	2219883a 	add	r12,r4,r8
 400f138:	2d0b803a 	cmpltu	r5,r5,r20
 400f13c:	51cf803a 	cmpltu	r7,r10,r7
 400f140:	29ceb03a 	or	r7,r5,r7
 400f144:	4351803a 	cmpltu	r8,r8,r13
 400f148:	610b803a 	cmpltu	r5,r12,r4
 400f14c:	4148b03a 	or	r4,r8,r5
 400f150:	398f883a 	add	r7,r7,r6
 400f154:	3909883a 	add	r4,r7,r4
 400f158:	1810927a 	slli	r8,r3,9
 400f15c:	2449883a 	add	r4,r4,r17
 400f160:	2008927a 	slli	r4,r4,9
 400f164:	6022d5fa 	srli	r17,r12,23
 400f168:	1806d5fa 	srli	r3,r3,23
 400f16c:	4252b03a 	or	r9,r8,r9
 400f170:	600a927a 	slli	r5,r12,9
 400f174:	4810c03a 	cmpne	r8,r9,zero
 400f178:	2462b03a 	or	r17,r4,r17
 400f17c:	40c6b03a 	or	r3,r8,r3
 400f180:	8900402c 	andhi	r4,r17,256
 400f184:	1950b03a 	or	r8,r3,r5
 400f188:	20000726 	beq	r4,zero,400f1a8 <__muldf3+0x4dc>
 400f18c:	4006d07a 	srli	r3,r8,1
 400f190:	880497fa 	slli	r2,r17,31
 400f194:	4200004c 	andi	r8,r8,1
 400f198:	8822d07a 	srli	r17,r17,1
 400f19c:	1a10b03a 	or	r8,r3,r8
 400f1a0:	1210b03a 	or	r8,r2,r8
 400f1a4:	5805883a 	mov	r2,r11
 400f1a8:	1140ffc4 	addi	r5,r2,1023
 400f1ac:	0140440e 	bge	zero,r5,400f2c0 <__muldf3+0x5f4>
 400f1b0:	40c001cc 	andi	r3,r8,7
 400f1b4:	18000726 	beq	r3,zero,400f1d4 <__muldf3+0x508>
 400f1b8:	40c003cc 	andi	r3,r8,15
 400f1bc:	01000104 	movi	r4,4
 400f1c0:	19000426 	beq	r3,r4,400f1d4 <__muldf3+0x508>
 400f1c4:	4107883a 	add	r3,r8,r4
 400f1c8:	1a11803a 	cmpltu	r8,r3,r8
 400f1cc:	8a23883a 	add	r17,r17,r8
 400f1d0:	1811883a 	mov	r8,r3
 400f1d4:	88c0402c 	andhi	r3,r17,256
 400f1d8:	18000426 	beq	r3,zero,400f1ec <__muldf3+0x520>
 400f1dc:	11410004 	addi	r5,r2,1024
 400f1e0:	00bfc034 	movhi	r2,65280
 400f1e4:	10bfffc4 	addi	r2,r2,-1
 400f1e8:	88a2703a 	and	r17,r17,r2
 400f1ec:	0081ff84 	movi	r2,2046
 400f1f0:	117f6416 	blt	r2,r5,400ef84 <__alt_data_end+0xfc00ef84>
 400f1f4:	8828977a 	slli	r20,r17,29
 400f1f8:	4010d0fa 	srli	r8,r8,3
 400f1fc:	8822927a 	slli	r17,r17,9
 400f200:	2881ffcc 	andi	r2,r5,2047
 400f204:	a228b03a 	or	r20,r20,r8
 400f208:	880ad33a 	srli	r5,r17,12
 400f20c:	b02b883a 	mov	r21,r22
 400f210:	003f0d06 	br	400ee48 <__alt_data_end+0xfc00ee48>
 400f214:	8080022c 	andhi	r2,r16,8
 400f218:	10000926 	beq	r2,zero,400f240 <__muldf3+0x574>
 400f21c:	8880022c 	andhi	r2,r17,8
 400f220:	1000071e 	bne	r2,zero,400f240 <__muldf3+0x574>
 400f224:	00800434 	movhi	r2,16
 400f228:	89400234 	orhi	r5,r17,8
 400f22c:	10bfffc4 	addi	r2,r2,-1
 400f230:	b82b883a 	mov	r21,r23
 400f234:	288a703a 	and	r5,r5,r2
 400f238:	4029883a 	mov	r20,r8
 400f23c:	003f6806 	br	400efe0 <__alt_data_end+0xfc00efe0>
 400f240:	00800434 	movhi	r2,16
 400f244:	81400234 	orhi	r5,r16,8
 400f248:	10bfffc4 	addi	r2,r2,-1
 400f24c:	288a703a 	and	r5,r5,r2
 400f250:	003f6306 	br	400efe0 <__alt_data_end+0xfc00efe0>
 400f254:	147ff604 	addi	r17,r2,-40
 400f258:	3462983a 	sll	r17,r6,r17
 400f25c:	0011883a 	mov	r8,zero
 400f260:	003f4406 	br	400ef74 <__alt_data_end+0xfc00ef74>
 400f264:	3009883a 	mov	r4,r6
 400f268:	d9800215 	stw	r6,8(sp)
 400f26c:	da400115 	stw	r9,4(sp)
 400f270:	da800015 	stw	r10,0(sp)
 400f274:	400fee40 	call	400fee4 <__clzsi2>
 400f278:	10800804 	addi	r2,r2,32
 400f27c:	da800017 	ldw	r10,0(sp)
 400f280:	da400117 	ldw	r9,4(sp)
 400f284:	d9800217 	ldw	r6,8(sp)
 400f288:	003f3006 	br	400ef4c <__alt_data_end+0xfc00ef4c>
 400f28c:	143ff604 	addi	r16,r2,-40
 400f290:	9c20983a 	sll	r16,r19,r16
 400f294:	0029883a 	mov	r20,zero
 400f298:	003f1606 	br	400eef4 <__alt_data_end+0xfc00eef4>
 400f29c:	d9800215 	stw	r6,8(sp)
 400f2a0:	d9c00015 	stw	r7,0(sp)
 400f2a4:	da400115 	stw	r9,4(sp)
 400f2a8:	400fee40 	call	400fee4 <__clzsi2>
 400f2ac:	10800804 	addi	r2,r2,32
 400f2b0:	da400117 	ldw	r9,4(sp)
 400f2b4:	d9c00017 	ldw	r7,0(sp)
 400f2b8:	d9800217 	ldw	r6,8(sp)
 400f2bc:	003f0306 	br	400eecc <__alt_data_end+0xfc00eecc>
 400f2c0:	00c00044 	movi	r3,1
 400f2c4:	1947c83a 	sub	r3,r3,r5
 400f2c8:	00800e04 	movi	r2,56
 400f2cc:	10feda16 	blt	r2,r3,400ee38 <__alt_data_end+0xfc00ee38>
 400f2d0:	008007c4 	movi	r2,31
 400f2d4:	10c01b16 	blt	r2,r3,400f344 <__muldf3+0x678>
 400f2d8:	00800804 	movi	r2,32
 400f2dc:	10c5c83a 	sub	r2,r2,r3
 400f2e0:	888a983a 	sll	r5,r17,r2
 400f2e4:	40c8d83a 	srl	r4,r8,r3
 400f2e8:	4084983a 	sll	r2,r8,r2
 400f2ec:	88e2d83a 	srl	r17,r17,r3
 400f2f0:	2906b03a 	or	r3,r5,r4
 400f2f4:	1004c03a 	cmpne	r2,r2,zero
 400f2f8:	1886b03a 	or	r3,r3,r2
 400f2fc:	188001cc 	andi	r2,r3,7
 400f300:	10000726 	beq	r2,zero,400f320 <__muldf3+0x654>
 400f304:	188003cc 	andi	r2,r3,15
 400f308:	01000104 	movi	r4,4
 400f30c:	11000426 	beq	r2,r4,400f320 <__muldf3+0x654>
 400f310:	1805883a 	mov	r2,r3
 400f314:	10c00104 	addi	r3,r2,4
 400f318:	1885803a 	cmpltu	r2,r3,r2
 400f31c:	88a3883a 	add	r17,r17,r2
 400f320:	8880202c 	andhi	r2,r17,128
 400f324:	10001c26 	beq	r2,zero,400f398 <__muldf3+0x6cc>
 400f328:	b02b883a 	mov	r21,r22
 400f32c:	00800044 	movi	r2,1
 400f330:	000b883a 	mov	r5,zero
 400f334:	0029883a 	mov	r20,zero
 400f338:	003ec306 	br	400ee48 <__alt_data_end+0xfc00ee48>
 400f33c:	5805883a 	mov	r2,r11
 400f340:	003f9906 	br	400f1a8 <__alt_data_end+0xfc00f1a8>
 400f344:	00bff844 	movi	r2,-31
 400f348:	1145c83a 	sub	r2,r2,r5
 400f34c:	8888d83a 	srl	r4,r17,r2
 400f350:	00800804 	movi	r2,32
 400f354:	18801a26 	beq	r3,r2,400f3c0 <__muldf3+0x6f4>
 400f358:	00801004 	movi	r2,64
 400f35c:	10c5c83a 	sub	r2,r2,r3
 400f360:	8884983a 	sll	r2,r17,r2
 400f364:	1204b03a 	or	r2,r2,r8
 400f368:	1004c03a 	cmpne	r2,r2,zero
 400f36c:	2084b03a 	or	r2,r4,r2
 400f370:	144001cc 	andi	r17,r2,7
 400f374:	88000d1e 	bne	r17,zero,400f3ac <__muldf3+0x6e0>
 400f378:	000b883a 	mov	r5,zero
 400f37c:	1028d0fa 	srli	r20,r2,3
 400f380:	b02b883a 	mov	r21,r22
 400f384:	0005883a 	mov	r2,zero
 400f388:	a468b03a 	or	r20,r20,r17
 400f38c:	003eae06 	br	400ee48 <__alt_data_end+0xfc00ee48>
 400f390:	1007883a 	mov	r3,r2
 400f394:	0023883a 	mov	r17,zero
 400f398:	880a927a 	slli	r5,r17,9
 400f39c:	1805883a 	mov	r2,r3
 400f3a0:	8822977a 	slli	r17,r17,29
 400f3a4:	280ad33a 	srli	r5,r5,12
 400f3a8:	003ff406 	br	400f37c <__alt_data_end+0xfc00f37c>
 400f3ac:	10c003cc 	andi	r3,r2,15
 400f3b0:	01000104 	movi	r4,4
 400f3b4:	193ff626 	beq	r3,r4,400f390 <__alt_data_end+0xfc00f390>
 400f3b8:	0023883a 	mov	r17,zero
 400f3bc:	003fd506 	br	400f314 <__alt_data_end+0xfc00f314>
 400f3c0:	0005883a 	mov	r2,zero
 400f3c4:	003fe706 	br	400f364 <__alt_data_end+0xfc00f364>
 400f3c8:	00800434 	movhi	r2,16
 400f3cc:	89400234 	orhi	r5,r17,8
 400f3d0:	10bfffc4 	addi	r2,r2,-1
 400f3d4:	b02b883a 	mov	r21,r22
 400f3d8:	288a703a 	and	r5,r5,r2
 400f3dc:	4029883a 	mov	r20,r8
 400f3e0:	003eff06 	br	400efe0 <__alt_data_end+0xfc00efe0>

0400f3e4 <__subdf3>:
 400f3e4:	02000434 	movhi	r8,16
 400f3e8:	423fffc4 	addi	r8,r8,-1
 400f3ec:	defffb04 	addi	sp,sp,-20
 400f3f0:	2a14703a 	and	r10,r5,r8
 400f3f4:	3812d53a 	srli	r9,r7,20
 400f3f8:	3a10703a 	and	r8,r7,r8
 400f3fc:	2006d77a 	srli	r3,r4,29
 400f400:	3004d77a 	srli	r2,r6,29
 400f404:	dc000015 	stw	r16,0(sp)
 400f408:	501490fa 	slli	r10,r10,3
 400f40c:	2820d53a 	srli	r16,r5,20
 400f410:	401090fa 	slli	r8,r8,3
 400f414:	dc800215 	stw	r18,8(sp)
 400f418:	dc400115 	stw	r17,4(sp)
 400f41c:	dfc00415 	stw	ra,16(sp)
 400f420:	202290fa 	slli	r17,r4,3
 400f424:	dcc00315 	stw	r19,12(sp)
 400f428:	4a41ffcc 	andi	r9,r9,2047
 400f42c:	0101ffc4 	movi	r4,2047
 400f430:	2824d7fa 	srli	r18,r5,31
 400f434:	8401ffcc 	andi	r16,r16,2047
 400f438:	50c6b03a 	or	r3,r10,r3
 400f43c:	380ed7fa 	srli	r7,r7,31
 400f440:	408ab03a 	or	r5,r8,r2
 400f444:	300c90fa 	slli	r6,r6,3
 400f448:	49009626 	beq	r9,r4,400f6a4 <__subdf3+0x2c0>
 400f44c:	39c0005c 	xori	r7,r7,1
 400f450:	8245c83a 	sub	r2,r16,r9
 400f454:	3c807426 	beq	r7,r18,400f628 <__subdf3+0x244>
 400f458:	0080af0e 	bge	zero,r2,400f718 <__subdf3+0x334>
 400f45c:	48002a1e 	bne	r9,zero,400f508 <__subdf3+0x124>
 400f460:	2988b03a 	or	r4,r5,r6
 400f464:	20009a1e 	bne	r4,zero,400f6d0 <__subdf3+0x2ec>
 400f468:	888001cc 	andi	r2,r17,7
 400f46c:	10000726 	beq	r2,zero,400f48c <__subdf3+0xa8>
 400f470:	888003cc 	andi	r2,r17,15
 400f474:	01000104 	movi	r4,4
 400f478:	11000426 	beq	r2,r4,400f48c <__subdf3+0xa8>
 400f47c:	890b883a 	add	r5,r17,r4
 400f480:	2c63803a 	cmpltu	r17,r5,r17
 400f484:	1c47883a 	add	r3,r3,r17
 400f488:	2823883a 	mov	r17,r5
 400f48c:	1880202c 	andhi	r2,r3,128
 400f490:	10005926 	beq	r2,zero,400f5f8 <__subdf3+0x214>
 400f494:	84000044 	addi	r16,r16,1
 400f498:	0081ffc4 	movi	r2,2047
 400f49c:	8080be26 	beq	r16,r2,400f798 <__subdf3+0x3b4>
 400f4a0:	017fe034 	movhi	r5,65408
 400f4a4:	297fffc4 	addi	r5,r5,-1
 400f4a8:	1946703a 	and	r3,r3,r5
 400f4ac:	1804977a 	slli	r2,r3,29
 400f4b0:	1806927a 	slli	r3,r3,9
 400f4b4:	8822d0fa 	srli	r17,r17,3
 400f4b8:	8401ffcc 	andi	r16,r16,2047
 400f4bc:	180ad33a 	srli	r5,r3,12
 400f4c0:	9100004c 	andi	r4,r18,1
 400f4c4:	1444b03a 	or	r2,r2,r17
 400f4c8:	80c1ffcc 	andi	r3,r16,2047
 400f4cc:	1820953a 	slli	r16,r3,20
 400f4d0:	20c03fcc 	andi	r3,r4,255
 400f4d4:	180897fa 	slli	r4,r3,31
 400f4d8:	00c00434 	movhi	r3,16
 400f4dc:	18ffffc4 	addi	r3,r3,-1
 400f4e0:	28c6703a 	and	r3,r5,r3
 400f4e4:	1c06b03a 	or	r3,r3,r16
 400f4e8:	1906b03a 	or	r3,r3,r4
 400f4ec:	dfc00417 	ldw	ra,16(sp)
 400f4f0:	dcc00317 	ldw	r19,12(sp)
 400f4f4:	dc800217 	ldw	r18,8(sp)
 400f4f8:	dc400117 	ldw	r17,4(sp)
 400f4fc:	dc000017 	ldw	r16,0(sp)
 400f500:	dec00504 	addi	sp,sp,20
 400f504:	f800283a 	ret
 400f508:	0101ffc4 	movi	r4,2047
 400f50c:	813fd626 	beq	r16,r4,400f468 <__alt_data_end+0xfc00f468>
 400f510:	29402034 	orhi	r5,r5,128
 400f514:	01000e04 	movi	r4,56
 400f518:	2080a316 	blt	r4,r2,400f7a8 <__subdf3+0x3c4>
 400f51c:	010007c4 	movi	r4,31
 400f520:	2080c616 	blt	r4,r2,400f83c <__subdf3+0x458>
 400f524:	01000804 	movi	r4,32
 400f528:	2089c83a 	sub	r4,r4,r2
 400f52c:	2910983a 	sll	r8,r5,r4
 400f530:	308ed83a 	srl	r7,r6,r2
 400f534:	3108983a 	sll	r4,r6,r4
 400f538:	2884d83a 	srl	r2,r5,r2
 400f53c:	41ccb03a 	or	r6,r8,r7
 400f540:	2008c03a 	cmpne	r4,r4,zero
 400f544:	310cb03a 	or	r6,r6,r4
 400f548:	898dc83a 	sub	r6,r17,r6
 400f54c:	89a3803a 	cmpltu	r17,r17,r6
 400f550:	1887c83a 	sub	r3,r3,r2
 400f554:	1c47c83a 	sub	r3,r3,r17
 400f558:	3023883a 	mov	r17,r6
 400f55c:	1880202c 	andhi	r2,r3,128
 400f560:	10002326 	beq	r2,zero,400f5f0 <__subdf3+0x20c>
 400f564:	04c02034 	movhi	r19,128
 400f568:	9cffffc4 	addi	r19,r19,-1
 400f56c:	1ce6703a 	and	r19,r3,r19
 400f570:	98007a26 	beq	r19,zero,400f75c <__subdf3+0x378>
 400f574:	9809883a 	mov	r4,r19
 400f578:	400fee40 	call	400fee4 <__clzsi2>
 400f57c:	113ffe04 	addi	r4,r2,-8
 400f580:	00c007c4 	movi	r3,31
 400f584:	19007b16 	blt	r3,r4,400f774 <__subdf3+0x390>
 400f588:	00800804 	movi	r2,32
 400f58c:	1105c83a 	sub	r2,r2,r4
 400f590:	8884d83a 	srl	r2,r17,r2
 400f594:	9906983a 	sll	r3,r19,r4
 400f598:	8922983a 	sll	r17,r17,r4
 400f59c:	10c4b03a 	or	r2,r2,r3
 400f5a0:	24007816 	blt	r4,r16,400f784 <__subdf3+0x3a0>
 400f5a4:	2421c83a 	sub	r16,r4,r16
 400f5a8:	80c00044 	addi	r3,r16,1
 400f5ac:	010007c4 	movi	r4,31
 400f5b0:	20c09516 	blt	r4,r3,400f808 <__subdf3+0x424>
 400f5b4:	01400804 	movi	r5,32
 400f5b8:	28cbc83a 	sub	r5,r5,r3
 400f5bc:	88c8d83a 	srl	r4,r17,r3
 400f5c0:	8962983a 	sll	r17,r17,r5
 400f5c4:	114a983a 	sll	r5,r2,r5
 400f5c8:	10c6d83a 	srl	r3,r2,r3
 400f5cc:	8804c03a 	cmpne	r2,r17,zero
 400f5d0:	290ab03a 	or	r5,r5,r4
 400f5d4:	28a2b03a 	or	r17,r5,r2
 400f5d8:	0021883a 	mov	r16,zero
 400f5dc:	003fa206 	br	400f468 <__alt_data_end+0xfc00f468>
 400f5e0:	2090b03a 	or	r8,r4,r2
 400f5e4:	40018e26 	beq	r8,zero,400fc20 <__subdf3+0x83c>
 400f5e8:	1007883a 	mov	r3,r2
 400f5ec:	2023883a 	mov	r17,r4
 400f5f0:	888001cc 	andi	r2,r17,7
 400f5f4:	103f9e1e 	bne	r2,zero,400f470 <__alt_data_end+0xfc00f470>
 400f5f8:	1804977a 	slli	r2,r3,29
 400f5fc:	8822d0fa 	srli	r17,r17,3
 400f600:	1810d0fa 	srli	r8,r3,3
 400f604:	9100004c 	andi	r4,r18,1
 400f608:	1444b03a 	or	r2,r2,r17
 400f60c:	00c1ffc4 	movi	r3,2047
 400f610:	80c02826 	beq	r16,r3,400f6b4 <__subdf3+0x2d0>
 400f614:	01400434 	movhi	r5,16
 400f618:	297fffc4 	addi	r5,r5,-1
 400f61c:	80e0703a 	and	r16,r16,r3
 400f620:	414a703a 	and	r5,r8,r5
 400f624:	003fa806 	br	400f4c8 <__alt_data_end+0xfc00f4c8>
 400f628:	0080630e 	bge	zero,r2,400f7b8 <__subdf3+0x3d4>
 400f62c:	48003026 	beq	r9,zero,400f6f0 <__subdf3+0x30c>
 400f630:	0101ffc4 	movi	r4,2047
 400f634:	813f8c26 	beq	r16,r4,400f468 <__alt_data_end+0xfc00f468>
 400f638:	29402034 	orhi	r5,r5,128
 400f63c:	01000e04 	movi	r4,56
 400f640:	2080a90e 	bge	r4,r2,400f8e8 <__subdf3+0x504>
 400f644:	298cb03a 	or	r6,r5,r6
 400f648:	3012c03a 	cmpne	r9,r6,zero
 400f64c:	0005883a 	mov	r2,zero
 400f650:	4c53883a 	add	r9,r9,r17
 400f654:	4c63803a 	cmpltu	r17,r9,r17
 400f658:	10c7883a 	add	r3,r2,r3
 400f65c:	88c7883a 	add	r3,r17,r3
 400f660:	4823883a 	mov	r17,r9
 400f664:	1880202c 	andhi	r2,r3,128
 400f668:	1000d026 	beq	r2,zero,400f9ac <__subdf3+0x5c8>
 400f66c:	84000044 	addi	r16,r16,1
 400f670:	0081ffc4 	movi	r2,2047
 400f674:	8080fe26 	beq	r16,r2,400fa70 <__subdf3+0x68c>
 400f678:	00bfe034 	movhi	r2,65408
 400f67c:	10bfffc4 	addi	r2,r2,-1
 400f680:	1886703a 	and	r3,r3,r2
 400f684:	880ad07a 	srli	r5,r17,1
 400f688:	180497fa 	slli	r2,r3,31
 400f68c:	8900004c 	andi	r4,r17,1
 400f690:	2922b03a 	or	r17,r5,r4
 400f694:	1806d07a 	srli	r3,r3,1
 400f698:	1462b03a 	or	r17,r2,r17
 400f69c:	3825883a 	mov	r18,r7
 400f6a0:	003f7106 	br	400f468 <__alt_data_end+0xfc00f468>
 400f6a4:	2984b03a 	or	r2,r5,r6
 400f6a8:	103f6826 	beq	r2,zero,400f44c <__alt_data_end+0xfc00f44c>
 400f6ac:	39c03fcc 	andi	r7,r7,255
 400f6b0:	003f6706 	br	400f450 <__alt_data_end+0xfc00f450>
 400f6b4:	4086b03a 	or	r3,r8,r2
 400f6b8:	18015226 	beq	r3,zero,400fc04 <__subdf3+0x820>
 400f6bc:	00c00434 	movhi	r3,16
 400f6c0:	41400234 	orhi	r5,r8,8
 400f6c4:	18ffffc4 	addi	r3,r3,-1
 400f6c8:	28ca703a 	and	r5,r5,r3
 400f6cc:	003f7e06 	br	400f4c8 <__alt_data_end+0xfc00f4c8>
 400f6d0:	10bfffc4 	addi	r2,r2,-1
 400f6d4:	1000491e 	bne	r2,zero,400f7fc <__subdf3+0x418>
 400f6d8:	898fc83a 	sub	r7,r17,r6
 400f6dc:	89e3803a 	cmpltu	r17,r17,r7
 400f6e0:	1947c83a 	sub	r3,r3,r5
 400f6e4:	1c47c83a 	sub	r3,r3,r17
 400f6e8:	3823883a 	mov	r17,r7
 400f6ec:	003f9b06 	br	400f55c <__alt_data_end+0xfc00f55c>
 400f6f0:	2988b03a 	or	r4,r5,r6
 400f6f4:	203f5c26 	beq	r4,zero,400f468 <__alt_data_end+0xfc00f468>
 400f6f8:	10bfffc4 	addi	r2,r2,-1
 400f6fc:	1000931e 	bne	r2,zero,400f94c <__subdf3+0x568>
 400f700:	898d883a 	add	r6,r17,r6
 400f704:	3463803a 	cmpltu	r17,r6,r17
 400f708:	1947883a 	add	r3,r3,r5
 400f70c:	88c7883a 	add	r3,r17,r3
 400f710:	3023883a 	mov	r17,r6
 400f714:	003fd306 	br	400f664 <__alt_data_end+0xfc00f664>
 400f718:	1000541e 	bne	r2,zero,400f86c <__subdf3+0x488>
 400f71c:	80800044 	addi	r2,r16,1
 400f720:	1081ffcc 	andi	r2,r2,2047
 400f724:	01000044 	movi	r4,1
 400f728:	2080a20e 	bge	r4,r2,400f9b4 <__subdf3+0x5d0>
 400f72c:	8989c83a 	sub	r4,r17,r6
 400f730:	8905803a 	cmpltu	r2,r17,r4
 400f734:	1967c83a 	sub	r19,r3,r5
 400f738:	98a7c83a 	sub	r19,r19,r2
 400f73c:	9880202c 	andhi	r2,r19,128
 400f740:	10006326 	beq	r2,zero,400f8d0 <__subdf3+0x4ec>
 400f744:	3463c83a 	sub	r17,r6,r17
 400f748:	28c7c83a 	sub	r3,r5,r3
 400f74c:	344d803a 	cmpltu	r6,r6,r17
 400f750:	19a7c83a 	sub	r19,r3,r6
 400f754:	3825883a 	mov	r18,r7
 400f758:	983f861e 	bne	r19,zero,400f574 <__alt_data_end+0xfc00f574>
 400f75c:	8809883a 	mov	r4,r17
 400f760:	400fee40 	call	400fee4 <__clzsi2>
 400f764:	10800804 	addi	r2,r2,32
 400f768:	113ffe04 	addi	r4,r2,-8
 400f76c:	00c007c4 	movi	r3,31
 400f770:	193f850e 	bge	r3,r4,400f588 <__alt_data_end+0xfc00f588>
 400f774:	10bff604 	addi	r2,r2,-40
 400f778:	8884983a 	sll	r2,r17,r2
 400f77c:	0023883a 	mov	r17,zero
 400f780:	243f880e 	bge	r4,r16,400f5a4 <__alt_data_end+0xfc00f5a4>
 400f784:	00ffe034 	movhi	r3,65408
 400f788:	18ffffc4 	addi	r3,r3,-1
 400f78c:	8121c83a 	sub	r16,r16,r4
 400f790:	10c6703a 	and	r3,r2,r3
 400f794:	003f3406 	br	400f468 <__alt_data_end+0xfc00f468>
 400f798:	9100004c 	andi	r4,r18,1
 400f79c:	000b883a 	mov	r5,zero
 400f7a0:	0005883a 	mov	r2,zero
 400f7a4:	003f4806 	br	400f4c8 <__alt_data_end+0xfc00f4c8>
 400f7a8:	298cb03a 	or	r6,r5,r6
 400f7ac:	300cc03a 	cmpne	r6,r6,zero
 400f7b0:	0005883a 	mov	r2,zero
 400f7b4:	003f6406 	br	400f548 <__alt_data_end+0xfc00f548>
 400f7b8:	10009a1e 	bne	r2,zero,400fa24 <__subdf3+0x640>
 400f7bc:	82400044 	addi	r9,r16,1
 400f7c0:	4881ffcc 	andi	r2,r9,2047
 400f7c4:	02800044 	movi	r10,1
 400f7c8:	5080670e 	bge	r10,r2,400f968 <__subdf3+0x584>
 400f7cc:	0081ffc4 	movi	r2,2047
 400f7d0:	4880af26 	beq	r9,r2,400fa90 <__subdf3+0x6ac>
 400f7d4:	898d883a 	add	r6,r17,r6
 400f7d8:	1945883a 	add	r2,r3,r5
 400f7dc:	3447803a 	cmpltu	r3,r6,r17
 400f7e0:	1887883a 	add	r3,r3,r2
 400f7e4:	182297fa 	slli	r17,r3,31
 400f7e8:	300cd07a 	srli	r6,r6,1
 400f7ec:	1806d07a 	srli	r3,r3,1
 400f7f0:	4821883a 	mov	r16,r9
 400f7f4:	89a2b03a 	or	r17,r17,r6
 400f7f8:	003f1b06 	br	400f468 <__alt_data_end+0xfc00f468>
 400f7fc:	0101ffc4 	movi	r4,2047
 400f800:	813f441e 	bne	r16,r4,400f514 <__alt_data_end+0xfc00f514>
 400f804:	003f1806 	br	400f468 <__alt_data_end+0xfc00f468>
 400f808:	843ff844 	addi	r16,r16,-31
 400f80c:	01400804 	movi	r5,32
 400f810:	1408d83a 	srl	r4,r2,r16
 400f814:	19405026 	beq	r3,r5,400f958 <__subdf3+0x574>
 400f818:	01401004 	movi	r5,64
 400f81c:	28c7c83a 	sub	r3,r5,r3
 400f820:	10c4983a 	sll	r2,r2,r3
 400f824:	88a2b03a 	or	r17,r17,r2
 400f828:	8822c03a 	cmpne	r17,r17,zero
 400f82c:	2462b03a 	or	r17,r4,r17
 400f830:	0007883a 	mov	r3,zero
 400f834:	0021883a 	mov	r16,zero
 400f838:	003f6d06 	br	400f5f0 <__alt_data_end+0xfc00f5f0>
 400f83c:	11fff804 	addi	r7,r2,-32
 400f840:	01000804 	movi	r4,32
 400f844:	29ced83a 	srl	r7,r5,r7
 400f848:	11004526 	beq	r2,r4,400f960 <__subdf3+0x57c>
 400f84c:	01001004 	movi	r4,64
 400f850:	2089c83a 	sub	r4,r4,r2
 400f854:	2904983a 	sll	r2,r5,r4
 400f858:	118cb03a 	or	r6,r2,r6
 400f85c:	300cc03a 	cmpne	r6,r6,zero
 400f860:	398cb03a 	or	r6,r7,r6
 400f864:	0005883a 	mov	r2,zero
 400f868:	003f3706 	br	400f548 <__alt_data_end+0xfc00f548>
 400f86c:	80002a26 	beq	r16,zero,400f918 <__subdf3+0x534>
 400f870:	0101ffc4 	movi	r4,2047
 400f874:	49006626 	beq	r9,r4,400fa10 <__subdf3+0x62c>
 400f878:	0085c83a 	sub	r2,zero,r2
 400f87c:	18c02034 	orhi	r3,r3,128
 400f880:	01000e04 	movi	r4,56
 400f884:	20807e16 	blt	r4,r2,400fa80 <__subdf3+0x69c>
 400f888:	010007c4 	movi	r4,31
 400f88c:	2080e716 	blt	r4,r2,400fc2c <__subdf3+0x848>
 400f890:	01000804 	movi	r4,32
 400f894:	2089c83a 	sub	r4,r4,r2
 400f898:	1914983a 	sll	r10,r3,r4
 400f89c:	8890d83a 	srl	r8,r17,r2
 400f8a0:	8908983a 	sll	r4,r17,r4
 400f8a4:	1884d83a 	srl	r2,r3,r2
 400f8a8:	5222b03a 	or	r17,r10,r8
 400f8ac:	2006c03a 	cmpne	r3,r4,zero
 400f8b0:	88e2b03a 	or	r17,r17,r3
 400f8b4:	3463c83a 	sub	r17,r6,r17
 400f8b8:	2885c83a 	sub	r2,r5,r2
 400f8bc:	344d803a 	cmpltu	r6,r6,r17
 400f8c0:	1187c83a 	sub	r3,r2,r6
 400f8c4:	4821883a 	mov	r16,r9
 400f8c8:	3825883a 	mov	r18,r7
 400f8cc:	003f2306 	br	400f55c <__alt_data_end+0xfc00f55c>
 400f8d0:	24d0b03a 	or	r8,r4,r19
 400f8d4:	40001b1e 	bne	r8,zero,400f944 <__subdf3+0x560>
 400f8d8:	0005883a 	mov	r2,zero
 400f8dc:	0009883a 	mov	r4,zero
 400f8e0:	0021883a 	mov	r16,zero
 400f8e4:	003f4906 	br	400f60c <__alt_data_end+0xfc00f60c>
 400f8e8:	010007c4 	movi	r4,31
 400f8ec:	20803a16 	blt	r4,r2,400f9d8 <__subdf3+0x5f4>
 400f8f0:	01000804 	movi	r4,32
 400f8f4:	2089c83a 	sub	r4,r4,r2
 400f8f8:	2912983a 	sll	r9,r5,r4
 400f8fc:	3090d83a 	srl	r8,r6,r2
 400f900:	3108983a 	sll	r4,r6,r4
 400f904:	2884d83a 	srl	r2,r5,r2
 400f908:	4a12b03a 	or	r9,r9,r8
 400f90c:	2008c03a 	cmpne	r4,r4,zero
 400f910:	4912b03a 	or	r9,r9,r4
 400f914:	003f4e06 	br	400f650 <__alt_data_end+0xfc00f650>
 400f918:	1c48b03a 	or	r4,r3,r17
 400f91c:	20003c26 	beq	r4,zero,400fa10 <__subdf3+0x62c>
 400f920:	0084303a 	nor	r2,zero,r2
 400f924:	1000381e 	bne	r2,zero,400fa08 <__subdf3+0x624>
 400f928:	3463c83a 	sub	r17,r6,r17
 400f92c:	28c5c83a 	sub	r2,r5,r3
 400f930:	344d803a 	cmpltu	r6,r6,r17
 400f934:	1187c83a 	sub	r3,r2,r6
 400f938:	4821883a 	mov	r16,r9
 400f93c:	3825883a 	mov	r18,r7
 400f940:	003f0606 	br	400f55c <__alt_data_end+0xfc00f55c>
 400f944:	2023883a 	mov	r17,r4
 400f948:	003f0906 	br	400f570 <__alt_data_end+0xfc00f570>
 400f94c:	0101ffc4 	movi	r4,2047
 400f950:	813f3a1e 	bne	r16,r4,400f63c <__alt_data_end+0xfc00f63c>
 400f954:	003ec406 	br	400f468 <__alt_data_end+0xfc00f468>
 400f958:	0005883a 	mov	r2,zero
 400f95c:	003fb106 	br	400f824 <__alt_data_end+0xfc00f824>
 400f960:	0005883a 	mov	r2,zero
 400f964:	003fbc06 	br	400f858 <__alt_data_end+0xfc00f858>
 400f968:	1c44b03a 	or	r2,r3,r17
 400f96c:	80008e1e 	bne	r16,zero,400fba8 <__subdf3+0x7c4>
 400f970:	1000c826 	beq	r2,zero,400fc94 <__subdf3+0x8b0>
 400f974:	2984b03a 	or	r2,r5,r6
 400f978:	103ebb26 	beq	r2,zero,400f468 <__alt_data_end+0xfc00f468>
 400f97c:	8989883a 	add	r4,r17,r6
 400f980:	1945883a 	add	r2,r3,r5
 400f984:	2447803a 	cmpltu	r3,r4,r17
 400f988:	1887883a 	add	r3,r3,r2
 400f98c:	1880202c 	andhi	r2,r3,128
 400f990:	2023883a 	mov	r17,r4
 400f994:	103f1626 	beq	r2,zero,400f5f0 <__alt_data_end+0xfc00f5f0>
 400f998:	00bfe034 	movhi	r2,65408
 400f99c:	10bfffc4 	addi	r2,r2,-1
 400f9a0:	5021883a 	mov	r16,r10
 400f9a4:	1886703a 	and	r3,r3,r2
 400f9a8:	003eaf06 	br	400f468 <__alt_data_end+0xfc00f468>
 400f9ac:	3825883a 	mov	r18,r7
 400f9b0:	003f0f06 	br	400f5f0 <__alt_data_end+0xfc00f5f0>
 400f9b4:	1c44b03a 	or	r2,r3,r17
 400f9b8:	8000251e 	bne	r16,zero,400fa50 <__subdf3+0x66c>
 400f9bc:	1000661e 	bne	r2,zero,400fb58 <__subdf3+0x774>
 400f9c0:	2990b03a 	or	r8,r5,r6
 400f9c4:	40009626 	beq	r8,zero,400fc20 <__subdf3+0x83c>
 400f9c8:	2807883a 	mov	r3,r5
 400f9cc:	3023883a 	mov	r17,r6
 400f9d0:	3825883a 	mov	r18,r7
 400f9d4:	003ea406 	br	400f468 <__alt_data_end+0xfc00f468>
 400f9d8:	127ff804 	addi	r9,r2,-32
 400f9dc:	01000804 	movi	r4,32
 400f9e0:	2a52d83a 	srl	r9,r5,r9
 400f9e4:	11008c26 	beq	r2,r4,400fc18 <__subdf3+0x834>
 400f9e8:	01001004 	movi	r4,64
 400f9ec:	2085c83a 	sub	r2,r4,r2
 400f9f0:	2884983a 	sll	r2,r5,r2
 400f9f4:	118cb03a 	or	r6,r2,r6
 400f9f8:	300cc03a 	cmpne	r6,r6,zero
 400f9fc:	4992b03a 	or	r9,r9,r6
 400fa00:	0005883a 	mov	r2,zero
 400fa04:	003f1206 	br	400f650 <__alt_data_end+0xfc00f650>
 400fa08:	0101ffc4 	movi	r4,2047
 400fa0c:	493f9c1e 	bne	r9,r4,400f880 <__alt_data_end+0xfc00f880>
 400fa10:	2807883a 	mov	r3,r5
 400fa14:	3023883a 	mov	r17,r6
 400fa18:	4821883a 	mov	r16,r9
 400fa1c:	3825883a 	mov	r18,r7
 400fa20:	003e9106 	br	400f468 <__alt_data_end+0xfc00f468>
 400fa24:	80001f1e 	bne	r16,zero,400faa4 <__subdf3+0x6c0>
 400fa28:	1c48b03a 	or	r4,r3,r17
 400fa2c:	20005a26 	beq	r4,zero,400fb98 <__subdf3+0x7b4>
 400fa30:	0084303a 	nor	r2,zero,r2
 400fa34:	1000561e 	bne	r2,zero,400fb90 <__subdf3+0x7ac>
 400fa38:	89a3883a 	add	r17,r17,r6
 400fa3c:	1945883a 	add	r2,r3,r5
 400fa40:	898d803a 	cmpltu	r6,r17,r6
 400fa44:	3087883a 	add	r3,r6,r2
 400fa48:	4821883a 	mov	r16,r9
 400fa4c:	003f0506 	br	400f664 <__alt_data_end+0xfc00f664>
 400fa50:	10002b1e 	bne	r2,zero,400fb00 <__subdf3+0x71c>
 400fa54:	2984b03a 	or	r2,r5,r6
 400fa58:	10008026 	beq	r2,zero,400fc5c <__subdf3+0x878>
 400fa5c:	2807883a 	mov	r3,r5
 400fa60:	3023883a 	mov	r17,r6
 400fa64:	3825883a 	mov	r18,r7
 400fa68:	0401ffc4 	movi	r16,2047
 400fa6c:	003e7e06 	br	400f468 <__alt_data_end+0xfc00f468>
 400fa70:	3809883a 	mov	r4,r7
 400fa74:	0011883a 	mov	r8,zero
 400fa78:	0005883a 	mov	r2,zero
 400fa7c:	003ee306 	br	400f60c <__alt_data_end+0xfc00f60c>
 400fa80:	1c62b03a 	or	r17,r3,r17
 400fa84:	8822c03a 	cmpne	r17,r17,zero
 400fa88:	0005883a 	mov	r2,zero
 400fa8c:	003f8906 	br	400f8b4 <__alt_data_end+0xfc00f8b4>
 400fa90:	3809883a 	mov	r4,r7
 400fa94:	4821883a 	mov	r16,r9
 400fa98:	0011883a 	mov	r8,zero
 400fa9c:	0005883a 	mov	r2,zero
 400faa0:	003eda06 	br	400f60c <__alt_data_end+0xfc00f60c>
 400faa4:	0101ffc4 	movi	r4,2047
 400faa8:	49003b26 	beq	r9,r4,400fb98 <__subdf3+0x7b4>
 400faac:	0085c83a 	sub	r2,zero,r2
 400fab0:	18c02034 	orhi	r3,r3,128
 400fab4:	01000e04 	movi	r4,56
 400fab8:	20806e16 	blt	r4,r2,400fc74 <__subdf3+0x890>
 400fabc:	010007c4 	movi	r4,31
 400fac0:	20807716 	blt	r4,r2,400fca0 <__subdf3+0x8bc>
 400fac4:	01000804 	movi	r4,32
 400fac8:	2089c83a 	sub	r4,r4,r2
 400facc:	1914983a 	sll	r10,r3,r4
 400fad0:	8890d83a 	srl	r8,r17,r2
 400fad4:	8908983a 	sll	r4,r17,r4
 400fad8:	1884d83a 	srl	r2,r3,r2
 400fadc:	5222b03a 	or	r17,r10,r8
 400fae0:	2006c03a 	cmpne	r3,r4,zero
 400fae4:	88e2b03a 	or	r17,r17,r3
 400fae8:	89a3883a 	add	r17,r17,r6
 400faec:	1145883a 	add	r2,r2,r5
 400faf0:	898d803a 	cmpltu	r6,r17,r6
 400faf4:	3087883a 	add	r3,r6,r2
 400faf8:	4821883a 	mov	r16,r9
 400fafc:	003ed906 	br	400f664 <__alt_data_end+0xfc00f664>
 400fb00:	2984b03a 	or	r2,r5,r6
 400fb04:	10004226 	beq	r2,zero,400fc10 <__subdf3+0x82c>
 400fb08:	1808d0fa 	srli	r4,r3,3
 400fb0c:	8822d0fa 	srli	r17,r17,3
 400fb10:	1806977a 	slli	r3,r3,29
 400fb14:	2080022c 	andhi	r2,r4,8
 400fb18:	1c62b03a 	or	r17,r3,r17
 400fb1c:	10000826 	beq	r2,zero,400fb40 <__subdf3+0x75c>
 400fb20:	2812d0fa 	srli	r9,r5,3
 400fb24:	4880022c 	andhi	r2,r9,8
 400fb28:	1000051e 	bne	r2,zero,400fb40 <__subdf3+0x75c>
 400fb2c:	300cd0fa 	srli	r6,r6,3
 400fb30:	2804977a 	slli	r2,r5,29
 400fb34:	4809883a 	mov	r4,r9
 400fb38:	3825883a 	mov	r18,r7
 400fb3c:	11a2b03a 	or	r17,r2,r6
 400fb40:	8806d77a 	srli	r3,r17,29
 400fb44:	200890fa 	slli	r4,r4,3
 400fb48:	882290fa 	slli	r17,r17,3
 400fb4c:	0401ffc4 	movi	r16,2047
 400fb50:	1906b03a 	or	r3,r3,r4
 400fb54:	003e4406 	br	400f468 <__alt_data_end+0xfc00f468>
 400fb58:	2984b03a 	or	r2,r5,r6
 400fb5c:	103e4226 	beq	r2,zero,400f468 <__alt_data_end+0xfc00f468>
 400fb60:	8989c83a 	sub	r4,r17,r6
 400fb64:	8911803a 	cmpltu	r8,r17,r4
 400fb68:	1945c83a 	sub	r2,r3,r5
 400fb6c:	1205c83a 	sub	r2,r2,r8
 400fb70:	1200202c 	andhi	r8,r2,128
 400fb74:	403e9a26 	beq	r8,zero,400f5e0 <__alt_data_end+0xfc00f5e0>
 400fb78:	3463c83a 	sub	r17,r6,r17
 400fb7c:	28c5c83a 	sub	r2,r5,r3
 400fb80:	344d803a 	cmpltu	r6,r6,r17
 400fb84:	1187c83a 	sub	r3,r2,r6
 400fb88:	3825883a 	mov	r18,r7
 400fb8c:	003e3606 	br	400f468 <__alt_data_end+0xfc00f468>
 400fb90:	0101ffc4 	movi	r4,2047
 400fb94:	493fc71e 	bne	r9,r4,400fab4 <__alt_data_end+0xfc00fab4>
 400fb98:	2807883a 	mov	r3,r5
 400fb9c:	3023883a 	mov	r17,r6
 400fba0:	4821883a 	mov	r16,r9
 400fba4:	003e3006 	br	400f468 <__alt_data_end+0xfc00f468>
 400fba8:	10003626 	beq	r2,zero,400fc84 <__subdf3+0x8a0>
 400fbac:	2984b03a 	or	r2,r5,r6
 400fbb0:	10001726 	beq	r2,zero,400fc10 <__subdf3+0x82c>
 400fbb4:	1808d0fa 	srli	r4,r3,3
 400fbb8:	8822d0fa 	srli	r17,r17,3
 400fbbc:	1806977a 	slli	r3,r3,29
 400fbc0:	2080022c 	andhi	r2,r4,8
 400fbc4:	1c62b03a 	or	r17,r3,r17
 400fbc8:	10000726 	beq	r2,zero,400fbe8 <__subdf3+0x804>
 400fbcc:	2812d0fa 	srli	r9,r5,3
 400fbd0:	4880022c 	andhi	r2,r9,8
 400fbd4:	1000041e 	bne	r2,zero,400fbe8 <__subdf3+0x804>
 400fbd8:	300cd0fa 	srli	r6,r6,3
 400fbdc:	2804977a 	slli	r2,r5,29
 400fbe0:	4809883a 	mov	r4,r9
 400fbe4:	11a2b03a 	or	r17,r2,r6
 400fbe8:	8806d77a 	srli	r3,r17,29
 400fbec:	200890fa 	slli	r4,r4,3
 400fbf0:	882290fa 	slli	r17,r17,3
 400fbf4:	3825883a 	mov	r18,r7
 400fbf8:	1906b03a 	or	r3,r3,r4
 400fbfc:	0401ffc4 	movi	r16,2047
 400fc00:	003e1906 	br	400f468 <__alt_data_end+0xfc00f468>
 400fc04:	000b883a 	mov	r5,zero
 400fc08:	0005883a 	mov	r2,zero
 400fc0c:	003e2e06 	br	400f4c8 <__alt_data_end+0xfc00f4c8>
 400fc10:	0401ffc4 	movi	r16,2047
 400fc14:	003e1406 	br	400f468 <__alt_data_end+0xfc00f468>
 400fc18:	0005883a 	mov	r2,zero
 400fc1c:	003f7506 	br	400f9f4 <__alt_data_end+0xfc00f9f4>
 400fc20:	0005883a 	mov	r2,zero
 400fc24:	0009883a 	mov	r4,zero
 400fc28:	003e7806 	br	400f60c <__alt_data_end+0xfc00f60c>
 400fc2c:	123ff804 	addi	r8,r2,-32
 400fc30:	01000804 	movi	r4,32
 400fc34:	1a10d83a 	srl	r8,r3,r8
 400fc38:	11002526 	beq	r2,r4,400fcd0 <__subdf3+0x8ec>
 400fc3c:	01001004 	movi	r4,64
 400fc40:	2085c83a 	sub	r2,r4,r2
 400fc44:	1884983a 	sll	r2,r3,r2
 400fc48:	1444b03a 	or	r2,r2,r17
 400fc4c:	1004c03a 	cmpne	r2,r2,zero
 400fc50:	40a2b03a 	or	r17,r8,r2
 400fc54:	0005883a 	mov	r2,zero
 400fc58:	003f1606 	br	400f8b4 <__alt_data_end+0xfc00f8b4>
 400fc5c:	02000434 	movhi	r8,16
 400fc60:	0009883a 	mov	r4,zero
 400fc64:	423fffc4 	addi	r8,r8,-1
 400fc68:	00bfffc4 	movi	r2,-1
 400fc6c:	0401ffc4 	movi	r16,2047
 400fc70:	003e6606 	br	400f60c <__alt_data_end+0xfc00f60c>
 400fc74:	1c62b03a 	or	r17,r3,r17
 400fc78:	8822c03a 	cmpne	r17,r17,zero
 400fc7c:	0005883a 	mov	r2,zero
 400fc80:	003f9906 	br	400fae8 <__alt_data_end+0xfc00fae8>
 400fc84:	2807883a 	mov	r3,r5
 400fc88:	3023883a 	mov	r17,r6
 400fc8c:	0401ffc4 	movi	r16,2047
 400fc90:	003df506 	br	400f468 <__alt_data_end+0xfc00f468>
 400fc94:	2807883a 	mov	r3,r5
 400fc98:	3023883a 	mov	r17,r6
 400fc9c:	003df206 	br	400f468 <__alt_data_end+0xfc00f468>
 400fca0:	123ff804 	addi	r8,r2,-32
 400fca4:	01000804 	movi	r4,32
 400fca8:	1a10d83a 	srl	r8,r3,r8
 400fcac:	11000a26 	beq	r2,r4,400fcd8 <__subdf3+0x8f4>
 400fcb0:	01001004 	movi	r4,64
 400fcb4:	2085c83a 	sub	r2,r4,r2
 400fcb8:	1884983a 	sll	r2,r3,r2
 400fcbc:	1444b03a 	or	r2,r2,r17
 400fcc0:	1004c03a 	cmpne	r2,r2,zero
 400fcc4:	40a2b03a 	or	r17,r8,r2
 400fcc8:	0005883a 	mov	r2,zero
 400fccc:	003f8606 	br	400fae8 <__alt_data_end+0xfc00fae8>
 400fcd0:	0005883a 	mov	r2,zero
 400fcd4:	003fdc06 	br	400fc48 <__alt_data_end+0xfc00fc48>
 400fcd8:	0005883a 	mov	r2,zero
 400fcdc:	003ff706 	br	400fcbc <__alt_data_end+0xfc00fcbc>

0400fce0 <__fixdfsi>:
 400fce0:	280cd53a 	srli	r6,r5,20
 400fce4:	00c00434 	movhi	r3,16
 400fce8:	18ffffc4 	addi	r3,r3,-1
 400fcec:	3181ffcc 	andi	r6,r6,2047
 400fcf0:	01c0ff84 	movi	r7,1022
 400fcf4:	28c6703a 	and	r3,r5,r3
 400fcf8:	280ad7fa 	srli	r5,r5,31
 400fcfc:	3980120e 	bge	r7,r6,400fd48 <__fixdfsi+0x68>
 400fd00:	00810744 	movi	r2,1053
 400fd04:	11800c16 	blt	r2,r6,400fd38 <__fixdfsi+0x58>
 400fd08:	00810cc4 	movi	r2,1075
 400fd0c:	1185c83a 	sub	r2,r2,r6
 400fd10:	01c007c4 	movi	r7,31
 400fd14:	18c00434 	orhi	r3,r3,16
 400fd18:	38800d16 	blt	r7,r2,400fd50 <__fixdfsi+0x70>
 400fd1c:	31befb44 	addi	r6,r6,-1043
 400fd20:	2084d83a 	srl	r2,r4,r2
 400fd24:	1986983a 	sll	r3,r3,r6
 400fd28:	1884b03a 	or	r2,r3,r2
 400fd2c:	28000726 	beq	r5,zero,400fd4c <__fixdfsi+0x6c>
 400fd30:	0085c83a 	sub	r2,zero,r2
 400fd34:	f800283a 	ret
 400fd38:	00a00034 	movhi	r2,32768
 400fd3c:	10bfffc4 	addi	r2,r2,-1
 400fd40:	2885883a 	add	r2,r5,r2
 400fd44:	f800283a 	ret
 400fd48:	0005883a 	mov	r2,zero
 400fd4c:	f800283a 	ret
 400fd50:	008104c4 	movi	r2,1043
 400fd54:	1185c83a 	sub	r2,r2,r6
 400fd58:	1884d83a 	srl	r2,r3,r2
 400fd5c:	003ff306 	br	400fd2c <__alt_data_end+0xfc00fd2c>

0400fd60 <__floatsidf>:
 400fd60:	defffd04 	addi	sp,sp,-12
 400fd64:	dfc00215 	stw	ra,8(sp)
 400fd68:	dc400115 	stw	r17,4(sp)
 400fd6c:	dc000015 	stw	r16,0(sp)
 400fd70:	20002b26 	beq	r4,zero,400fe20 <__floatsidf+0xc0>
 400fd74:	2023883a 	mov	r17,r4
 400fd78:	2020d7fa 	srli	r16,r4,31
 400fd7c:	20002d16 	blt	r4,zero,400fe34 <__floatsidf+0xd4>
 400fd80:	8809883a 	mov	r4,r17
 400fd84:	400fee40 	call	400fee4 <__clzsi2>
 400fd88:	01410784 	movi	r5,1054
 400fd8c:	288bc83a 	sub	r5,r5,r2
 400fd90:	01010cc4 	movi	r4,1075
 400fd94:	2149c83a 	sub	r4,r4,r5
 400fd98:	00c007c4 	movi	r3,31
 400fd9c:	1900160e 	bge	r3,r4,400fdf8 <__floatsidf+0x98>
 400fda0:	00c104c4 	movi	r3,1043
 400fda4:	1947c83a 	sub	r3,r3,r5
 400fda8:	88c6983a 	sll	r3,r17,r3
 400fdac:	00800434 	movhi	r2,16
 400fdb0:	10bfffc4 	addi	r2,r2,-1
 400fdb4:	1886703a 	and	r3,r3,r2
 400fdb8:	2941ffcc 	andi	r5,r5,2047
 400fdbc:	800d883a 	mov	r6,r16
 400fdc0:	0005883a 	mov	r2,zero
 400fdc4:	280a953a 	slli	r5,r5,20
 400fdc8:	31803fcc 	andi	r6,r6,255
 400fdcc:	01000434 	movhi	r4,16
 400fdd0:	300c97fa 	slli	r6,r6,31
 400fdd4:	213fffc4 	addi	r4,r4,-1
 400fdd8:	1906703a 	and	r3,r3,r4
 400fddc:	1946b03a 	or	r3,r3,r5
 400fde0:	1986b03a 	or	r3,r3,r6
 400fde4:	dfc00217 	ldw	ra,8(sp)
 400fde8:	dc400117 	ldw	r17,4(sp)
 400fdec:	dc000017 	ldw	r16,0(sp)
 400fdf0:	dec00304 	addi	sp,sp,12
 400fdf4:	f800283a 	ret
 400fdf8:	00c002c4 	movi	r3,11
 400fdfc:	1887c83a 	sub	r3,r3,r2
 400fe00:	88c6d83a 	srl	r3,r17,r3
 400fe04:	8904983a 	sll	r2,r17,r4
 400fe08:	01000434 	movhi	r4,16
 400fe0c:	213fffc4 	addi	r4,r4,-1
 400fe10:	2941ffcc 	andi	r5,r5,2047
 400fe14:	1906703a 	and	r3,r3,r4
 400fe18:	800d883a 	mov	r6,r16
 400fe1c:	003fe906 	br	400fdc4 <__alt_data_end+0xfc00fdc4>
 400fe20:	000d883a 	mov	r6,zero
 400fe24:	000b883a 	mov	r5,zero
 400fe28:	0007883a 	mov	r3,zero
 400fe2c:	0005883a 	mov	r2,zero
 400fe30:	003fe406 	br	400fdc4 <__alt_data_end+0xfc00fdc4>
 400fe34:	0123c83a 	sub	r17,zero,r4
 400fe38:	003fd106 	br	400fd80 <__alt_data_end+0xfc00fd80>

0400fe3c <__floatunsidf>:
 400fe3c:	defffe04 	addi	sp,sp,-8
 400fe40:	dc000015 	stw	r16,0(sp)
 400fe44:	dfc00115 	stw	ra,4(sp)
 400fe48:	2021883a 	mov	r16,r4
 400fe4c:	20002226 	beq	r4,zero,400fed8 <__floatunsidf+0x9c>
 400fe50:	400fee40 	call	400fee4 <__clzsi2>
 400fe54:	01010784 	movi	r4,1054
 400fe58:	2089c83a 	sub	r4,r4,r2
 400fe5c:	01810cc4 	movi	r6,1075
 400fe60:	310dc83a 	sub	r6,r6,r4
 400fe64:	00c007c4 	movi	r3,31
 400fe68:	1980120e 	bge	r3,r6,400feb4 <__floatunsidf+0x78>
 400fe6c:	00c104c4 	movi	r3,1043
 400fe70:	1907c83a 	sub	r3,r3,r4
 400fe74:	80ca983a 	sll	r5,r16,r3
 400fe78:	00800434 	movhi	r2,16
 400fe7c:	10bfffc4 	addi	r2,r2,-1
 400fe80:	2101ffcc 	andi	r4,r4,2047
 400fe84:	0021883a 	mov	r16,zero
 400fe88:	288a703a 	and	r5,r5,r2
 400fe8c:	2008953a 	slli	r4,r4,20
 400fe90:	00c00434 	movhi	r3,16
 400fe94:	18ffffc4 	addi	r3,r3,-1
 400fe98:	28c6703a 	and	r3,r5,r3
 400fe9c:	8005883a 	mov	r2,r16
 400fea0:	1906b03a 	or	r3,r3,r4
 400fea4:	dfc00117 	ldw	ra,4(sp)
 400fea8:	dc000017 	ldw	r16,0(sp)
 400feac:	dec00204 	addi	sp,sp,8
 400feb0:	f800283a 	ret
 400feb4:	00c002c4 	movi	r3,11
 400feb8:	188bc83a 	sub	r5,r3,r2
 400febc:	814ad83a 	srl	r5,r16,r5
 400fec0:	00c00434 	movhi	r3,16
 400fec4:	18ffffc4 	addi	r3,r3,-1
 400fec8:	81a0983a 	sll	r16,r16,r6
 400fecc:	2101ffcc 	andi	r4,r4,2047
 400fed0:	28ca703a 	and	r5,r5,r3
 400fed4:	003fed06 	br	400fe8c <__alt_data_end+0xfc00fe8c>
 400fed8:	0009883a 	mov	r4,zero
 400fedc:	000b883a 	mov	r5,zero
 400fee0:	003fea06 	br	400fe8c <__alt_data_end+0xfc00fe8c>

0400fee4 <__clzsi2>:
 400fee4:	00bfffd4 	movui	r2,65535
 400fee8:	11000536 	bltu	r2,r4,400ff00 <__clzsi2+0x1c>
 400feec:	00803fc4 	movi	r2,255
 400fef0:	11000f36 	bltu	r2,r4,400ff30 <__clzsi2+0x4c>
 400fef4:	00800804 	movi	r2,32
 400fef8:	0007883a 	mov	r3,zero
 400fefc:	00000506 	br	400ff14 <__clzsi2+0x30>
 400ff00:	00804034 	movhi	r2,256
 400ff04:	10bfffc4 	addi	r2,r2,-1
 400ff08:	11000c2e 	bgeu	r2,r4,400ff3c <__clzsi2+0x58>
 400ff0c:	00800204 	movi	r2,8
 400ff10:	00c00604 	movi	r3,24
 400ff14:	20c8d83a 	srl	r4,r4,r3
 400ff18:	00c10074 	movhi	r3,1025
 400ff1c:	18ceb204 	addi	r3,r3,15048
 400ff20:	1909883a 	add	r4,r3,r4
 400ff24:	20c00003 	ldbu	r3,0(r4)
 400ff28:	10c5c83a 	sub	r2,r2,r3
 400ff2c:	f800283a 	ret
 400ff30:	00800604 	movi	r2,24
 400ff34:	00c00204 	movi	r3,8
 400ff38:	003ff606 	br	400ff14 <__alt_data_end+0xfc00ff14>
 400ff3c:	00800404 	movi	r2,16
 400ff40:	1007883a 	mov	r3,r2
 400ff44:	003ff306 	br	400ff14 <__alt_data_end+0xfc00ff14>

0400ff48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ff48:	defffe04 	addi	sp,sp,-8
 400ff4c:	dfc00115 	stw	ra,4(sp)
 400ff50:	df000015 	stw	fp,0(sp)
 400ff54:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400ff58:	d0a00e17 	ldw	r2,-32712(gp)
 400ff5c:	10000326 	beq	r2,zero,400ff6c <alt_get_errno+0x24>
 400ff60:	d0a00e17 	ldw	r2,-32712(gp)
 400ff64:	103ee83a 	callr	r2
 400ff68:	00000106 	br	400ff70 <alt_get_errno+0x28>
 400ff6c:	d0a8ec04 	addi	r2,gp,-23632
}
 400ff70:	e037883a 	mov	sp,fp
 400ff74:	dfc00117 	ldw	ra,4(sp)
 400ff78:	df000017 	ldw	fp,0(sp)
 400ff7c:	dec00204 	addi	sp,sp,8
 400ff80:	f800283a 	ret

0400ff84 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400ff84:	defffb04 	addi	sp,sp,-20
 400ff88:	dfc00415 	stw	ra,16(sp)
 400ff8c:	df000315 	stw	fp,12(sp)
 400ff90:	df000304 	addi	fp,sp,12
 400ff94:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400ff98:	e0bfff17 	ldw	r2,-4(fp)
 400ff9c:	10000616 	blt	r2,zero,400ffb8 <close+0x34>
 400ffa0:	e0bfff17 	ldw	r2,-4(fp)
 400ffa4:	10c00324 	muli	r3,r2,12
 400ffa8:	00810074 	movhi	r2,1025
 400ffac:	10931d04 	addi	r2,r2,19572
 400ffb0:	1885883a 	add	r2,r3,r2
 400ffb4:	00000106 	br	400ffbc <close+0x38>
 400ffb8:	0005883a 	mov	r2,zero
 400ffbc:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 400ffc0:	e0bffd17 	ldw	r2,-12(fp)
 400ffc4:	10001926 	beq	r2,zero,401002c <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400ffc8:	e0bffd17 	ldw	r2,-12(fp)
 400ffcc:	10800017 	ldw	r2,0(r2)
 400ffd0:	10800417 	ldw	r2,16(r2)
 400ffd4:	10000626 	beq	r2,zero,400fff0 <close+0x6c>
 400ffd8:	e0bffd17 	ldw	r2,-12(fp)
 400ffdc:	10800017 	ldw	r2,0(r2)
 400ffe0:	10800417 	ldw	r2,16(r2)
 400ffe4:	e13ffd17 	ldw	r4,-12(fp)
 400ffe8:	103ee83a 	callr	r2
 400ffec:	00000106 	br	400fff4 <close+0x70>
 400fff0:	0005883a 	mov	r2,zero
 400fff4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400fff8:	e13fff17 	ldw	r4,-4(fp)
 400fffc:	40109f40 	call	40109f4 <alt_release_fd>
    if (rval < 0)
 4010000:	e0bffe17 	ldw	r2,-8(fp)
 4010004:	1000070e 	bge	r2,zero,4010024 <close+0xa0>
    {
      ALT_ERRNO = -rval;
 4010008:	400ff480 	call	400ff48 <alt_get_errno>
 401000c:	1007883a 	mov	r3,r2
 4010010:	e0bffe17 	ldw	r2,-8(fp)
 4010014:	0085c83a 	sub	r2,zero,r2
 4010018:	18800015 	stw	r2,0(r3)
      return -1;
 401001c:	00bfffc4 	movi	r2,-1
 4010020:	00000706 	br	4010040 <close+0xbc>
    }
    return 0;
 4010024:	0005883a 	mov	r2,zero
 4010028:	00000506 	br	4010040 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 401002c:	400ff480 	call	400ff48 <alt_get_errno>
 4010030:	1007883a 	mov	r3,r2
 4010034:	00801444 	movi	r2,81
 4010038:	18800015 	stw	r2,0(r3)
    return -1;
 401003c:	00bfffc4 	movi	r2,-1
  }
}
 4010040:	e037883a 	mov	sp,fp
 4010044:	dfc00117 	ldw	ra,4(sp)
 4010048:	df000017 	ldw	fp,0(sp)
 401004c:	dec00204 	addi	sp,sp,8
 4010050:	f800283a 	ret

04010054 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4010054:	defffc04 	addi	sp,sp,-16
 4010058:	df000315 	stw	fp,12(sp)
 401005c:	df000304 	addi	fp,sp,12
 4010060:	e13ffd15 	stw	r4,-12(fp)
 4010064:	e17ffe15 	stw	r5,-8(fp)
 4010068:	e1bfff15 	stw	r6,-4(fp)
  return len;
 401006c:	e0bfff17 	ldw	r2,-4(fp)
}
 4010070:	e037883a 	mov	sp,fp
 4010074:	df000017 	ldw	fp,0(sp)
 4010078:	dec00104 	addi	sp,sp,4
 401007c:	f800283a 	ret

04010080 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010080:	defffe04 	addi	sp,sp,-8
 4010084:	dfc00115 	stw	ra,4(sp)
 4010088:	df000015 	stw	fp,0(sp)
 401008c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010090:	d0a00e17 	ldw	r2,-32712(gp)
 4010094:	10000326 	beq	r2,zero,40100a4 <alt_get_errno+0x24>
 4010098:	d0a00e17 	ldw	r2,-32712(gp)
 401009c:	103ee83a 	callr	r2
 40100a0:	00000106 	br	40100a8 <alt_get_errno+0x28>
 40100a4:	d0a8ec04 	addi	r2,gp,-23632
}
 40100a8:	e037883a 	mov	sp,fp
 40100ac:	dfc00117 	ldw	ra,4(sp)
 40100b0:	df000017 	ldw	fp,0(sp)
 40100b4:	dec00204 	addi	sp,sp,8
 40100b8:	f800283a 	ret

040100bc <fcntl>:
 *
 * ALT_FCNTL is mapped onto the fcntl() system call in alt_syscall.h
 */
 
int ALT_FCNTL (int file, int cmd, ...)
{ 
 40100bc:	defff704 	addi	sp,sp,-36
 40100c0:	dfc00615 	stw	ra,24(sp)
 40100c4:	df000515 	stw	fp,20(sp)
 40100c8:	df000504 	addi	fp,sp,20
 40100cc:	e13ffe15 	stw	r4,-8(fp)
 40100d0:	e17fff15 	stw	r5,-4(fp)
 40100d4:	e1800215 	stw	r6,8(fp)
 40100d8:	e1c00315 	stw	r7,12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40100dc:	e0bffe17 	ldw	r2,-8(fp)
 40100e0:	10000616 	blt	r2,zero,40100fc <fcntl+0x40>
 40100e4:	e0bffe17 	ldw	r2,-8(fp)
 40100e8:	10c00324 	muli	r3,r2,12
 40100ec:	00810074 	movhi	r2,1025
 40100f0:	10931d04 	addi	r2,r2,19572
 40100f4:	1885883a 	add	r2,r3,r2
 40100f8:	00000106 	br	4010100 <fcntl+0x44>
 40100fc:	0005883a 	mov	r2,zero
 4010100:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 4010104:	e0bffb17 	ldw	r2,-20(fp)
 4010108:	10002a26 	beq	r2,zero,40101b4 <fcntl+0xf8>
  {
    switch (cmd)
 401010c:	e0bfff17 	ldw	r2,-4(fp)
 4010110:	10c000e0 	cmpeqi	r3,r2,3
 4010114:	1800031e 	bne	r3,zero,4010124 <fcntl+0x68>
 4010118:	10800120 	cmpeqi	r2,r2,4
 401011c:	1000071e 	bne	r2,zero,401013c <fcntl+0x80>
 4010120:	00001e06 	br	401019c <fcntl+0xe0>
    {
    case F_GETFL:
      return fd->fd_flags & ~((alt_u32) ALT_FD_FLAGS_MASK);
 4010124:	e0bffb17 	ldw	r2,-20(fp)
 4010128:	10c00217 	ldw	r3,8(r2)
 401012c:	00900034 	movhi	r2,16384
 4010130:	10bfffc4 	addi	r2,r2,-1
 4010134:	1884703a 	and	r2,r3,r2
 4010138:	00002306 	br	40101c8 <fcntl+0x10c>
    case F_SETFL:
      va_start(argp, cmd);
 401013c:	e0800204 	addi	r2,fp,8
 4010140:	e0bffd15 	stw	r2,-12(fp)
      flags = va_arg(argp, long);
 4010144:	e0bffd17 	ldw	r2,-12(fp)
 4010148:	10c00104 	addi	r3,r2,4
 401014c:	e0fffd15 	stw	r3,-12(fp)
 4010150:	10800017 	ldw	r2,0(r2)
 4010154:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags &= ~ALT_FCNTL_FLAGS_MASK;
 4010158:	e0bffb17 	ldw	r2,-20(fp)
 401015c:	10c00217 	ldw	r3,8(r2)
 4010160:	00affdc4 	movi	r2,-16393
 4010164:	1886703a 	and	r3,r3,r2
 4010168:	e0bffb17 	ldw	r2,-20(fp)
 401016c:	10c00215 	stw	r3,8(r2)
      fd->fd_flags |= (flags & ALT_FCNTL_FLAGS_MASK);
 4010170:	e0bffb17 	ldw	r2,-20(fp)
 4010174:	10800217 	ldw	r2,8(r2)
 4010178:	1007883a 	mov	r3,r2
 401017c:	e0bffc17 	ldw	r2,-16(fp)
 4010180:	1090020c 	andi	r2,r2,16392
 4010184:	1884b03a 	or	r2,r3,r2
 4010188:	1007883a 	mov	r3,r2
 401018c:	e0bffb17 	ldw	r2,-20(fp)
 4010190:	10c00215 	stw	r3,8(r2)
      va_end(argp);
      return 0;
 4010194:	0005883a 	mov	r2,zero
 4010198:	00000b06 	br	40101c8 <fcntl+0x10c>
    default:
      ALT_ERRNO = EINVAL;
 401019c:	40100800 	call	4010080 <alt_get_errno>
 40101a0:	1007883a 	mov	r3,r2
 40101a4:	00800584 	movi	r2,22
 40101a8:	18800015 	stw	r2,0(r3)
      return -1;
 40101ac:	00bfffc4 	movi	r2,-1
 40101b0:	00000506 	br	40101c8 <fcntl+0x10c>
    }
  }

  ALT_ERRNO = EBADFD;
 40101b4:	40100800 	call	4010080 <alt_get_errno>
 40101b8:	1007883a 	mov	r3,r2
 40101bc:	00801444 	movi	r2,81
 40101c0:	18800015 	stw	r2,0(r3)
  return -1;
 40101c4:	00bfffc4 	movi	r2,-1
}
 40101c8:	e037883a 	mov	sp,fp
 40101cc:	dfc00117 	ldw	ra,4(sp)
 40101d0:	df000017 	ldw	fp,0(sp)
 40101d4:	dec00404 	addi	sp,sp,16
 40101d8:	f800283a 	ret

040101dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40101dc:	defffe04 	addi	sp,sp,-8
 40101e0:	dfc00115 	stw	ra,4(sp)
 40101e4:	df000015 	stw	fp,0(sp)
 40101e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40101ec:	d0a00e17 	ldw	r2,-32712(gp)
 40101f0:	10000326 	beq	r2,zero,4010200 <alt_get_errno+0x24>
 40101f4:	d0a00e17 	ldw	r2,-32712(gp)
 40101f8:	103ee83a 	callr	r2
 40101fc:	00000106 	br	4010204 <alt_get_errno+0x28>
 4010200:	d0a8ec04 	addi	r2,gp,-23632
}
 4010204:	e037883a 	mov	sp,fp
 4010208:	dfc00117 	ldw	ra,4(sp)
 401020c:	df000017 	ldw	fp,0(sp)
 4010210:	dec00204 	addi	sp,sp,8
 4010214:	f800283a 	ret

04010218 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 4010218:	defffb04 	addi	sp,sp,-20
 401021c:	dfc00415 	stw	ra,16(sp)
 4010220:	df000315 	stw	fp,12(sp)
 4010224:	df000304 	addi	fp,sp,12
 4010228:	e13ffe15 	stw	r4,-8(fp)
 401022c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4010230:	e0bffe17 	ldw	r2,-8(fp)
 4010234:	10000616 	blt	r2,zero,4010250 <fstat+0x38>
 4010238:	e0bffe17 	ldw	r2,-8(fp)
 401023c:	10c00324 	muli	r3,r2,12
 4010240:	00810074 	movhi	r2,1025
 4010244:	10931d04 	addi	r2,r2,19572
 4010248:	1885883a 	add	r2,r3,r2
 401024c:	00000106 	br	4010254 <fstat+0x3c>
 4010250:	0005883a 	mov	r2,zero
 4010254:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 4010258:	e0bffd17 	ldw	r2,-12(fp)
 401025c:	10001026 	beq	r2,zero,40102a0 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 4010260:	e0bffd17 	ldw	r2,-12(fp)
 4010264:	10800017 	ldw	r2,0(r2)
 4010268:	10800817 	ldw	r2,32(r2)
 401026c:	10000726 	beq	r2,zero,401028c <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
 4010270:	e0bffd17 	ldw	r2,-12(fp)
 4010274:	10800017 	ldw	r2,0(r2)
 4010278:	10800817 	ldw	r2,32(r2)
 401027c:	e17fff17 	ldw	r5,-4(fp)
 4010280:	e13ffd17 	ldw	r4,-12(fp)
 4010284:	103ee83a 	callr	r2
 4010288:	00000a06 	br	40102b4 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 401028c:	e0bfff17 	ldw	r2,-4(fp)
 4010290:	00c80004 	movi	r3,8192
 4010294:	10c00115 	stw	r3,4(r2)
      return 0;
 4010298:	0005883a 	mov	r2,zero
 401029c:	00000506 	br	40102b4 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 40102a0:	40101dc0 	call	40101dc <alt_get_errno>
 40102a4:	1007883a 	mov	r3,r2
 40102a8:	00801444 	movi	r2,81
 40102ac:	18800015 	stw	r2,0(r3)
    return -1;
 40102b0:	00bfffc4 	movi	r2,-1
  }
}
 40102b4:	e037883a 	mov	sp,fp
 40102b8:	dfc00117 	ldw	ra,4(sp)
 40102bc:	df000017 	ldw	fp,0(sp)
 40102c0:	dec00204 	addi	sp,sp,8
 40102c4:	f800283a 	ret

040102c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40102c8:	defffe04 	addi	sp,sp,-8
 40102cc:	dfc00115 	stw	ra,4(sp)
 40102d0:	df000015 	stw	fp,0(sp)
 40102d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40102d8:	d0a00e17 	ldw	r2,-32712(gp)
 40102dc:	10000326 	beq	r2,zero,40102ec <alt_get_errno+0x24>
 40102e0:	d0a00e17 	ldw	r2,-32712(gp)
 40102e4:	103ee83a 	callr	r2
 40102e8:	00000106 	br	40102f0 <alt_get_errno+0x28>
 40102ec:	d0a8ec04 	addi	r2,gp,-23632
}
 40102f0:	e037883a 	mov	sp,fp
 40102f4:	dfc00117 	ldw	ra,4(sp)
 40102f8:	df000017 	ldw	fp,0(sp)
 40102fc:	dec00204 	addi	sp,sp,8
 4010300:	f800283a 	ret

04010304 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 4010304:	deffed04 	addi	sp,sp,-76
 4010308:	dfc01215 	stw	ra,72(sp)
 401030c:	df001115 	stw	fp,68(sp)
 4010310:	df001104 	addi	fp,sp,68
 4010314:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4010318:	e0bfff17 	ldw	r2,-4(fp)
 401031c:	10000616 	blt	r2,zero,4010338 <isatty+0x34>
 4010320:	e0bfff17 	ldw	r2,-4(fp)
 4010324:	10c00324 	muli	r3,r2,12
 4010328:	00810074 	movhi	r2,1025
 401032c:	10931d04 	addi	r2,r2,19572
 4010330:	1885883a 	add	r2,r3,r2
 4010334:	00000106 	br	401033c <isatty+0x38>
 4010338:	0005883a 	mov	r2,zero
 401033c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 4010340:	e0bfef17 	ldw	r2,-68(fp)
 4010344:	10000e26 	beq	r2,zero,4010380 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4010348:	e0bfef17 	ldw	r2,-68(fp)
 401034c:	10800017 	ldw	r2,0(r2)
 4010350:	10800817 	ldw	r2,32(r2)
 4010354:	1000021e 	bne	r2,zero,4010360 <isatty+0x5c>
    {
      return 1;
 4010358:	00800044 	movi	r2,1
 401035c:	00000d06 	br	4010394 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4010360:	e0bff004 	addi	r2,fp,-64
 4010364:	100b883a 	mov	r5,r2
 4010368:	e13fff17 	ldw	r4,-4(fp)
 401036c:	40102180 	call	4010218 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4010370:	e0bff117 	ldw	r2,-60(fp)
 4010374:	10880020 	cmpeqi	r2,r2,8192
 4010378:	10803fcc 	andi	r2,r2,255
 401037c:	00000506 	br	4010394 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4010380:	40102c80 	call	40102c8 <alt_get_errno>
 4010384:	1007883a 	mov	r3,r2
 4010388:	00801444 	movi	r2,81
 401038c:	18800015 	stw	r2,0(r3)
    return 0;
 4010390:	0005883a 	mov	r2,zero
  }
}
 4010394:	e037883a 	mov	sp,fp
 4010398:	dfc00117 	ldw	ra,4(sp)
 401039c:	df000017 	ldw	fp,0(sp)
 40103a0:	dec00204 	addi	sp,sp,8
 40103a4:	f800283a 	ret

040103a8 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 40103a8:	defffc04 	addi	sp,sp,-16
 40103ac:	df000315 	stw	fp,12(sp)
 40103b0:	df000304 	addi	fp,sp,12
 40103b4:	e13ffd15 	stw	r4,-12(fp)
 40103b8:	e17ffe15 	stw	r5,-8(fp)
 40103bc:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 40103c0:	e0fffe17 	ldw	r3,-8(fp)
 40103c4:	e0bffd17 	ldw	r2,-12(fp)
 40103c8:	18800c26 	beq	r3,r2,40103fc <alt_load_section+0x54>
  {
    while( to != end )
 40103cc:	00000806 	br	40103f0 <alt_load_section+0x48>
    {
      *to++ = *from++;
 40103d0:	e0bffe17 	ldw	r2,-8(fp)
 40103d4:	10c00104 	addi	r3,r2,4
 40103d8:	e0fffe15 	stw	r3,-8(fp)
 40103dc:	e0fffd17 	ldw	r3,-12(fp)
 40103e0:	19000104 	addi	r4,r3,4
 40103e4:	e13ffd15 	stw	r4,-12(fp)
 40103e8:	18c00017 	ldw	r3,0(r3)
 40103ec:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 40103f0:	e0fffe17 	ldw	r3,-8(fp)
 40103f4:	e0bfff17 	ldw	r2,-4(fp)
 40103f8:	18bff51e 	bne	r3,r2,40103d0 <__alt_data_end+0xfc0103d0>
    {
      *to++ = *from++;
    }
  }
}
 40103fc:	0001883a 	nop
 4010400:	e037883a 	mov	sp,fp
 4010404:	df000017 	ldw	fp,0(sp)
 4010408:	dec00104 	addi	sp,sp,4
 401040c:	f800283a 	ret

04010410 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 4010410:	defffe04 	addi	sp,sp,-8
 4010414:	dfc00115 	stw	ra,4(sp)
 4010418:	df000015 	stw	fp,0(sp)
 401041c:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 4010420:	01810074 	movhi	r6,1025
 4010424:	3197d904 	addi	r6,r6,24420
 4010428:	01410074 	movhi	r5,1025
 401042c:	294f0004 	addi	r5,r5,15360
 4010430:	01010074 	movhi	r4,1025
 4010434:	2117d904 	addi	r4,r4,24420
 4010438:	40103a80 	call	40103a8 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 401043c:	01810034 	movhi	r6,1024
 4010440:	31809104 	addi	r6,r6,580
 4010444:	01410034 	movhi	r5,1024
 4010448:	29400804 	addi	r5,r5,32
 401044c:	01010034 	movhi	r4,1024
 4010450:	21000804 	addi	r4,r4,32
 4010454:	40103a80 	call	40103a8 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4010458:	01810074 	movhi	r6,1025
 401045c:	318f0004 	addi	r6,r6,15360
 4010460:	01410074 	movhi	r5,1025
 4010464:	294cb504 	addi	r5,r5,13012
 4010468:	01010074 	movhi	r4,1025
 401046c:	210cb504 	addi	r4,r4,13012
 4010470:	40103a80 	call	40103a8 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4010474:	40125b80 	call	40125b8 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4010478:	40129dc0 	call	40129dc <alt_icache_flush_all>
}
 401047c:	0001883a 	nop
 4010480:	e037883a 	mov	sp,fp
 4010484:	dfc00117 	ldw	ra,4(sp)
 4010488:	df000017 	ldw	fp,0(sp)
 401048c:	dec00204 	addi	sp,sp,8
 4010490:	f800283a 	ret

04010494 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010494:	defffe04 	addi	sp,sp,-8
 4010498:	dfc00115 	stw	ra,4(sp)
 401049c:	df000015 	stw	fp,0(sp)
 40104a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40104a4:	d0a00e17 	ldw	r2,-32712(gp)
 40104a8:	10000326 	beq	r2,zero,40104b8 <alt_get_errno+0x24>
 40104ac:	d0a00e17 	ldw	r2,-32712(gp)
 40104b0:	103ee83a 	callr	r2
 40104b4:	00000106 	br	40104bc <alt_get_errno+0x28>
 40104b8:	d0a8ec04 	addi	r2,gp,-23632
}
 40104bc:	e037883a 	mov	sp,fp
 40104c0:	dfc00117 	ldw	ra,4(sp)
 40104c4:	df000017 	ldw	fp,0(sp)
 40104c8:	dec00204 	addi	sp,sp,8
 40104cc:	f800283a 	ret

040104d0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 40104d0:	defff904 	addi	sp,sp,-28
 40104d4:	dfc00615 	stw	ra,24(sp)
 40104d8:	df000515 	stw	fp,20(sp)
 40104dc:	df000504 	addi	fp,sp,20
 40104e0:	e13ffd15 	stw	r4,-12(fp)
 40104e4:	e17ffe15 	stw	r5,-8(fp)
 40104e8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 40104ec:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40104f0:	e0bffd17 	ldw	r2,-12(fp)
 40104f4:	10000616 	blt	r2,zero,4010510 <lseek+0x40>
 40104f8:	e0bffd17 	ldw	r2,-12(fp)
 40104fc:	10c00324 	muli	r3,r2,12
 4010500:	00810074 	movhi	r2,1025
 4010504:	10931d04 	addi	r2,r2,19572
 4010508:	1885883a 	add	r2,r3,r2
 401050c:	00000106 	br	4010514 <lseek+0x44>
 4010510:	0005883a 	mov	r2,zero
 4010514:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 4010518:	e0bffc17 	ldw	r2,-16(fp)
 401051c:	10001026 	beq	r2,zero,4010560 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 4010520:	e0bffc17 	ldw	r2,-16(fp)
 4010524:	10800017 	ldw	r2,0(r2)
 4010528:	10800717 	ldw	r2,28(r2)
 401052c:	10000926 	beq	r2,zero,4010554 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 4010530:	e0bffc17 	ldw	r2,-16(fp)
 4010534:	10800017 	ldw	r2,0(r2)
 4010538:	10800717 	ldw	r2,28(r2)
 401053c:	e1bfff17 	ldw	r6,-4(fp)
 4010540:	e17ffe17 	ldw	r5,-8(fp)
 4010544:	e13ffc17 	ldw	r4,-16(fp)
 4010548:	103ee83a 	callr	r2
 401054c:	e0bffb15 	stw	r2,-20(fp)
 4010550:	00000506 	br	4010568 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 4010554:	00bfde84 	movi	r2,-134
 4010558:	e0bffb15 	stw	r2,-20(fp)
 401055c:	00000206 	br	4010568 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
 4010560:	00bfebc4 	movi	r2,-81
 4010564:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 4010568:	e0bffb17 	ldw	r2,-20(fp)
 401056c:	1000070e 	bge	r2,zero,401058c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
 4010570:	40104940 	call	4010494 <alt_get_errno>
 4010574:	1007883a 	mov	r3,r2
 4010578:	e0bffb17 	ldw	r2,-20(fp)
 401057c:	0085c83a 	sub	r2,zero,r2
 4010580:	18800015 	stw	r2,0(r3)
    rc = -1;
 4010584:	00bfffc4 	movi	r2,-1
 4010588:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 401058c:	e0bffb17 	ldw	r2,-20(fp)
}
 4010590:	e037883a 	mov	sp,fp
 4010594:	dfc00117 	ldw	ra,4(sp)
 4010598:	df000017 	ldw	fp,0(sp)
 401059c:	dec00204 	addi	sp,sp,8
 40105a0:	f800283a 	ret

040105a4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 40105a4:	defffd04 	addi	sp,sp,-12
 40105a8:	dfc00215 	stw	ra,8(sp)
 40105ac:	df000115 	stw	fp,4(sp)
 40105b0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 40105b4:	0009883a 	mov	r4,zero
 40105b8:	4010e440 	call	4010e44 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 40105bc:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 40105c0:	4010e7c0 	call	4010e7c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 40105c4:	01810074 	movhi	r6,1025
 40105c8:	318ef504 	addi	r6,r6,15316
 40105cc:	01410074 	movhi	r5,1025
 40105d0:	294ef504 	addi	r5,r5,15316
 40105d4:	01010074 	movhi	r4,1025
 40105d8:	210ef504 	addi	r4,r4,15316
 40105dc:	4012d740 	call	4012d74 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 40105e0:	40126e00 	call	40126e0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 40105e4:	01010074 	movhi	r4,1025
 40105e8:	2109d004 	addi	r4,r4,10048
 40105ec:	4012f400 	call	4012f40 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40105f0:	d0a8f317 	ldw	r2,-23604(gp)
 40105f4:	d0e8f417 	ldw	r3,-23600(gp)
 40105f8:	d128f517 	ldw	r4,-23596(gp)
 40105fc:	200d883a 	mov	r6,r4
 4010600:	180b883a 	mov	r5,r3
 4010604:	1009883a 	mov	r4,r2
 4010608:	40017240 	call	4001724 <main>
 401060c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 4010610:	01000044 	movi	r4,1
 4010614:	400ff840 	call	400ff84 <close>
  exit (result);
 4010618:	e13fff17 	ldw	r4,-4(fp)
 401061c:	4012f540 	call	4012f54 <exit>

04010620 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 4010620:	defffe04 	addi	sp,sp,-8
 4010624:	df000115 	stw	fp,4(sp)
 4010628:	df000104 	addi	fp,sp,4
 401062c:	e13fff15 	stw	r4,-4(fp)
}
 4010630:	0001883a 	nop
 4010634:	e037883a 	mov	sp,fp
 4010638:	df000017 	ldw	fp,0(sp)
 401063c:	dec00104 	addi	sp,sp,4
 4010640:	f800283a 	ret

04010644 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 4010644:	defffe04 	addi	sp,sp,-8
 4010648:	df000115 	stw	fp,4(sp)
 401064c:	df000104 	addi	fp,sp,4
 4010650:	e13fff15 	stw	r4,-4(fp)
}
 4010654:	0001883a 	nop
 4010658:	e037883a 	mov	sp,fp
 401065c:	df000017 	ldw	fp,0(sp)
 4010660:	dec00104 	addi	sp,sp,4
 4010664:	f800283a 	ret

04010668 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010668:	defffe04 	addi	sp,sp,-8
 401066c:	dfc00115 	stw	ra,4(sp)
 4010670:	df000015 	stw	fp,0(sp)
 4010674:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010678:	d0a00e17 	ldw	r2,-32712(gp)
 401067c:	10000326 	beq	r2,zero,401068c <alt_get_errno+0x24>
 4010680:	d0a00e17 	ldw	r2,-32712(gp)
 4010684:	103ee83a 	callr	r2
 4010688:	00000106 	br	4010690 <alt_get_errno+0x28>
 401068c:	d0a8ec04 	addi	r2,gp,-23632
}
 4010690:	e037883a 	mov	sp,fp
 4010694:	dfc00117 	ldw	ra,4(sp)
 4010698:	df000017 	ldw	fp,0(sp)
 401069c:	dec00204 	addi	sp,sp,8
 40106a0:	f800283a 	ret

040106a4 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 40106a4:	defffd04 	addi	sp,sp,-12
 40106a8:	df000215 	stw	fp,8(sp)
 40106ac:	df000204 	addi	fp,sp,8
 40106b0:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 40106b4:	e0bfff17 	ldw	r2,-4(fp)
 40106b8:	10800217 	ldw	r2,8(r2)
 40106bc:	10d00034 	orhi	r3,r2,16384
 40106c0:	e0bfff17 	ldw	r2,-4(fp)
 40106c4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40106c8:	e03ffe15 	stw	zero,-8(fp)
 40106cc:	00001d06 	br	4010744 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40106d0:	00810074 	movhi	r2,1025
 40106d4:	10931d04 	addi	r2,r2,19572
 40106d8:	e0fffe17 	ldw	r3,-8(fp)
 40106dc:	18c00324 	muli	r3,r3,12
 40106e0:	10c5883a 	add	r2,r2,r3
 40106e4:	10c00017 	ldw	r3,0(r2)
 40106e8:	e0bfff17 	ldw	r2,-4(fp)
 40106ec:	10800017 	ldw	r2,0(r2)
 40106f0:	1880111e 	bne	r3,r2,4010738 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 40106f4:	00810074 	movhi	r2,1025
 40106f8:	10931d04 	addi	r2,r2,19572
 40106fc:	e0fffe17 	ldw	r3,-8(fp)
 4010700:	18c00324 	muli	r3,r3,12
 4010704:	10c5883a 	add	r2,r2,r3
 4010708:	10800204 	addi	r2,r2,8
 401070c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4010710:	1000090e 	bge	r2,zero,4010738 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4010714:	e0bffe17 	ldw	r2,-8(fp)
 4010718:	10c00324 	muli	r3,r2,12
 401071c:	00810074 	movhi	r2,1025
 4010720:	10931d04 	addi	r2,r2,19572
 4010724:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4010728:	e0bfff17 	ldw	r2,-4(fp)
 401072c:	18800226 	beq	r3,r2,4010738 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4010730:	00bffcc4 	movi	r2,-13
 4010734:	00000806 	br	4010758 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4010738:	e0bffe17 	ldw	r2,-8(fp)
 401073c:	10800044 	addi	r2,r2,1
 4010740:	e0bffe15 	stw	r2,-8(fp)
 4010744:	d0a00d17 	ldw	r2,-32716(gp)
 4010748:	1007883a 	mov	r3,r2
 401074c:	e0bffe17 	ldw	r2,-8(fp)
 4010750:	18bfdf2e 	bgeu	r3,r2,40106d0 <__alt_data_end+0xfc0106d0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4010754:	0005883a 	mov	r2,zero
}
 4010758:	e037883a 	mov	sp,fp
 401075c:	df000017 	ldw	fp,0(sp)
 4010760:	dec00104 	addi	sp,sp,4
 4010764:	f800283a 	ret

04010768 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4010768:	defff604 	addi	sp,sp,-40
 401076c:	dfc00915 	stw	ra,36(sp)
 4010770:	df000815 	stw	fp,32(sp)
 4010774:	df000804 	addi	fp,sp,32
 4010778:	e13ffd15 	stw	r4,-12(fp)
 401077c:	e17ffe15 	stw	r5,-8(fp)
 4010780:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4010784:	00bfffc4 	movi	r2,-1
 4010788:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 401078c:	00bffb44 	movi	r2,-19
 4010790:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4010794:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4010798:	d1600b04 	addi	r5,gp,-32724
 401079c:	e13ffd17 	ldw	r4,-12(fp)
 40107a0:	40127a00 	call	40127a0 <alt_find_dev>
 40107a4:	e0bff815 	stw	r2,-32(fp)
 40107a8:	e0bff817 	ldw	r2,-32(fp)
 40107ac:	1000051e 	bne	r2,zero,40107c4 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 40107b0:	e13ffd17 	ldw	r4,-12(fp)
 40107b4:	40128300 	call	4012830 <alt_find_file>
 40107b8:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 40107bc:	00800044 	movi	r2,1
 40107c0:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 40107c4:	e0bff817 	ldw	r2,-32(fp)
 40107c8:	10002926 	beq	r2,zero,4010870 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
 40107cc:	e13ff817 	ldw	r4,-32(fp)
 40107d0:	40129380 	call	4012938 <alt_get_fd>
 40107d4:	e0bff915 	stw	r2,-28(fp)
 40107d8:	e0bff917 	ldw	r2,-28(fp)
 40107dc:	1000030e 	bge	r2,zero,40107ec <open+0x84>
    {
      status = index;
 40107e0:	e0bff917 	ldw	r2,-28(fp)
 40107e4:	e0bffa15 	stw	r2,-24(fp)
 40107e8:	00002306 	br	4010878 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
 40107ec:	e0bff917 	ldw	r2,-28(fp)
 40107f0:	10c00324 	muli	r3,r2,12
 40107f4:	00810074 	movhi	r2,1025
 40107f8:	10931d04 	addi	r2,r2,19572
 40107fc:	1885883a 	add	r2,r3,r2
 4010800:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4010804:	e0fffe17 	ldw	r3,-8(fp)
 4010808:	00900034 	movhi	r2,16384
 401080c:	10bfffc4 	addi	r2,r2,-1
 4010810:	1886703a 	and	r3,r3,r2
 4010814:	e0bffc17 	ldw	r2,-16(fp)
 4010818:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 401081c:	e0bffb17 	ldw	r2,-20(fp)
 4010820:	1000051e 	bne	r2,zero,4010838 <open+0xd0>
 4010824:	e13ffc17 	ldw	r4,-16(fp)
 4010828:	40106a40 	call	40106a4 <alt_file_locked>
 401082c:	e0bffa15 	stw	r2,-24(fp)
 4010830:	e0bffa17 	ldw	r2,-24(fp)
 4010834:	10001016 	blt	r2,zero,4010878 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4010838:	e0bff817 	ldw	r2,-32(fp)
 401083c:	10800317 	ldw	r2,12(r2)
 4010840:	10000826 	beq	r2,zero,4010864 <open+0xfc>
 4010844:	e0bff817 	ldw	r2,-32(fp)
 4010848:	10800317 	ldw	r2,12(r2)
 401084c:	e1ffff17 	ldw	r7,-4(fp)
 4010850:	e1bffe17 	ldw	r6,-8(fp)
 4010854:	e17ffd17 	ldw	r5,-12(fp)
 4010858:	e13ffc17 	ldw	r4,-16(fp)
 401085c:	103ee83a 	callr	r2
 4010860:	00000106 	br	4010868 <open+0x100>
 4010864:	0005883a 	mov	r2,zero
 4010868:	e0bffa15 	stw	r2,-24(fp)
 401086c:	00000206 	br	4010878 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4010870:	00bffb44 	movi	r2,-19
 4010874:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4010878:	e0bffa17 	ldw	r2,-24(fp)
 401087c:	1000090e 	bge	r2,zero,40108a4 <open+0x13c>
  {
    alt_release_fd (index);  
 4010880:	e13ff917 	ldw	r4,-28(fp)
 4010884:	40109f40 	call	40109f4 <alt_release_fd>
    ALT_ERRNO = -status;
 4010888:	40106680 	call	4010668 <alt_get_errno>
 401088c:	1007883a 	mov	r3,r2
 4010890:	e0bffa17 	ldw	r2,-24(fp)
 4010894:	0085c83a 	sub	r2,zero,r2
 4010898:	18800015 	stw	r2,0(r3)
    return -1;
 401089c:	00bfffc4 	movi	r2,-1
 40108a0:	00000106 	br	40108a8 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
 40108a4:	e0bff917 	ldw	r2,-28(fp)
}
 40108a8:	e037883a 	mov	sp,fp
 40108ac:	dfc00117 	ldw	ra,4(sp)
 40108b0:	df000017 	ldw	fp,0(sp)
 40108b4:	dec00204 	addi	sp,sp,8
 40108b8:	f800283a 	ret

040108bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40108bc:	defffe04 	addi	sp,sp,-8
 40108c0:	dfc00115 	stw	ra,4(sp)
 40108c4:	df000015 	stw	fp,0(sp)
 40108c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40108cc:	d0a00e17 	ldw	r2,-32712(gp)
 40108d0:	10000326 	beq	r2,zero,40108e0 <alt_get_errno+0x24>
 40108d4:	d0a00e17 	ldw	r2,-32712(gp)
 40108d8:	103ee83a 	callr	r2
 40108dc:	00000106 	br	40108e4 <alt_get_errno+0x28>
 40108e0:	d0a8ec04 	addi	r2,gp,-23632
}
 40108e4:	e037883a 	mov	sp,fp
 40108e8:	dfc00117 	ldw	ra,4(sp)
 40108ec:	df000017 	ldw	fp,0(sp)
 40108f0:	dec00204 	addi	sp,sp,8
 40108f4:	f800283a 	ret

040108f8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 40108f8:	defff904 	addi	sp,sp,-28
 40108fc:	dfc00615 	stw	ra,24(sp)
 4010900:	df000515 	stw	fp,20(sp)
 4010904:	df000504 	addi	fp,sp,20
 4010908:	e13ffd15 	stw	r4,-12(fp)
 401090c:	e17ffe15 	stw	r5,-8(fp)
 4010910:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4010914:	e0bffd17 	ldw	r2,-12(fp)
 4010918:	10000616 	blt	r2,zero,4010934 <read+0x3c>
 401091c:	e0bffd17 	ldw	r2,-12(fp)
 4010920:	10c00324 	muli	r3,r2,12
 4010924:	00810074 	movhi	r2,1025
 4010928:	10931d04 	addi	r2,r2,19572
 401092c:	1885883a 	add	r2,r3,r2
 4010930:	00000106 	br	4010938 <read+0x40>
 4010934:	0005883a 	mov	r2,zero
 4010938:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 401093c:	e0bffb17 	ldw	r2,-20(fp)
 4010940:	10002226 	beq	r2,zero,40109cc <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4010944:	e0bffb17 	ldw	r2,-20(fp)
 4010948:	10800217 	ldw	r2,8(r2)
 401094c:	108000cc 	andi	r2,r2,3
 4010950:	10800060 	cmpeqi	r2,r2,1
 4010954:	1000181e 	bne	r2,zero,40109b8 <read+0xc0>
        (fd->dev->read))
 4010958:	e0bffb17 	ldw	r2,-20(fp)
 401095c:	10800017 	ldw	r2,0(r2)
 4010960:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4010964:	10001426 	beq	r2,zero,40109b8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 4010968:	e0bffb17 	ldw	r2,-20(fp)
 401096c:	10800017 	ldw	r2,0(r2)
 4010970:	10800517 	ldw	r2,20(r2)
 4010974:	e0ffff17 	ldw	r3,-4(fp)
 4010978:	180d883a 	mov	r6,r3
 401097c:	e17ffe17 	ldw	r5,-8(fp)
 4010980:	e13ffb17 	ldw	r4,-20(fp)
 4010984:	103ee83a 	callr	r2
 4010988:	e0bffc15 	stw	r2,-16(fp)
 401098c:	e0bffc17 	ldw	r2,-16(fp)
 4010990:	1000070e 	bge	r2,zero,40109b0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
 4010994:	40108bc0 	call	40108bc <alt_get_errno>
 4010998:	1007883a 	mov	r3,r2
 401099c:	e0bffc17 	ldw	r2,-16(fp)
 40109a0:	0085c83a 	sub	r2,zero,r2
 40109a4:	18800015 	stw	r2,0(r3)
          return -1;
 40109a8:	00bfffc4 	movi	r2,-1
 40109ac:	00000c06 	br	40109e0 <read+0xe8>
        }
        return rval;
 40109b0:	e0bffc17 	ldw	r2,-16(fp)
 40109b4:	00000a06 	br	40109e0 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
 40109b8:	40108bc0 	call	40108bc <alt_get_errno>
 40109bc:	1007883a 	mov	r3,r2
 40109c0:	00800344 	movi	r2,13
 40109c4:	18800015 	stw	r2,0(r3)
 40109c8:	00000406 	br	40109dc <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 40109cc:	40108bc0 	call	40108bc <alt_get_errno>
 40109d0:	1007883a 	mov	r3,r2
 40109d4:	00801444 	movi	r2,81
 40109d8:	18800015 	stw	r2,0(r3)
  }
  return -1;
 40109dc:	00bfffc4 	movi	r2,-1
}
 40109e0:	e037883a 	mov	sp,fp
 40109e4:	dfc00117 	ldw	ra,4(sp)
 40109e8:	df000017 	ldw	fp,0(sp)
 40109ec:	dec00204 	addi	sp,sp,8
 40109f0:	f800283a 	ret

040109f4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 40109f4:	defffe04 	addi	sp,sp,-8
 40109f8:	df000115 	stw	fp,4(sp)
 40109fc:	df000104 	addi	fp,sp,4
 4010a00:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 4010a04:	e0bfff17 	ldw	r2,-4(fp)
 4010a08:	108000d0 	cmplti	r2,r2,3
 4010a0c:	10000d1e 	bne	r2,zero,4010a44 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 4010a10:	00810074 	movhi	r2,1025
 4010a14:	10931d04 	addi	r2,r2,19572
 4010a18:	e0ffff17 	ldw	r3,-4(fp)
 4010a1c:	18c00324 	muli	r3,r3,12
 4010a20:	10c5883a 	add	r2,r2,r3
 4010a24:	10800204 	addi	r2,r2,8
 4010a28:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 4010a2c:	00810074 	movhi	r2,1025
 4010a30:	10931d04 	addi	r2,r2,19572
 4010a34:	e0ffff17 	ldw	r3,-4(fp)
 4010a38:	18c00324 	muli	r3,r3,12
 4010a3c:	10c5883a 	add	r2,r2,r3
 4010a40:	10000015 	stw	zero,0(r2)
  }
}
 4010a44:	0001883a 	nop
 4010a48:	e037883a 	mov	sp,fp
 4010a4c:	df000017 	ldw	fp,0(sp)
 4010a50:	dec00104 	addi	sp,sp,4
 4010a54:	f800283a 	ret

04010a58 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 4010a58:	defff904 	addi	sp,sp,-28
 4010a5c:	df000615 	stw	fp,24(sp)
 4010a60:	df000604 	addi	fp,sp,24
 4010a64:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010a68:	0005303a 	rdctl	r2,status
 4010a6c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010a70:	e0fffe17 	ldw	r3,-8(fp)
 4010a74:	00bfff84 	movi	r2,-2
 4010a78:	1884703a 	and	r2,r3,r2
 4010a7c:	1001703a 	wrctl	status,r2
  
  return context;
 4010a80:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 4010a84:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4010a88:	d0a00f17 	ldw	r2,-32708(gp)
 4010a8c:	10c000c4 	addi	r3,r2,3
 4010a90:	00bfff04 	movi	r2,-4
 4010a94:	1884703a 	and	r2,r3,r2
 4010a98:	d0a00f15 	stw	r2,-32708(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4010a9c:	d0e00f17 	ldw	r3,-32708(gp)
 4010aa0:	e0bfff17 	ldw	r2,-4(fp)
 4010aa4:	1887883a 	add	r3,r3,r2
 4010aa8:	00820034 	movhi	r2,2048
 4010aac:	10800004 	addi	r2,r2,0
 4010ab0:	10c0062e 	bgeu	r2,r3,4010acc <sbrk+0x74>
 4010ab4:	e0bffb17 	ldw	r2,-20(fp)
 4010ab8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010abc:	e0bffa17 	ldw	r2,-24(fp)
 4010ac0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 4010ac4:	00bfffc4 	movi	r2,-1
 4010ac8:	00000b06 	br	4010af8 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 4010acc:	d0a00f17 	ldw	r2,-32708(gp)
 4010ad0:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 4010ad4:	d0e00f17 	ldw	r3,-32708(gp)
 4010ad8:	e0bfff17 	ldw	r2,-4(fp)
 4010adc:	1885883a 	add	r2,r3,r2
 4010ae0:	d0a00f15 	stw	r2,-32708(gp)
 4010ae4:	e0bffb17 	ldw	r2,-20(fp)
 4010ae8:	e0bffc15 	stw	r2,-16(fp)
 4010aec:	e0bffc17 	ldw	r2,-16(fp)
 4010af0:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 4010af4:	e0bffd17 	ldw	r2,-12(fp)
} 
 4010af8:	e037883a 	mov	sp,fp
 4010afc:	df000017 	ldw	fp,0(sp)
 4010b00:	dec00104 	addi	sp,sp,4
 4010b04:	f800283a 	ret

04010b08 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4010b08:	defffa04 	addi	sp,sp,-24
 4010b0c:	df000515 	stw	fp,20(sp)
 4010b10:	df000504 	addi	fp,sp,20
 4010b14:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010b18:	0005303a 	rdctl	r2,status
 4010b1c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010b20:	e0fffc17 	ldw	r3,-16(fp)
 4010b24:	00bfff84 	movi	r2,-2
 4010b28:	1884703a 	and	r2,r3,r2
 4010b2c:	1001703a 	wrctl	status,r2
  
  return context;
 4010b30:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 4010b34:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 4010b38:	e0bfff17 	ldw	r2,-4(fp)
 4010b3c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4010b40:	e0bffd17 	ldw	r2,-12(fp)
 4010b44:	10800017 	ldw	r2,0(r2)
 4010b48:	e0fffd17 	ldw	r3,-12(fp)
 4010b4c:	18c00117 	ldw	r3,4(r3)
 4010b50:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4010b54:	e0bffd17 	ldw	r2,-12(fp)
 4010b58:	10800117 	ldw	r2,4(r2)
 4010b5c:	e0fffd17 	ldw	r3,-12(fp)
 4010b60:	18c00017 	ldw	r3,0(r3)
 4010b64:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4010b68:	e0bffd17 	ldw	r2,-12(fp)
 4010b6c:	e0fffd17 	ldw	r3,-12(fp)
 4010b70:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4010b74:	e0bffd17 	ldw	r2,-12(fp)
 4010b78:	e0fffd17 	ldw	r3,-12(fp)
 4010b7c:	10c00015 	stw	r3,0(r2)
 4010b80:	e0bffb17 	ldw	r2,-20(fp)
 4010b84:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010b88:	e0bffe17 	ldw	r2,-8(fp)
 4010b8c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 4010b90:	0001883a 	nop
 4010b94:	e037883a 	mov	sp,fp
 4010b98:	df000017 	ldw	fp,0(sp)
 4010b9c:	dec00104 	addi	sp,sp,4
 4010ba0:	f800283a 	ret

04010ba4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4010ba4:	defffb04 	addi	sp,sp,-20
 4010ba8:	dfc00415 	stw	ra,16(sp)
 4010bac:	df000315 	stw	fp,12(sp)
 4010bb0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4010bb4:	d0a01017 	ldw	r2,-32704(gp)
 4010bb8:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4010bbc:	d0a8f717 	ldw	r2,-23588(gp)
 4010bc0:	10800044 	addi	r2,r2,1
 4010bc4:	d0a8f715 	stw	r2,-23588(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4010bc8:	00002e06 	br	4010c84 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 4010bcc:	e0bffd17 	ldw	r2,-12(fp)
 4010bd0:	10800017 	ldw	r2,0(r2)
 4010bd4:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4010bd8:	e0bffd17 	ldw	r2,-12(fp)
 4010bdc:	10800403 	ldbu	r2,16(r2)
 4010be0:	10803fcc 	andi	r2,r2,255
 4010be4:	10000426 	beq	r2,zero,4010bf8 <alt_tick+0x54>
 4010be8:	d0a8f717 	ldw	r2,-23588(gp)
 4010bec:	1000021e 	bne	r2,zero,4010bf8 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4010bf0:	e0bffd17 	ldw	r2,-12(fp)
 4010bf4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4010bf8:	e0bffd17 	ldw	r2,-12(fp)
 4010bfc:	10800217 	ldw	r2,8(r2)
 4010c00:	d0e8f717 	ldw	r3,-23588(gp)
 4010c04:	18801d36 	bltu	r3,r2,4010c7c <alt_tick+0xd8>
 4010c08:	e0bffd17 	ldw	r2,-12(fp)
 4010c0c:	10800403 	ldbu	r2,16(r2)
 4010c10:	10803fcc 	andi	r2,r2,255
 4010c14:	1000191e 	bne	r2,zero,4010c7c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4010c18:	e0bffd17 	ldw	r2,-12(fp)
 4010c1c:	10800317 	ldw	r2,12(r2)
 4010c20:	e0fffd17 	ldw	r3,-12(fp)
 4010c24:	18c00517 	ldw	r3,20(r3)
 4010c28:	1809883a 	mov	r4,r3
 4010c2c:	103ee83a 	callr	r2
 4010c30:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4010c34:	e0bfff17 	ldw	r2,-4(fp)
 4010c38:	1000031e 	bne	r2,zero,4010c48 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 4010c3c:	e13ffd17 	ldw	r4,-12(fp)
 4010c40:	4010b080 	call	4010b08 <alt_alarm_stop>
 4010c44:	00000d06 	br	4010c7c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4010c48:	e0bffd17 	ldw	r2,-12(fp)
 4010c4c:	10c00217 	ldw	r3,8(r2)
 4010c50:	e0bfff17 	ldw	r2,-4(fp)
 4010c54:	1887883a 	add	r3,r3,r2
 4010c58:	e0bffd17 	ldw	r2,-12(fp)
 4010c5c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4010c60:	e0bffd17 	ldw	r2,-12(fp)
 4010c64:	10c00217 	ldw	r3,8(r2)
 4010c68:	d0a8f717 	ldw	r2,-23588(gp)
 4010c6c:	1880032e 	bgeu	r3,r2,4010c7c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4010c70:	e0bffd17 	ldw	r2,-12(fp)
 4010c74:	00c00044 	movi	r3,1
 4010c78:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4010c7c:	e0bffe17 	ldw	r2,-8(fp)
 4010c80:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4010c84:	e0fffd17 	ldw	r3,-12(fp)
 4010c88:	d0a01004 	addi	r2,gp,-32704
 4010c8c:	18bfcf1e 	bne	r3,r2,4010bcc <__alt_data_end+0xfc010bcc>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4010c90:	0001883a 	nop
}
 4010c94:	0001883a 	nop
 4010c98:	e037883a 	mov	sp,fp
 4010c9c:	dfc00117 	ldw	ra,4(sp)
 4010ca0:	df000017 	ldw	fp,0(sp)
 4010ca4:	dec00204 	addi	sp,sp,8
 4010ca8:	f800283a 	ret

04010cac <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 4010cac:	defffd04 	addi	sp,sp,-12
 4010cb0:	dfc00215 	stw	ra,8(sp)
 4010cb4:	df000115 	stw	fp,4(sp)
 4010cb8:	df000104 	addi	fp,sp,4
 4010cbc:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 4010cc0:	e13fff17 	ldw	r4,-4(fp)
 4010cc4:	40124600 	call	4012460 <alt_busy_sleep>
}
 4010cc8:	e037883a 	mov	sp,fp
 4010ccc:	dfc00117 	ldw	ra,4(sp)
 4010cd0:	df000017 	ldw	fp,0(sp)
 4010cd4:	dec00204 	addi	sp,sp,8
 4010cd8:	f800283a 	ret

04010cdc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010cdc:	defffe04 	addi	sp,sp,-8
 4010ce0:	dfc00115 	stw	ra,4(sp)
 4010ce4:	df000015 	stw	fp,0(sp)
 4010ce8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010cec:	d0a00e17 	ldw	r2,-32712(gp)
 4010cf0:	10000326 	beq	r2,zero,4010d00 <alt_get_errno+0x24>
 4010cf4:	d0a00e17 	ldw	r2,-32712(gp)
 4010cf8:	103ee83a 	callr	r2
 4010cfc:	00000106 	br	4010d04 <alt_get_errno+0x28>
 4010d00:	d0a8ec04 	addi	r2,gp,-23632
}
 4010d04:	e037883a 	mov	sp,fp
 4010d08:	dfc00117 	ldw	ra,4(sp)
 4010d0c:	df000017 	ldw	fp,0(sp)
 4010d10:	dec00204 	addi	sp,sp,8
 4010d14:	f800283a 	ret

04010d18 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 4010d18:	defff904 	addi	sp,sp,-28
 4010d1c:	dfc00615 	stw	ra,24(sp)
 4010d20:	df000515 	stw	fp,20(sp)
 4010d24:	df000504 	addi	fp,sp,20
 4010d28:	e13ffd15 	stw	r4,-12(fp)
 4010d2c:	e17ffe15 	stw	r5,-8(fp)
 4010d30:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4010d34:	e0bffd17 	ldw	r2,-12(fp)
 4010d38:	10000616 	blt	r2,zero,4010d54 <write+0x3c>
 4010d3c:	e0bffd17 	ldw	r2,-12(fp)
 4010d40:	10c00324 	muli	r3,r2,12
 4010d44:	00810074 	movhi	r2,1025
 4010d48:	10931d04 	addi	r2,r2,19572
 4010d4c:	1885883a 	add	r2,r3,r2
 4010d50:	00000106 	br	4010d58 <write+0x40>
 4010d54:	0005883a 	mov	r2,zero
 4010d58:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 4010d5c:	e0bffb17 	ldw	r2,-20(fp)
 4010d60:	10002126 	beq	r2,zero,4010de8 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4010d64:	e0bffb17 	ldw	r2,-20(fp)
 4010d68:	10800217 	ldw	r2,8(r2)
 4010d6c:	108000cc 	andi	r2,r2,3
 4010d70:	10001826 	beq	r2,zero,4010dd4 <write+0xbc>
 4010d74:	e0bffb17 	ldw	r2,-20(fp)
 4010d78:	10800017 	ldw	r2,0(r2)
 4010d7c:	10800617 	ldw	r2,24(r2)
 4010d80:	10001426 	beq	r2,zero,4010dd4 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4010d84:	e0bffb17 	ldw	r2,-20(fp)
 4010d88:	10800017 	ldw	r2,0(r2)
 4010d8c:	10800617 	ldw	r2,24(r2)
 4010d90:	e0ffff17 	ldw	r3,-4(fp)
 4010d94:	180d883a 	mov	r6,r3
 4010d98:	e17ffe17 	ldw	r5,-8(fp)
 4010d9c:	e13ffb17 	ldw	r4,-20(fp)
 4010da0:	103ee83a 	callr	r2
 4010da4:	e0bffc15 	stw	r2,-16(fp)
 4010da8:	e0bffc17 	ldw	r2,-16(fp)
 4010dac:	1000070e 	bge	r2,zero,4010dcc <write+0xb4>
      {
        ALT_ERRNO = -rval;
 4010db0:	4010cdc0 	call	4010cdc <alt_get_errno>
 4010db4:	1007883a 	mov	r3,r2
 4010db8:	e0bffc17 	ldw	r2,-16(fp)
 4010dbc:	0085c83a 	sub	r2,zero,r2
 4010dc0:	18800015 	stw	r2,0(r3)
        return -1;
 4010dc4:	00bfffc4 	movi	r2,-1
 4010dc8:	00000c06 	br	4010dfc <write+0xe4>
      }
      return rval;
 4010dcc:	e0bffc17 	ldw	r2,-16(fp)
 4010dd0:	00000a06 	br	4010dfc <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
 4010dd4:	4010cdc0 	call	4010cdc <alt_get_errno>
 4010dd8:	1007883a 	mov	r3,r2
 4010ddc:	00800344 	movi	r2,13
 4010de0:	18800015 	stw	r2,0(r3)
 4010de4:	00000406 	br	4010df8 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 4010de8:	4010cdc0 	call	4010cdc <alt_get_errno>
 4010dec:	1007883a 	mov	r3,r2
 4010df0:	00801444 	movi	r2,81
 4010df4:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4010df8:	00bfffc4 	movi	r2,-1
}
 4010dfc:	e037883a 	mov	sp,fp
 4010e00:	dfc00117 	ldw	ra,4(sp)
 4010e04:	df000017 	ldw	fp,0(sp)
 4010e08:	dec00204 	addi	sp,sp,8
 4010e0c:	f800283a 	ret

04010e10 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 4010e10:	defffd04 	addi	sp,sp,-12
 4010e14:	dfc00215 	stw	ra,8(sp)
 4010e18:	df000115 	stw	fp,4(sp)
 4010e1c:	df000104 	addi	fp,sp,4
 4010e20:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4010e24:	d1600b04 	addi	r5,gp,-32724
 4010e28:	e13fff17 	ldw	r4,-4(fp)
 4010e2c:	401263c0 	call	401263c <alt_dev_llist_insert>
}
 4010e30:	e037883a 	mov	sp,fp
 4010e34:	dfc00117 	ldw	ra,4(sp)
 4010e38:	df000017 	ldw	fp,0(sp)
 4010e3c:	dec00204 	addi	sp,sp,8
 4010e40:	f800283a 	ret

04010e44 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4010e44:	defffd04 	addi	sp,sp,-12
 4010e48:	dfc00215 	stw	ra,8(sp)
 4010e4c:	df000115 	stw	fp,4(sp)
 4010e50:	df000104 	addi	fp,sp,4
 4010e54:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2, nios2_gen2);
 4010e58:	4012df00 	call	4012df0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4010e5c:	00800044 	movi	r2,1
 4010e60:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4010e64:	0001883a 	nop
 4010e68:	e037883a 	mov	sp,fp
 4010e6c:	dfc00117 	ldw	ra,4(sp)
 4010e70:	df000017 	ldw	fp,0(sp)
 4010e74:	dec00204 	addi	sp,sp,8
 4010e78:	f800283a 	ret

04010e7c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4010e7c:	defffe04 	addi	sp,sp,-8
 4010e80:	dfc00115 	stw	ra,4(sp)
 4010e84:	df000015 	stw	fp,0(sp)
 4010e88:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
 4010e8c:	01c0fa04 	movi	r7,1000
 4010e90:	018000c4 	movi	r6,3
 4010e94:	000b883a 	mov	r5,zero
 4010e98:	01020034 	movhi	r4,2048
 4010e9c:	21040804 	addi	r4,r4,4128
 4010ea0:	40119e00 	call	40119e0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 4010ea4:	01800084 	movi	r6,2
 4010ea8:	000b883a 	mov	r5,zero
 4010eac:	01010074 	movhi	r4,1025
 4010eb0:	21138704 	addi	r4,r4,19996
 4010eb4:	40110640 	call	4011064 <altera_avalon_jtag_uart_init>
 4010eb8:	01010074 	movhi	r4,1025
 4010ebc:	21137d04 	addi	r4,r4,19956
 4010ec0:	4010e100 	call	4010e10 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
 4010ec4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
 4010ec8:	01800104 	movi	r6,4
 4010ecc:	000b883a 	mov	r5,zero
 4010ed0:	01010074 	movhi	r4,1025
 4010ed4:	21179f04 	addi	r4,r4,24188
 4010ed8:	4011b6c0 	call	4011b6c <altera_avalon_uart_init>
 4010edc:	01010074 	movhi	r4,1025
 4010ee0:	21179504 	addi	r4,r4,24148
 4010ee4:	4010e100 	call	4010e10 <alt_dev_reg>
}
 4010ee8:	0001883a 	nop
 4010eec:	e037883a 	mov	sp,fp
 4010ef0:	dfc00117 	ldw	ra,4(sp)
 4010ef4:	df000017 	ldw	fp,0(sp)
 4010ef8:	dec00204 	addi	sp,sp,8
 4010efc:	f800283a 	ret

04010f00 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4010f00:	defffa04 	addi	sp,sp,-24
 4010f04:	dfc00515 	stw	ra,20(sp)
 4010f08:	df000415 	stw	fp,16(sp)
 4010f0c:	df000404 	addi	fp,sp,16
 4010f10:	e13ffd15 	stw	r4,-12(fp)
 4010f14:	e17ffe15 	stw	r5,-8(fp)
 4010f18:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4010f1c:	e0bffd17 	ldw	r2,-12(fp)
 4010f20:	10800017 	ldw	r2,0(r2)
 4010f24:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4010f28:	e0bffc17 	ldw	r2,-16(fp)
 4010f2c:	10c00a04 	addi	r3,r2,40
 4010f30:	e0bffd17 	ldw	r2,-12(fp)
 4010f34:	10800217 	ldw	r2,8(r2)
 4010f38:	100f883a 	mov	r7,r2
 4010f3c:	e1bfff17 	ldw	r6,-4(fp)
 4010f40:	e17ffe17 	ldw	r5,-8(fp)
 4010f44:	1809883a 	mov	r4,r3
 4010f48:	40115280 	call	4011528 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4010f4c:	e037883a 	mov	sp,fp
 4010f50:	dfc00117 	ldw	ra,4(sp)
 4010f54:	df000017 	ldw	fp,0(sp)
 4010f58:	dec00204 	addi	sp,sp,8
 4010f5c:	f800283a 	ret

04010f60 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4010f60:	defffa04 	addi	sp,sp,-24
 4010f64:	dfc00515 	stw	ra,20(sp)
 4010f68:	df000415 	stw	fp,16(sp)
 4010f6c:	df000404 	addi	fp,sp,16
 4010f70:	e13ffd15 	stw	r4,-12(fp)
 4010f74:	e17ffe15 	stw	r5,-8(fp)
 4010f78:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4010f7c:	e0bffd17 	ldw	r2,-12(fp)
 4010f80:	10800017 	ldw	r2,0(r2)
 4010f84:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4010f88:	e0bffc17 	ldw	r2,-16(fp)
 4010f8c:	10c00a04 	addi	r3,r2,40
 4010f90:	e0bffd17 	ldw	r2,-12(fp)
 4010f94:	10800217 	ldw	r2,8(r2)
 4010f98:	100f883a 	mov	r7,r2
 4010f9c:	e1bfff17 	ldw	r6,-4(fp)
 4010fa0:	e17ffe17 	ldw	r5,-8(fp)
 4010fa4:	1809883a 	mov	r4,r3
 4010fa8:	40117440 	call	4011744 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4010fac:	e037883a 	mov	sp,fp
 4010fb0:	dfc00117 	ldw	ra,4(sp)
 4010fb4:	df000017 	ldw	fp,0(sp)
 4010fb8:	dec00204 	addi	sp,sp,8
 4010fbc:	f800283a 	ret

04010fc0 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 4010fc0:	defffc04 	addi	sp,sp,-16
 4010fc4:	dfc00315 	stw	ra,12(sp)
 4010fc8:	df000215 	stw	fp,8(sp)
 4010fcc:	df000204 	addi	fp,sp,8
 4010fd0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4010fd4:	e0bfff17 	ldw	r2,-4(fp)
 4010fd8:	10800017 	ldw	r2,0(r2)
 4010fdc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4010fe0:	e0bffe17 	ldw	r2,-8(fp)
 4010fe4:	10c00a04 	addi	r3,r2,40
 4010fe8:	e0bfff17 	ldw	r2,-4(fp)
 4010fec:	10800217 	ldw	r2,8(r2)
 4010ff0:	100b883a 	mov	r5,r2
 4010ff4:	1809883a 	mov	r4,r3
 4010ff8:	40113d00 	call	40113d0 <altera_avalon_jtag_uart_close>
}
 4010ffc:	e037883a 	mov	sp,fp
 4011000:	dfc00117 	ldw	ra,4(sp)
 4011004:	df000017 	ldw	fp,0(sp)
 4011008:	dec00204 	addi	sp,sp,8
 401100c:	f800283a 	ret

04011010 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4011010:	defffa04 	addi	sp,sp,-24
 4011014:	dfc00515 	stw	ra,20(sp)
 4011018:	df000415 	stw	fp,16(sp)
 401101c:	df000404 	addi	fp,sp,16
 4011020:	e13ffd15 	stw	r4,-12(fp)
 4011024:	e17ffe15 	stw	r5,-8(fp)
 4011028:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 401102c:	e0bffd17 	ldw	r2,-12(fp)
 4011030:	10800017 	ldw	r2,0(r2)
 4011034:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4011038:	e0bffc17 	ldw	r2,-16(fp)
 401103c:	10800a04 	addi	r2,r2,40
 4011040:	e1bfff17 	ldw	r6,-4(fp)
 4011044:	e17ffe17 	ldw	r5,-8(fp)
 4011048:	1009883a 	mov	r4,r2
 401104c:	40114380 	call	4011438 <altera_avalon_jtag_uart_ioctl>
}
 4011050:	e037883a 	mov	sp,fp
 4011054:	dfc00117 	ldw	ra,4(sp)
 4011058:	df000017 	ldw	fp,0(sp)
 401105c:	dec00204 	addi	sp,sp,8
 4011060:	f800283a 	ret

04011064 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4011064:	defffa04 	addi	sp,sp,-24
 4011068:	dfc00515 	stw	ra,20(sp)
 401106c:	df000415 	stw	fp,16(sp)
 4011070:	df000404 	addi	fp,sp,16
 4011074:	e13ffd15 	stw	r4,-12(fp)
 4011078:	e17ffe15 	stw	r5,-8(fp)
 401107c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4011080:	e0bffd17 	ldw	r2,-12(fp)
 4011084:	00c00044 	movi	r3,1
 4011088:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 401108c:	e0bffd17 	ldw	r2,-12(fp)
 4011090:	10800017 	ldw	r2,0(r2)
 4011094:	10800104 	addi	r2,r2,4
 4011098:	1007883a 	mov	r3,r2
 401109c:	e0bffd17 	ldw	r2,-12(fp)
 40110a0:	10800817 	ldw	r2,32(r2)
 40110a4:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 40110a8:	e0bffe17 	ldw	r2,-8(fp)
 40110ac:	e0ffff17 	ldw	r3,-4(fp)
 40110b0:	d8000015 	stw	zero,0(sp)
 40110b4:	e1fffd17 	ldw	r7,-12(fp)
 40110b8:	01810074 	movhi	r6,1025
 40110bc:	31844904 	addi	r6,r6,4388
 40110c0:	180b883a 	mov	r5,r3
 40110c4:	1009883a 	mov	r4,r2
 40110c8:	4012a100 	call	4012a10 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 40110cc:	e0bffd17 	ldw	r2,-12(fp)
 40110d0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 40110d4:	e0bffd17 	ldw	r2,-12(fp)
 40110d8:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40110dc:	d0e8f617 	ldw	r3,-23592(gp)
 40110e0:	e1fffd17 	ldw	r7,-12(fp)
 40110e4:	01810074 	movhi	r6,1025
 40110e8:	3184cc04 	addi	r6,r6,4912
 40110ec:	180b883a 	mov	r5,r3
 40110f0:	1009883a 	mov	r4,r2
 40110f4:	40123340 	call	4012334 <alt_alarm_start>
 40110f8:	1000040e 	bge	r2,zero,401110c <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 40110fc:	e0fffd17 	ldw	r3,-12(fp)
 4011100:	00a00034 	movhi	r2,32768
 4011104:	10bfffc4 	addi	r2,r2,-1
 4011108:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 401110c:	0001883a 	nop
 4011110:	e037883a 	mov	sp,fp
 4011114:	dfc00117 	ldw	ra,4(sp)
 4011118:	df000017 	ldw	fp,0(sp)
 401111c:	dec00204 	addi	sp,sp,8
 4011120:	f800283a 	ret

04011124 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4011124:	defff804 	addi	sp,sp,-32
 4011128:	df000715 	stw	fp,28(sp)
 401112c:	df000704 	addi	fp,sp,28
 4011130:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4011134:	e0bfff17 	ldw	r2,-4(fp)
 4011138:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 401113c:	e0bffb17 	ldw	r2,-20(fp)
 4011140:	10800017 	ldw	r2,0(r2)
 4011144:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4011148:	e0bffc17 	ldw	r2,-16(fp)
 401114c:	10800104 	addi	r2,r2,4
 4011150:	10800037 	ldwio	r2,0(r2)
 4011154:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4011158:	e0bffd17 	ldw	r2,-12(fp)
 401115c:	1080c00c 	andi	r2,r2,768
 4011160:	10006d26 	beq	r2,zero,4011318 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4011164:	e0bffd17 	ldw	r2,-12(fp)
 4011168:	1080400c 	andi	r2,r2,256
 401116c:	10003526 	beq	r2,zero,4011244 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 4011170:	00800074 	movhi	r2,1
 4011174:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4011178:	e0bffb17 	ldw	r2,-20(fp)
 401117c:	10800a17 	ldw	r2,40(r2)
 4011180:	10800044 	addi	r2,r2,1
 4011184:	1081ffcc 	andi	r2,r2,2047
 4011188:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 401118c:	e0bffb17 	ldw	r2,-20(fp)
 4011190:	10c00b17 	ldw	r3,44(r2)
 4011194:	e0bffe17 	ldw	r2,-8(fp)
 4011198:	18801526 	beq	r3,r2,40111f0 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 401119c:	e0bffc17 	ldw	r2,-16(fp)
 40111a0:	10800037 	ldwio	r2,0(r2)
 40111a4:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 40111a8:	e0bff917 	ldw	r2,-28(fp)
 40111ac:	10a0000c 	andi	r2,r2,32768
 40111b0:	10001126 	beq	r2,zero,40111f8 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 40111b4:	e0bffb17 	ldw	r2,-20(fp)
 40111b8:	10800a17 	ldw	r2,40(r2)
 40111bc:	e0fff917 	ldw	r3,-28(fp)
 40111c0:	1809883a 	mov	r4,r3
 40111c4:	e0fffb17 	ldw	r3,-20(fp)
 40111c8:	1885883a 	add	r2,r3,r2
 40111cc:	10800e04 	addi	r2,r2,56
 40111d0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40111d4:	e0bffb17 	ldw	r2,-20(fp)
 40111d8:	10800a17 	ldw	r2,40(r2)
 40111dc:	10800044 	addi	r2,r2,1
 40111e0:	10c1ffcc 	andi	r3,r2,2047
 40111e4:	e0bffb17 	ldw	r2,-20(fp)
 40111e8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 40111ec:	003fe206 	br	4011178 <__alt_data_end+0xfc011178>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 40111f0:	0001883a 	nop
 40111f4:	00000106 	br	40111fc <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 40111f8:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 40111fc:	e0bff917 	ldw	r2,-28(fp)
 4011200:	10bfffec 	andhi	r2,r2,65535
 4011204:	10000f26 	beq	r2,zero,4011244 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4011208:	e0bffb17 	ldw	r2,-20(fp)
 401120c:	10c00817 	ldw	r3,32(r2)
 4011210:	00bfff84 	movi	r2,-2
 4011214:	1886703a 	and	r3,r3,r2
 4011218:	e0bffb17 	ldw	r2,-20(fp)
 401121c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4011220:	e0bffc17 	ldw	r2,-16(fp)
 4011224:	10800104 	addi	r2,r2,4
 4011228:	1007883a 	mov	r3,r2
 401122c:	e0bffb17 	ldw	r2,-20(fp)
 4011230:	10800817 	ldw	r2,32(r2)
 4011234:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4011238:	e0bffc17 	ldw	r2,-16(fp)
 401123c:	10800104 	addi	r2,r2,4
 4011240:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4011244:	e0bffd17 	ldw	r2,-12(fp)
 4011248:	1080800c 	andi	r2,r2,512
 401124c:	103fbe26 	beq	r2,zero,4011148 <__alt_data_end+0xfc011148>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4011250:	e0bffd17 	ldw	r2,-12(fp)
 4011254:	1004d43a 	srli	r2,r2,16
 4011258:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 401125c:	00001406 	br	40112b0 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4011260:	e0bffc17 	ldw	r2,-16(fp)
 4011264:	e0fffb17 	ldw	r3,-20(fp)
 4011268:	18c00d17 	ldw	r3,52(r3)
 401126c:	e13ffb17 	ldw	r4,-20(fp)
 4011270:	20c7883a 	add	r3,r4,r3
 4011274:	18c20e04 	addi	r3,r3,2104
 4011278:	18c00003 	ldbu	r3,0(r3)
 401127c:	18c03fcc 	andi	r3,r3,255
 4011280:	18c0201c 	xori	r3,r3,128
 4011284:	18ffe004 	addi	r3,r3,-128
 4011288:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 401128c:	e0bffb17 	ldw	r2,-20(fp)
 4011290:	10800d17 	ldw	r2,52(r2)
 4011294:	10800044 	addi	r2,r2,1
 4011298:	10c1ffcc 	andi	r3,r2,2047
 401129c:	e0bffb17 	ldw	r2,-20(fp)
 40112a0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 40112a4:	e0bffa17 	ldw	r2,-24(fp)
 40112a8:	10bfffc4 	addi	r2,r2,-1
 40112ac:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 40112b0:	e0bffa17 	ldw	r2,-24(fp)
 40112b4:	10000526 	beq	r2,zero,40112cc <altera_avalon_jtag_uart_irq+0x1a8>
 40112b8:	e0bffb17 	ldw	r2,-20(fp)
 40112bc:	10c00d17 	ldw	r3,52(r2)
 40112c0:	e0bffb17 	ldw	r2,-20(fp)
 40112c4:	10800c17 	ldw	r2,48(r2)
 40112c8:	18bfe51e 	bne	r3,r2,4011260 <__alt_data_end+0xfc011260>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 40112cc:	e0bffa17 	ldw	r2,-24(fp)
 40112d0:	103f9d26 	beq	r2,zero,4011148 <__alt_data_end+0xfc011148>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40112d4:	e0bffb17 	ldw	r2,-20(fp)
 40112d8:	10c00817 	ldw	r3,32(r2)
 40112dc:	00bfff44 	movi	r2,-3
 40112e0:	1886703a 	and	r3,r3,r2
 40112e4:	e0bffb17 	ldw	r2,-20(fp)
 40112e8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40112ec:	e0bffb17 	ldw	r2,-20(fp)
 40112f0:	10800017 	ldw	r2,0(r2)
 40112f4:	10800104 	addi	r2,r2,4
 40112f8:	1007883a 	mov	r3,r2
 40112fc:	e0bffb17 	ldw	r2,-20(fp)
 4011300:	10800817 	ldw	r2,32(r2)
 4011304:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4011308:	e0bffc17 	ldw	r2,-16(fp)
 401130c:	10800104 	addi	r2,r2,4
 4011310:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 4011314:	003f8c06 	br	4011148 <__alt_data_end+0xfc011148>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 4011318:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 401131c:	0001883a 	nop
 4011320:	e037883a 	mov	sp,fp
 4011324:	df000017 	ldw	fp,0(sp)
 4011328:	dec00104 	addi	sp,sp,4
 401132c:	f800283a 	ret

04011330 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4011330:	defff804 	addi	sp,sp,-32
 4011334:	df000715 	stw	fp,28(sp)
 4011338:	df000704 	addi	fp,sp,28
 401133c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4011340:	e0bffb17 	ldw	r2,-20(fp)
 4011344:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4011348:	e0bff917 	ldw	r2,-28(fp)
 401134c:	10800017 	ldw	r2,0(r2)
 4011350:	10800104 	addi	r2,r2,4
 4011354:	10800037 	ldwio	r2,0(r2)
 4011358:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 401135c:	e0bffa17 	ldw	r2,-24(fp)
 4011360:	1081000c 	andi	r2,r2,1024
 4011364:	10000b26 	beq	r2,zero,4011394 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4011368:	e0bff917 	ldw	r2,-28(fp)
 401136c:	10800017 	ldw	r2,0(r2)
 4011370:	10800104 	addi	r2,r2,4
 4011374:	1007883a 	mov	r3,r2
 4011378:	e0bff917 	ldw	r2,-28(fp)
 401137c:	10800817 	ldw	r2,32(r2)
 4011380:	10810014 	ori	r2,r2,1024
 4011384:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4011388:	e0bff917 	ldw	r2,-28(fp)
 401138c:	10000915 	stw	zero,36(r2)
 4011390:	00000a06 	br	40113bc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4011394:	e0bff917 	ldw	r2,-28(fp)
 4011398:	10c00917 	ldw	r3,36(r2)
 401139c:	00a00034 	movhi	r2,32768
 40113a0:	10bfff04 	addi	r2,r2,-4
 40113a4:	10c00536 	bltu	r2,r3,40113bc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 40113a8:	e0bff917 	ldw	r2,-28(fp)
 40113ac:	10800917 	ldw	r2,36(r2)
 40113b0:	10c00044 	addi	r3,r2,1
 40113b4:	e0bff917 	ldw	r2,-28(fp)
 40113b8:	10c00915 	stw	r3,36(r2)
 40113bc:	d0a8f617 	ldw	r2,-23592(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 40113c0:	e037883a 	mov	sp,fp
 40113c4:	df000017 	ldw	fp,0(sp)
 40113c8:	dec00104 	addi	sp,sp,4
 40113cc:	f800283a 	ret

040113d0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 40113d0:	defffd04 	addi	sp,sp,-12
 40113d4:	df000215 	stw	fp,8(sp)
 40113d8:	df000204 	addi	fp,sp,8
 40113dc:	e13ffe15 	stw	r4,-8(fp)
 40113e0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 40113e4:	00000506 	br	40113fc <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 40113e8:	e0bfff17 	ldw	r2,-4(fp)
 40113ec:	1090000c 	andi	r2,r2,16384
 40113f0:	10000226 	beq	r2,zero,40113fc <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 40113f4:	00bffd44 	movi	r2,-11
 40113f8:	00000b06 	br	4011428 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 40113fc:	e0bffe17 	ldw	r2,-8(fp)
 4011400:	10c00d17 	ldw	r3,52(r2)
 4011404:	e0bffe17 	ldw	r2,-8(fp)
 4011408:	10800c17 	ldw	r2,48(r2)
 401140c:	18800526 	beq	r3,r2,4011424 <altera_avalon_jtag_uart_close+0x54>
 4011410:	e0bffe17 	ldw	r2,-8(fp)
 4011414:	10c00917 	ldw	r3,36(r2)
 4011418:	e0bffe17 	ldw	r2,-8(fp)
 401141c:	10800117 	ldw	r2,4(r2)
 4011420:	18bff136 	bltu	r3,r2,40113e8 <__alt_data_end+0xfc0113e8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4011424:	0005883a 	mov	r2,zero
}
 4011428:	e037883a 	mov	sp,fp
 401142c:	df000017 	ldw	fp,0(sp)
 4011430:	dec00104 	addi	sp,sp,4
 4011434:	f800283a 	ret

04011438 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4011438:	defffa04 	addi	sp,sp,-24
 401143c:	df000515 	stw	fp,20(sp)
 4011440:	df000504 	addi	fp,sp,20
 4011444:	e13ffd15 	stw	r4,-12(fp)
 4011448:	e17ffe15 	stw	r5,-8(fp)
 401144c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 4011450:	00bff9c4 	movi	r2,-25
 4011454:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 4011458:	e0bffe17 	ldw	r2,-8(fp)
 401145c:	10da8060 	cmpeqi	r3,r2,27137
 4011460:	1800031e 	bne	r3,zero,4011470 <altera_avalon_jtag_uart_ioctl+0x38>
 4011464:	109a80a0 	cmpeqi	r2,r2,27138
 4011468:	1000181e 	bne	r2,zero,40114cc <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 401146c:	00002906 	br	4011514 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 4011470:	e0bffd17 	ldw	r2,-12(fp)
 4011474:	10c00117 	ldw	r3,4(r2)
 4011478:	00a00034 	movhi	r2,32768
 401147c:	10bfffc4 	addi	r2,r2,-1
 4011480:	18802126 	beq	r3,r2,4011508 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 4011484:	e0bfff17 	ldw	r2,-4(fp)
 4011488:	10800017 	ldw	r2,0(r2)
 401148c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 4011490:	e0bffc17 	ldw	r2,-16(fp)
 4011494:	10800090 	cmplti	r2,r2,2
 4011498:	1000061e 	bne	r2,zero,40114b4 <altera_avalon_jtag_uart_ioctl+0x7c>
 401149c:	e0fffc17 	ldw	r3,-16(fp)
 40114a0:	00a00034 	movhi	r2,32768
 40114a4:	10bfffc4 	addi	r2,r2,-1
 40114a8:	18800226 	beq	r3,r2,40114b4 <altera_avalon_jtag_uart_ioctl+0x7c>
 40114ac:	e0bffc17 	ldw	r2,-16(fp)
 40114b0:	00000206 	br	40114bc <altera_avalon_jtag_uart_ioctl+0x84>
 40114b4:	00a00034 	movhi	r2,32768
 40114b8:	10bfff84 	addi	r2,r2,-2
 40114bc:	e0fffd17 	ldw	r3,-12(fp)
 40114c0:	18800115 	stw	r2,4(r3)
      rc = 0;
 40114c4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 40114c8:	00000f06 	br	4011508 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 40114cc:	e0bffd17 	ldw	r2,-12(fp)
 40114d0:	10c00117 	ldw	r3,4(r2)
 40114d4:	00a00034 	movhi	r2,32768
 40114d8:	10bfffc4 	addi	r2,r2,-1
 40114dc:	18800c26 	beq	r3,r2,4011510 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 40114e0:	e0bffd17 	ldw	r2,-12(fp)
 40114e4:	10c00917 	ldw	r3,36(r2)
 40114e8:	e0bffd17 	ldw	r2,-12(fp)
 40114ec:	10800117 	ldw	r2,4(r2)
 40114f0:	1885803a 	cmpltu	r2,r3,r2
 40114f4:	10c03fcc 	andi	r3,r2,255
 40114f8:	e0bfff17 	ldw	r2,-4(fp)
 40114fc:	10c00015 	stw	r3,0(r2)
      rc = 0;
 4011500:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4011504:	00000206 	br	4011510 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 4011508:	0001883a 	nop
 401150c:	00000106 	br	4011514 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 4011510:	0001883a 	nop

  default:
    break;
  }

  return rc;
 4011514:	e0bffb17 	ldw	r2,-20(fp)
}
 4011518:	e037883a 	mov	sp,fp
 401151c:	df000017 	ldw	fp,0(sp)
 4011520:	dec00104 	addi	sp,sp,4
 4011524:	f800283a 	ret

04011528 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4011528:	defff304 	addi	sp,sp,-52
 401152c:	dfc00c15 	stw	ra,48(sp)
 4011530:	df000b15 	stw	fp,44(sp)
 4011534:	df000b04 	addi	fp,sp,44
 4011538:	e13ffc15 	stw	r4,-16(fp)
 401153c:	e17ffd15 	stw	r5,-12(fp)
 4011540:	e1bffe15 	stw	r6,-8(fp)
 4011544:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 4011548:	e0bffd17 	ldw	r2,-12(fp)
 401154c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4011550:	00004706 	br	4011670 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4011554:	e0bffc17 	ldw	r2,-16(fp)
 4011558:	10800a17 	ldw	r2,40(r2)
 401155c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 4011560:	e0bffc17 	ldw	r2,-16(fp)
 4011564:	10800b17 	ldw	r2,44(r2)
 4011568:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 401156c:	e0fff717 	ldw	r3,-36(fp)
 4011570:	e0bff817 	ldw	r2,-32(fp)
 4011574:	18800536 	bltu	r3,r2,401158c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4011578:	e0fff717 	ldw	r3,-36(fp)
 401157c:	e0bff817 	ldw	r2,-32(fp)
 4011580:	1885c83a 	sub	r2,r3,r2
 4011584:	e0bff615 	stw	r2,-40(fp)
 4011588:	00000406 	br	401159c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 401158c:	00c20004 	movi	r3,2048
 4011590:	e0bff817 	ldw	r2,-32(fp)
 4011594:	1885c83a 	sub	r2,r3,r2
 4011598:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 401159c:	e0bff617 	ldw	r2,-40(fp)
 40115a0:	10001e26 	beq	r2,zero,401161c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 40115a4:	e0fffe17 	ldw	r3,-8(fp)
 40115a8:	e0bff617 	ldw	r2,-40(fp)
 40115ac:	1880022e 	bgeu	r3,r2,40115b8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 40115b0:	e0bffe17 	ldw	r2,-8(fp)
 40115b4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 40115b8:	e0bffc17 	ldw	r2,-16(fp)
 40115bc:	10c00e04 	addi	r3,r2,56
 40115c0:	e0bff817 	ldw	r2,-32(fp)
 40115c4:	1885883a 	add	r2,r3,r2
 40115c8:	e1bff617 	ldw	r6,-40(fp)
 40115cc:	100b883a 	mov	r5,r2
 40115d0:	e13ff517 	ldw	r4,-44(fp)
 40115d4:	40095bc0 	call	40095bc <memcpy>
      ptr   += n;
 40115d8:	e0fff517 	ldw	r3,-44(fp)
 40115dc:	e0bff617 	ldw	r2,-40(fp)
 40115e0:	1885883a 	add	r2,r3,r2
 40115e4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 40115e8:	e0fffe17 	ldw	r3,-8(fp)
 40115ec:	e0bff617 	ldw	r2,-40(fp)
 40115f0:	1885c83a 	sub	r2,r3,r2
 40115f4:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40115f8:	e0fff817 	ldw	r3,-32(fp)
 40115fc:	e0bff617 	ldw	r2,-40(fp)
 4011600:	1885883a 	add	r2,r3,r2
 4011604:	10c1ffcc 	andi	r3,r2,2047
 4011608:	e0bffc17 	ldw	r2,-16(fp)
 401160c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4011610:	e0bffe17 	ldw	r2,-8(fp)
 4011614:	00bfcf16 	blt	zero,r2,4011554 <__alt_data_end+0xfc011554>
 4011618:	00000106 	br	4011620 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 401161c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 4011620:	e0fff517 	ldw	r3,-44(fp)
 4011624:	e0bffd17 	ldw	r2,-12(fp)
 4011628:	1880141e 	bne	r3,r2,401167c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 401162c:	e0bfff17 	ldw	r2,-4(fp)
 4011630:	1090000c 	andi	r2,r2,16384
 4011634:	1000131e 	bne	r2,zero,4011684 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 4011638:	0001883a 	nop
 401163c:	e0bffc17 	ldw	r2,-16(fp)
 4011640:	10c00a17 	ldw	r3,40(r2)
 4011644:	e0bff717 	ldw	r2,-36(fp)
 4011648:	1880051e 	bne	r3,r2,4011660 <altera_avalon_jtag_uart_read+0x138>
 401164c:	e0bffc17 	ldw	r2,-16(fp)
 4011650:	10c00917 	ldw	r3,36(r2)
 4011654:	e0bffc17 	ldw	r2,-16(fp)
 4011658:	10800117 	ldw	r2,4(r2)
 401165c:	18bff736 	bltu	r3,r2,401163c <__alt_data_end+0xfc01163c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4011660:	e0bffc17 	ldw	r2,-16(fp)
 4011664:	10c00a17 	ldw	r3,40(r2)
 4011668:	e0bff717 	ldw	r2,-36(fp)
 401166c:	18800726 	beq	r3,r2,401168c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4011670:	e0bffe17 	ldw	r2,-8(fp)
 4011674:	00bfb716 	blt	zero,r2,4011554 <__alt_data_end+0xfc011554>
 4011678:	00000506 	br	4011690 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 401167c:	0001883a 	nop
 4011680:	00000306 	br	4011690 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4011684:	0001883a 	nop
 4011688:	00000106 	br	4011690 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 401168c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 4011690:	e0fff517 	ldw	r3,-44(fp)
 4011694:	e0bffd17 	ldw	r2,-12(fp)
 4011698:	18801826 	beq	r3,r2,40116fc <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401169c:	0005303a 	rdctl	r2,status
 40116a0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40116a4:	e0fffb17 	ldw	r3,-20(fp)
 40116a8:	00bfff84 	movi	r2,-2
 40116ac:	1884703a 	and	r2,r3,r2
 40116b0:	1001703a 	wrctl	status,r2
  
  return context;
 40116b4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 40116b8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40116bc:	e0bffc17 	ldw	r2,-16(fp)
 40116c0:	10800817 	ldw	r2,32(r2)
 40116c4:	10c00054 	ori	r3,r2,1
 40116c8:	e0bffc17 	ldw	r2,-16(fp)
 40116cc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40116d0:	e0bffc17 	ldw	r2,-16(fp)
 40116d4:	10800017 	ldw	r2,0(r2)
 40116d8:	10800104 	addi	r2,r2,4
 40116dc:	1007883a 	mov	r3,r2
 40116e0:	e0bffc17 	ldw	r2,-16(fp)
 40116e4:	10800817 	ldw	r2,32(r2)
 40116e8:	18800035 	stwio	r2,0(r3)
 40116ec:	e0bffa17 	ldw	r2,-24(fp)
 40116f0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40116f4:	e0bff917 	ldw	r2,-28(fp)
 40116f8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 40116fc:	e0fff517 	ldw	r3,-44(fp)
 4011700:	e0bffd17 	ldw	r2,-12(fp)
 4011704:	18800426 	beq	r3,r2,4011718 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 4011708:	e0fff517 	ldw	r3,-44(fp)
 401170c:	e0bffd17 	ldw	r2,-12(fp)
 4011710:	1885c83a 	sub	r2,r3,r2
 4011714:	00000606 	br	4011730 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 4011718:	e0bfff17 	ldw	r2,-4(fp)
 401171c:	1090000c 	andi	r2,r2,16384
 4011720:	10000226 	beq	r2,zero,401172c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 4011724:	00bffd44 	movi	r2,-11
 4011728:	00000106 	br	4011730 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 401172c:	00bffec4 	movi	r2,-5
}
 4011730:	e037883a 	mov	sp,fp
 4011734:	dfc00117 	ldw	ra,4(sp)
 4011738:	df000017 	ldw	fp,0(sp)
 401173c:	dec00204 	addi	sp,sp,8
 4011740:	f800283a 	ret

04011744 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4011744:	defff304 	addi	sp,sp,-52
 4011748:	dfc00c15 	stw	ra,48(sp)
 401174c:	df000b15 	stw	fp,44(sp)
 4011750:	df000b04 	addi	fp,sp,44
 4011754:	e13ffc15 	stw	r4,-16(fp)
 4011758:	e17ffd15 	stw	r5,-12(fp)
 401175c:	e1bffe15 	stw	r6,-8(fp)
 4011760:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4011764:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4011768:	e0bffd17 	ldw	r2,-12(fp)
 401176c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4011770:	00003706 	br	4011850 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4011774:	e0bffc17 	ldw	r2,-16(fp)
 4011778:	10800c17 	ldw	r2,48(r2)
 401177c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 4011780:	e0bffc17 	ldw	r2,-16(fp)
 4011784:	10800d17 	ldw	r2,52(r2)
 4011788:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 401178c:	e0fff917 	ldw	r3,-28(fp)
 4011790:	e0bff517 	ldw	r2,-44(fp)
 4011794:	1880062e 	bgeu	r3,r2,40117b0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4011798:	e0fff517 	ldw	r3,-44(fp)
 401179c:	e0bff917 	ldw	r2,-28(fp)
 40117a0:	1885c83a 	sub	r2,r3,r2
 40117a4:	10bfffc4 	addi	r2,r2,-1
 40117a8:	e0bff615 	stw	r2,-40(fp)
 40117ac:	00000b06 	br	40117dc <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 40117b0:	e0bff517 	ldw	r2,-44(fp)
 40117b4:	10000526 	beq	r2,zero,40117cc <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 40117b8:	00c20004 	movi	r3,2048
 40117bc:	e0bff917 	ldw	r2,-28(fp)
 40117c0:	1885c83a 	sub	r2,r3,r2
 40117c4:	e0bff615 	stw	r2,-40(fp)
 40117c8:	00000406 	br	40117dc <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 40117cc:	00c1ffc4 	movi	r3,2047
 40117d0:	e0bff917 	ldw	r2,-28(fp)
 40117d4:	1885c83a 	sub	r2,r3,r2
 40117d8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 40117dc:	e0bff617 	ldw	r2,-40(fp)
 40117e0:	10001e26 	beq	r2,zero,401185c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 40117e4:	e0fffe17 	ldw	r3,-8(fp)
 40117e8:	e0bff617 	ldw	r2,-40(fp)
 40117ec:	1880022e 	bgeu	r3,r2,40117f8 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 40117f0:	e0bffe17 	ldw	r2,-8(fp)
 40117f4:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 40117f8:	e0bffc17 	ldw	r2,-16(fp)
 40117fc:	10c20e04 	addi	r3,r2,2104
 4011800:	e0bff917 	ldw	r2,-28(fp)
 4011804:	1885883a 	add	r2,r3,r2
 4011808:	e1bff617 	ldw	r6,-40(fp)
 401180c:	e17ffd17 	ldw	r5,-12(fp)
 4011810:	1009883a 	mov	r4,r2
 4011814:	40095bc0 	call	40095bc <memcpy>
      ptr   += n;
 4011818:	e0fffd17 	ldw	r3,-12(fp)
 401181c:	e0bff617 	ldw	r2,-40(fp)
 4011820:	1885883a 	add	r2,r3,r2
 4011824:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 4011828:	e0fffe17 	ldw	r3,-8(fp)
 401182c:	e0bff617 	ldw	r2,-40(fp)
 4011830:	1885c83a 	sub	r2,r3,r2
 4011834:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4011838:	e0fff917 	ldw	r3,-28(fp)
 401183c:	e0bff617 	ldw	r2,-40(fp)
 4011840:	1885883a 	add	r2,r3,r2
 4011844:	10c1ffcc 	andi	r3,r2,2047
 4011848:	e0bffc17 	ldw	r2,-16(fp)
 401184c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4011850:	e0bffe17 	ldw	r2,-8(fp)
 4011854:	00bfc716 	blt	zero,r2,4011774 <__alt_data_end+0xfc011774>
 4011858:	00000106 	br	4011860 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 401185c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011860:	0005303a 	rdctl	r2,status
 4011864:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011868:	e0fffb17 	ldw	r3,-20(fp)
 401186c:	00bfff84 	movi	r2,-2
 4011870:	1884703a 	and	r2,r3,r2
 4011874:	1001703a 	wrctl	status,r2
  
  return context;
 4011878:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 401187c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4011880:	e0bffc17 	ldw	r2,-16(fp)
 4011884:	10800817 	ldw	r2,32(r2)
 4011888:	10c00094 	ori	r3,r2,2
 401188c:	e0bffc17 	ldw	r2,-16(fp)
 4011890:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4011894:	e0bffc17 	ldw	r2,-16(fp)
 4011898:	10800017 	ldw	r2,0(r2)
 401189c:	10800104 	addi	r2,r2,4
 40118a0:	1007883a 	mov	r3,r2
 40118a4:	e0bffc17 	ldw	r2,-16(fp)
 40118a8:	10800817 	ldw	r2,32(r2)
 40118ac:	18800035 	stwio	r2,0(r3)
 40118b0:	e0bffa17 	ldw	r2,-24(fp)
 40118b4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40118b8:	e0bff817 	ldw	r2,-32(fp)
 40118bc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 40118c0:	e0bffe17 	ldw	r2,-8(fp)
 40118c4:	0080100e 	bge	zero,r2,4011908 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 40118c8:	e0bfff17 	ldw	r2,-4(fp)
 40118cc:	1090000c 	andi	r2,r2,16384
 40118d0:	1000101e 	bne	r2,zero,4011914 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 40118d4:	0001883a 	nop
 40118d8:	e0bffc17 	ldw	r2,-16(fp)
 40118dc:	10c00d17 	ldw	r3,52(r2)
 40118e0:	e0bff517 	ldw	r2,-44(fp)
 40118e4:	1880051e 	bne	r3,r2,40118fc <altera_avalon_jtag_uart_write+0x1b8>
 40118e8:	e0bffc17 	ldw	r2,-16(fp)
 40118ec:	10c00917 	ldw	r3,36(r2)
 40118f0:	e0bffc17 	ldw	r2,-16(fp)
 40118f4:	10800117 	ldw	r2,4(r2)
 40118f8:	18bff736 	bltu	r3,r2,40118d8 <__alt_data_end+0xfc0118d8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 40118fc:	e0bffc17 	ldw	r2,-16(fp)
 4011900:	10800917 	ldw	r2,36(r2)
 4011904:	1000051e 	bne	r2,zero,401191c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 4011908:	e0bffe17 	ldw	r2,-8(fp)
 401190c:	00bfd016 	blt	zero,r2,4011850 <__alt_data_end+0xfc011850>
 4011910:	00000306 	br	4011920 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 4011914:	0001883a 	nop
 4011918:	00000106 	br	4011920 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 401191c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4011920:	e0fffd17 	ldw	r3,-12(fp)
 4011924:	e0bff717 	ldw	r2,-36(fp)
 4011928:	18800426 	beq	r3,r2,401193c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 401192c:	e0fffd17 	ldw	r3,-12(fp)
 4011930:	e0bff717 	ldw	r2,-36(fp)
 4011934:	1885c83a 	sub	r2,r3,r2
 4011938:	00000606 	br	4011954 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 401193c:	e0bfff17 	ldw	r2,-4(fp)
 4011940:	1090000c 	andi	r2,r2,16384
 4011944:	10000226 	beq	r2,zero,4011950 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 4011948:	00bffd44 	movi	r2,-11
 401194c:	00000106 	br	4011954 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4011950:	00bffec4 	movi	r2,-5
}
 4011954:	e037883a 	mov	sp,fp
 4011958:	dfc00117 	ldw	ra,4(sp)
 401195c:	df000017 	ldw	fp,0(sp)
 4011960:	dec00204 	addi	sp,sp,8
 4011964:	f800283a 	ret

04011968 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 4011968:	defffa04 	addi	sp,sp,-24
 401196c:	dfc00515 	stw	ra,20(sp)
 4011970:	df000415 	stw	fp,16(sp)
 4011974:	df000404 	addi	fp,sp,16
 4011978:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 401197c:	0007883a 	mov	r3,zero
 4011980:	e0bfff17 	ldw	r2,-4(fp)
 4011984:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 4011988:	e0bfff17 	ldw	r2,-4(fp)
 401198c:	10800104 	addi	r2,r2,4
 4011990:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011994:	0005303a 	rdctl	r2,status
 4011998:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 401199c:	e0fffd17 	ldw	r3,-12(fp)
 40119a0:	00bfff84 	movi	r2,-2
 40119a4:	1884703a 	and	r2,r3,r2
 40119a8:	1001703a 	wrctl	status,r2
  
  return context;
 40119ac:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 40119b0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 40119b4:	4010ba40 	call	4010ba4 <alt_tick>
 40119b8:	e0bffc17 	ldw	r2,-16(fp)
 40119bc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40119c0:	e0bffe17 	ldw	r2,-8(fp)
 40119c4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 40119c8:	0001883a 	nop
 40119cc:	e037883a 	mov	sp,fp
 40119d0:	dfc00117 	ldw	ra,4(sp)
 40119d4:	df000017 	ldw	fp,0(sp)
 40119d8:	dec00204 	addi	sp,sp,8
 40119dc:	f800283a 	ret

040119e0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 40119e0:	defff804 	addi	sp,sp,-32
 40119e4:	dfc00715 	stw	ra,28(sp)
 40119e8:	df000615 	stw	fp,24(sp)
 40119ec:	df000604 	addi	fp,sp,24
 40119f0:	e13ffc15 	stw	r4,-16(fp)
 40119f4:	e17ffd15 	stw	r5,-12(fp)
 40119f8:	e1bffe15 	stw	r6,-8(fp)
 40119fc:	e1ffff15 	stw	r7,-4(fp)
 4011a00:	e0bfff17 	ldw	r2,-4(fp)
 4011a04:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4011a08:	d0a8f617 	ldw	r2,-23592(gp)
 4011a0c:	1000021e 	bne	r2,zero,4011a18 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 4011a10:	e0bffb17 	ldw	r2,-20(fp)
 4011a14:	d0a8f615 	stw	r2,-23592(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4011a18:	e0bffc17 	ldw	r2,-16(fp)
 4011a1c:	10800104 	addi	r2,r2,4
 4011a20:	00c001c4 	movi	r3,7
 4011a24:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4011a28:	d8000015 	stw	zero,0(sp)
 4011a2c:	e1fffc17 	ldw	r7,-16(fp)
 4011a30:	01810074 	movhi	r6,1025
 4011a34:	31865a04 	addi	r6,r6,6504
 4011a38:	e17ffe17 	ldw	r5,-8(fp)
 4011a3c:	e13ffd17 	ldw	r4,-12(fp)
 4011a40:	4012a100 	call	4012a10 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 4011a44:	0001883a 	nop
 4011a48:	e037883a 	mov	sp,fp
 4011a4c:	dfc00117 	ldw	ra,4(sp)
 4011a50:	df000017 	ldw	fp,0(sp)
 4011a54:	dec00204 	addi	sp,sp,8
 4011a58:	f800283a 	ret

04011a5c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4011a5c:	defffa04 	addi	sp,sp,-24
 4011a60:	dfc00515 	stw	ra,20(sp)
 4011a64:	df000415 	stw	fp,16(sp)
 4011a68:	df000404 	addi	fp,sp,16
 4011a6c:	e13ffd15 	stw	r4,-12(fp)
 4011a70:	e17ffe15 	stw	r5,-8(fp)
 4011a74:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4011a78:	e0bffd17 	ldw	r2,-12(fp)
 4011a7c:	10800017 	ldw	r2,0(r2)
 4011a80:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 4011a84:	e0bffc17 	ldw	r2,-16(fp)
 4011a88:	10c00a04 	addi	r3,r2,40
 4011a8c:	e0bffd17 	ldw	r2,-12(fp)
 4011a90:	10800217 	ldw	r2,8(r2)
 4011a94:	100f883a 	mov	r7,r2
 4011a98:	e1bfff17 	ldw	r6,-4(fp)
 4011a9c:	e17ffe17 	ldw	r5,-8(fp)
 4011aa0:	1809883a 	mov	r4,r3
 4011aa4:	4011f700 	call	4011f70 <altera_avalon_uart_read>
      fd->fd_flags);
}
 4011aa8:	e037883a 	mov	sp,fp
 4011aac:	dfc00117 	ldw	ra,4(sp)
 4011ab0:	df000017 	ldw	fp,0(sp)
 4011ab4:	dec00204 	addi	sp,sp,8
 4011ab8:	f800283a 	ret

04011abc <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4011abc:	defffa04 	addi	sp,sp,-24
 4011ac0:	dfc00515 	stw	ra,20(sp)
 4011ac4:	df000415 	stw	fp,16(sp)
 4011ac8:	df000404 	addi	fp,sp,16
 4011acc:	e13ffd15 	stw	r4,-12(fp)
 4011ad0:	e17ffe15 	stw	r5,-8(fp)
 4011ad4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4011ad8:	e0bffd17 	ldw	r2,-12(fp)
 4011adc:	10800017 	ldw	r2,0(r2)
 4011ae0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 4011ae4:	e0bffc17 	ldw	r2,-16(fp)
 4011ae8:	10c00a04 	addi	r3,r2,40
 4011aec:	e0bffd17 	ldw	r2,-12(fp)
 4011af0:	10800217 	ldw	r2,8(r2)
 4011af4:	100f883a 	mov	r7,r2
 4011af8:	e1bfff17 	ldw	r6,-4(fp)
 4011afc:	e17ffe17 	ldw	r5,-8(fp)
 4011b00:	1809883a 	mov	r4,r3
 4011b04:	40121880 	call	4012188 <altera_avalon_uart_write>
      fd->fd_flags);
}
 4011b08:	e037883a 	mov	sp,fp
 4011b0c:	dfc00117 	ldw	ra,4(sp)
 4011b10:	df000017 	ldw	fp,0(sp)
 4011b14:	dec00204 	addi	sp,sp,8
 4011b18:	f800283a 	ret

04011b1c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 4011b1c:	defffc04 	addi	sp,sp,-16
 4011b20:	dfc00315 	stw	ra,12(sp)
 4011b24:	df000215 	stw	fp,8(sp)
 4011b28:	df000204 	addi	fp,sp,8
 4011b2c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4011b30:	e0bfff17 	ldw	r2,-4(fp)
 4011b34:	10800017 	ldw	r2,0(r2)
 4011b38:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 4011b3c:	e0bffe17 	ldw	r2,-8(fp)
 4011b40:	10c00a04 	addi	r3,r2,40
 4011b44:	e0bfff17 	ldw	r2,-4(fp)
 4011b48:	10800217 	ldw	r2,8(r2)
 4011b4c:	100b883a 	mov	r5,r2
 4011b50:	1809883a 	mov	r4,r3
 4011b54:	4011ee00 	call	4011ee0 <altera_avalon_uart_close>
}
 4011b58:	e037883a 	mov	sp,fp
 4011b5c:	dfc00117 	ldw	ra,4(sp)
 4011b60:	df000017 	ldw	fp,0(sp)
 4011b64:	dec00204 	addi	sp,sp,8
 4011b68:	f800283a 	ret

04011b6c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 4011b6c:	defff804 	addi	sp,sp,-32
 4011b70:	dfc00715 	stw	ra,28(sp)
 4011b74:	df000615 	stw	fp,24(sp)
 4011b78:	df000604 	addi	fp,sp,24
 4011b7c:	e13ffd15 	stw	r4,-12(fp)
 4011b80:	e17ffe15 	stw	r5,-8(fp)
 4011b84:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
 4011b88:	e0bffd17 	ldw	r2,-12(fp)
 4011b8c:	10800017 	ldw	r2,0(r2)
 4011b90:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 4011b94:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 4011b98:	1000041e 	bne	r2,zero,4011bac <altera_avalon_uart_init+0x40>
 4011b9c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 4011ba0:	1000021e 	bne	r2,zero,4011bac <altera_avalon_uart_init+0x40>
 4011ba4:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 4011ba8:	10000226 	beq	r2,zero,4011bb4 <altera_avalon_uart_init+0x48>
 4011bac:	00800044 	movi	r2,1
 4011bb0:	00000106 	br	4011bb8 <altera_avalon_uart_init+0x4c>
 4011bb4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 4011bb8:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 4011bbc:	e0bffc17 	ldw	r2,-16(fp)
 4011bc0:	10000f1e 	bne	r2,zero,4011c00 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 4011bc4:	e0bffd17 	ldw	r2,-12(fp)
 4011bc8:	00c32004 	movi	r3,3200
 4011bcc:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 4011bd0:	e0bffb17 	ldw	r2,-20(fp)
 4011bd4:	10800304 	addi	r2,r2,12
 4011bd8:	e0fffd17 	ldw	r3,-12(fp)
 4011bdc:	18c00117 	ldw	r3,4(r3)
 4011be0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 4011be4:	d8000015 	stw	zero,0(sp)
 4011be8:	e1fffd17 	ldw	r7,-12(fp)
 4011bec:	01810074 	movhi	r6,1025
 4011bf0:	31870604 	addi	r6,r6,7192
 4011bf4:	e17fff17 	ldw	r5,-4(fp)
 4011bf8:	e13ffe17 	ldw	r4,-8(fp)
 4011bfc:	4012a100 	call	4012a10 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 4011c00:	0001883a 	nop
 4011c04:	e037883a 	mov	sp,fp
 4011c08:	dfc00117 	ldw	ra,4(sp)
 4011c0c:	df000017 	ldw	fp,0(sp)
 4011c10:	dec00204 	addi	sp,sp,8
 4011c14:	f800283a 	ret

04011c18 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 4011c18:	defffa04 	addi	sp,sp,-24
 4011c1c:	dfc00515 	stw	ra,20(sp)
 4011c20:	df000415 	stw	fp,16(sp)
 4011c24:	df000404 	addi	fp,sp,16
 4011c28:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 4011c2c:	e0bfff17 	ldw	r2,-4(fp)
 4011c30:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
 4011c34:	e0bffc17 	ldw	r2,-16(fp)
 4011c38:	10800017 	ldw	r2,0(r2)
 4011c3c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 4011c40:	e0bffd17 	ldw	r2,-12(fp)
 4011c44:	10800204 	addi	r2,r2,8
 4011c48:	10800037 	ldwio	r2,0(r2)
 4011c4c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 4011c50:	e0bffd17 	ldw	r2,-12(fp)
 4011c54:	10800204 	addi	r2,r2,8
 4011c58:	0007883a 	mov	r3,zero
 4011c5c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 4011c60:	e0bffd17 	ldw	r2,-12(fp)
 4011c64:	10800204 	addi	r2,r2,8
 4011c68:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 4011c6c:	e0bffe17 	ldw	r2,-8(fp)
 4011c70:	1080200c 	andi	r2,r2,128
 4011c74:	10000326 	beq	r2,zero,4011c84 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 4011c78:	e17ffe17 	ldw	r5,-8(fp)
 4011c7c:	e13ffc17 	ldw	r4,-16(fp)
 4011c80:	4011cb40 	call	4011cb4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 4011c84:	e0bffe17 	ldw	r2,-8(fp)
 4011c88:	1081100c 	andi	r2,r2,1088
 4011c8c:	10000326 	beq	r2,zero,4011c9c <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 4011c90:	e17ffe17 	ldw	r5,-8(fp)
 4011c94:	e13ffc17 	ldw	r4,-16(fp)
 4011c98:	4011d980 	call	4011d98 <altera_avalon_uart_txirq>
  }
  

}
 4011c9c:	0001883a 	nop
 4011ca0:	e037883a 	mov	sp,fp
 4011ca4:	dfc00117 	ldw	ra,4(sp)
 4011ca8:	df000017 	ldw	fp,0(sp)
 4011cac:	dec00204 	addi	sp,sp,8
 4011cb0:	f800283a 	ret

04011cb4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 4011cb4:	defffc04 	addi	sp,sp,-16
 4011cb8:	df000315 	stw	fp,12(sp)
 4011cbc:	df000304 	addi	fp,sp,12
 4011cc0:	e13ffe15 	stw	r4,-8(fp)
 4011cc4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 4011cc8:	e0bfff17 	ldw	r2,-4(fp)
 4011ccc:	108000cc 	andi	r2,r2,3
 4011cd0:	10002c1e 	bne	r2,zero,4011d84 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 4011cd4:	e0bffe17 	ldw	r2,-8(fp)
 4011cd8:	10800317 	ldw	r2,12(r2)
 4011cdc:	e0bffe17 	ldw	r2,-8(fp)
 4011ce0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4011ce4:	e0bffe17 	ldw	r2,-8(fp)
 4011ce8:	10800317 	ldw	r2,12(r2)
 4011cec:	10800044 	addi	r2,r2,1
 4011cf0:	10800fcc 	andi	r2,r2,63
 4011cf4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 4011cf8:	e0bffe17 	ldw	r2,-8(fp)
 4011cfc:	10800317 	ldw	r2,12(r2)
 4011d00:	e0fffe17 	ldw	r3,-8(fp)
 4011d04:	18c00017 	ldw	r3,0(r3)
 4011d08:	18c00037 	ldwio	r3,0(r3)
 4011d0c:	1809883a 	mov	r4,r3
 4011d10:	e0fffe17 	ldw	r3,-8(fp)
 4011d14:	1885883a 	add	r2,r3,r2
 4011d18:	10800704 	addi	r2,r2,28
 4011d1c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
 4011d20:	e0bffe17 	ldw	r2,-8(fp)
 4011d24:	e0fffd17 	ldw	r3,-12(fp)
 4011d28:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4011d2c:	e0bffe17 	ldw	r2,-8(fp)
 4011d30:	10800317 	ldw	r2,12(r2)
 4011d34:	10800044 	addi	r2,r2,1
 4011d38:	10800fcc 	andi	r2,r2,63
 4011d3c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 4011d40:	e0bffe17 	ldw	r2,-8(fp)
 4011d44:	10c00217 	ldw	r3,8(r2)
 4011d48:	e0bffd17 	ldw	r2,-12(fp)
 4011d4c:	18800e1e 	bne	r3,r2,4011d88 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4011d50:	e0bffe17 	ldw	r2,-8(fp)
 4011d54:	10c00117 	ldw	r3,4(r2)
 4011d58:	00bfdfc4 	movi	r2,-129
 4011d5c:	1886703a 	and	r3,r3,r2
 4011d60:	e0bffe17 	ldw	r2,-8(fp)
 4011d64:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 4011d68:	e0bffe17 	ldw	r2,-8(fp)
 4011d6c:	10800017 	ldw	r2,0(r2)
 4011d70:	10800304 	addi	r2,r2,12
 4011d74:	e0fffe17 	ldw	r3,-8(fp)
 4011d78:	18c00117 	ldw	r3,4(r3)
 4011d7c:	10c00035 	stwio	r3,0(r2)
 4011d80:	00000106 	br	4011d88 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
 4011d84:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
 4011d88:	e037883a 	mov	sp,fp
 4011d8c:	df000017 	ldw	fp,0(sp)
 4011d90:	dec00104 	addi	sp,sp,4
 4011d94:	f800283a 	ret

04011d98 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 4011d98:	defffb04 	addi	sp,sp,-20
 4011d9c:	df000415 	stw	fp,16(sp)
 4011da0:	df000404 	addi	fp,sp,16
 4011da4:	e13ffc15 	stw	r4,-16(fp)
 4011da8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 4011dac:	e0bffc17 	ldw	r2,-16(fp)
 4011db0:	10c00417 	ldw	r3,16(r2)
 4011db4:	e0bffc17 	ldw	r2,-16(fp)
 4011db8:	10800517 	ldw	r2,20(r2)
 4011dbc:	18803226 	beq	r3,r2,4011e88 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4011dc0:	e0bffc17 	ldw	r2,-16(fp)
 4011dc4:	10800617 	ldw	r2,24(r2)
 4011dc8:	1080008c 	andi	r2,r2,2
 4011dcc:	10000326 	beq	r2,zero,4011ddc <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 4011dd0:	e0bffd17 	ldw	r2,-12(fp)
 4011dd4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4011dd8:	10001d26 	beq	r2,zero,4011e50 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 4011ddc:	e0bffc17 	ldw	r2,-16(fp)
 4011de0:	10800417 	ldw	r2,16(r2)
 4011de4:	e0bffc17 	ldw	r2,-16(fp)
 4011de8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 4011dec:	e0bffc17 	ldw	r2,-16(fp)
 4011df0:	10800017 	ldw	r2,0(r2)
 4011df4:	10800104 	addi	r2,r2,4
 4011df8:	e0fffc17 	ldw	r3,-16(fp)
 4011dfc:	18c00417 	ldw	r3,16(r3)
 4011e00:	e13ffc17 	ldw	r4,-16(fp)
 4011e04:	20c7883a 	add	r3,r4,r3
 4011e08:	18c01704 	addi	r3,r3,92
 4011e0c:	18c00003 	ldbu	r3,0(r3)
 4011e10:	18c03fcc 	andi	r3,r3,255
 4011e14:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 4011e18:	e0bffc17 	ldw	r2,-16(fp)
 4011e1c:	10800417 	ldw	r2,16(r2)
 4011e20:	10800044 	addi	r2,r2,1
 4011e24:	e0fffc17 	ldw	r3,-16(fp)
 4011e28:	18800415 	stw	r2,16(r3)
 4011e2c:	10c00fcc 	andi	r3,r2,63
 4011e30:	e0bffc17 	ldw	r2,-16(fp)
 4011e34:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 4011e38:	e0bffc17 	ldw	r2,-16(fp)
 4011e3c:	10800117 	ldw	r2,4(r2)
 4011e40:	10c01014 	ori	r3,r2,64
 4011e44:	e0bffc17 	ldw	r2,-16(fp)
 4011e48:	10c00115 	stw	r3,4(r2)
 4011e4c:	00000e06 	br	4011e88 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 4011e50:	e0bffc17 	ldw	r2,-16(fp)
 4011e54:	10800017 	ldw	r2,0(r2)
 4011e58:	10800204 	addi	r2,r2,8
 4011e5c:	10800037 	ldwio	r2,0(r2)
 4011e60:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 4011e64:	e0bffd17 	ldw	r2,-12(fp)
 4011e68:	1082000c 	andi	r2,r2,2048
 4011e6c:	1000061e 	bne	r2,zero,4011e88 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 4011e70:	e0bffc17 	ldw	r2,-16(fp)
 4011e74:	10c00117 	ldw	r3,4(r2)
 4011e78:	00bfefc4 	movi	r2,-65
 4011e7c:	1886703a 	and	r3,r3,r2
 4011e80:	e0bffc17 	ldw	r2,-16(fp)
 4011e84:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 4011e88:	e0bffc17 	ldw	r2,-16(fp)
 4011e8c:	10c00417 	ldw	r3,16(r2)
 4011e90:	e0bffc17 	ldw	r2,-16(fp)
 4011e94:	10800517 	ldw	r2,20(r2)
 4011e98:	1880061e 	bne	r3,r2,4011eb4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4011e9c:	e0bffc17 	ldw	r2,-16(fp)
 4011ea0:	10c00117 	ldw	r3,4(r2)
 4011ea4:	00beefc4 	movi	r2,-1089
 4011ea8:	1886703a 	and	r3,r3,r2
 4011eac:	e0bffc17 	ldw	r2,-16(fp)
 4011eb0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4011eb4:	e0bffc17 	ldw	r2,-16(fp)
 4011eb8:	10800017 	ldw	r2,0(r2)
 4011ebc:	10800304 	addi	r2,r2,12
 4011ec0:	e0fffc17 	ldw	r3,-16(fp)
 4011ec4:	18c00117 	ldw	r3,4(r3)
 4011ec8:	10c00035 	stwio	r3,0(r2)
}
 4011ecc:	0001883a 	nop
 4011ed0:	e037883a 	mov	sp,fp
 4011ed4:	df000017 	ldw	fp,0(sp)
 4011ed8:	dec00104 	addi	sp,sp,4
 4011edc:	f800283a 	ret

04011ee0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 4011ee0:	defffd04 	addi	sp,sp,-12
 4011ee4:	df000215 	stw	fp,8(sp)
 4011ee8:	df000204 	addi	fp,sp,8
 4011eec:	e13ffe15 	stw	r4,-8(fp)
 4011ef0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4011ef4:	00000506 	br	4011f0c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4011ef8:	e0bfff17 	ldw	r2,-4(fp)
 4011efc:	1090000c 	andi	r2,r2,16384
 4011f00:	10000226 	beq	r2,zero,4011f0c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4011f04:	00bffd44 	movi	r2,-11
 4011f08:	00000606 	br	4011f24 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4011f0c:	e0bffe17 	ldw	r2,-8(fp)
 4011f10:	10c00417 	ldw	r3,16(r2)
 4011f14:	e0bffe17 	ldw	r2,-8(fp)
 4011f18:	10800517 	ldw	r2,20(r2)
 4011f1c:	18bff61e 	bne	r3,r2,4011ef8 <__alt_data_end+0xfc011ef8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4011f20:	0005883a 	mov	r2,zero
}
 4011f24:	e037883a 	mov	sp,fp
 4011f28:	df000017 	ldw	fp,0(sp)
 4011f2c:	dec00104 	addi	sp,sp,4
 4011f30:	f800283a 	ret

04011f34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4011f34:	defffe04 	addi	sp,sp,-8
 4011f38:	dfc00115 	stw	ra,4(sp)
 4011f3c:	df000015 	stw	fp,0(sp)
 4011f40:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4011f44:	d0a00e17 	ldw	r2,-32712(gp)
 4011f48:	10000326 	beq	r2,zero,4011f58 <alt_get_errno+0x24>
 4011f4c:	d0a00e17 	ldw	r2,-32712(gp)
 4011f50:	103ee83a 	callr	r2
 4011f54:	00000106 	br	4011f5c <alt_get_errno+0x28>
 4011f58:	d0a8ec04 	addi	r2,gp,-23632
}
 4011f5c:	e037883a 	mov	sp,fp
 4011f60:	dfc00117 	ldw	ra,4(sp)
 4011f64:	df000017 	ldw	fp,0(sp)
 4011f68:	dec00204 	addi	sp,sp,8
 4011f6c:	f800283a 	ret

04011f70 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 4011f70:	defff204 	addi	sp,sp,-56
 4011f74:	dfc00d15 	stw	ra,52(sp)
 4011f78:	df000c15 	stw	fp,48(sp)
 4011f7c:	df000c04 	addi	fp,sp,48
 4011f80:	e13ffc15 	stw	r4,-16(fp)
 4011f84:	e17ffd15 	stw	r5,-12(fp)
 4011f88:	e1bffe15 	stw	r6,-8(fp)
 4011f8c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
 4011f90:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
 4011f94:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 4011f98:	e0bfff17 	ldw	r2,-4(fp)
 4011f9c:	1090000c 	andi	r2,r2,16384
 4011fa0:	1005003a 	cmpeq	r2,r2,zero
 4011fa4:	10803fcc 	andi	r2,r2,255
 4011fa8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4011fac:	00001306 	br	4011ffc <altera_avalon_uart_read+0x8c>
    {
      count++;
 4011fb0:	e0bff517 	ldw	r2,-44(fp)
 4011fb4:	10800044 	addi	r2,r2,1
 4011fb8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 4011fbc:	e0bffd17 	ldw	r2,-12(fp)
 4011fc0:	10c00044 	addi	r3,r2,1
 4011fc4:	e0fffd15 	stw	r3,-12(fp)
 4011fc8:	e0fffc17 	ldw	r3,-16(fp)
 4011fcc:	18c00217 	ldw	r3,8(r3)
 4011fd0:	e13ffc17 	ldw	r4,-16(fp)
 4011fd4:	20c7883a 	add	r3,r4,r3
 4011fd8:	18c00704 	addi	r3,r3,28
 4011fdc:	18c00003 	ldbu	r3,0(r3)
 4011fe0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
 4011fe4:	e0bffc17 	ldw	r2,-16(fp)
 4011fe8:	10800217 	ldw	r2,8(r2)
 4011fec:	10800044 	addi	r2,r2,1
 4011ff0:	10c00fcc 	andi	r3,r2,63
 4011ff4:	e0bffc17 	ldw	r2,-16(fp)
 4011ff8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4011ffc:	e0fff517 	ldw	r3,-44(fp)
 4012000:	e0bffe17 	ldw	r2,-8(fp)
 4012004:	1880050e 	bge	r3,r2,401201c <altera_avalon_uart_read+0xac>
 4012008:	e0bffc17 	ldw	r2,-16(fp)
 401200c:	10c00217 	ldw	r3,8(r2)
 4012010:	e0bffc17 	ldw	r2,-16(fp)
 4012014:	10800317 	ldw	r2,12(r2)
 4012018:	18bfe51e 	bne	r3,r2,4011fb0 <__alt_data_end+0xfc011fb0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 401201c:	e0bff517 	ldw	r2,-44(fp)
 4012020:	1000251e 	bne	r2,zero,40120b8 <altera_avalon_uart_read+0x148>
 4012024:	e0bffc17 	ldw	r2,-16(fp)
 4012028:	10c00217 	ldw	r3,8(r2)
 401202c:	e0bffc17 	ldw	r2,-16(fp)
 4012030:	10800317 	ldw	r2,12(r2)
 4012034:	1880201e 	bne	r3,r2,40120b8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
 4012038:	e0bff617 	ldw	r2,-40(fp)
 401203c:	1000071e 	bne	r2,zero,401205c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 4012040:	4011f340 	call	4011f34 <alt_get_errno>
 4012044:	1007883a 	mov	r3,r2
 4012048:	008002c4 	movi	r2,11
 401204c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
 4012050:	00800044 	movi	r2,1
 4012054:	e0bff405 	stb	r2,-48(fp)
        break;
 4012058:	00001b06 	br	40120c8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401205c:	0005303a 	rdctl	r2,status
 4012060:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4012064:	e0fff917 	ldw	r3,-28(fp)
 4012068:	00bfff84 	movi	r2,-2
 401206c:	1884703a 	and	r2,r3,r2
 4012070:	1001703a 	wrctl	status,r2
  
  return context;
 4012074:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 4012078:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 401207c:	e0bffc17 	ldw	r2,-16(fp)
 4012080:	10800117 	ldw	r2,4(r2)
 4012084:	10c02014 	ori	r3,r2,128
 4012088:	e0bffc17 	ldw	r2,-16(fp)
 401208c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4012090:	e0bffc17 	ldw	r2,-16(fp)
 4012094:	10800017 	ldw	r2,0(r2)
 4012098:	10800304 	addi	r2,r2,12
 401209c:	e0fffc17 	ldw	r3,-16(fp)
 40120a0:	18c00117 	ldw	r3,4(r3)
 40120a4:	10c00035 	stwio	r3,0(r2)
 40120a8:	e0bff817 	ldw	r2,-32(fp)
 40120ac:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40120b0:	e0bffa17 	ldw	r2,-24(fp)
 40120b4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 40120b8:	e0bff517 	ldw	r2,-44(fp)
 40120bc:	1000021e 	bne	r2,zero,40120c8 <altera_avalon_uart_read+0x158>
 40120c0:	e0bffe17 	ldw	r2,-8(fp)
 40120c4:	103fcd1e 	bne	r2,zero,4011ffc <__alt_data_end+0xfc011ffc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40120c8:	0005303a 	rdctl	r2,status
 40120cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40120d0:	e0fffb17 	ldw	r3,-20(fp)
 40120d4:	00bfff84 	movi	r2,-2
 40120d8:	1884703a 	and	r2,r3,r2
 40120dc:	1001703a 	wrctl	status,r2
  
  return context;
 40120e0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 40120e4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 40120e8:	e0bffc17 	ldw	r2,-16(fp)
 40120ec:	10800117 	ldw	r2,4(r2)
 40120f0:	10c02014 	ori	r3,r2,128
 40120f4:	e0bffc17 	ldw	r2,-16(fp)
 40120f8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40120fc:	e0bffc17 	ldw	r2,-16(fp)
 4012100:	10800017 	ldw	r2,0(r2)
 4012104:	10800304 	addi	r2,r2,12
 4012108:	e0fffc17 	ldw	r3,-16(fp)
 401210c:	18c00117 	ldw	r3,4(r3)
 4012110:	10c00035 	stwio	r3,0(r2)
 4012114:	e0bff817 	ldw	r2,-32(fp)
 4012118:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 401211c:	e0bff717 	ldw	r2,-36(fp)
 4012120:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 4012124:	e0bff403 	ldbu	r2,-48(fp)
 4012128:	10000226 	beq	r2,zero,4012134 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
 401212c:	00bffd44 	movi	r2,-11
 4012130:	00000106 	br	4012138 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
 4012134:	e0bff517 	ldw	r2,-44(fp)
  }
}
 4012138:	e037883a 	mov	sp,fp
 401213c:	dfc00117 	ldw	ra,4(sp)
 4012140:	df000017 	ldw	fp,0(sp)
 4012144:	dec00204 	addi	sp,sp,8
 4012148:	f800283a 	ret

0401214c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 401214c:	defffe04 	addi	sp,sp,-8
 4012150:	dfc00115 	stw	ra,4(sp)
 4012154:	df000015 	stw	fp,0(sp)
 4012158:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 401215c:	d0a00e17 	ldw	r2,-32712(gp)
 4012160:	10000326 	beq	r2,zero,4012170 <alt_get_errno+0x24>
 4012164:	d0a00e17 	ldw	r2,-32712(gp)
 4012168:	103ee83a 	callr	r2
 401216c:	00000106 	br	4012174 <alt_get_errno+0x28>
 4012170:	d0a8ec04 	addi	r2,gp,-23632
}
 4012174:	e037883a 	mov	sp,fp
 4012178:	dfc00117 	ldw	ra,4(sp)
 401217c:	df000017 	ldw	fp,0(sp)
 4012180:	dec00204 	addi	sp,sp,8
 4012184:	f800283a 	ret

04012188 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 4012188:	defff204 	addi	sp,sp,-56
 401218c:	dfc00d15 	stw	ra,52(sp)
 4012190:	df000c15 	stw	fp,48(sp)
 4012194:	df000c04 	addi	fp,sp,48
 4012198:	e13ffc15 	stw	r4,-16(fp)
 401219c:	e17ffd15 	stw	r5,-12(fp)
 40121a0:	e1bffe15 	stw	r6,-8(fp)
 40121a4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 40121a8:	e0bffe17 	ldw	r2,-8(fp)
 40121ac:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 40121b0:	e0bfff17 	ldw	r2,-4(fp)
 40121b4:	1090000c 	andi	r2,r2,16384
 40121b8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 40121bc:	00003c06 	br	40122b0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 40121c0:	e0bffc17 	ldw	r2,-16(fp)
 40121c4:	10800517 	ldw	r2,20(r2)
 40121c8:	10800044 	addi	r2,r2,1
 40121cc:	10800fcc 	andi	r2,r2,63
 40121d0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 40121d4:	e0bffc17 	ldw	r2,-16(fp)
 40121d8:	10c00417 	ldw	r3,16(r2)
 40121dc:	e0bff717 	ldw	r2,-36(fp)
 40121e0:	1880221e 	bne	r3,r2,401226c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
 40121e4:	e0bff517 	ldw	r2,-44(fp)
 40121e8:	10000526 	beq	r2,zero,4012200 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 40121ec:	401214c0 	call	401214c <alt_get_errno>
 40121f0:	1007883a 	mov	r3,r2
 40121f4:	008002c4 	movi	r2,11
 40121f8:	18800015 	stw	r2,0(r3)
        break;
 40121fc:	00002e06 	br	40122b8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4012200:	0005303a 	rdctl	r2,status
 4012204:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4012208:	e0fff917 	ldw	r3,-28(fp)
 401220c:	00bfff84 	movi	r2,-2
 4012210:	1884703a 	and	r2,r3,r2
 4012214:	1001703a 	wrctl	status,r2
  
  return context;
 4012218:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 401221c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4012220:	e0bffc17 	ldw	r2,-16(fp)
 4012224:	10800117 	ldw	r2,4(r2)
 4012228:	10c11014 	ori	r3,r2,1088
 401222c:	e0bffc17 	ldw	r2,-16(fp)
 4012230:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4012234:	e0bffc17 	ldw	r2,-16(fp)
 4012238:	10800017 	ldw	r2,0(r2)
 401223c:	10800304 	addi	r2,r2,12
 4012240:	e0fffc17 	ldw	r3,-16(fp)
 4012244:	18c00117 	ldw	r3,4(r3)
 4012248:	10c00035 	stwio	r3,0(r2)
 401224c:	e0bff817 	ldw	r2,-32(fp)
 4012250:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4012254:	e0bff617 	ldw	r2,-40(fp)
 4012258:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 401225c:	e0bffc17 	ldw	r2,-16(fp)
 4012260:	10c00417 	ldw	r3,16(r2)
 4012264:	e0bff717 	ldw	r2,-36(fp)
 4012268:	18bffc26 	beq	r3,r2,401225c <__alt_data_end+0xfc01225c>
      }
    }

    count--;
 401226c:	e0bff417 	ldw	r2,-48(fp)
 4012270:	10bfffc4 	addi	r2,r2,-1
 4012274:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 4012278:	e0bffc17 	ldw	r2,-16(fp)
 401227c:	10c00517 	ldw	r3,20(r2)
 4012280:	e0bffd17 	ldw	r2,-12(fp)
 4012284:	11000044 	addi	r4,r2,1
 4012288:	e13ffd15 	stw	r4,-12(fp)
 401228c:	10800003 	ldbu	r2,0(r2)
 4012290:	1009883a 	mov	r4,r2
 4012294:	e0bffc17 	ldw	r2,-16(fp)
 4012298:	10c5883a 	add	r2,r2,r3
 401229c:	10801704 	addi	r2,r2,92
 40122a0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
 40122a4:	e0bffc17 	ldw	r2,-16(fp)
 40122a8:	e0fff717 	ldw	r3,-36(fp)
 40122ac:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 40122b0:	e0bff417 	ldw	r2,-48(fp)
 40122b4:	103fc21e 	bne	r2,zero,40121c0 <__alt_data_end+0xfc0121c0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40122b8:	0005303a 	rdctl	r2,status
 40122bc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40122c0:	e0fffb17 	ldw	r3,-20(fp)
 40122c4:	00bfff84 	movi	r2,-2
 40122c8:	1884703a 	and	r2,r3,r2
 40122cc:	1001703a 	wrctl	status,r2
  
  return context;
 40122d0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 40122d4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 40122d8:	e0bffc17 	ldw	r2,-16(fp)
 40122dc:	10800117 	ldw	r2,4(r2)
 40122e0:	10c11014 	ori	r3,r2,1088
 40122e4:	e0bffc17 	ldw	r2,-16(fp)
 40122e8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40122ec:	e0bffc17 	ldw	r2,-16(fp)
 40122f0:	10800017 	ldw	r2,0(r2)
 40122f4:	10800304 	addi	r2,r2,12
 40122f8:	e0fffc17 	ldw	r3,-16(fp)
 40122fc:	18c00117 	ldw	r3,4(r3)
 4012300:	10c00035 	stwio	r3,0(r2)
 4012304:	e0bff817 	ldw	r2,-32(fp)
 4012308:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 401230c:	e0bffa17 	ldw	r2,-24(fp)
 4012310:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 4012314:	e0fffe17 	ldw	r3,-8(fp)
 4012318:	e0bff417 	ldw	r2,-48(fp)
 401231c:	1885c83a 	sub	r2,r3,r2
}
 4012320:	e037883a 	mov	sp,fp
 4012324:	dfc00117 	ldw	ra,4(sp)
 4012328:	df000017 	ldw	fp,0(sp)
 401232c:	dec00204 	addi	sp,sp,8
 4012330:	f800283a 	ret

04012334 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4012334:	defff504 	addi	sp,sp,-44
 4012338:	df000a15 	stw	fp,40(sp)
 401233c:	df000a04 	addi	fp,sp,40
 4012340:	e13ffc15 	stw	r4,-16(fp)
 4012344:	e17ffd15 	stw	r5,-12(fp)
 4012348:	e1bffe15 	stw	r6,-8(fp)
 401234c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 4012350:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4012354:	d0a8f617 	ldw	r2,-23592(gp)
  
  if (alt_ticks_per_second ())
 4012358:	10003c26 	beq	r2,zero,401244c <alt_alarm_start+0x118>
  {
    if (alarm)
 401235c:	e0bffc17 	ldw	r2,-16(fp)
 4012360:	10003826 	beq	r2,zero,4012444 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4012364:	e0bffc17 	ldw	r2,-16(fp)
 4012368:	e0fffe17 	ldw	r3,-8(fp)
 401236c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 4012370:	e0bffc17 	ldw	r2,-16(fp)
 4012374:	e0ffff17 	ldw	r3,-4(fp)
 4012378:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401237c:	0005303a 	rdctl	r2,status
 4012380:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4012384:	e0fff917 	ldw	r3,-28(fp)
 4012388:	00bfff84 	movi	r2,-2
 401238c:	1884703a 	and	r2,r3,r2
 4012390:	1001703a 	wrctl	status,r2
  
  return context;
 4012394:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4012398:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 401239c:	d0a8f717 	ldw	r2,-23588(gp)
      
      current_nticks = alt_nticks();
 40123a0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 40123a4:	e0fffd17 	ldw	r3,-12(fp)
 40123a8:	e0bff617 	ldw	r2,-40(fp)
 40123ac:	1885883a 	add	r2,r3,r2
 40123b0:	10c00044 	addi	r3,r2,1
 40123b4:	e0bffc17 	ldw	r2,-16(fp)
 40123b8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 40123bc:	e0bffc17 	ldw	r2,-16(fp)
 40123c0:	10c00217 	ldw	r3,8(r2)
 40123c4:	e0bff617 	ldw	r2,-40(fp)
 40123c8:	1880042e 	bgeu	r3,r2,40123dc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 40123cc:	e0bffc17 	ldw	r2,-16(fp)
 40123d0:	00c00044 	movi	r3,1
 40123d4:	10c00405 	stb	r3,16(r2)
 40123d8:	00000206 	br	40123e4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 40123dc:	e0bffc17 	ldw	r2,-16(fp)
 40123e0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 40123e4:	e0bffc17 	ldw	r2,-16(fp)
 40123e8:	d0e01004 	addi	r3,gp,-32704
 40123ec:	e0fffa15 	stw	r3,-24(fp)
 40123f0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40123f4:	e0bffb17 	ldw	r2,-20(fp)
 40123f8:	e0fffa17 	ldw	r3,-24(fp)
 40123fc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4012400:	e0bffa17 	ldw	r2,-24(fp)
 4012404:	10c00017 	ldw	r3,0(r2)
 4012408:	e0bffb17 	ldw	r2,-20(fp)
 401240c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4012410:	e0bffa17 	ldw	r2,-24(fp)
 4012414:	10800017 	ldw	r2,0(r2)
 4012418:	e0fffb17 	ldw	r3,-20(fp)
 401241c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4012420:	e0bffa17 	ldw	r2,-24(fp)
 4012424:	e0fffb17 	ldw	r3,-20(fp)
 4012428:	10c00015 	stw	r3,0(r2)
 401242c:	e0bff817 	ldw	r2,-32(fp)
 4012430:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4012434:	e0bff717 	ldw	r2,-36(fp)
 4012438:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 401243c:	0005883a 	mov	r2,zero
 4012440:	00000306 	br	4012450 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4012444:	00bffa84 	movi	r2,-22
 4012448:	00000106 	br	4012450 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 401244c:	00bfde84 	movi	r2,-134
  }
}
 4012450:	e037883a 	mov	sp,fp
 4012454:	df000017 	ldw	fp,0(sp)
 4012458:	dec00104 	addi	sp,sp,4
 401245c:	f800283a 	ret

04012460 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4012460:	defffa04 	addi	sp,sp,-24
 4012464:	dfc00515 	stw	ra,20(sp)
 4012468:	df000415 	stw	fp,16(sp)
 401246c:	df000404 	addi	fp,sp,16
 4012470:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
 4012474:	008000c4 	movi	r2,3
 4012478:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 401247c:	e0fffd17 	ldw	r3,-12(fp)
 4012480:	008003f4 	movhi	r2,15
 4012484:	10909004 	addi	r2,r2,16960
 4012488:	1885383a 	mul	r2,r3,r2
 401248c:	100b883a 	mov	r5,r2
 4012490:	01017db4 	movhi	r4,1526
 4012494:	21384004 	addi	r4,r4,-7936
 4012498:	4002a680 	call	4002a68 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 401249c:	100b883a 	mov	r5,r2
 40124a0:	01200034 	movhi	r4,32768
 40124a4:	213fffc4 	addi	r4,r4,-1
 40124a8:	4002a680 	call	4002a68 <__udivsi3>
 40124ac:	100b883a 	mov	r5,r2
 40124b0:	e13fff17 	ldw	r4,-4(fp)
 40124b4:	4002a680 	call	4002a68 <__udivsi3>
 40124b8:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 40124bc:	e0bffe17 	ldw	r2,-8(fp)
 40124c0:	10002a26 	beq	r2,zero,401256c <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 40124c4:	e03ffc15 	stw	zero,-16(fp)
 40124c8:	00001706 	br	4012528 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 40124cc:	00a00034 	movhi	r2,32768
 40124d0:	10bfffc4 	addi	r2,r2,-1
 40124d4:	10bfffc4 	addi	r2,r2,-1
 40124d8:	103ffe1e 	bne	r2,zero,40124d4 <__alt_data_end+0xfc0124d4>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 40124dc:	e0fffd17 	ldw	r3,-12(fp)
 40124e0:	008003f4 	movhi	r2,15
 40124e4:	10909004 	addi	r2,r2,16960
 40124e8:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 40124ec:	100b883a 	mov	r5,r2
 40124f0:	01017db4 	movhi	r4,1526
 40124f4:	21384004 	addi	r4,r4,-7936
 40124f8:	4002a680 	call	4002a68 <__udivsi3>
 40124fc:	100b883a 	mov	r5,r2
 4012500:	01200034 	movhi	r4,32768
 4012504:	213fffc4 	addi	r4,r4,-1
 4012508:	4002a680 	call	4002a68 <__udivsi3>
 401250c:	1007883a 	mov	r3,r2
 4012510:	e0bfff17 	ldw	r2,-4(fp)
 4012514:	10c5c83a 	sub	r2,r2,r3
 4012518:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 401251c:	e0bffc17 	ldw	r2,-16(fp)
 4012520:	10800044 	addi	r2,r2,1
 4012524:	e0bffc15 	stw	r2,-16(fp)
 4012528:	e0fffc17 	ldw	r3,-16(fp)
 401252c:	e0bffe17 	ldw	r2,-8(fp)
 4012530:	18bfe616 	blt	r3,r2,40124cc <__alt_data_end+0xfc0124cc>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4012534:	e0fffd17 	ldw	r3,-12(fp)
 4012538:	008003f4 	movhi	r2,15
 401253c:	10909004 	addi	r2,r2,16960
 4012540:	1885383a 	mul	r2,r3,r2
 4012544:	100b883a 	mov	r5,r2
 4012548:	01017db4 	movhi	r4,1526
 401254c:	21384004 	addi	r4,r4,-7936
 4012550:	4002a680 	call	4002a68 <__udivsi3>
 4012554:	1007883a 	mov	r3,r2
 4012558:	e0bfff17 	ldw	r2,-4(fp)
 401255c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4012560:	10bfffc4 	addi	r2,r2,-1
 4012564:	103ffe1e 	bne	r2,zero,4012560 <__alt_data_end+0xfc012560>
 4012568:	00000d06 	br	40125a0 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 401256c:	e0fffd17 	ldw	r3,-12(fp)
 4012570:	008003f4 	movhi	r2,15
 4012574:	10909004 	addi	r2,r2,16960
 4012578:	1885383a 	mul	r2,r3,r2
 401257c:	100b883a 	mov	r5,r2
 4012580:	01017db4 	movhi	r4,1526
 4012584:	21384004 	addi	r4,r4,-7936
 4012588:	4002a680 	call	4002a68 <__udivsi3>
 401258c:	1007883a 	mov	r3,r2
 4012590:	e0bfff17 	ldw	r2,-4(fp)
 4012594:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4012598:	10bfffc4 	addi	r2,r2,-1
 401259c:	00bffe16 	blt	zero,r2,4012598 <__alt_data_end+0xfc012598>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 40125a0:	0005883a 	mov	r2,zero
}
 40125a4:	e037883a 	mov	sp,fp
 40125a8:	dfc00117 	ldw	ra,4(sp)
 40125ac:	df000017 	ldw	fp,0(sp)
 40125b0:	dec00204 	addi	sp,sp,8
 40125b4:	f800283a 	ret

040125b8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 40125b8:	defffe04 	addi	sp,sp,-8
 40125bc:	df000115 	stw	fp,4(sp)
 40125c0:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 40125c4:	e03fff15 	stw	zero,-4(fp)
 40125c8:	00000506 	br	40125e0 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 40125cc:	e0bfff17 	ldw	r2,-4(fp)
 40125d0:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 40125d4:	e0bfff17 	ldw	r2,-4(fp)
 40125d8:	10800804 	addi	r2,r2,32
 40125dc:	e0bfff15 	stw	r2,-4(fp)
 40125e0:	e0bfff17 	ldw	r2,-4(fp)
 40125e4:	10820030 	cmpltui	r2,r2,2048
 40125e8:	103ff81e 	bne	r2,zero,40125cc <__alt_data_end+0xfc0125cc>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 40125ec:	0001883a 	nop
 40125f0:	e037883a 	mov	sp,fp
 40125f4:	df000017 	ldw	fp,0(sp)
 40125f8:	dec00104 	addi	sp,sp,4
 40125fc:	f800283a 	ret

04012600 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4012600:	defffe04 	addi	sp,sp,-8
 4012604:	dfc00115 	stw	ra,4(sp)
 4012608:	df000015 	stw	fp,0(sp)
 401260c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4012610:	d0a00e17 	ldw	r2,-32712(gp)
 4012614:	10000326 	beq	r2,zero,4012624 <alt_get_errno+0x24>
 4012618:	d0a00e17 	ldw	r2,-32712(gp)
 401261c:	103ee83a 	callr	r2
 4012620:	00000106 	br	4012628 <alt_get_errno+0x28>
 4012624:	d0a8ec04 	addi	r2,gp,-23632
}
 4012628:	e037883a 	mov	sp,fp
 401262c:	dfc00117 	ldw	ra,4(sp)
 4012630:	df000017 	ldw	fp,0(sp)
 4012634:	dec00204 	addi	sp,sp,8
 4012638:	f800283a 	ret

0401263c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 401263c:	defffa04 	addi	sp,sp,-24
 4012640:	dfc00515 	stw	ra,20(sp)
 4012644:	df000415 	stw	fp,16(sp)
 4012648:	df000404 	addi	fp,sp,16
 401264c:	e13ffe15 	stw	r4,-8(fp)
 4012650:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4012654:	e0bffe17 	ldw	r2,-8(fp)
 4012658:	10000326 	beq	r2,zero,4012668 <alt_dev_llist_insert+0x2c>
 401265c:	e0bffe17 	ldw	r2,-8(fp)
 4012660:	10800217 	ldw	r2,8(r2)
 4012664:	1000061e 	bne	r2,zero,4012680 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4012668:	40126000 	call	4012600 <alt_get_errno>
 401266c:	1007883a 	mov	r3,r2
 4012670:	00800584 	movi	r2,22
 4012674:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4012678:	00bffa84 	movi	r2,-22
 401267c:	00001306 	br	40126cc <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4012680:	e0bffe17 	ldw	r2,-8(fp)
 4012684:	e0ffff17 	ldw	r3,-4(fp)
 4012688:	e0fffc15 	stw	r3,-16(fp)
 401268c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4012690:	e0bffd17 	ldw	r2,-12(fp)
 4012694:	e0fffc17 	ldw	r3,-16(fp)
 4012698:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 401269c:	e0bffc17 	ldw	r2,-16(fp)
 40126a0:	10c00017 	ldw	r3,0(r2)
 40126a4:	e0bffd17 	ldw	r2,-12(fp)
 40126a8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40126ac:	e0bffc17 	ldw	r2,-16(fp)
 40126b0:	10800017 	ldw	r2,0(r2)
 40126b4:	e0fffd17 	ldw	r3,-12(fp)
 40126b8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 40126bc:	e0bffc17 	ldw	r2,-16(fp)
 40126c0:	e0fffd17 	ldw	r3,-12(fp)
 40126c4:	10c00015 	stw	r3,0(r2)

  return 0;  
 40126c8:	0005883a 	mov	r2,zero
}
 40126cc:	e037883a 	mov	sp,fp
 40126d0:	dfc00117 	ldw	ra,4(sp)
 40126d4:	df000017 	ldw	fp,0(sp)
 40126d8:	dec00204 	addi	sp,sp,8
 40126dc:	f800283a 	ret

040126e0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 40126e0:	defffd04 	addi	sp,sp,-12
 40126e4:	dfc00215 	stw	ra,8(sp)
 40126e8:	df000115 	stw	fp,4(sp)
 40126ec:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 40126f0:	00810074 	movhi	r2,1025
 40126f4:	108cb404 	addi	r2,r2,13008
 40126f8:	e0bfff15 	stw	r2,-4(fp)
 40126fc:	00000606 	br	4012718 <_do_ctors+0x38>
        (*ctor) (); 
 4012700:	e0bfff17 	ldw	r2,-4(fp)
 4012704:	10800017 	ldw	r2,0(r2)
 4012708:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 401270c:	e0bfff17 	ldw	r2,-4(fp)
 4012710:	10bfff04 	addi	r2,r2,-4
 4012714:	e0bfff15 	stw	r2,-4(fp)
 4012718:	e0ffff17 	ldw	r3,-4(fp)
 401271c:	00810074 	movhi	r2,1025
 4012720:	108cb504 	addi	r2,r2,13012
 4012724:	18bff62e 	bgeu	r3,r2,4012700 <__alt_data_end+0xfc012700>
        (*ctor) (); 
}
 4012728:	0001883a 	nop
 401272c:	e037883a 	mov	sp,fp
 4012730:	dfc00117 	ldw	ra,4(sp)
 4012734:	df000017 	ldw	fp,0(sp)
 4012738:	dec00204 	addi	sp,sp,8
 401273c:	f800283a 	ret

04012740 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4012740:	defffd04 	addi	sp,sp,-12
 4012744:	dfc00215 	stw	ra,8(sp)
 4012748:	df000115 	stw	fp,4(sp)
 401274c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4012750:	00810074 	movhi	r2,1025
 4012754:	108cb404 	addi	r2,r2,13008
 4012758:	e0bfff15 	stw	r2,-4(fp)
 401275c:	00000606 	br	4012778 <_do_dtors+0x38>
        (*dtor) (); 
 4012760:	e0bfff17 	ldw	r2,-4(fp)
 4012764:	10800017 	ldw	r2,0(r2)
 4012768:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 401276c:	e0bfff17 	ldw	r2,-4(fp)
 4012770:	10bfff04 	addi	r2,r2,-4
 4012774:	e0bfff15 	stw	r2,-4(fp)
 4012778:	e0ffff17 	ldw	r3,-4(fp)
 401277c:	00810074 	movhi	r2,1025
 4012780:	108cb504 	addi	r2,r2,13012
 4012784:	18bff62e 	bgeu	r3,r2,4012760 <__alt_data_end+0xfc012760>
        (*dtor) (); 
}
 4012788:	0001883a 	nop
 401278c:	e037883a 	mov	sp,fp
 4012790:	dfc00117 	ldw	ra,4(sp)
 4012794:	df000017 	ldw	fp,0(sp)
 4012798:	dec00204 	addi	sp,sp,8
 401279c:	f800283a 	ret

040127a0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40127a0:	defffa04 	addi	sp,sp,-24
 40127a4:	dfc00515 	stw	ra,20(sp)
 40127a8:	df000415 	stw	fp,16(sp)
 40127ac:	df000404 	addi	fp,sp,16
 40127b0:	e13ffe15 	stw	r4,-8(fp)
 40127b4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 40127b8:	e0bfff17 	ldw	r2,-4(fp)
 40127bc:	10800017 	ldw	r2,0(r2)
 40127c0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 40127c4:	e13ffe17 	ldw	r4,-8(fp)
 40127c8:	40043e40 	call	40043e4 <strlen>
 40127cc:	10800044 	addi	r2,r2,1
 40127d0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40127d4:	00000d06 	br	401280c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 40127d8:	e0bffc17 	ldw	r2,-16(fp)
 40127dc:	10800217 	ldw	r2,8(r2)
 40127e0:	e0fffd17 	ldw	r3,-12(fp)
 40127e4:	180d883a 	mov	r6,r3
 40127e8:	e17ffe17 	ldw	r5,-8(fp)
 40127ec:	1009883a 	mov	r4,r2
 40127f0:	4012f8c0 	call	4012f8c <memcmp>
 40127f4:	1000021e 	bne	r2,zero,4012800 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 40127f8:	e0bffc17 	ldw	r2,-16(fp)
 40127fc:	00000706 	br	401281c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4012800:	e0bffc17 	ldw	r2,-16(fp)
 4012804:	10800017 	ldw	r2,0(r2)
 4012808:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 401280c:	e0fffc17 	ldw	r3,-16(fp)
 4012810:	e0bfff17 	ldw	r2,-4(fp)
 4012814:	18bff01e 	bne	r3,r2,40127d8 <__alt_data_end+0xfc0127d8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4012818:	0005883a 	mov	r2,zero
}
 401281c:	e037883a 	mov	sp,fp
 4012820:	dfc00117 	ldw	ra,4(sp)
 4012824:	df000017 	ldw	fp,0(sp)
 4012828:	dec00204 	addi	sp,sp,8
 401282c:	f800283a 	ret

04012830 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4012830:	defffb04 	addi	sp,sp,-20
 4012834:	dfc00415 	stw	ra,16(sp)
 4012838:	df000315 	stw	fp,12(sp)
 401283c:	df000304 	addi	fp,sp,12
 4012840:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4012844:	d0a00917 	ldw	r2,-32732(gp)
 4012848:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 401284c:	00003106 	br	4012914 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4012850:	e0bffd17 	ldw	r2,-12(fp)
 4012854:	10800217 	ldw	r2,8(r2)
 4012858:	1009883a 	mov	r4,r2
 401285c:	40043e40 	call	40043e4 <strlen>
 4012860:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4012864:	e0bffd17 	ldw	r2,-12(fp)
 4012868:	10c00217 	ldw	r3,8(r2)
 401286c:	e0bffe17 	ldw	r2,-8(fp)
 4012870:	10bfffc4 	addi	r2,r2,-1
 4012874:	1885883a 	add	r2,r3,r2
 4012878:	10800003 	ldbu	r2,0(r2)
 401287c:	10803fcc 	andi	r2,r2,255
 4012880:	1080201c 	xori	r2,r2,128
 4012884:	10bfe004 	addi	r2,r2,-128
 4012888:	10800bd8 	cmpnei	r2,r2,47
 401288c:	1000031e 	bne	r2,zero,401289c <alt_find_file+0x6c>
    {
      len -= 1;
 4012890:	e0bffe17 	ldw	r2,-8(fp)
 4012894:	10bfffc4 	addi	r2,r2,-1
 4012898:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 401289c:	e0bffe17 	ldw	r2,-8(fp)
 40128a0:	e0ffff17 	ldw	r3,-4(fp)
 40128a4:	1885883a 	add	r2,r3,r2
 40128a8:	10800003 	ldbu	r2,0(r2)
 40128ac:	10803fcc 	andi	r2,r2,255
 40128b0:	1080201c 	xori	r2,r2,128
 40128b4:	10bfe004 	addi	r2,r2,-128
 40128b8:	10800be0 	cmpeqi	r2,r2,47
 40128bc:	1000081e 	bne	r2,zero,40128e0 <alt_find_file+0xb0>
 40128c0:	e0bffe17 	ldw	r2,-8(fp)
 40128c4:	e0ffff17 	ldw	r3,-4(fp)
 40128c8:	1885883a 	add	r2,r3,r2
 40128cc:	10800003 	ldbu	r2,0(r2)
 40128d0:	10803fcc 	andi	r2,r2,255
 40128d4:	1080201c 	xori	r2,r2,128
 40128d8:	10bfe004 	addi	r2,r2,-128
 40128dc:	10000a1e 	bne	r2,zero,4012908 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 40128e0:	e0bffd17 	ldw	r2,-12(fp)
 40128e4:	10800217 	ldw	r2,8(r2)
 40128e8:	e0fffe17 	ldw	r3,-8(fp)
 40128ec:	180d883a 	mov	r6,r3
 40128f0:	e17fff17 	ldw	r5,-4(fp)
 40128f4:	1009883a 	mov	r4,r2
 40128f8:	4012f8c0 	call	4012f8c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40128fc:	1000021e 	bne	r2,zero,4012908 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4012900:	e0bffd17 	ldw	r2,-12(fp)
 4012904:	00000706 	br	4012924 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4012908:	e0bffd17 	ldw	r2,-12(fp)
 401290c:	10800017 	ldw	r2,0(r2)
 4012910:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4012914:	e0fffd17 	ldw	r3,-12(fp)
 4012918:	d0a00904 	addi	r2,gp,-32732
 401291c:	18bfcc1e 	bne	r3,r2,4012850 <__alt_data_end+0xfc012850>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4012920:	0005883a 	mov	r2,zero
}
 4012924:	e037883a 	mov	sp,fp
 4012928:	dfc00117 	ldw	ra,4(sp)
 401292c:	df000017 	ldw	fp,0(sp)
 4012930:	dec00204 	addi	sp,sp,8
 4012934:	f800283a 	ret

04012938 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4012938:	defffc04 	addi	sp,sp,-16
 401293c:	df000315 	stw	fp,12(sp)
 4012940:	df000304 	addi	fp,sp,12
 4012944:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 4012948:	00bffa04 	movi	r2,-24
 401294c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4012950:	e03ffd15 	stw	zero,-12(fp)
 4012954:	00001906 	br	40129bc <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
 4012958:	00810074 	movhi	r2,1025
 401295c:	10931d04 	addi	r2,r2,19572
 4012960:	e0fffd17 	ldw	r3,-12(fp)
 4012964:	18c00324 	muli	r3,r3,12
 4012968:	10c5883a 	add	r2,r2,r3
 401296c:	10800017 	ldw	r2,0(r2)
 4012970:	10000f1e 	bne	r2,zero,40129b0 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
 4012974:	00810074 	movhi	r2,1025
 4012978:	10931d04 	addi	r2,r2,19572
 401297c:	e0fffd17 	ldw	r3,-12(fp)
 4012980:	18c00324 	muli	r3,r3,12
 4012984:	10c5883a 	add	r2,r2,r3
 4012988:	e0ffff17 	ldw	r3,-4(fp)
 401298c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4012990:	d0e00d17 	ldw	r3,-32716(gp)
 4012994:	e0bffd17 	ldw	r2,-12(fp)
 4012998:	1880020e 	bge	r3,r2,40129a4 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
 401299c:	e0bffd17 	ldw	r2,-12(fp)
 40129a0:	d0a00d15 	stw	r2,-32716(gp)
      }
      rc = i;
 40129a4:	e0bffd17 	ldw	r2,-12(fp)
 40129a8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 40129ac:	00000606 	br	40129c8 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40129b0:	e0bffd17 	ldw	r2,-12(fp)
 40129b4:	10800044 	addi	r2,r2,1
 40129b8:	e0bffd15 	stw	r2,-12(fp)
 40129bc:	e0bffd17 	ldw	r2,-12(fp)
 40129c0:	10800810 	cmplti	r2,r2,32
 40129c4:	103fe41e 	bne	r2,zero,4012958 <__alt_data_end+0xfc012958>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 40129c8:	e0bffe17 	ldw	r2,-8(fp)
}
 40129cc:	e037883a 	mov	sp,fp
 40129d0:	df000017 	ldw	fp,0(sp)
 40129d4:	dec00104 	addi	sp,sp,4
 40129d8:	f800283a 	ret

040129dc <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 40129dc:	defffe04 	addi	sp,sp,-8
 40129e0:	dfc00115 	stw	ra,4(sp)
 40129e4:	df000015 	stw	fp,0(sp)
 40129e8:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 40129ec:	01440004 	movi	r5,4096
 40129f0:	0009883a 	mov	r4,zero
 40129f4:	4012e140 	call	4012e14 <alt_icache_flush>
#endif
}
 40129f8:	0001883a 	nop
 40129fc:	e037883a 	mov	sp,fp
 4012a00:	dfc00117 	ldw	ra,4(sp)
 4012a04:	df000017 	ldw	fp,0(sp)
 4012a08:	dec00204 	addi	sp,sp,8
 4012a0c:	f800283a 	ret

04012a10 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4012a10:	defff904 	addi	sp,sp,-28
 4012a14:	dfc00615 	stw	ra,24(sp)
 4012a18:	df000515 	stw	fp,20(sp)
 4012a1c:	df000504 	addi	fp,sp,20
 4012a20:	e13ffc15 	stw	r4,-16(fp)
 4012a24:	e17ffd15 	stw	r5,-12(fp)
 4012a28:	e1bffe15 	stw	r6,-8(fp)
 4012a2c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4012a30:	e0800217 	ldw	r2,8(fp)
 4012a34:	d8800015 	stw	r2,0(sp)
 4012a38:	e1ffff17 	ldw	r7,-4(fp)
 4012a3c:	e1bffe17 	ldw	r6,-8(fp)
 4012a40:	e17ffd17 	ldw	r5,-12(fp)
 4012a44:	e13ffc17 	ldw	r4,-16(fp)
 4012a48:	4012bc00 	call	4012bc0 <alt_iic_isr_register>
}  
 4012a4c:	e037883a 	mov	sp,fp
 4012a50:	dfc00117 	ldw	ra,4(sp)
 4012a54:	df000017 	ldw	fp,0(sp)
 4012a58:	dec00204 	addi	sp,sp,8
 4012a5c:	f800283a 	ret

04012a60 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4012a60:	defff904 	addi	sp,sp,-28
 4012a64:	df000615 	stw	fp,24(sp)
 4012a68:	df000604 	addi	fp,sp,24
 4012a6c:	e13ffe15 	stw	r4,-8(fp)
 4012a70:	e17fff15 	stw	r5,-4(fp)
 4012a74:	e0bfff17 	ldw	r2,-4(fp)
 4012a78:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4012a7c:	0005303a 	rdctl	r2,status
 4012a80:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4012a84:	e0fffb17 	ldw	r3,-20(fp)
 4012a88:	00bfff84 	movi	r2,-2
 4012a8c:	1884703a 	and	r2,r3,r2
 4012a90:	1001703a 	wrctl	status,r2
  
  return context;
 4012a94:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4012a98:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4012a9c:	00c00044 	movi	r3,1
 4012aa0:	e0bffa17 	ldw	r2,-24(fp)
 4012aa4:	1884983a 	sll	r2,r3,r2
 4012aa8:	1007883a 	mov	r3,r2
 4012aac:	d0a8f817 	ldw	r2,-23584(gp)
 4012ab0:	1884b03a 	or	r2,r3,r2
 4012ab4:	d0a8f815 	stw	r2,-23584(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4012ab8:	d0a8f817 	ldw	r2,-23584(gp)
 4012abc:	100170fa 	wrctl	ienable,r2
 4012ac0:	e0bffc17 	ldw	r2,-16(fp)
 4012ac4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4012ac8:	e0bffd17 	ldw	r2,-12(fp)
 4012acc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4012ad0:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4012ad4:	0001883a 	nop
}
 4012ad8:	e037883a 	mov	sp,fp
 4012adc:	df000017 	ldw	fp,0(sp)
 4012ae0:	dec00104 	addi	sp,sp,4
 4012ae4:	f800283a 	ret

04012ae8 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4012ae8:	defff904 	addi	sp,sp,-28
 4012aec:	df000615 	stw	fp,24(sp)
 4012af0:	df000604 	addi	fp,sp,24
 4012af4:	e13ffe15 	stw	r4,-8(fp)
 4012af8:	e17fff15 	stw	r5,-4(fp)
 4012afc:	e0bfff17 	ldw	r2,-4(fp)
 4012b00:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4012b04:	0005303a 	rdctl	r2,status
 4012b08:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4012b0c:	e0fffb17 	ldw	r3,-20(fp)
 4012b10:	00bfff84 	movi	r2,-2
 4012b14:	1884703a 	and	r2,r3,r2
 4012b18:	1001703a 	wrctl	status,r2
  
  return context;
 4012b1c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4012b20:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4012b24:	00c00044 	movi	r3,1
 4012b28:	e0bffa17 	ldw	r2,-24(fp)
 4012b2c:	1884983a 	sll	r2,r3,r2
 4012b30:	0084303a 	nor	r2,zero,r2
 4012b34:	1007883a 	mov	r3,r2
 4012b38:	d0a8f817 	ldw	r2,-23584(gp)
 4012b3c:	1884703a 	and	r2,r3,r2
 4012b40:	d0a8f815 	stw	r2,-23584(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4012b44:	d0a8f817 	ldw	r2,-23584(gp)
 4012b48:	100170fa 	wrctl	ienable,r2
 4012b4c:	e0bffc17 	ldw	r2,-16(fp)
 4012b50:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4012b54:	e0bffd17 	ldw	r2,-12(fp)
 4012b58:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4012b5c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 4012b60:	0001883a 	nop
}
 4012b64:	e037883a 	mov	sp,fp
 4012b68:	df000017 	ldw	fp,0(sp)
 4012b6c:	dec00104 	addi	sp,sp,4
 4012b70:	f800283a 	ret

04012b74 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4012b74:	defffc04 	addi	sp,sp,-16
 4012b78:	df000315 	stw	fp,12(sp)
 4012b7c:	df000304 	addi	fp,sp,12
 4012b80:	e13ffe15 	stw	r4,-8(fp)
 4012b84:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4012b88:	000530fa 	rdctl	r2,ienable
 4012b8c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4012b90:	00c00044 	movi	r3,1
 4012b94:	e0bfff17 	ldw	r2,-4(fp)
 4012b98:	1884983a 	sll	r2,r3,r2
 4012b9c:	1007883a 	mov	r3,r2
 4012ba0:	e0bffd17 	ldw	r2,-12(fp)
 4012ba4:	1884703a 	and	r2,r3,r2
 4012ba8:	1004c03a 	cmpne	r2,r2,zero
 4012bac:	10803fcc 	andi	r2,r2,255
}
 4012bb0:	e037883a 	mov	sp,fp
 4012bb4:	df000017 	ldw	fp,0(sp)
 4012bb8:	dec00104 	addi	sp,sp,4
 4012bbc:	f800283a 	ret

04012bc0 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4012bc0:	defff504 	addi	sp,sp,-44
 4012bc4:	dfc00a15 	stw	ra,40(sp)
 4012bc8:	df000915 	stw	fp,36(sp)
 4012bcc:	df000904 	addi	fp,sp,36
 4012bd0:	e13ffc15 	stw	r4,-16(fp)
 4012bd4:	e17ffd15 	stw	r5,-12(fp)
 4012bd8:	e1bffe15 	stw	r6,-8(fp)
 4012bdc:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4012be0:	00bffa84 	movi	r2,-22
 4012be4:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4012be8:	e0bffd17 	ldw	r2,-12(fp)
 4012bec:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4012bf0:	e0bff817 	ldw	r2,-32(fp)
 4012bf4:	10800808 	cmpgei	r2,r2,32
 4012bf8:	1000271e 	bne	r2,zero,4012c98 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4012bfc:	0005303a 	rdctl	r2,status
 4012c00:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4012c04:	e0fffb17 	ldw	r3,-20(fp)
 4012c08:	00bfff84 	movi	r2,-2
 4012c0c:	1884703a 	and	r2,r3,r2
 4012c10:	1001703a 	wrctl	status,r2
  
  return context;
 4012c14:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4012c18:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4012c1c:	008100b4 	movhi	r2,1026
 4012c20:	10a0ca04 	addi	r2,r2,-31960
 4012c24:	e0fff817 	ldw	r3,-32(fp)
 4012c28:	180690fa 	slli	r3,r3,3
 4012c2c:	10c5883a 	add	r2,r2,r3
 4012c30:	e0fffe17 	ldw	r3,-8(fp)
 4012c34:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 4012c38:	008100b4 	movhi	r2,1026
 4012c3c:	10a0ca04 	addi	r2,r2,-31960
 4012c40:	e0fff817 	ldw	r3,-32(fp)
 4012c44:	180690fa 	slli	r3,r3,3
 4012c48:	10c5883a 	add	r2,r2,r3
 4012c4c:	10800104 	addi	r2,r2,4
 4012c50:	e0ffff17 	ldw	r3,-4(fp)
 4012c54:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4012c58:	e0bffe17 	ldw	r2,-8(fp)
 4012c5c:	10000526 	beq	r2,zero,4012c74 <alt_iic_isr_register+0xb4>
 4012c60:	e0bff817 	ldw	r2,-32(fp)
 4012c64:	100b883a 	mov	r5,r2
 4012c68:	e13ffc17 	ldw	r4,-16(fp)
 4012c6c:	4012a600 	call	4012a60 <alt_ic_irq_enable>
 4012c70:	00000406 	br	4012c84 <alt_iic_isr_register+0xc4>
 4012c74:	e0bff817 	ldw	r2,-32(fp)
 4012c78:	100b883a 	mov	r5,r2
 4012c7c:	e13ffc17 	ldw	r4,-16(fp)
 4012c80:	4012ae80 	call	4012ae8 <alt_ic_irq_disable>
 4012c84:	e0bff715 	stw	r2,-36(fp)
 4012c88:	e0bffa17 	ldw	r2,-24(fp)
 4012c8c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4012c90:	e0bff917 	ldw	r2,-28(fp)
 4012c94:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 4012c98:	e0bff717 	ldw	r2,-36(fp)
}
 4012c9c:	e037883a 	mov	sp,fp
 4012ca0:	dfc00117 	ldw	ra,4(sp)
 4012ca4:	df000017 	ldw	fp,0(sp)
 4012ca8:	dec00204 	addi	sp,sp,8
 4012cac:	f800283a 	ret

04012cb0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4012cb0:	defff904 	addi	sp,sp,-28
 4012cb4:	dfc00615 	stw	ra,24(sp)
 4012cb8:	df000515 	stw	fp,20(sp)
 4012cbc:	df000504 	addi	fp,sp,20
 4012cc0:	e13ffc15 	stw	r4,-16(fp)
 4012cc4:	e17ffd15 	stw	r5,-12(fp)
 4012cc8:	e1bffe15 	stw	r6,-8(fp)
 4012ccc:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 4012cd0:	e1bfff17 	ldw	r6,-4(fp)
 4012cd4:	e17ffe17 	ldw	r5,-8(fp)
 4012cd8:	e13ffd17 	ldw	r4,-12(fp)
 4012cdc:	40107680 	call	4010768 <open>
 4012ce0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 4012ce4:	e0bffb17 	ldw	r2,-20(fp)
 4012ce8:	10001c16 	blt	r2,zero,4012d5c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
 4012cec:	00810074 	movhi	r2,1025
 4012cf0:	10931d04 	addi	r2,r2,19572
 4012cf4:	e0fffb17 	ldw	r3,-20(fp)
 4012cf8:	18c00324 	muli	r3,r3,12
 4012cfc:	10c5883a 	add	r2,r2,r3
 4012d00:	10c00017 	ldw	r3,0(r2)
 4012d04:	e0bffc17 	ldw	r2,-16(fp)
 4012d08:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4012d0c:	00810074 	movhi	r2,1025
 4012d10:	10931d04 	addi	r2,r2,19572
 4012d14:	e0fffb17 	ldw	r3,-20(fp)
 4012d18:	18c00324 	muli	r3,r3,12
 4012d1c:	10c5883a 	add	r2,r2,r3
 4012d20:	10800104 	addi	r2,r2,4
 4012d24:	10c00017 	ldw	r3,0(r2)
 4012d28:	e0bffc17 	ldw	r2,-16(fp)
 4012d2c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4012d30:	00810074 	movhi	r2,1025
 4012d34:	10931d04 	addi	r2,r2,19572
 4012d38:	e0fffb17 	ldw	r3,-20(fp)
 4012d3c:	18c00324 	muli	r3,r3,12
 4012d40:	10c5883a 	add	r2,r2,r3
 4012d44:	10800204 	addi	r2,r2,8
 4012d48:	10c00017 	ldw	r3,0(r2)
 4012d4c:	e0bffc17 	ldw	r2,-16(fp)
 4012d50:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4012d54:	e13ffb17 	ldw	r4,-20(fp)
 4012d58:	40109f40 	call	40109f4 <alt_release_fd>
  }
} 
 4012d5c:	0001883a 	nop
 4012d60:	e037883a 	mov	sp,fp
 4012d64:	dfc00117 	ldw	ra,4(sp)
 4012d68:	df000017 	ldw	fp,0(sp)
 4012d6c:	dec00204 	addi	sp,sp,8
 4012d70:	f800283a 	ret

04012d74 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4012d74:	defffb04 	addi	sp,sp,-20
 4012d78:	dfc00415 	stw	ra,16(sp)
 4012d7c:	df000315 	stw	fp,12(sp)
 4012d80:	df000304 	addi	fp,sp,12
 4012d84:	e13ffd15 	stw	r4,-12(fp)
 4012d88:	e17ffe15 	stw	r5,-8(fp)
 4012d8c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4012d90:	01c07fc4 	movi	r7,511
 4012d94:	01800044 	movi	r6,1
 4012d98:	e17ffd17 	ldw	r5,-12(fp)
 4012d9c:	01010074 	movhi	r4,1025
 4012da0:	21132004 	addi	r4,r4,19584
 4012da4:	4012cb00 	call	4012cb0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4012da8:	01c07fc4 	movi	r7,511
 4012dac:	000d883a 	mov	r6,zero
 4012db0:	e17ffe17 	ldw	r5,-8(fp)
 4012db4:	01010074 	movhi	r4,1025
 4012db8:	21131d04 	addi	r4,r4,19572
 4012dbc:	4012cb00 	call	4012cb0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4012dc0:	01c07fc4 	movi	r7,511
 4012dc4:	01800044 	movi	r6,1
 4012dc8:	e17fff17 	ldw	r5,-4(fp)
 4012dcc:	01010074 	movhi	r4,1025
 4012dd0:	21132304 	addi	r4,r4,19596
 4012dd4:	4012cb00 	call	4012cb0 <alt_open_fd>
}  
 4012dd8:	0001883a 	nop
 4012ddc:	e037883a 	mov	sp,fp
 4012de0:	dfc00117 	ldw	ra,4(sp)
 4012de4:	df000017 	ldw	fp,0(sp)
 4012de8:	dec00204 	addi	sp,sp,8
 4012dec:	f800283a 	ret

04012df0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4012df0:	deffff04 	addi	sp,sp,-4
 4012df4:	df000015 	stw	fp,0(sp)
 4012df8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4012dfc:	000170fa 	wrctl	ienable,zero
}
 4012e00:	0001883a 	nop
 4012e04:	e037883a 	mov	sp,fp
 4012e08:	df000017 	ldw	fp,0(sp)
 4012e0c:	dec00104 	addi	sp,sp,4
 4012e10:	f800283a 	ret

04012e14 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 4012e14:	defffb04 	addi	sp,sp,-20
 4012e18:	df000415 	stw	fp,16(sp)
 4012e1c:	df000404 	addi	fp,sp,16
 4012e20:	e13ffe15 	stw	r4,-8(fp)
 4012e24:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 4012e28:	e0bfff17 	ldw	r2,-4(fp)
 4012e2c:	10840070 	cmpltui	r2,r2,4097
 4012e30:	1000021e 	bne	r2,zero,4012e3c <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 4012e34:	00840004 	movi	r2,4096
 4012e38:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 4012e3c:	e0fffe17 	ldw	r3,-8(fp)
 4012e40:	e0bfff17 	ldw	r2,-4(fp)
 4012e44:	1885883a 	add	r2,r3,r2
 4012e48:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4012e4c:	e0bffe17 	ldw	r2,-8(fp)
 4012e50:	e0bffc15 	stw	r2,-16(fp)
 4012e54:	00000506 	br	4012e6c <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 4012e58:	e0bffc17 	ldw	r2,-16(fp)
 4012e5c:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4012e60:	e0bffc17 	ldw	r2,-16(fp)
 4012e64:	10800804 	addi	r2,r2,32
 4012e68:	e0bffc15 	stw	r2,-16(fp)
 4012e6c:	e0fffc17 	ldw	r3,-16(fp)
 4012e70:	e0bffd17 	ldw	r2,-12(fp)
 4012e74:	18bff836 	bltu	r3,r2,4012e58 <__alt_data_end+0xfc012e58>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 4012e78:	e0bffe17 	ldw	r2,-8(fp)
 4012e7c:	108007cc 	andi	r2,r2,31
 4012e80:	10000226 	beq	r2,zero,4012e8c <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 4012e84:	e0bffc17 	ldw	r2,-16(fp)
 4012e88:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 4012e8c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 4012e90:	0001883a 	nop
 4012e94:	e037883a 	mov	sp,fp
 4012e98:	df000017 	ldw	fp,0(sp)
 4012e9c:	dec00104 	addi	sp,sp,4
 4012ea0:	f800283a 	ret

04012ea4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 4012ea4:	defffe04 	addi	sp,sp,-8
 4012ea8:	df000115 	stw	fp,4(sp)
 4012eac:	df000104 	addi	fp,sp,4
 4012eb0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 4012eb4:	e0bfff17 	ldw	r2,-4(fp)
 4012eb8:	10bffe84 	addi	r2,r2,-6
 4012ebc:	10c00428 	cmpgeui	r3,r2,16
 4012ec0:	18001a1e 	bne	r3,zero,4012f2c <alt_exception_cause_generated_bad_addr+0x88>
 4012ec4:	100690ba 	slli	r3,r2,2
 4012ec8:	00810074 	movhi	r2,1025
 4012ecc:	108bb704 	addi	r2,r2,11996
 4012ed0:	1885883a 	add	r2,r3,r2
 4012ed4:	10800017 	ldw	r2,0(r2)
 4012ed8:	1000683a 	jmp	r2
 4012edc:	04012f1c 	xori	r16,zero,1212
 4012ee0:	04012f1c 	xori	r16,zero,1212
 4012ee4:	04012f2c 	andhi	r16,zero,1212
 4012ee8:	04012f2c 	andhi	r16,zero,1212
 4012eec:	04012f2c 	andhi	r16,zero,1212
 4012ef0:	04012f1c 	xori	r16,zero,1212
 4012ef4:	04012f24 	muli	r16,zero,1212
 4012ef8:	04012f2c 	andhi	r16,zero,1212
 4012efc:	04012f1c 	xori	r16,zero,1212
 4012f00:	04012f1c 	xori	r16,zero,1212
 4012f04:	04012f2c 	andhi	r16,zero,1212
 4012f08:	04012f1c 	xori	r16,zero,1212
 4012f0c:	04012f24 	muli	r16,zero,1212
 4012f10:	04012f2c 	andhi	r16,zero,1212
 4012f14:	04012f2c 	andhi	r16,zero,1212
 4012f18:	04012f1c 	xori	r16,zero,1212
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4012f1c:	00800044 	movi	r2,1
 4012f20:	00000306 	br	4012f30 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4012f24:	0005883a 	mov	r2,zero
 4012f28:	00000106 	br	4012f30 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 4012f2c:	0005883a 	mov	r2,zero
  }
}
 4012f30:	e037883a 	mov	sp,fp
 4012f34:	df000017 	ldw	fp,0(sp)
 4012f38:	dec00104 	addi	sp,sp,4
 4012f3c:	f800283a 	ret

04012f40 <atexit>:
 4012f40:	200b883a 	mov	r5,r4
 4012f44:	000f883a 	mov	r7,zero
 4012f48:	000d883a 	mov	r6,zero
 4012f4c:	0009883a 	mov	r4,zero
 4012f50:	40130081 	jmpi	4013008 <__register_exitproc>

04012f54 <exit>:
 4012f54:	defffe04 	addi	sp,sp,-8
 4012f58:	000b883a 	mov	r5,zero
 4012f5c:	dc000015 	stw	r16,0(sp)
 4012f60:	dfc00115 	stw	ra,4(sp)
 4012f64:	2021883a 	mov	r16,r4
 4012f68:	40131200 	call	4013120 <__call_exitprocs>
 4012f6c:	00810074 	movhi	r2,1025
 4012f70:	1097c904 	addi	r2,r2,24356
 4012f74:	11000017 	ldw	r4,0(r2)
 4012f78:	20800f17 	ldw	r2,60(r4)
 4012f7c:	10000126 	beq	r2,zero,4012f84 <exit+0x30>
 4012f80:	103ee83a 	callr	r2
 4012f84:	8009883a 	mov	r4,r16
 4012f88:	40132a00 	call	40132a0 <_exit>

04012f8c <memcmp>:
 4012f8c:	01c000c4 	movi	r7,3
 4012f90:	3980192e 	bgeu	r7,r6,4012ff8 <memcmp+0x6c>
 4012f94:	2144b03a 	or	r2,r4,r5
 4012f98:	11c4703a 	and	r2,r2,r7
 4012f9c:	10000f26 	beq	r2,zero,4012fdc <memcmp+0x50>
 4012fa0:	20800003 	ldbu	r2,0(r4)
 4012fa4:	28c00003 	ldbu	r3,0(r5)
 4012fa8:	10c0151e 	bne	r2,r3,4013000 <memcmp+0x74>
 4012fac:	31bfff84 	addi	r6,r6,-2
 4012fb0:	01ffffc4 	movi	r7,-1
 4012fb4:	00000406 	br	4012fc8 <memcmp+0x3c>
 4012fb8:	20800003 	ldbu	r2,0(r4)
 4012fbc:	28c00003 	ldbu	r3,0(r5)
 4012fc0:	31bfffc4 	addi	r6,r6,-1
 4012fc4:	10c00e1e 	bne	r2,r3,4013000 <memcmp+0x74>
 4012fc8:	21000044 	addi	r4,r4,1
 4012fcc:	29400044 	addi	r5,r5,1
 4012fd0:	31fff91e 	bne	r6,r7,4012fb8 <__alt_data_end+0xfc012fb8>
 4012fd4:	0005883a 	mov	r2,zero
 4012fd8:	f800283a 	ret
 4012fdc:	20c00017 	ldw	r3,0(r4)
 4012fe0:	28800017 	ldw	r2,0(r5)
 4012fe4:	18bfee1e 	bne	r3,r2,4012fa0 <__alt_data_end+0xfc012fa0>
 4012fe8:	31bfff04 	addi	r6,r6,-4
 4012fec:	21000104 	addi	r4,r4,4
 4012ff0:	29400104 	addi	r5,r5,4
 4012ff4:	39bff936 	bltu	r7,r6,4012fdc <__alt_data_end+0xfc012fdc>
 4012ff8:	303fe91e 	bne	r6,zero,4012fa0 <__alt_data_end+0xfc012fa0>
 4012ffc:	003ff506 	br	4012fd4 <__alt_data_end+0xfc012fd4>
 4013000:	10c5c83a 	sub	r2,r2,r3
 4013004:	f800283a 	ret

04013008 <__register_exitproc>:
 4013008:	defffa04 	addi	sp,sp,-24
 401300c:	dc000315 	stw	r16,12(sp)
 4013010:	04010074 	movhi	r16,1025
 4013014:	8417c904 	addi	r16,r16,24356
 4013018:	80c00017 	ldw	r3,0(r16)
 401301c:	dc400415 	stw	r17,16(sp)
 4013020:	dfc00515 	stw	ra,20(sp)
 4013024:	18805217 	ldw	r2,328(r3)
 4013028:	2023883a 	mov	r17,r4
 401302c:	10003726 	beq	r2,zero,401310c <__register_exitproc+0x104>
 4013030:	10c00117 	ldw	r3,4(r2)
 4013034:	010007c4 	movi	r4,31
 4013038:	20c00e16 	blt	r4,r3,4013074 <__register_exitproc+0x6c>
 401303c:	1a000044 	addi	r8,r3,1
 4013040:	8800221e 	bne	r17,zero,40130cc <__register_exitproc+0xc4>
 4013044:	18c00084 	addi	r3,r3,2
 4013048:	18c7883a 	add	r3,r3,r3
 401304c:	18c7883a 	add	r3,r3,r3
 4013050:	12000115 	stw	r8,4(r2)
 4013054:	10c7883a 	add	r3,r2,r3
 4013058:	19400015 	stw	r5,0(r3)
 401305c:	0005883a 	mov	r2,zero
 4013060:	dfc00517 	ldw	ra,20(sp)
 4013064:	dc400417 	ldw	r17,16(sp)
 4013068:	dc000317 	ldw	r16,12(sp)
 401306c:	dec00604 	addi	sp,sp,24
 4013070:	f800283a 	ret
 4013074:	00810034 	movhi	r2,1024
 4013078:	108d3004 	addi	r2,r2,13504
 401307c:	10002626 	beq	r2,zero,4013118 <__register_exitproc+0x110>
 4013080:	01006404 	movi	r4,400
 4013084:	d9400015 	stw	r5,0(sp)
 4013088:	d9800115 	stw	r6,4(sp)
 401308c:	d9c00215 	stw	r7,8(sp)
 4013090:	40034c00 	call	40034c0 <malloc>
 4013094:	d9400017 	ldw	r5,0(sp)
 4013098:	d9800117 	ldw	r6,4(sp)
 401309c:	d9c00217 	ldw	r7,8(sp)
 40130a0:	10001d26 	beq	r2,zero,4013118 <__register_exitproc+0x110>
 40130a4:	81000017 	ldw	r4,0(r16)
 40130a8:	10000115 	stw	zero,4(r2)
 40130ac:	02000044 	movi	r8,1
 40130b0:	22405217 	ldw	r9,328(r4)
 40130b4:	0007883a 	mov	r3,zero
 40130b8:	12400015 	stw	r9,0(r2)
 40130bc:	20805215 	stw	r2,328(r4)
 40130c0:	10006215 	stw	zero,392(r2)
 40130c4:	10006315 	stw	zero,396(r2)
 40130c8:	883fde26 	beq	r17,zero,4013044 <__alt_data_end+0xfc013044>
 40130cc:	18c9883a 	add	r4,r3,r3
 40130d0:	2109883a 	add	r4,r4,r4
 40130d4:	1109883a 	add	r4,r2,r4
 40130d8:	21802215 	stw	r6,136(r4)
 40130dc:	01800044 	movi	r6,1
 40130e0:	12406217 	ldw	r9,392(r2)
 40130e4:	30cc983a 	sll	r6,r6,r3
 40130e8:	4992b03a 	or	r9,r9,r6
 40130ec:	12406215 	stw	r9,392(r2)
 40130f0:	21c04215 	stw	r7,264(r4)
 40130f4:	01000084 	movi	r4,2
 40130f8:	893fd21e 	bne	r17,r4,4013044 <__alt_data_end+0xfc013044>
 40130fc:	11006317 	ldw	r4,396(r2)
 4013100:	218cb03a 	or	r6,r4,r6
 4013104:	11806315 	stw	r6,396(r2)
 4013108:	003fce06 	br	4013044 <__alt_data_end+0xfc013044>
 401310c:	18805304 	addi	r2,r3,332
 4013110:	18805215 	stw	r2,328(r3)
 4013114:	003fc606 	br	4013030 <__alt_data_end+0xfc013030>
 4013118:	00bfffc4 	movi	r2,-1
 401311c:	003fd006 	br	4013060 <__alt_data_end+0xfc013060>

04013120 <__call_exitprocs>:
 4013120:	defff504 	addi	sp,sp,-44
 4013124:	df000915 	stw	fp,36(sp)
 4013128:	dd400615 	stw	r21,24(sp)
 401312c:	dc800315 	stw	r18,12(sp)
 4013130:	dfc00a15 	stw	ra,40(sp)
 4013134:	ddc00815 	stw	r23,32(sp)
 4013138:	dd800715 	stw	r22,28(sp)
 401313c:	dd000515 	stw	r20,20(sp)
 4013140:	dcc00415 	stw	r19,16(sp)
 4013144:	dc400215 	stw	r17,8(sp)
 4013148:	dc000115 	stw	r16,4(sp)
 401314c:	d9000015 	stw	r4,0(sp)
 4013150:	2839883a 	mov	fp,r5
 4013154:	04800044 	movi	r18,1
 4013158:	057fffc4 	movi	r21,-1
 401315c:	00810074 	movhi	r2,1025
 4013160:	1097c904 	addi	r2,r2,24356
 4013164:	12000017 	ldw	r8,0(r2)
 4013168:	45005217 	ldw	r20,328(r8)
 401316c:	44c05204 	addi	r19,r8,328
 4013170:	a0001c26 	beq	r20,zero,40131e4 <__call_exitprocs+0xc4>
 4013174:	a0800117 	ldw	r2,4(r20)
 4013178:	15ffffc4 	addi	r23,r2,-1
 401317c:	b8000d16 	blt	r23,zero,40131b4 <__call_exitprocs+0x94>
 4013180:	14000044 	addi	r16,r2,1
 4013184:	8421883a 	add	r16,r16,r16
 4013188:	8421883a 	add	r16,r16,r16
 401318c:	84402004 	addi	r17,r16,128
 4013190:	a463883a 	add	r17,r20,r17
 4013194:	a421883a 	add	r16,r20,r16
 4013198:	e0001e26 	beq	fp,zero,4013214 <__call_exitprocs+0xf4>
 401319c:	80804017 	ldw	r2,256(r16)
 40131a0:	e0801c26 	beq	fp,r2,4013214 <__call_exitprocs+0xf4>
 40131a4:	bdffffc4 	addi	r23,r23,-1
 40131a8:	843fff04 	addi	r16,r16,-4
 40131ac:	8c7fff04 	addi	r17,r17,-4
 40131b0:	bd7ff91e 	bne	r23,r21,4013198 <__alt_data_end+0xfc013198>
 40131b4:	00810034 	movhi	r2,1024
 40131b8:	108d3504 	addi	r2,r2,13524
 40131bc:	10000926 	beq	r2,zero,40131e4 <__call_exitprocs+0xc4>
 40131c0:	a0800117 	ldw	r2,4(r20)
 40131c4:	1000301e 	bne	r2,zero,4013288 <__call_exitprocs+0x168>
 40131c8:	a0800017 	ldw	r2,0(r20)
 40131cc:	10003226 	beq	r2,zero,4013298 <__call_exitprocs+0x178>
 40131d0:	a009883a 	mov	r4,r20
 40131d4:	98800015 	stw	r2,0(r19)
 40131d8:	40034d40 	call	40034d4 <free>
 40131dc:	9d000017 	ldw	r20,0(r19)
 40131e0:	a03fe41e 	bne	r20,zero,4013174 <__alt_data_end+0xfc013174>
 40131e4:	dfc00a17 	ldw	ra,40(sp)
 40131e8:	df000917 	ldw	fp,36(sp)
 40131ec:	ddc00817 	ldw	r23,32(sp)
 40131f0:	dd800717 	ldw	r22,28(sp)
 40131f4:	dd400617 	ldw	r21,24(sp)
 40131f8:	dd000517 	ldw	r20,20(sp)
 40131fc:	dcc00417 	ldw	r19,16(sp)
 4013200:	dc800317 	ldw	r18,12(sp)
 4013204:	dc400217 	ldw	r17,8(sp)
 4013208:	dc000117 	ldw	r16,4(sp)
 401320c:	dec00b04 	addi	sp,sp,44
 4013210:	f800283a 	ret
 4013214:	a0800117 	ldw	r2,4(r20)
 4013218:	80c00017 	ldw	r3,0(r16)
 401321c:	10bfffc4 	addi	r2,r2,-1
 4013220:	15c01426 	beq	r2,r23,4013274 <__call_exitprocs+0x154>
 4013224:	80000015 	stw	zero,0(r16)
 4013228:	183fde26 	beq	r3,zero,40131a4 <__alt_data_end+0xfc0131a4>
 401322c:	95c8983a 	sll	r4,r18,r23
 4013230:	a0806217 	ldw	r2,392(r20)
 4013234:	a5800117 	ldw	r22,4(r20)
 4013238:	2084703a 	and	r2,r4,r2
 401323c:	10000b26 	beq	r2,zero,401326c <__call_exitprocs+0x14c>
 4013240:	a0806317 	ldw	r2,396(r20)
 4013244:	2088703a 	and	r4,r4,r2
 4013248:	20000c1e 	bne	r4,zero,401327c <__call_exitprocs+0x15c>
 401324c:	89400017 	ldw	r5,0(r17)
 4013250:	d9000017 	ldw	r4,0(sp)
 4013254:	183ee83a 	callr	r3
 4013258:	a0800117 	ldw	r2,4(r20)
 401325c:	15bfbf1e 	bne	r2,r22,401315c <__alt_data_end+0xfc01315c>
 4013260:	98800017 	ldw	r2,0(r19)
 4013264:	153fcf26 	beq	r2,r20,40131a4 <__alt_data_end+0xfc0131a4>
 4013268:	003fbc06 	br	401315c <__alt_data_end+0xfc01315c>
 401326c:	183ee83a 	callr	r3
 4013270:	003ff906 	br	4013258 <__alt_data_end+0xfc013258>
 4013274:	a5c00115 	stw	r23,4(r20)
 4013278:	003feb06 	br	4013228 <__alt_data_end+0xfc013228>
 401327c:	89000017 	ldw	r4,0(r17)
 4013280:	183ee83a 	callr	r3
 4013284:	003ff406 	br	4013258 <__alt_data_end+0xfc013258>
 4013288:	a0800017 	ldw	r2,0(r20)
 401328c:	a027883a 	mov	r19,r20
 4013290:	1029883a 	mov	r20,r2
 4013294:	003fb606 	br	4013170 <__alt_data_end+0xfc013170>
 4013298:	0005883a 	mov	r2,zero
 401329c:	003ffb06 	br	401328c <__alt_data_end+0xfc01328c>

040132a0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 40132a0:	defffd04 	addi	sp,sp,-12
 40132a4:	df000215 	stw	fp,8(sp)
 40132a8:	df000204 	addi	fp,sp,8
 40132ac:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 40132b0:	0001883a 	nop
 40132b4:	e0bfff17 	ldw	r2,-4(fp)
 40132b8:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 40132bc:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 40132c0:	10000226 	beq	r2,zero,40132cc <_exit+0x2c>
    ALT_SIM_FAIL();
 40132c4:	002af070 	cmpltui	zero,zero,43969
 40132c8:	00000106 	br	40132d0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 40132cc:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 40132d0:	003fff06 	br	40132d0 <__alt_data_end+0xfc0132d0>
