<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3741" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3741{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3741{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3741{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3741{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_3741{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_3741{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3741{left:367px;bottom:1054px;letter-spacing:-0.15px;}
#t8_3741{left:605px;bottom:1054px;}
#t9_3741{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3741{left:70px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_3741{left:70px;bottom:996px;letter-spacing:-0.22px;word-spacing:-0.27px;}
#tc_3741{left:70px;bottom:937px;letter-spacing:0.13px;}
#td_3741{left:152px;bottom:937px;letter-spacing:0.12px;}
#te_3741{left:190px;bottom:938px;}
#tf_3741{left:201px;bottom:937px;letter-spacing:0.2px;}
#tg_3741{left:243px;bottom:938px;}
#th_3741{left:254px;bottom:937px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_3741{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_3741{left:544px;bottom:920px;}
#tk_3741{left:559px;bottom:914px;letter-spacing:-0.28px;}
#tl_3741{left:594px;bottom:920px;}
#tm_3741{left:609px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_3741{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3741{left:455px;bottom:903px;}
#tp_3741{left:462px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3741{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3741{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_3741{left:70px;bottom:846px;letter-spacing:-0.14px;}
#tt_3741{left:70px;bottom:822px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#tu_3741{left:70px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3741{left:70px;bottom:487px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tw_3741{left:70px;bottom:429px;letter-spacing:0.13px;}
#tx_3741{left:152px;bottom:429px;letter-spacing:0.15px;}
#ty_3741{left:70px;bottom:405px;letter-spacing:-0.13px;}
#tz_3741{left:102px;bottom:411px;}
#t10_3741{left:117px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t11_3741{left:259px;bottom:411px;}
#t12_3741{left:274px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t13_3741{left:416px;bottom:411px;}
#t14_3741{left:431px;bottom:405px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t15_3741{left:718px;bottom:411px;}
#t16_3741{left:733px;bottom:405px;letter-spacing:-0.31px;}
#t17_3741{left:767px;bottom:411px;}
#t18_3741{left:782px;bottom:405px;letter-spacing:-0.13px;}
#t19_3741{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3741{left:70px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_3741{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3741{left:70px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_3741{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_3741{left:70px;bottom:289px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t1f_3741{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t1g_3741{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t1h_3741{left:551px;bottom:133px;letter-spacing:-0.15px;}
#t1i_3741{left:789px;bottom:133px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1j_3741{left:92px;bottom:116px;letter-spacing:-0.11px;}
#t1k_3741{left:199px;bottom:777px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1l_3741{left:285px;bottom:777px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1m_3741{left:79px;bottom:738px;letter-spacing:-0.15px;}
#t1n_3741{left:168px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1o_3741{left:253px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1p_3741{left:416px;bottom:755px;letter-spacing:-0.14px;}
#t1q_3741{left:416px;bottom:738px;letter-spacing:-0.16px;}
#t1r_3741{left:507px;bottom:755px;letter-spacing:-0.12px;}
#t1s_3741{left:507px;bottom:738px;letter-spacing:-0.15px;}
#t1t_3741{left:598px;bottom:755px;letter-spacing:-0.1px;}
#t1u_3741{left:598px;bottom:738px;letter-spacing:-0.11px;}
#t1v_3741{left:689px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1w_3741{left:79px;bottom:713px;letter-spacing:-0.13px;}
#t1x_3741{left:168px;bottom:713px;letter-spacing:-0.21px;}
#t1y_3741{left:253px;bottom:713px;}
#t1z_3741{left:416px;bottom:713px;letter-spacing:-0.21px;}
#t20_3741{left:507px;bottom:713px;letter-spacing:-0.11px;}
#t21_3741{left:598px;bottom:713px;letter-spacing:-0.12px;}
#t22_3741{left:689px;bottom:713px;letter-spacing:-0.15px;}
#t23_3741{left:79px;bottom:689px;letter-spacing:-0.13px;}
#t24_3741{left:168px;bottom:689px;}
#t25_3741{left:253px;bottom:689px;}
#t26_3741{left:416px;bottom:689px;letter-spacing:-0.21px;}
#t27_3741{left:507px;bottom:689px;letter-spacing:-0.13px;}
#t28_3741{left:598px;bottom:689px;letter-spacing:-0.12px;}
#t29_3741{left:689px;bottom:689px;letter-spacing:-0.14px;}
#t2a_3741{left:79px;bottom:664px;letter-spacing:-0.13px;}
#t2b_3741{left:168px;bottom:664px;}
#t2c_3741{left:253px;bottom:664px;}
#t2d_3741{left:416px;bottom:664px;letter-spacing:-0.21px;}
#t2e_3741{left:507px;bottom:664px;letter-spacing:-0.14px;}
#t2f_3741{left:598px;bottom:664px;letter-spacing:-0.12px;}
#t2g_3741{left:689px;bottom:664px;letter-spacing:-0.13px;}
#t2h_3741{left:79px;bottom:640px;letter-spacing:-0.13px;}
#t2i_3741{left:168px;bottom:640px;}
#t2j_3741{left:253px;bottom:640px;}
#t2k_3741{left:416px;bottom:640px;letter-spacing:-0.21px;}
#t2l_3741{left:507px;bottom:640px;letter-spacing:-0.14px;}
#t2m_3741{left:598px;bottom:640px;letter-spacing:-0.12px;}
#t2n_3741{left:689px;bottom:640px;letter-spacing:-0.13px;}
#t2o_3741{left:79px;bottom:616px;letter-spacing:-0.13px;}
#t2p_3741{left:168px;bottom:616px;}
#t2q_3741{left:253px;bottom:616px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2r_3741{left:417px;bottom:616px;letter-spacing:-0.21px;}
#t2s_3741{left:507px;bottom:616px;letter-spacing:-0.14px;}
#t2t_3741{left:598px;bottom:616px;letter-spacing:-0.12px;}
#t2u_3741{left:689px;bottom:616px;letter-spacing:-0.13px;}
#t2v_3741{left:79px;bottom:591px;letter-spacing:-0.14px;}
#t2w_3741{left:168px;bottom:591px;}
#t2x_3741{left:253px;bottom:591px;}
#t2y_3741{left:416px;bottom:591px;letter-spacing:-0.21px;}
#t2z_3741{left:507px;bottom:591px;letter-spacing:-0.14px;}
#t30_3741{left:598px;bottom:591px;letter-spacing:-0.12px;}
#t31_3741{left:689px;bottom:591px;letter-spacing:-0.13px;}
#t32_3741{left:253px;bottom:567px;}
#t33_3741{left:416px;bottom:567px;letter-spacing:-0.21px;}
#t34_3741{left:507px;bottom:567px;letter-spacing:-0.19px;}
#t35_3741{left:598px;bottom:567px;letter-spacing:-0.12px;}
#t36_3741{left:689px;bottom:567px;letter-spacing:-0.13px;}
#t37_3741{left:79px;bottom:542px;letter-spacing:-0.13px;}
#t38_3741{left:168px;bottom:542px;}
#t39_3741{left:253px;bottom:542px;}
#t3a_3741{left:416px;bottom:542px;letter-spacing:-0.21px;}
#t3b_3741{left:507px;bottom:542px;letter-spacing:-0.14px;}
#t3c_3741{left:598px;bottom:542px;letter-spacing:-0.12px;}
#t3d_3741{left:689px;bottom:542px;letter-spacing:-0.14px;}

.s1_3741{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3741{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3741{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3741{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s5_3741{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3741{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3741{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3741{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3741{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3741{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3741" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3741Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3741" style="-webkit-user-select: none;"><object width="935" height="1210" data="3741/3741.svg" type="image/svg+xml" id="pdf3741" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3741" class="t s1_3741">Vol. 3B </span><span id="t2_3741" class="t s1_3741">20-33 </span>
<span id="t3_3741" class="t s2_3741">PERFORMANCE MONITORING </span>
<span id="t4_3741" class="t s3_3741">response event using event code 0BBH and MSR_OFFCORE_RSP_1 (address 1A7H) are supported in processors </span>
<span id="t5_3741" class="t s3_3741">based on Westmere microarchitecture. The event code and event mask definitions of non-architectural perfor- </span>
<span id="t6_3741" class="t s3_3741">mance monitoring events can be found at: </span><span id="t7_3741" class="t s4_3741">https://perfmon-events.intel.com/ </span><span id="t8_3741" class="t s3_3741">. </span>
<span id="t9_3741" class="t s3_3741">The load latency facility is the same as described in Section 20.3.1.1.2, but added enhancement to provide more </span>
<span id="ta_3741" class="t s3_3741">information in the data source encoding field of each load latency record. The additional information relates to </span>
<span id="tb_3741" class="t s3_3741">STLB_MISS and LOCK, see Table 20-13. </span>
<span id="tc_3741" class="t s5_3741">20.3.3 </span><span id="td_3741" class="t s5_3741">Intel</span><span id="te_3741" class="t s6_3741">® </span><span id="tf_3741" class="t s5_3741">Xeon</span><span id="tg_3741" class="t s6_3741">® </span><span id="th_3741" class="t s5_3741">Processor E7 Family Performance Monitoring Facility </span>
<span id="ti_3741" class="t s3_3741">The performance monitoring facility in the processor core of the Intel </span>
<span id="tj_3741" class="t s7_3741">® </span>
<span id="tk_3741" class="t s3_3741">Xeon </span>
<span id="tl_3741" class="t s7_3741">® </span>
<span id="tm_3741" class="t s3_3741">processor E7 family is the same as </span>
<span id="tn_3741" class="t s3_3741">those supported in the Intel Xeon processor 5600 series </span>
<span id="to_3741" class="t s7_3741">3 </span>
<span id="tp_3741" class="t s3_3741">. The uncore subsystem in the Intel Xeon processor E7 </span>
<span id="tq_3741" class="t s3_3741">family is similar to those of the Intel Xeon processor 7500 series. The high level construction of the uncore sub- </span>
<span id="tr_3741" class="t s3_3741">system is similar to that shown in Figure 20-25, with the additional capability that up to 10 C-Box units are </span>
<span id="ts_3741" class="t s3_3741">supported. </span>
<span id="tt_3741" class="t s3_3741">Table 20-9 summarizes the number MSRs for uncore PMU for each box. </span>
<span id="tu_3741" class="t s3_3741">Details of the uncore performance monitoring facility of Intel Xeon Processor E7 family is available in the “Intel® </span>
<span id="tv_3741" class="t s3_3741">Xeon® Processor E7 Uncore Performance Monitoring Programming Reference Manual”. </span>
<span id="tw_3741" class="t s5_3741">20.3.4 </span><span id="tx_3741" class="t s5_3741">Performance Monitoring for Processors Based on Sandy Bridge Microarchitecture </span>
<span id="ty_3741" class="t s3_3741">Intel </span>
<span id="tz_3741" class="t s7_3741">® </span>
<span id="t10_3741" class="t s3_3741">Core™ i7-2xxx, Intel </span>
<span id="t11_3741" class="t s7_3741">® </span>
<span id="t12_3741" class="t s3_3741">Core™ i5-2xxx, Intel </span>
<span id="t13_3741" class="t s7_3741">® </span>
<span id="t14_3741" class="t s3_3741">Core™ i3-2xxx processor series, and Intel </span>
<span id="t15_3741" class="t s7_3741">® </span>
<span id="t16_3741" class="t s3_3741">Xeon </span>
<span id="t17_3741" class="t s7_3741">® </span>
<span id="t18_3741" class="t s3_3741">processor </span>
<span id="t19_3741" class="t s3_3741">E3-1200 family are based on Sandy Bridge microarchitecture; this section describes the performance monitoring </span>
<span id="t1a_3741" class="t s3_3741">facilities provided in the processor core. The core PMU supports architectural performance monitoring capability </span>
<span id="t1b_3741" class="t s3_3741">with version ID 3 (see Section 20.2.3) and a host of non-architectural monitoring capabilities. </span>
<span id="t1c_3741" class="t s3_3741">Architectural performance monitoring version 3 capabilities are described in Section 20.2.3. </span>
<span id="t1d_3741" class="t s3_3741">The core PMU’s capability is similar to those described in Section 20.3.1.1 and Section 20.6.3, with some differ- </span>
<span id="t1e_3741" class="t s3_3741">ences and enhancements relative to Westmere microarchitecture summarized in Table 20-10. </span>
<span id="t1f_3741" class="t s8_3741">3. </span><span id="t1g_3741" class="t s8_3741">Exceptions are indicated for event code 0FH in the event list for this processor (</span><span id="t1h_3741" class="t s4_3741">https://perfmon-events.intel.com/ </span><span id="t1i_3741" class="t s8_3741">); and valid </span>
<span id="t1j_3741" class="t s8_3741">bits of data source encoding field of each load latency record is limited to bits 5:4 of Table 20-13. </span>
<span id="t1k_3741" class="t s9_3741">Table 20-9. </span><span id="t1l_3741" class="t s9_3741">Uncore PMU MSR Summary for Intel® Xeon® Processor E7 Family </span>
<span id="t1m_3741" class="t sa_3741">Box </span><span id="t1n_3741" class="t sa_3741"># of Boxes </span><span id="t1o_3741" class="t sa_3741">Counters per Box </span>
<span id="t1p_3741" class="t sa_3741">Counter </span>
<span id="t1q_3741" class="t sa_3741">Width </span>
<span id="t1r_3741" class="t sa_3741">General </span>
<span id="t1s_3741" class="t sa_3741">Purpose </span>
<span id="t1t_3741" class="t sa_3741">Global </span>
<span id="t1u_3741" class="t sa_3741">Enable </span><span id="t1v_3741" class="t sa_3741">Sub-control MSRs </span>
<span id="t1w_3741" class="t s8_3741">C-Box </span><span id="t1x_3741" class="t s8_3741">10 </span><span id="t1y_3741" class="t s8_3741">6 </span><span id="t1z_3741" class="t s8_3741">48 </span><span id="t20_3741" class="t s8_3741">Yes </span><span id="t21_3741" class="t s8_3741">per-box </span><span id="t22_3741" class="t s8_3741">None </span>
<span id="t23_3741" class="t s8_3741">S-Box </span><span id="t24_3741" class="t s8_3741">2 </span><span id="t25_3741" class="t s8_3741">4 </span><span id="t26_3741" class="t s8_3741">48 </span><span id="t27_3741" class="t s8_3741">Yes </span><span id="t28_3741" class="t s8_3741">per-box </span><span id="t29_3741" class="t s8_3741">Match/Mask </span>
<span id="t2a_3741" class="t s8_3741">B-Box </span><span id="t2b_3741" class="t s8_3741">2 </span><span id="t2c_3741" class="t s8_3741">4 </span><span id="t2d_3741" class="t s8_3741">48 </span><span id="t2e_3741" class="t s8_3741">Yes </span><span id="t2f_3741" class="t s8_3741">per-box </span><span id="t2g_3741" class="t s8_3741">Match/Mask </span>
<span id="t2h_3741" class="t s8_3741">M-Box </span><span id="t2i_3741" class="t s8_3741">2 </span><span id="t2j_3741" class="t s8_3741">6 </span><span id="t2k_3741" class="t s8_3741">48 </span><span id="t2l_3741" class="t s8_3741">Yes </span><span id="t2m_3741" class="t s8_3741">per-box </span><span id="t2n_3741" class="t s8_3741">Yes </span>
<span id="t2o_3741" class="t s8_3741">R-Box </span><span id="t2p_3741" class="t s8_3741">1 </span><span id="t2q_3741" class="t s8_3741">16 ( 2 port, 8 per port) </span><span id="t2r_3741" class="t s8_3741">48 </span><span id="t2s_3741" class="t s8_3741">Yes </span><span id="t2t_3741" class="t s8_3741">per-box </span><span id="t2u_3741" class="t s8_3741">Yes </span>
<span id="t2v_3741" class="t s8_3741">W-Box </span><span id="t2w_3741" class="t s8_3741">1 </span><span id="t2x_3741" class="t s8_3741">4 </span><span id="t2y_3741" class="t s8_3741">48 </span><span id="t2z_3741" class="t s8_3741">Yes </span><span id="t30_3741" class="t s8_3741">per-box </span><span id="t31_3741" class="t s8_3741">None </span>
<span id="t32_3741" class="t s8_3741">1 </span><span id="t33_3741" class="t s8_3741">48 </span><span id="t34_3741" class="t s8_3741">No </span><span id="t35_3741" class="t s8_3741">per-box </span><span id="t36_3741" class="t s8_3741">None </span>
<span id="t37_3741" class="t s8_3741">U-Box </span><span id="t38_3741" class="t s8_3741">1 </span><span id="t39_3741" class="t s8_3741">1 </span><span id="t3a_3741" class="t s8_3741">48 </span><span id="t3b_3741" class="t s8_3741">Yes </span><span id="t3c_3741" class="t s8_3741">uncore </span><span id="t3d_3741" class="t s8_3741">None </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
