# 3.3 引脚复用功能

注意，下表中的引脚功能描述针对的是所有功能，不涉及具体型号产品。不同型号之间外设资源有差异，查看前请先根据产品型号资源表确认是否有此功能。表 3-4 引脚复用和重映射功能

<table><tr><td>复用引脚</td><td>ADC DAC</td><td>TIM1 8/9/10</td><td>TIM2 3/4/5</td><td>UARTUSART</td><td>USB</td><td>SYS</td><td>I2G</td><td>SPI 12S</td><td>ETH</td><td>FSMC SDIO</td><td>DVP</td><td>OPA</td><td>CAN</td></tr><tr><td>PA0</td><td>ADC_IN0</td><td>TIM8_ETR TIM8_ETR_1</td><td>TIM2_CH1 TIM2_ETR TIM2_CH1_2 TIM2_ETR_2 TIM5_CH1</td><td>USART2_CTS</td><td></td><td>WKUP</td><td></td><td></td><td>ETH_MII_CRS ETH_RGMII_RXD2</td><td></td><td></td><td>OPA4_OUT0</td><td></td></tr><tr><td>PA1</td><td>ADC_IN1</td><td>TIM9_BKIN_1</td><td>TIM2_CH2 TIM2_CH2_2 TIM5_CH2</td><td>USART2_RTS</td><td></td><td></td><td></td><td></td><td>ETH_MII_RX_CLK ETH_RMI_REF_CLK ETH_RGMII_RXD3</td><td></td><td></td><td>OPA3_OUT0</td><td></td></tr><tr><td>PA2</td><td>ADC_IN2</td><td>TIM9_CH1 TIM9_CH1_1 TIM9_ETR TIM9_ETR_1</td><td>TIM2_CH3 TIM2_CH3_1 TIM5_CH3</td><td>USART2_TX</td><td></td><td></td><td></td><td></td><td>ETH_MII_MDIO ETH_RMI_MDIO ETH_RGMII_GTXC</td><td></td><td></td><td>OPA2_OUT0</td><td></td></tr><tr><td>PA3</td><td>ADC_IN3</td><td>TIM9_CH2 TIM9_CH2_1</td><td>TIM2_CH4 TIM2_CH4_1 TIM5_CH4</td><td>USART2_RX</td><td></td><td></td><td></td><td></td><td>ETH_MII_COL ETH_RGMII_TXEN</td><td></td><td></td><td>OPA1_OUT0</td><td></td></tr><tr><td>PA4</td><td>ADC_IN4 DAC1_OUT</td><td>TIM9_CH3 TIM9_CH3_1</td><td></td><td>USART2_CK</td><td></td><td></td><td></td><td>SPI1 NSS SP13 NSS_1 I253_WS_1</td><td></td><td></td><td>DVP_HSYNC</td><td></td><td></td></tr><tr><td>PA5</td><td>ADC_IN5 DAC2_OUT</td><td>TIM10_CH1N_1</td><td></td><td>USART1_CTS_2USART1_CK_3</td><td></td><td></td><td></td><td>SPI1_SCK</td><td></td><td></td><td>DVP_VSYNC</td><td>OPA2_CH1N</td><td></td></tr><tr><td>PA6</td><td>ADC_IN6</td><td>TIM1_BKIN_1 TIM8_BKIN TIM10_CH2N_1</td><td>TIM3_CH1</td><td>USART1_TX_3 UART7_TX_1</td><td></td><td></td><td></td><td>SPI1_MISO</td><td></td><td></td><td>DVP_PCLK</td><td>OPA1_CH1N</td><td></td></tr><tr><td>PA7</td><td>ADC_IN7</td><td>TIM1_CH1N_1 TIM8_CH1N TIM10_CH3N_1</td><td>TIM3_CH2</td><td>USART1_RX_3 UART7_RX_1</td><td></td><td></td><td></td><td>SPI1_MOSI</td><td>ETH_MII_RX_DV ETH_RMI_CRS_DV ETH_RGMII_TXDO</td><td></td><td></td><td>OPA2_CH1P</td><td></td></tr><tr><td>PA8</td><td></td><td>TIM1_CH1 TIM1_CH1_1</td><td></td><td>USART1_CKUSART1_CK_1USART1_RX_2</td><td></td><td>MCO</td><td></td><td>I2S3_MCK</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PA9</td><td></td><td>TIM1_CH2 TIM1_CH2_1</td><td></td><td>USART1_TXUSART1_RTS_2</td><td>OTG_FS_VBUS</td><td></td><td></td><td>I2S3_SD</td><td></td><td></td><td>DVP_D0</td><td></td><td></td></tr><tr><td>PA10</td><td></td><td>TIM1_CH3 TIM1_CH3_1</td><td></td><td>USART1_RXUSART1_CK_2</td><td>OTG_FS_ID</td><td></td><td></td><td></td><td></td><td></td><td>DVP_D1</td><td></td><td></td></tr><tr><td>PA11</td><td></td><td>TIM1_CH4 TIM1_CH4_1</td><td></td><td>USART1_CTSUSART1_CTS_1</td><td>OTG_FS_DM</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CAN1_RX</td></tr><tr><td>PA12</td><td></td><td>TIM1_ETR TIM1_ETR_1 TIM10_CH1N</td><td></td><td>USART1_RTSUSART1_RTS_1</td><td>OTG_FS_DP</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CAN1_TX</td></tr><tr><td>PA13</td><td></td><td>TIM8_CH1N_1 TIM10_CH2N</td><td></td><td>USART3_TX_2</td><td></td><td>SWDIO</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PA14</td><td></td><td>TIM8_CH2N_1 TIM10_CH3N</td><td></td><td>UART8_TX_1USART3_RX_2</td><td></td><td>SWCLK</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PA15</td><td></td><td>TIM8_CH3N_1</td><td>TIM2_CH1_1TIM2_ETR_1TIM2_CH1_3TIM2_ETR_3</td><td>UART8_RX_1</td><td></td><td></td><td></td><td>SPI1_NSS_1SPI13_MOSI SPI13_NSS 12S3_WS</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PB0</td><td>ADC_IN8</td><td>TIM1 CH2N_1 TIM8 CH2N TIM9 CH1N_1</td><td>TIM3_CH3 TIM3 CH3_2</td><td>UART4_TX_1</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD2 ETH_RGMII_TXD3</td><td></td><td></td><td>OPA1_CH1P</td><td></td></tr><tr><td>PB1</td><td>ADC_IN9</td><td>TIM1 CH3N_1 TIM8 CH3N TIM9 CH2N_1</td><td>TIM3_CH4 TIM3 CH4_2</td><td>UART4_RX_1</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD3 ETH_RGMII_1251N</td><td></td><td></td><td>OPA4_CHON</td><td></td></tr><tr><td>PB2</td><td></td><td>TIM9_CH3N_1</td><td></td><td></td><td></td><td>BOOT1</td><td></td><td></td><td></td><td></td><td></td><td>OPA3_CHON</td><td></td></tr><tr><td>PB3</td><td></td><td>TIM10_CH1_1</td><td>TIM2_CH2_1TIM2_CH2_3</td><td></td><td></td><td></td><td></td><td>SPI1_SCK_1 SPI13_SCK 12S3_CK</td><td></td><td></td><td>DVP_D5</td><td></td><td></td></tr><tr><td>PB4</td><td></td><td>TIM10_CH2_1</td><td>TIM3_CH1_2</td><td>UART5_TX_1</td><td></td><td></td><td></td><td>SPI1_MISO_1 SPI13_MISO</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>复用引脚</td><td>ADC DAC</td><td>TIM1 8/9/10</td><td>TIM2 3/4/5</td><td>UART USART</td><td>USB</td><td>SYS</td><td>I2C</td><td>SPI 12S</td><td>ETH</td><td>FSMC SD10</td><td>DVP</td><td>OPA</td><td>CAN</td></tr><tr><td>PB5</td><td></td><td>TIM10_CH3_1</td><td>TIM3_CH2_2</td><td>UART5_RX_1</td><td></td><td></td><td>I2C1_SMBA</td><td>SP11_MOSI_1SP13_MOSI 12S3_SD</td><td>ETH_MII_PPS_OUTETH_RMI_PPS_OUT</td><td></td><td></td><td></td><td>CAN2_RX_1</td></tr><tr><td>PB6</td><td></td><td>TIM8_CH1_1</td><td>TIM4_CH1</td><td>USART1_TX_1</td><td>USBHS_DM</td><td></td><td>I2C1_SCL</td><td></td><td></td><td></td><td>DVP_D5</td><td></td><td>CAN2_TX_1</td></tr><tr><td>PB7</td><td></td><td>TIM8_CH2_1</td><td>TIM4_CH2</td><td>USART1_RX_1</td><td>USBHS_DP</td><td></td><td>I2C1_SDA</td><td></td><td></td><td>FSMC_NADV</td><td></td><td></td><td></td></tr><tr><td>PB8</td><td></td><td>TIM8_CH3_1TIM10_CH1</td><td>TIM4_CH3</td><td>UART6_TX_1</td><td></td><td></td><td>I2C1_SCL_1</td><td></td><td>ETH_MII_TXD3</td><td>SD10_D4</td><td>DVP_D6</td><td></td><td>CAN1_RX_2</td></tr><tr><td>PB9</td><td></td><td>TIM8_BKIN_1TIM10_CH2</td><td>TIM4_CH4</td><td>UART6_RX_1</td><td></td><td></td><td>I2C1_SDA_1</td><td></td><td></td><td>SD10_D5</td><td>DVP_D7</td><td></td><td>CAN1_TX_2</td></tr><tr><td>PB10</td><td></td><td>TIM10_BKIN_1</td><td>TIM2_CH3_2TIM2_CH3_3</td><td>USART3_TX</td><td></td><td></td><td>I2C2_SCL</td><td></td><td>ETH_MII_RX_ER</td><td></td><td></td><td>OPA2_CHON</td><td></td></tr><tr><td>PB11</td><td></td><td>TIM10_ETR_1</td><td>TIM2_CH4_2TIM2_CH4_3</td><td>USART3_RX</td><td></td><td></td><td>I2C2_SDA</td><td></td><td>ETH_MII_TX ENETH_RMI_TX EN</td><td></td><td></td><td>OPA1_CHON</td><td></td></tr><tr><td>PB12</td><td></td><td>TIM1_BKIN</td><td></td><td>USART3_CK</td><td></td><td></td><td>I2C2_SMBA</td><td>SP12 NSS12S2_WS</td><td>ETH_MII_TXD0ETH_RMI_TXD0ETH_RGM1_MDC</td><td></td><td></td><td>OPA4_CHOP</td><td>CAN2_RX</td></tr><tr><td>PB13</td><td></td><td>TIM1_CH1N</td><td></td><td>USART3_CTSUSART3_CTS_1</td><td></td><td></td><td></td><td>SP12_SCK12S2_CK</td><td>ETH_MII_TXD1ETH_RMI_TXD1ETH_RGM1_MD10</td><td></td><td></td><td>OPA3_CHOP</td><td>CAN2_TX</td></tr><tr><td>PB14</td><td></td><td>TIM1_CH2N</td><td></td><td>USART3_RTSUSART3_RTS_1</td><td></td><td></td><td></td><td>SP12_MISO</td><td></td><td>SD10_D0</td><td></td><td>OPA2_CHOP</td><td></td></tr><tr><td>PB15</td><td></td><td>TIM1_CH3N</td><td></td><td>USART1_TX_2</td><td></td><td></td><td></td><td>SP12_MOSI12S2_SD</td><td></td><td>SD10_D1</td><td></td><td>OPA1_CHOP</td><td></td></tr><tr><td>PC0</td><td>ADC_IN10</td><td>TIM9_CH1N</td><td></td><td>UART6_TX</td><td></td><td></td><td></td><td></td><td>ETH_RGM1_RXC</td><td></td><td></td><td></td><td></td></tr><tr><td>PC1</td><td>ADC_IN11</td><td>TIM9_CH2N</td><td></td><td>UART6_RX</td><td></td><td></td><td></td><td></td><td>ETH_MII_MDCETH_RMI_MDCETH_RGM1_RXCTL</td><td></td><td></td><td></td><td></td></tr><tr><td>PC2</td><td>ADC_IN12</td><td>TIM9_CH3N</td><td></td><td>UART7_TX</td><td></td><td></td><td></td><td></td><td>ETH_MII_TXD2ETH_RGM1_RXD0</td><td></td><td></td><td>OPA3_CH1N</td><td></td></tr><tr><td>PC3</td><td>ADC_IN13</td><td>TIM10_CH3</td><td></td><td>UART7_RX</td><td></td><td></td><td></td><td></td><td>ETH_MII_TX_CLKETH_RGM1_RXD1</td><td></td><td></td><td>OPA4_CH1N</td><td></td></tr><tr><td>PC4</td><td>ADC_IN14</td><td>TIM9_CH4</td><td></td><td>USART1_CTS_3UART8_TX</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD0ETH_RMI_TXD0ETH_RGM1_TXD1</td><td></td><td></td><td>OPA4_CH1P</td><td></td></tr><tr><td>PC5</td><td>ADC_IN15</td><td>TIM9_BKIN</td><td></td><td>USART1_RTS_3UART8_RX</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD1ETH_RMI_TXD1ETH_RGM1_TXD2</td><td></td><td></td><td>OPA3_CH1P</td><td></td></tr><tr><td>PC6</td><td></td><td>TIM8_CH1</td><td>TIM3_CH1_3</td><td></td><td></td><td></td><td></td><td>I2S2_MCK</td><td>ETH_RXP</td><td>SD10_D6</td><td></td><td></td><td></td></tr><tr><td>PC7</td><td></td><td>TIM8_CH2</td><td>TIM3_CH2_3</td><td></td><td></td><td></td><td></td><td>I2S3_MCK</td><td>ETH_RXN</td><td>SD10_D7</td><td></td><td></td><td></td></tr><tr><td>PC8</td><td></td><td>TIM8_CH3</td><td>TIM3_CH3_3</td><td></td><td></td><td></td><td></td><td></td><td>ETH_TXP</td><td>SD10_D0</td><td>DVP_D2</td><td></td><td></td></tr><tr><td>PC9</td><td></td><td>TIM8_CH4</td><td>TIM3_CH4_3</td><td></td><td></td><td></td><td></td><td></td><td>ETH_TXN</td><td>SD10_D1</td><td>DVP_D3</td><td></td><td></td></tr><tr><td>PC10</td><td></td><td>TIM10_ETR</td><td></td><td>USART3_TX_1UART4_TX</td><td></td><td></td><td></td><td>SP13_SCK_112S3_CK_1</td><td></td><td>SD10_D2</td><td>DVP_D8</td><td></td><td></td></tr><tr><td>PC11</td><td></td><td>TIM10_CH4</td><td></td><td>USART3_RX_1UART4_RX</td><td></td><td></td><td></td><td>SP13_MISO_112S3_SD_1</td><td></td><td>SD10_D3</td><td>DVP_D4</td><td></td><td></td></tr><tr><td>PC12</td><td></td><td>TIM10_BKIN</td><td></td><td>USART3_CK_1UART5_TX</td><td></td><td></td><td></td><td>SP13_MOSI_112S3_SD_1</td><td></td><td>SD10_CK</td><td>DVP_D9</td><td></td><td></td></tr><tr><td>PC13</td><td></td><td>TIM8_CH4_1</td><td></td><td></td><td></td><td>TAMPER-RTC</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PC14</td><td></td><td>TIM9_CH4_1</td><td></td><td></td><td></td><td>OSC32_IN</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PC15</td><td></td><td>TIM10_CH4_1</td><td></td><td></td><td></td><td>OSC32_OUT</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>PD0</td><td></td><td>TIM10_ETR_2TIM10_ETR_3</td><td></td><td></td><td></td><td>OSC_IN</td><td></td><td></td><td></td><td>FSMC_D2</td><td></td><td></td><td>CAN1_RX_3</td></tr><tr><td>PD1</td><td></td><td>TIM10_CH1_2TIM10_CH1_3</td><td></td><td></td><td></td><td>OSC_OUT</td><td></td><td></td><td></td><td>FSMC_D3</td><td></td><td></td><td>CAN1_TX_3</td></tr><tr><td>PD2</td><td></td><td></td><td>TIM3_ETRTIM3_ETR_2TIM3_ETR_3</td><td>UART5_RX</td><td></td><td></td><td></td><td></td><td></td><td>SD10_CMDFSMC_NADV</td><td>DVP_D11</td><td></td><td></td></tr><tr><td>复用引脚</td><td>ADC DAC</td><td>TIM1 8/9/10</td><td>TIM2 3/4/5</td><td>UARTUSART</td><td>USB</td><td>SYS</td><td>I2C</td><td>SPI I2S</td><td>ETH</td><td>FSMC SD10</td><td>DVP</td><td>OPA</td><td>CAN</td></tr><tr><td>PD3</td><td></td><td>TIM10_CH2_2TIM10_CH2_3</td><td></td><td>USART2_CTS_1</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_CLK</td><td></td><td></td><td></td></tr><tr><td>PD4</td><td></td><td></td><td></td><td>USART2_RTS_1</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_NOE</td><td></td><td></td><td></td></tr><tr><td>PD5</td><td></td><td>TIM10_CH3_2TIM10_CH3_3</td><td></td><td>USART2_TX_1</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_NWE</td><td></td><td></td><td></td></tr><tr><td>PD6</td><td></td><td></td><td></td><td>USART2_RX_1</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_NWAIT</td><td>DVP_D10</td><td></td><td></td></tr><tr><td>PD7</td><td></td><td>TIM10_CH4_2TIM10_CH4_3</td><td></td><td>USART2_CK_1</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_NE1FSMC_NCE2</td><td></td><td></td><td></td></tr><tr><td>PD8</td><td></td><td>TIM9_CH1N_2TIM9_CH1N_3</td><td></td><td>USART3_TX_3</td><td></td><td></td><td></td><td></td><td>ETH_MII_RX_DV_1ETH_RMII_CRS_DV_1</td><td>FSMC_D13</td><td></td><td></td><td></td></tr><tr><td>PD9</td><td></td><td>TIM9_CH1_2TIM9_ETR_2TIM9_ETR_3TIM9_ETR_3</td><td></td><td>USART3_RX_3</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXDO_1ETH_RMII_RXDO_1</td><td>FSMC_D14</td><td></td><td></td><td></td></tr><tr><td>PD10</td><td></td><td>TIM9_CH2N_2TIM9_CH2N_3</td><td></td><td>USART3_CK_3USART3_CK_2</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD1_1ETH_RMII_RXD1_1</td><td>FSMC_D15</td><td></td><td></td><td></td></tr><tr><td>PD11</td><td></td><td>TIM9_CH2_2TIM9_CH2_3</td><td></td><td>USART3_CTS_3USART3_CTS_2</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD2_1</td><td>FSMC_A16</td><td></td><td></td><td></td></tr><tr><td>PD12</td><td></td><td>TIM9_CH3N_2TIM9_CH3N_3</td><td>TIM4_CH1_1</td><td>USART3_RTS_3USART3_RTS_2</td><td></td><td></td><td></td><td></td><td>ETH_MII_RXD3</td><td>FSMC_A17</td><td></td><td></td><td></td></tr><tr><td>PD13</td><td></td><td>TIM9_CH3_2TIM9_CH3_3</td><td>TIM4_CH2_1</td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_A18</td><td></td><td></td><td></td></tr><tr><td>PD14</td><td></td><td>TIM9_BKIN_2TIM9_BKIN_3</td><td>TIM4_CH3_1</td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D0</td><td></td><td></td><td></td></tr><tr><td>PD15</td><td></td><td>TIM9_CH4_2TIM9_CH4_3</td><td>TIM4_CH4_1</td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D1</td><td></td><td></td><td></td></tr><tr><td>PE0</td><td></td><td></td><td>TIM4_ETR TIM4_ETR_1</td><td>UART4_TX_2UART4_TX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_NBL0</td><td></td><td></td><td></td></tr><tr><td>PE1</td><td></td><td></td><td></td><td>UART4_RX_2UART4_RX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_NBL1</td><td></td><td></td><td></td></tr><tr><td>PE2</td><td></td><td>TIM10_BKIN_2TIM10_BKIN_3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_A23</td><td></td><td></td><td></td></tr><tr><td>PE3</td><td></td><td>TIM10_CH1N_2TIM10_CH1N_3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_A19</td><td></td><td></td><td></td></tr><tr><td>PE4</td><td></td><td>TIM10_CH2N_2TIM10_CH2N_3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_A20</td><td></td><td></td><td></td></tr><tr><td>PE5</td><td></td><td>TIM10_CH3N_2TIM10_CH3N_3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_A21</td><td></td><td></td><td></td></tr><tr><td>PE6</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_A22</td><td></td><td></td><td></td></tr><tr><td>PE7</td><td></td><td>TIM1_ETR_3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D4</td><td></td><td>OPA3_OUT1</td><td></td></tr><tr><td>PE8</td><td></td><td>TIM1_CHIN_3</td><td></td><td>UART5_TX_2UART5_TX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D5</td><td></td><td>OPA4_OUT1</td><td></td></tr><tr><td>PE9</td><td></td><td>TIM1_CH1_3</td><td></td><td>UART5_RX_2UART5_RX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D6</td><td></td><td></td><td></td></tr><tr><td>PE10</td><td></td><td>TIM1_CH2N_3</td><td></td><td>UART6_TX_2UART6_TX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D7</td><td></td><td></td><td></td></tr><tr><td>PE11</td><td></td><td>TIM1_CH2_3</td><td></td><td>UART6_RX_2UART6_RX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D8</td><td></td><td></td><td></td></tr><tr><td>PE12</td><td></td><td>TIM1_CH3N_3</td><td></td><td>UART7_TX_2UART7_TX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D9</td><td></td><td></td><td></td></tr><tr><td>PE13</td><td></td><td>TIM1_CH3_3</td><td></td><td>UART7_RX_2UART7_RX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D10</td><td></td><td></td><td></td></tr><tr><td>PE14</td><td></td><td>TIM1_CH4_3</td><td></td><td>UART8_TX_2UART8_TX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D11</td><td></td><td>OPA2_OUT1</td><td></td></tr><tr><td>PE15</td><td></td><td>TIM1_BKIN_3</td><td></td><td>UART8_RX_2UART8_RX_3</td><td></td><td></td><td></td><td></td><td></td><td>FSMC_D12</td><td></td><td>OPA1_OUT1</td><td></td></tr></table>

