ISim log file
Running: \\userspace.cae.wisc.edu\people\j\jjbrand\554\project\ECE554-SPU\hw\top_level\String_Theory\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb I:/554/project/ECE554-SPU/hw/top_level/String_Theory/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: For instance inst/\native_mem_mapped_module.blk_mem_gen_v7_3_inst /, width 15 of formal port ADDRB is not equal to width 17 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.main_mem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.imem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.main_mem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.imem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
blk_mem_gen_v7_3 collision detected at time: 8555000, A write address: 4, B read address: 1
Stopped at time : 1276015 ns : File "//userspace.cae.wisc.edu/people/j/jjbrand/554/project/ECE554-SPU/hw/top_level/String_Theory/top_level.v" Line 105
