{
  "module_name": "intel_engine_regs.h",
  "hash_id": "b88acfea08abdea9c8166dcf51853fd9ebe2a114ff55a3a0cb8b87c5c9e26774",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/intel_engine_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_ENGINE_REGS__\n#define __INTEL_ENGINE_REGS__\n\n#include \"i915_reg_defs.h\"\n\n#define RING_EXCC(base)\t\t\t\t_MMIO((base) + 0x28)\n#define RING_TAIL(base)\t\t\t\t_MMIO((base) + 0x30)\n#define   TAIL_ADDR\t\t\t\t0x001FFFF8\n#define RING_HEAD(base)\t\t\t\t_MMIO((base) + 0x34)\n#define   HEAD_WRAP_COUNT\t\t\t0xFFE00000\n#define   HEAD_WRAP_ONE\t\t\t\t0x00200000\n#define   HEAD_ADDR\t\t\t\t0x001FFFFC\n#define RING_START(base)\t\t\t_MMIO((base) + 0x38)\n#define RING_CTL(base)\t\t\t\t_MMIO((base) + 0x3c)\n#define   RING_CTL_SIZE(size)\t\t\t((size) - PAGE_SIZE)  \n#define   RING_NR_PAGES\t\t\t\t0x001FF000\n#define   RING_REPORT_MASK\t\t\t0x00000006\n#define   RING_REPORT_64K\t\t\t0x00000002\n#define   RING_REPORT_128K\t\t\t0x00000004\n#define   RING_NO_REPORT\t\t\t0x00000000\n#define   RING_VALID_MASK\t\t\t0x00000001\n#define   RING_VALID\t\t\t\t0x00000001\n#define   RING_INVALID\t\t\t\t0x00000000\n#define   RING_WAIT_I8XX\t\t\t(1 << 0)  \n#define   RING_WAIT\t\t\t\t(1 << 11)  \n#define   RING_WAIT_SEMAPHORE\t\t\t(1 << 10)  \n#define RING_SYNC_0(base)\t\t\t_MMIO((base) + 0x40)\n#define RING_SYNC_1(base)\t\t\t_MMIO((base) + 0x44)\n#define RING_SYNC_2(base)\t\t\t_MMIO((base) + 0x48)\n#define GEN6_RVSYNC\t\t\t\t(RING_SYNC_0(RENDER_RING_BASE))\n#define GEN6_RBSYNC\t\t\t\t(RING_SYNC_1(RENDER_RING_BASE))\n#define GEN6_RVESYNC\t\t\t\t(RING_SYNC_2(RENDER_RING_BASE))\n#define GEN6_VBSYNC\t\t\t\t(RING_SYNC_0(GEN6_BSD_RING_BASE))\n#define GEN6_VRSYNC\t\t\t\t(RING_SYNC_1(GEN6_BSD_RING_BASE))\n#define GEN6_VVESYNC\t\t\t\t(RING_SYNC_2(GEN6_BSD_RING_BASE))\n#define GEN6_BRSYNC\t\t\t\t(RING_SYNC_0(BLT_RING_BASE))\n#define GEN6_BVSYNC\t\t\t\t(RING_SYNC_1(BLT_RING_BASE))\n#define GEN6_BVESYNC\t\t\t\t(RING_SYNC_2(BLT_RING_BASE))\n#define GEN6_VEBSYNC\t\t\t\t(RING_SYNC_0(VEBOX_RING_BASE))\n#define GEN6_VERSYNC\t\t\t\t(RING_SYNC_1(VEBOX_RING_BASE))\n#define GEN6_VEVSYNC\t\t\t\t(RING_SYNC_2(VEBOX_RING_BASE))\n#define RING_PSMI_CTL(base)\t\t\t_MMIO((base) + 0x50)\n#define   GEN8_RC_SEMA_IDLE_MSG_DISABLE\t\tREG_BIT(12)\n#define   GEN8_FF_DOP_CLOCK_GATE_DISABLE\tREG_BIT(10)\n#define   GEN12_WAIT_FOR_EVENT_POWER_DOWN_DISABLE REG_BIT(7)\n#define   GEN6_BSD_GO_INDICATOR\t\t\tREG_BIT(4)\n#define   GEN6_BSD_SLEEP_INDICATOR\t\tREG_BIT(3)\n#define   GEN6_BSD_SLEEP_FLUSH_DISABLE\t\tREG_BIT(2)\n#define   GEN6_PSMI_SLEEP_MSG_DISABLE\t\tREG_BIT(0)\n#define RING_MAX_IDLE(base)\t\t\t_MMIO((base) + 0x54)\n#define  PWRCTX_MAXCNT(base)\t\t\t_MMIO((base) + 0x54)\n#define    IDLE_TIME_MASK\t\t\t0xFFFFF\n#define RING_ACTHD_UDW(base)\t\t\t_MMIO((base) + 0x5c)\n#define RING_DMA_FADD_UDW(base)\t\t\t_MMIO((base) + 0x60)  \n#define RING_IPEIR(base)\t\t\t_MMIO((base) + 0x64)\n#define RING_IPEHR(base)\t\t\t_MMIO((base) + 0x68)\n#define RING_INSTDONE(base)\t\t\t_MMIO((base) + 0x6c)\n#define RING_INSTPS(base)\t\t\t_MMIO((base) + 0x70)\n#define RING_DMA_FADD(base)\t\t\t_MMIO((base) + 0x78)\n#define RING_ACTHD(base)\t\t\t_MMIO((base) + 0x74)\n#define RING_HWS_PGA(base)\t\t\t_MMIO((base) + 0x80)\n#define RING_CMD_BUF_CCTL(base)\t\t\t_MMIO((base) + 0x84)\n#define IPEIR(base)\t\t\t\t_MMIO((base) + 0x88)\n#define IPEHR(base)\t\t\t\t_MMIO((base) + 0x8c)\n#define RING_ID(base)\t\t\t\t_MMIO((base) + 0x8c)\n#define RING_NOPID(base)\t\t\t_MMIO((base) + 0x94)\n#define RING_HWSTAM(base)\t\t\t_MMIO((base) + 0x98)\n#define RING_MI_MODE(base)\t\t\t_MMIO((base) + 0x9c)\n#define   ASYNC_FLIP_PERF_DISABLE\t\tREG_BIT(14)\n#define   MI_FLUSH_ENABLE\t\t\tREG_BIT(12)\n#define   TGL_NESTED_BB_EN\t\t\tREG_BIT(12)\n#define   MODE_IDLE\t\t\t\tREG_BIT(9)\n#define   STOP_RING\t\t\t\tREG_BIT(8)\n#define   VS_TIMER_DISPATCH\t\t\tREG_BIT(6)\n#define RING_IMR(base)\t\t\t\t_MMIO((base) + 0xa8)\n#define RING_EIR(base)\t\t\t\t_MMIO((base) + 0xb0)\n#define RING_EMR(base)\t\t\t\t_MMIO((base) + 0xb4)\n#define RING_ESR(base)\t\t\t\t_MMIO((base) + 0xb8)\n#define GEN12_STATE_ACK_DEBUG(base)\t\t_MMIO((base) + 0xbc)\n#define RING_INSTPM(base)\t\t\t_MMIO((base) + 0xc0)\n#define RING_CMD_CCTL(base)\t\t\t_MMIO((base) + 0xc4)\n#define ACTHD(base)\t\t\t\t_MMIO((base) + 0xc8)\n#define GEN8_R_PWR_CLK_STATE(base)\t\t_MMIO((base) + 0xc8)\n#define   GEN8_RPCS_ENABLE\t\t\t(1 << 31)\n#define   GEN8_RPCS_S_CNT_ENABLE\t\t(1 << 18)\n#define   GEN8_RPCS_S_CNT_SHIFT\t\t\t15\n#define   GEN8_RPCS_S_CNT_MASK\t\t\t(0x7 << GEN8_RPCS_S_CNT_SHIFT)\n#define   GEN11_RPCS_S_CNT_SHIFT\t\t12\n#define   GEN11_RPCS_S_CNT_MASK\t\t\t(0x3f << GEN11_RPCS_S_CNT_SHIFT)\n#define   GEN8_RPCS_SS_CNT_ENABLE\t\t(1 << 11)\n#define   GEN8_RPCS_SS_CNT_SHIFT\t\t8\n#define   GEN8_RPCS_SS_CNT_MASK\t\t\t(0x7 << GEN8_RPCS_SS_CNT_SHIFT)\n#define   GEN8_RPCS_EU_MAX_SHIFT\t\t4\n#define   GEN8_RPCS_EU_MAX_MASK\t\t\t(0xf << GEN8_RPCS_EU_MAX_SHIFT)\n#define   GEN8_RPCS_EU_MIN_SHIFT\t\t0\n#define   GEN8_RPCS_EU_MIN_MASK\t\t\t(0xf << GEN8_RPCS_EU_MIN_SHIFT)\n\n#define RING_RESET_CTL(base)\t\t\t_MMIO((base) + 0xd0)\n#define   RESET_CTL_CAT_ERROR\t\t\tREG_BIT(2)\n#define   RESET_CTL_READY_TO_RESET\t\tREG_BIT(1)\n#define   RESET_CTL_REQUEST_RESET\t\tREG_BIT(0)\n#define DMA_FADD_I8XX(base)\t\t\t_MMIO((base) + 0xd0)\n#define RING_BBSTATE(base)\t\t\t_MMIO((base) + 0x110)\n#define   RING_BB_PPGTT\t\t\t\t(1 << 5)\n#define RING_SBBADDR(base)\t\t\t_MMIO((base) + 0x114)  \n#define RING_SBBSTATE(base)\t\t\t_MMIO((base) + 0x118)  \n#define RING_SBBADDR_UDW(base)\t\t\t_MMIO((base) + 0x11c)  \n#define RING_BBADDR(base)\t\t\t_MMIO((base) + 0x140)\n#define RING_BB_OFFSET(base)\t\t\t_MMIO((base) + 0x158)\n#define RING_BBADDR_UDW(base)\t\t\t_MMIO((base) + 0x168)  \n#define CCID(base)\t\t\t\t_MMIO((base) + 0x180)\n#define   CCID_EN\t\t\t\tBIT(0)\n#define   CCID_EXTENDED_STATE_RESTORE\t\tBIT(2)\n#define   CCID_EXTENDED_STATE_SAVE\t\tBIT(3)\n#define RING_BB_PER_CTX_PTR(base)\t\t_MMIO((base) + 0x1c0)  \n#define RING_INDIRECT_CTX(base)\t\t\t_MMIO((base) + 0x1c4)  \n#define RING_INDIRECT_CTX_OFFSET(base)\t\t_MMIO((base) + 0x1c8)  \n#define ECOSKPD(base)\t\t\t\t_MMIO((base) + 0x1d0)\n#define   ECO_CONSTANT_BUFFER_SR_DISABLE\tREG_BIT(4)\n#define   ECO_GATING_CX_ONLY\t\t\tREG_BIT(3)\n#define   GEN6_BLITTER_FBC_NOTIFY\t\tREG_BIT(3)\n#define   ECO_FLIP_DONE\t\t\t\tREG_BIT(0)\n#define   GEN6_BLITTER_LOCK_SHIFT\t\t16\n\n#define BLIT_CCTL(base)\t\t\t\t_MMIO((base) + 0x204)\n#define   BLIT_CCTL_DST_MOCS_MASK\t\tREG_GENMASK(14, 8)\n#define   BLIT_CCTL_SRC_MOCS_MASK\t\tREG_GENMASK(6, 0)\n#define   BLIT_CCTL_MASK (BLIT_CCTL_DST_MOCS_MASK | \\\n\t\t\t  BLIT_CCTL_SRC_MOCS_MASK)\n#define   BLIT_CCTL_MOCS(dst, src)\t\t\t\t       \\\n\t\t(REG_FIELD_PREP(BLIT_CCTL_DST_MOCS_MASK, (dst) << 1) | \\\n\t\t REG_FIELD_PREP(BLIT_CCTL_SRC_MOCS_MASK, (src) << 1))\n\n#define RING_CSCMDOP(base)\t\t\t_MMIO((base) + 0x20c)\n\n \n#define CMD_CCTL_WRITE_OVERRIDE_MASK REG_GENMASK(13, 7)\n#define CMD_CCTL_READ_OVERRIDE_MASK REG_GENMASK(6, 0)\n#define CMD_CCTL_MOCS_MASK (CMD_CCTL_WRITE_OVERRIDE_MASK | \\\n\t\t\t    CMD_CCTL_READ_OVERRIDE_MASK)\n#define CMD_CCTL_MOCS_OVERRIDE(write, read)\t\t\t\t      \\\n\t\t(REG_FIELD_PREP(CMD_CCTL_WRITE_OVERRIDE_MASK, (write) << 1) | \\\n\t\t REG_FIELD_PREP(CMD_CCTL_READ_OVERRIDE_MASK, (read) << 1))\n\n#define RING_PREDICATE_RESULT(base)\t\t_MMIO((base) + 0x3b8)  \n\n#define MI_PREDICATE_RESULT_2(base)\t\t_MMIO((base) + 0x3bc)\n#define   LOWER_SLICE_ENABLED\t\t\t(1 << 0)\n#define   LOWER_SLICE_DISABLED\t\t\t(0 << 0)\n#define MI_PREDICATE_SRC0(base)\t\t\t_MMIO((base) + 0x400)\n#define MI_PREDICATE_SRC0_UDW(base)\t\t_MMIO((base) + 0x400 + 4)\n#define MI_PREDICATE_SRC1(base)\t\t\t_MMIO((base) + 0x408)\n#define MI_PREDICATE_SRC1_UDW(base)\t\t_MMIO((base) + 0x408 + 4)\n#define MI_PREDICATE_DATA(base)\t\t\t_MMIO((base) + 0x410)\n#define MI_PREDICATE_RESULT(base)\t\t_MMIO((base) + 0x418)\n#define MI_PREDICATE_RESULT_1(base)\t\t_MMIO((base) + 0x41c)\n\n#define RING_PP_DIR_DCLV(base)\t\t\t_MMIO((base) + 0x220)\n#define   PP_DIR_DCLV_2G\t\t\t0xffffffff\n#define RING_PP_DIR_BASE(base)\t\t\t_MMIO((base) + 0x228)\n#define RING_ELSP(base)\t\t\t\t_MMIO((base) + 0x230)\n#define RING_EXECLIST_STATUS_LO(base)\t\t_MMIO((base) + 0x234)\n#define RING_EXECLIST_STATUS_HI(base)\t\t_MMIO((base) + 0x234 + 4)\n#define RING_CONTEXT_CONTROL(base)\t\t_MMIO((base) + 0x244)\n#define\t  CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT\tREG_BIT(0)\n#define   CTX_CTRL_RS_CTX_ENABLE\t\tREG_BIT(1)\n#define\t  CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT\tREG_BIT(2)\n#define\t  CTX_CTRL_INHIBIT_SYN_CTX_SWITCH\tREG_BIT(3)\n#define\t  GEN12_CTX_CTRL_OAR_CONTEXT_ENABLE\tREG_BIT(8)\n#define RING_CTX_SR_CTL(base)\t\t\t_MMIO((base) + 0x244)\n#define RING_SEMA_WAIT_POLL(base)\t\t_MMIO((base) + 0x24c)\n#define GEN8_RING_PDP_UDW(base, n)\t\t_MMIO((base) + 0x270 + (n) * 8 + 4)\n#define GEN8_RING_PDP_LDW(base, n)\t\t_MMIO((base) + 0x270 + (n) * 8)\n#define RING_MODE_GEN7(base)\t\t\t_MMIO((base) + 0x29c)\n#define   GFX_RUN_LIST_ENABLE\t\t\t(1 << 15)\n#define   GFX_INTERRUPT_STEERING\t\t(1 << 14)\n#define   GFX_TLB_INVALIDATE_EXPLICIT\t\t(1 << 13)\n#define   GFX_SURFACE_FAULT_ENABLE\t\t(1 << 12)\n#define   GFX_REPLAY_MODE\t\t\t(1 << 11)\n#define   GFX_PSMI_GRANULARITY\t\t\t(1 << 10)\n#define   GEN12_GFX_PREFETCH_DISABLE\t\tREG_BIT(10)\n#define   GFX_PPGTT_ENABLE\t\t\t(1 << 9)\n#define   GEN8_GFX_PPGTT_48B\t\t\t(1 << 7)\n#define   GFX_FORWARD_VBLANK_MASK\t\t(3 << 5)\n#define   GFX_FORWARD_VBLANK_NEVER\t\t(0 << 5)\n#define   GFX_FORWARD_VBLANK_ALWAYS\t\t(1 << 5)\n#define   GFX_FORWARD_VBLANK_COND\t\t(2 << 5)\n#define   GEN11_GFX_DISABLE_LEGACY_MODE\t\t(1 << 3)\n#define RING_TIMESTAMP(base)\t\t\t_MMIO((base) + 0x358)\n#define RING_TIMESTAMP_UDW(base)\t\t_MMIO((base) + 0x358 + 4)\n#define RING_CONTEXT_STATUS_PTR(base)\t\t_MMIO((base) + 0x3a0)\n#define RING_CTX_TIMESTAMP(base)\t\t_MMIO((base) + 0x3a8)  \n#define RING_PREDICATE_RESULT(base)\t\t_MMIO((base) + 0x3b8)\n#define MI_PREDICATE_RESULT_2_ENGINE(base)\t_MMIO((base) + 0x3bc)\n#define RING_FORCE_TO_NONPRIV(base, i)\t\t_MMIO(((base) + 0x4D0) + (i) * 4)\n#define   RING_FORCE_TO_NONPRIV_DENY\t\tREG_BIT(30)\n#define   RING_FORCE_TO_NONPRIV_ADDRESS_MASK\tREG_GENMASK(25, 2)\n#define   RING_FORCE_TO_NONPRIV_ACCESS_RW\t(0 << 28)     \n#define   RING_FORCE_TO_NONPRIV_ACCESS_RD\t(1 << 28)\n#define   RING_FORCE_TO_NONPRIV_ACCESS_WR\t(2 << 28)\n#define   RING_FORCE_TO_NONPRIV_ACCESS_INVALID\t(3 << 28)\n#define   RING_FORCE_TO_NONPRIV_ACCESS_MASK\t(3 << 28)\n#define   RING_FORCE_TO_NONPRIV_RANGE_1\t\t(0 << 0)      \n#define   RING_FORCE_TO_NONPRIV_RANGE_4\t\t(1 << 0)\n#define   RING_FORCE_TO_NONPRIV_RANGE_16\t(2 << 0)\n#define   RING_FORCE_TO_NONPRIV_RANGE_64\t(3 << 0)\n#define   RING_FORCE_TO_NONPRIV_RANGE_MASK\t(3 << 0)\n#define   RING_FORCE_TO_NONPRIV_MASK_VALID\t\\\n\t(RING_FORCE_TO_NONPRIV_RANGE_MASK | \\\n\t RING_FORCE_TO_NONPRIV_ACCESS_MASK | \\\n\t RING_FORCE_TO_NONPRIV_DENY)\n#define   RING_MAX_NONPRIV_SLOTS  12\n\n#define RING_EXECLIST_SQ_CONTENTS(base)\t\t_MMIO((base) + 0x510)\n#define RING_PP_DIR_BASE_READ(base)\t\t_MMIO((base) + 0x518)\n#define RING_EXECLIST_CONTROL(base)\t\t_MMIO((base) + 0x550)\n#define\t  EL_CTRL_LOAD\t\t\t\tREG_BIT(0)\n\n \n#define GEN8_RING_CS_GPR(base, n)\t\t_MMIO((base) + 0x600 + (n) * 8)\n#define GEN8_RING_CS_GPR_UDW(base, n)\t\t_MMIO((base) + 0x600 + (n) * 8 + 4)\n\n#define GEN11_VCS_SFC_FORCED_LOCK(base)\t\t_MMIO((base) + 0x88c)\n#define   GEN11_VCS_SFC_FORCED_LOCK_BIT\t\t(1 << 0)\n#define GEN11_VCS_SFC_LOCK_STATUS(base)\t\t_MMIO((base) + 0x890)\n#define   GEN11_VCS_SFC_USAGE_BIT\t\t(1 << 0)\n#define   GEN11_VCS_SFC_LOCK_ACK_BIT\t\t(1 << 1)\n\n#define GEN11_VECS_SFC_FORCED_LOCK(base)\t_MMIO((base) + 0x201c)\n#define   GEN11_VECS_SFC_FORCED_LOCK_BIT\t(1 << 0)\n#define GEN11_VECS_SFC_LOCK_ACK(base)\t\t_MMIO((base) + 0x2018)\n#define   GEN11_VECS_SFC_LOCK_ACK_BIT\t\t(1 << 0)\n#define GEN11_VECS_SFC_USAGE(base)\t\t_MMIO((base) + 0x2014)\n#define   GEN11_VECS_SFC_USAGE_BIT\t\t(1 << 0)\n\n#define RING_HWS_PGA_GEN6(base)\t_MMIO((base) + 0x2080)\n\n#define GEN12_HCP_SFC_LOCK_STATUS(base)\t\t_MMIO((base) + 0x2914)\n#define   GEN12_HCP_SFC_LOCK_ACK_BIT\t\tREG_BIT(1)\n#define   GEN12_HCP_SFC_USAGE_BIT\t\tREG_BIT(0)\n\n#define VDBOX_CGCTL3F10(base)\t\t\t_MMIO((base) + 0x3f10)\n#define   IECPUNIT_CLKGATE_DIS\t\t\tREG_BIT(22)\n\n#define VDBOX_CGCTL3F18(base)\t\t\t_MMIO((base) + 0x3f18)\n#define   ALNUNIT_CLKGATE_DIS\t\t\tREG_BIT(13)\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}