

================================================================
== Vitis HLS Report for 'ClefiaKeySet256'
================================================================
* Date:           Tue Dec  6 19:10:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1530|     1790|  15.300 us|  17.900 us|  1530|  1790|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84    |ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1   |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92    |ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1   |      585|      585|  5.850 us|  5.850 us|  585|  585|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104   |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1   |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112  |ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaDoubleSwap_1_fu_157                          |ClefiaDoubleSwap_1                          |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
        |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_373_1  |      858|     1118|   66 ~ 86|          -|          -|    13|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        7|    -|     791|   3876|    0|
|Memory           |        0|    -|      48|     12|    0|
|Multiplexer      |        -|    -|       -|    489|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    0|     894|   4444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |grp_ClefiaDoubleSwap_1_fu_157                          |ClefiaDoubleSwap_1                          |        0|   0|   65|   604|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84    |ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1   |        0|   0|   22|    64|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112  |ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13  |        0|   0|   14|    60|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104   |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1   |        0|   0|   27|    72|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14  |        1|   0|   28|   104|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15  |        0|   0|   42|    88|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16  |        1|   0|   28|    98|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17  |        0|   0|   42|    94|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18  |        0|   0|   27|    91|    0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92    |ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1   |        5|   0|  496|  2601|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |Total                                                  |                                            |        7|   0|  791|  3876|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fin_U   |ClefiaKeySet256_fin_RAM_AUTO_1R1W  |        0|  16|   4|    0|    32|    8|     1|          256|
    |fout_U  |ClefiaKeySet256_fin_RAM_AUTO_1R1W  |        0|  16|   4|    0|    32|    8|     1|          256|
    |lk_U    |ClefiaKeySet256_lk_RAM_AUTO_1R1W   |        0|  16|   4|    0|    32|    8|     1|          256|
    +--------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                   |        0|  48|  12|    0|    96|   24|     3|          768|
    +--------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln373_fu_196_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln381_fu_234_p2               |         +|   0|  0|  14|           9|           8|
    |add_ln387_fu_242_p2               |         +|   0|  0|  15|           8|           5|
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln373_fu_190_p2              |      icmp|   0|  0|   9|           4|           3|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln364_fu_202_p2                |        or|   0|  0|   8|           8|           4|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          37|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  65|         16|    1|         16|
    |fin_address0                             |  14|          3|    5|         15|
    |fin_ce0                                  |  14|          3|    1|          3|
    |fin_ce1                                  |   9|          2|    1|          2|
    |fin_d0                                   |  14|          3|    8|         24|
    |fin_we0                                  |  14|          3|    1|          3|
    |fin_we1                                  |   9|          2|    1|          2|
    |fout_address0                            |  14|          3|    5|         15|
    |fout_ce0                                 |  14|          3|    1|          3|
    |fout_ce1                                 |   9|          2|    1|          2|
    |fout_we0                                 |   9|          2|    1|          2|
    |fout_we1                                 |   9|          2|    1|          2|
    |grp_ClefiaDoubleSwap_1_fu_157_lk_offset  |  14|          3|    5|         15|
    |i_fu_68                                  |   9|          2|    4|          8|
    |idx35_fu_64                              |   9|          2|    8|         16|
    |lk_address0                              |  25|          5|    5|         25|
    |lk_ce0                                   |  25|          5|    1|          5|
    |lk_ce1                                   |   9|          2|    1|          2|
    |lk_d0                                    |  14|          3|    8|         24|
    |lk_we0                                   |  14|          3|    1|          3|
    |rk_address0                              |  37|          7|    8|         56|
    |rk_address1                              |  14|          3|    8|         24|
    |rk_ce0                                   |  37|          7|    1|          7|
    |rk_ce1                                   |  14|          3|    1|          3|
    |rk_d0                                    |  37|          7|    8|         56|
    |rk_we0                                   |  37|          7|    1|          7|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 489|        103|   87|        340|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln373_reg_274                                                   |   4|   0|    4|          0|
    |add_ln381_reg_295                                                   |   5|   0|    9|          4|
    |ap_CS_fsm                                                           |  15|   0|   15|          0|
    |grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg                          |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg    |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg   |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg    |   1|   0|    1|          0|
    |i_fu_68                                                             |   4|   0|    4|          0|
    |idx35_fu_64                                                         |   8|   0|    8|          0|
    |or_ln364_reg_279                                                    |   7|   0|    8|          1|
    |tmp_reg_291                                                         |   1|   0|    1|          0|
    |trunc_ln374_reg_287                                                 |   1|   0|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  55|   0|   60|          5|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256|  return value|
|rk_address0  |  out|    8|   ap_memory|               rk|         array|
|rk_ce0       |  out|    1|   ap_memory|               rk|         array|
|rk_we0       |  out|    1|   ap_memory|               rk|         array|
|rk_d0        |  out|    8|   ap_memory|               rk|         array|
|rk_address1  |  out|    8|   ap_memory|               rk|         array|
|rk_ce1       |  out|    1|   ap_memory|               rk|         array|
|rk_q1        |   in|    8|   ap_memory|               rk|         array|
+-------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 15 8 12 
8 --> 9 10 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 13 14 
13 --> 14 
14 --> 11 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idx35 = alloca i32 1"   --->   Operation 16 'alloca' 'idx35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%fin = alloca i64 1" [clefia.c:207]   --->   Operation 18 'alloca' 'fin' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%fout = alloca i64 1" [clefia.c:207]   --->   Operation 19 'alloca' 'fout' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%lk = alloca i64 1" [clefia.c:362]   --->   Operation 20 'alloca' 'lk' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln373 = store i4 0, i4 %i" [clefia.c:373]   --->   Operation 22 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln373 = store i8 0, i8 %idx35" [clefia.c:373]   --->   Operation 23 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con256"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1, i8 %rk, i8 %skey"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con256"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1, i8 %rk, i8 %skey"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13, i8 %fout, i8 %lk"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13, i8 %fout, i8 %lk"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln373 = br void %for.body" [clefia.c:373]   --->   Operation 31 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.90>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [clefia.c:374]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln373 = icmp_eq  i4 %i_1, i4 13" [clefia.c:373]   --->   Operation 33 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln373 = add i4 %i_1, i4 1" [clefia.c:373]   --->   Operation 35 'add' 'add_ln373' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %for.body.split, void %while.body.i60.preheader" [clefia.c:373]   --->   Operation 36 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%idx35_load_1 = load i8 %idx35" [clefia.c:364]   --->   Operation 37 'load' 'idx35_load_1' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln364 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [clefia.c:364]   --->   Operation 38 'specloopname' 'specloopname_ln364' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln364 = or i8 %idx35_load_1, i8 8" [clefia.c:364]   --->   Operation 39 'or' 'or_ln364' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i4 %i_1" [clefia.c:374]   --->   Operation 40 'trunc' 'trunc_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 1" [clefia.c:374]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_1, i4 0" [clefia.c:381]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i8 %shl_ln" [clefia.c:381]   --->   Operation 43 'zext' 'zext_ln381' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln381 = add i9 %zext_ln381, i9 160" [clefia.c:381]   --->   Operation 44 'add' 'add_ln381' <Predicate = (!icmp_ln373)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %tmp, void %while.body.i31.preheader, void %while.body.i8.preheader" [clefia.c:374]   --->   Operation 45 'br' 'br_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (5.07ns)   --->   "%call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256" [clefia.c:381]   --->   Operation 46 'call' 'call_ln381' <Predicate = (!icmp_ln373 & !tmp)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [2/2] (5.07ns)   --->   "%call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256" [clefia.c:381]   --->   Operation 47 'call' 'call_ln381' <Predicate = (!icmp_ln373 & tmp)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18, i8 %rk, i8 %skey"   --->   Operation 48 'call' 'call_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256" [clefia.c:381]   --->   Operation 49 'call' 'call_ln381' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %trunc_ln374, void %if.end26, void %while.body.i46.preheader" [clefia.c:382]   --->   Operation 50 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 51 [2/2] (5.16ns)   --->   "%call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17, i8 %or_ln364, i8 %rk, i8 %skey" [clefia.c:364]   --->   Operation 51 'call' 'call_ln364' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17, i8 %or_ln364, i8 %rk, i8 %skey" [clefia.c:364]   --->   Operation 52 'call' 'call_ln364' <Predicate = (trunc_ln374)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end26"   --->   Operation 53 'br' 'br_ln0' <Predicate = (trunc_ln374)> <Delay = 0.00>
ST_10 : Operation 54 [2/2] (2.32ns)   --->   "%call_ln385 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 0" [clefia.c:385]   --->   Operation 54 'call' 'call_ln385' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.50>
ST_11 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln385 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 0" [clefia.c:385]   --->   Operation 55 'call' 'call_ln385' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln379 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 16" [clefia.c:379]   --->   Operation 57 'call' 'call_ln379' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln380 = br void %for.inc" [clefia.c:380]   --->   Operation 58 'br' 'br_ln380' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%idx35_load = load i8 %idx35" [clefia.c:387]   --->   Operation 59 'load' 'idx35_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln387 = add i8 %idx35_load, i8 16" [clefia.c:387]   --->   Operation 60 'add' 'add_ln387' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln373 = store i4 %add_ln373, i4 %i" [clefia.c:373]   --->   Operation 61 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln373 = store i8 %add_ln387, i8 %idx35" [clefia.c:373]   --->   Operation 62 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln373 = br void %for.body" [clefia.c:373]   --->   Operation 63 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256" [clefia.c:381]   --->   Operation 64 'call' 'call_ln381' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %trunc_ln374, void %if.end, void %while.body.i21.preheader" [clefia.c:376]   --->   Operation 65 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 5.16>
ST_13 : Operation 66 [2/2] (5.16ns)   --->   "%call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15, i8 %or_ln364, i8 %rk, i8 %skey" [clefia.c:364]   --->   Operation 66 'call' 'call_ln364' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 2.32>
ST_14 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15, i8 %or_ln364, i8 %rk, i8 %skey" [clefia.c:364]   --->   Operation 67 'call' 'call_ln364' <Predicate = (trunc_ln374)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln374)> <Delay = 0.00>
ST_14 : Operation 69 [2/2] (2.32ns)   --->   "%call_ln379 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 16" [clefia.c:379]   --->   Operation 69 'call' 'call_ln379' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18, i8 %rk, i8 %skey"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln390 = ret" [clefia.c:390]   --->   Operation 71 'ret' 'ret_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ con256]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx35              (alloca           ) [ 0111111111111110]
i                  (alloca           ) [ 0111111111111110]
fin                (alloca           ) [ 0011100000000000]
fout               (alloca           ) [ 0011111000000000]
lk                 (alloca           ) [ 0011111111111110]
store_ln373        (store            ) [ 0000000000000000]
store_ln373        (store            ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
br_ln373           (br               ) [ 0000000000000000]
i_1                (load             ) [ 0000000000000000]
icmp_ln373         (icmp             ) [ 0000000111111110]
empty              (speclooptripcount) [ 0000000000000000]
add_ln373          (add              ) [ 0000000011111110]
br_ln373           (br               ) [ 0000000000000000]
idx35_load_1       (load             ) [ 0000000000000000]
specloopname_ln364 (specloopname     ) [ 0000000000000000]
or_ln364           (or               ) [ 0000000011101110]
trunc_ln374        (trunc            ) [ 0000000011101110]
tmp                (bitselect        ) [ 0000000111111110]
shl_ln             (bitconcatenate   ) [ 0000000000000000]
zext_ln381         (zext             ) [ 0000000000000000]
add_ln381          (add              ) [ 0000000010001000]
br_ln374           (br               ) [ 0000000000000000]
call_ln381         (call             ) [ 0000000000000000]
br_ln382           (br               ) [ 0000000000000000]
call_ln364         (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
call_ln385         (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
call_ln379         (call             ) [ 0000000000000000]
br_ln380           (br               ) [ 0000000000000000]
idx35_load         (load             ) [ 0000000000000000]
add_ln387          (add              ) [ 0000000000000000]
store_ln373        (store            ) [ 0000000000000000]
store_ln373        (store            ) [ 0000000000000000]
br_ln373           (br               ) [ 0000000000000000]
call_ln381         (call             ) [ 0000000000000000]
br_ln376           (br               ) [ 0000000000000000]
call_ln364         (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
ret_ln390          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="skey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clefia_s0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="clefia_s1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="con256">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="con256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDoubleSwap.1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="idx35_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx35/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="fin_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="fout_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fout/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="lk_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lk/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="0" index="4" bw="8" slack="0"/>
<pin id="98" dir="0" index="5" bw="8" slack="0"/>
<pin id="99" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="3" bw="8" slack="0"/>
<pin id="123" dir="0" index="4" bw="8" slack="0"/>
<pin id="124" dir="0" index="5" bw="8" slack="0"/>
<pin id="125" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln381/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="3" bw="8" slack="0"/>
<pin id="134" dir="0" index="4" bw="8" slack="0"/>
<pin id="135" dir="0" index="5" bw="8" slack="0"/>
<pin id="136" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln381/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="0" index="3" bw="8" slack="0"/>
<pin id="153" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln364/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_ClefiaDoubleSwap_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln385/10 call_ln379/14 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="2"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="0" index="3" bw="8" slack="0"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln364/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="6"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx35_load_1/7 idx35_load/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln373_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln373_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_1_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="6"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln373_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln373_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln364_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln364/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln374_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln374/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shl_ln_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln381_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln381_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="9" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln381/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln387_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln387/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln373_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="4"/>
<pin id="250" dir="0" index="1" bw="4" slack="10"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln373_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="10"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/11 "/>
</bind>
</comp>

<comp id="257" class="1005" name="idx35_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="idx35 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln373_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="4"/>
<pin id="276" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln373 "/>
</bind>
</comp>

<comp id="279" class="1005" name="or_ln364_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln364 "/>
</bind>
</comp>

<comp id="287" class="1005" name="trunc_ln374_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln374 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="4"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="295" class="1005" name="add_ln381_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="1"/>
<pin id="297" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln381 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="72" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="174" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="118" pin=3"/></net>

<net id="209"><net_src comp="202" pin="2"/><net_sink comp="129" pin=3"/></net>

<net id="213"><net_src comp="187" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="187" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="187" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="241"><net_src comp="234" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="246"><net_src comp="174" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="256"><net_src comp="242" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="64" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="267"><net_src comp="68" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="277"><net_src comp="196" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="282"><net_src comp="202" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="290"><net_src comp="210" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="214" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="234" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {3 4 7 8 9 10 12 13 14 15 }
	Port: skey | {}
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
	Port: con256 | {}
 - Input state : 
	Port: ClefiaKeySet256 : rk | {9 10 13 14 }
	Port: ClefiaKeySet256 : skey | {1 2 3 4 7 9 10 13 14 15 }
	Port: ClefiaKeySet256 : clefia_s0 | {3 4 }
	Port: ClefiaKeySet256 : clefia_s1 | {3 4 }
	Port: ClefiaKeySet256 : con256 | {3 4 7 8 12 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln373 : 1
		store_ln373 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln373 : 1
		add_ln373 : 1
		br_ln373 : 2
		or_ln364 : 1
		trunc_ln374 : 1
		tmp : 1
		shl_ln : 1
		zext_ln381 : 2
		add_ln381 : 3
		br_ln374 : 2
		call_ln381 : 4
		call_ln381 : 4
	State 8
	State 9
	State 10
	State 11
		add_ln387 : 1
		store_ln373 : 2
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|          |  grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84  |    0    |  1.588  |    75   |    31   |    0    |
|          |  grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92  |    0    | 58.6261 |   755   |   2094  |    0    |
|          |  grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104 |    0    |  3.176  |    78   |    48   |    0    |
|          | grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112 |    0    |  1.588  |    75   |    31   |    0    |
|   call   | grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 |    0    |  3.176  |    41   |    77   |    0    |
|          | grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 |    0    |  3.176  |    41   |    82   |    0    |
|          | grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140 |    0    |  3.176  |    18   |    66   |    0    |
|          | grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148 |    0    |  3.176  |    27   |    68   |    0    |
|          |             grp_ClefiaDoubleSwap_1_fu_157             |    0    | 14.2698 |   142   |   557   |    0    |
|          | grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165 |    0    |  3.176  |    27   |    63   |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    add_ln373_fu_196                   |    0    |    0    |    0    |    13   |    0    |
|    add   |                    add_ln381_fu_234                   |    0    |    0    |    0    |    14   |    0    |
|          |                    add_ln387_fu_242                   |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln373_fu_190                   |    0    |    0    |    0    |    9    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|    or    |                    or_ln364_fu_202                    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                   trunc_ln374_fu_210                  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
| bitselect|                       tmp_fu_214                      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                     shl_ln_fu_222                     |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |                   zext_ln381_fu_230                   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                       |    0    | 95.1279 |   1279  |   3168  |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| fin|    0   |   16   |    4   |    0   |
|fout|    0   |   16   |    4   |    0   |
| lk |    0   |   16   |    4   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   48   |   12   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln373_reg_274 |    4   |
| add_ln381_reg_295 |    9   |
|     i_reg_264     |    4   |
|   idx35_reg_257   |    8   |
|  or_ln364_reg_279 |    8   |
|    tmp_reg_291    |    1   |
|trunc_ln374_reg_287|    1   |
+-------------------+--------+
|       Total       |   35   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 |  p1  |   2  |   9  |   18   ||    9    |
| grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 |  p3  |   2  |   8  |   16   ||    9    |
| grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 |  p1  |   2  |   9  |   18   ||    9    |
| grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 |  p3  |   2  |   8  |   16   ||    9    |
|             grp_ClefiaDoubleSwap_1_fu_157             |  p2  |   2  |   5  |   10   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                         |      |      |      |   78   ||   7.94  ||    36   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   95   |  1279  |  3168  |    0   |
|   Memory  |    0   |    -   |   48   |   12   |    0   |
|Multiplexer|    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |   35   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   103  |  1362  |  3216  |    0   |
+-----------+--------+--------+--------+--------+--------+
