Cadence Genus(TM) Synthesis Solution.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.11-s087_1, built Tue Aug 13 01:48:07 PDT 2019
Options: -files synth_flow.tcl 
Date:    Thu Feb 09 20:24:13 2023
Host:    cn97.it.auth.gr (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (1core*12cpus*23physical cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB) (49275460KB)
PID:     125135
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (15 seconds elapsed).

#@ Processing -files option
@genus 1> source synth_flow.tcl
#@ Begin verbose source synth_flow.tcl
@file(synth_flow.tcl) 2: source ./global_vars.tcl
Sourcing './global_vars.tcl' (Thu Feb 09 20:24:30 EET 2023)...
#@ Begin verbose source global_vars.tcl
@file(global_vars.tcl) 2: set ROOT [file normalize [file dirname [info script]]]
@file(global_vars.tcl) 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file(global_vars.tcl) 5: set DATA $ROOT/data
@file(global_vars.tcl) 6: set SCRIPTS $ROOT/scripts
@file(global_vars.tcl) 7: set OUTPUT $ROOT/out
@file(global_vars.tcl) 8: set INTERMEDIATE $ROOT/interm
@file(global_vars.tcl) 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source global_vars.tcl
@file(synth_flow.tcl) 5: set SYNTH_SCRIPTS $SCRIPTS/synth
@file(synth_flow.tcl) 6: set SYNTH_REPORTS $OUTPUT/synth-reports
@file(synth_flow.tcl) 9: set SYNTH_INTERM $INTERMEDIATE/synth
@file(synth_flow.tcl) 12: set_db init_lib_search_path $LIB_ROOT
  Setting attribute of root '/': 'init_lib_search_path' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file(synth_flow.tcl) 13: set_db init_hdl_search_path $DATA 
  Setting attribute of root '/': 'init_hdl_search_path' = /mnt/scratch_b/users/g/grigpavl/project-asic-2022/data
@file(synth_flow.tcl) 14: set_db script_search_path   $SYNTH_SCRIPTS
  Setting attribute of root '/': 'script_search_path' = /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth
@file(synth_flow.tcl) 17: source [ file join $SYNTH_SCRIPTS init_libraries.tcl ]
Sourcing '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/init_libraries.tcl' (Thu Feb 09 20:24:30 EET 2023)...
#@ Begin verbose source mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/init_libraries.tcl
@file(init_libraries.tcl) 7: puts $LIB_ROOT
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file(init_libraries.tcl) 8: set_db library { timing/fast_vdd1v0_basicCells.lib }

Threads Configured:3

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Could not find an attribute in the library. [LBR-436]: 574
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' =  timing/fast_vdd1v0_basicCells.lib 
@file(init_libraries.tcl) 9: set_db lef_library { lef/gsclib045_tech.lef lef/gsclib045_macro.lef }
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HH_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_VV_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M5_M4_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M6_M5_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M7_M6_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M8_M7_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M9_M8_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M10_M9_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_VH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_HH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_HV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_VV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_M_NH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_M_SH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S_NEW' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
  Library has 324 usable logic and 128 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef
@file(init_libraries.tcl) 10: read_qrc qrc/qx/gpdk045.tch

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(init_libraries.tcl) 13: set_db lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
#@ End verbose source mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/init_libraries.tcl
@file(synth_flow.tcl) 19: source [ file join $SYNTH_SCRIPTS load_hdl.tcl ]
Sourcing '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/load_hdl.tcl' (Thu Feb 09 20:24:32 EET 2023)...
#@ Begin verbose source mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/load_hdl.tcl
@file(load_hdl.tcl) 2: read_hdl picorv32.v
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 206, column 8.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(load_hdl.tcl) 12: elaborate picorv32
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs1_q' in module 'picorv32_pcpi_fast_mul' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 2359.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs2_q' in module 'picorv32_pcpi_fast_mul' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 2359.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rd_q' in module 'picorv32_pcpi_fast_mul' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 2359.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'pcpi_insn_valid_q' in module 'picorv32_pcpi_fast_mul' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 2359.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '4' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '5' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '7' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 430.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 700.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rd' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_opcode' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_instr' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_imm' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs1' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs2' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rd' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_state' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'alu_shr' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'decoded_rs' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1343.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_mask' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_pending' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'timer' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_trigger_q' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_pseudo_trigger_q' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'latched_trace' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_out_0_q' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait_2' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_delay' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_active' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val_valid' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val_valid' in module 'picorv32' in file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/data/picorv32.v' on line 1397.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(load_hdl.tcl) 15: check_design -all
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Long Module Names
----------------------
No subdesign's name is greater than 1.5k in length.

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'picorv32'

No empty modules in design 'picorv32'

 Unloaded Pin(s), Port(s)
 -------------------------
design 'picorv32' has the following unloaded sequential elements
inst:picorv32/genblk1.pcpi_mul/active_reg[2]
Total number of unloaded sequential elements in design 'picorv32' : 1

design 'picorv32' has the following unloaded port(s)
port:picorv32/irq[0]
port:picorv32/irq[10]
port:picorv32/irq[11]
port:picorv32/irq[12]
port:picorv32/irq[13]
port:picorv32/irq[14]
port:picorv32/irq[15]
port:picorv32/irq[16]
port:picorv32/irq[17]
port:picorv32/irq[18]
port:picorv32/irq[19]
port:picorv32/irq[1]
port:picorv32/irq[20]
port:picorv32/irq[21]
port:picorv32/irq[22]
port:picorv32/irq[23]
port:picorv32/irq[24]
port:picorv32/irq[25]
port:picorv32/irq[26]
port:picorv32/irq[27]
port:picorv32/irq[28]
port:picorv32/irq[29]
port:picorv32/irq[2]
port:picorv32/irq[30]
port:picorv32/irq[31]
port:picorv32/irq[3]
port:picorv32/irq[4]
port:picorv32/irq[5]
port:picorv32/irq[6]
port:picorv32/irq[7]
port:picorv32/irq[8]
port:picorv32/irq[9]
Total number of unloaded ports in design 'picorv32' : 32

 Unloaded Combinational Pin(s)
 -------------------------------
design 'picorv32' has the following unloaded combinational elements
pin:picorv32/g1765/z
Total number of unloaded combinational elements in design 'picorv32' : 1

 Assigns
 ------- 
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[7]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[6]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[5]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[4]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[3]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[2]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[1]' in design picorv32
Encountered an assign statement at port 'port:picorv32/mem_la_wdata[0]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[7]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[6]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[5]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[4]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[3]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[2]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[1]' in design picorv32
Encountered an assign statement at port 'port:picorv32/pcpi_rs2[0]' in design picorv32
Encountered an assign statement at hport 'hport:picorv32/genblk1.pcpi_mul/pcpi_wr' in module picorv32_pcpi_fast_mul
Encountered an assign statement at hport 'hport:picorv32/genblk1.pcpi_mul/pcpi_wait' in module picorv32_pcpi_fast_mul
Encountered an assign statement at hport 'hport:picorv32/genblk1.pcpi_mul/pcpi_ready' in module picorv32_pcpi_fast_mul
Encountered an assign statement at hport 'hport:picorv32/genblk1.pcpi_mul/ctl_2350_10/out_0[0]' in module case_box
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[62]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[61]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[60]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[59]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[58]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[57]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[56]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[55]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[54]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[53]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[52]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[51]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[50]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[49]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[48]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[47]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[46]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[45]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[44]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[43]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[42]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[41]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[40]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[39]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[38]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[37]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[36]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[35]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[34]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[33]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/genblk2.pcpi_div/minus_2470_59/Z[32]' in module sub_unsigned_986
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[8]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[7]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[6]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[5]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[4]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[3]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[2]' in module case_box_447
Encountered an assign statement at hport 'hport:picorv32/ctl_cpu_state_1481_9/out_0[1]' in module case_box_447
Total number of assign statements in design 'picorv32' : 59

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'picorv32'

No undriven sequential pin in 'picorv32'

No undriven hierarchical pin in 'picorv32'

The following port(s) in design 'picorv32' are undriven
port:picorv32/mem_la_addr[0]
port:picorv32/mem_la_addr[1]
Total number of undriven port(s) in design 'picorv32' : 2

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'picorv32'

No multidriven sequential pin in 'picorv32'

No multidriven hierarchical pin in 'picorv32'

No multidriven ports in 'picorv32'

No multidriven unloaded nets in 'picorv32'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'picorv32'

No constant sequential pin(s) in design 'picorv32'

design 'picorv32' has the following constant input hierarchical pin(s)
hpin:picorv32/add_1312_30/B[0] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[3] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[4] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[5] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[6] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[7] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[8] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[9] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[10] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[11] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[12] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[13] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[14] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[15] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[16] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[17] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[18] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[19] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[20] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[21] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[22] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[23] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[24] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[25] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[26] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[27] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[28] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[29] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[30] 	 (fanout : 2)
hpin:picorv32/add_1312_30/B[31] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[0] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[3] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[4] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[5] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[6] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[7] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[8] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[9] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[10] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[11] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[12] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[13] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[14] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[15] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[16] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[17] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[18] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[19] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[20] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[21] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[22] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[23] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[24] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[25] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[26] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[27] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[28] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[29] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[30] 	 (fanout : 2)
hpin:picorv32/add_1555_32/B[31] 	 (fanout : 2)
hpin:picorv32/add_906_25/A[0] 	 (fanout : 2)
hpin:picorv32/add_906_25/A[1] 	 (fanout : 2)
hpin:picorv32/add_906_25/A[2] 	 (fanout : 2)
hpin:picorv32/add_910_26/A[0] 	 (fanout : 2)
hpin:picorv32/add_910_26/A[1] 	 (fanout : 2)
hpin:picorv32/add_910_26/A[2] 	 (fanout : 2)
hpin:picorv32/add_1428_40/B 	 (fanout : 2)
hpin:picorv32/add_1559_34/B 	 (fanout : 2)
hpin:picorv32/sub_1837_23/B[0] 	 (fanout : 2)
hpin:picorv32/sub_1845_23/B 	 (fanout : 2)
hpin:picorv32/sub_1421_51/B 	 (fanout : 2)
hpin:picorv32/genblk2.pcpi_div/minus_2488_26/A 	 (fanout : 2)
hpin:picorv32/genblk2.pcpi_div/minus_2490_26/A 	 (fanout : 2)
hpin:picorv32/genblk2.pcpi_div/minus_2469_59/A 	 (fanout : 2)
hpin:picorv32/genblk2.pcpi_div/minus_2470_59/A 	 (fanout : 2)
hpin:picorv32/mux_491_54/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_950_36/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_950_36/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_950_36/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_950_36/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_950_36/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_950_36/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_950_36/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_950_36/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_950_36/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_950_36/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[8] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[9] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[18] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[19] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[20] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[21] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[22] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[23] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[24] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[25] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[26] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[27] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[28] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[29] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[30] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[31] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[32] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[33] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[34] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[35] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[36] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[37] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[38] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[39] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[40] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[41] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[42] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[43] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[44] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[45] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[46] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[47] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[48] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[49] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[50] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[51] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[52] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[53] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[54] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[55] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[56] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[57] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[58] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[59] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[60] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[61] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[62] 	 (fanout : 1)
hpin:picorv32/mux_1428_19/in_0[63] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[5] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[6] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[7] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[8] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[9] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[10] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[11] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[12] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[13] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[14] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[15] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[16] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[17] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[18] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[19] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[20] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[21] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[22] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[23] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[24] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[25] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[26] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[27] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[28] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[29] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[30] 	 (fanout : 1)
hpin:picorv32/mux_decoded_imm_1117_4/in_5[31] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1855_7/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1855_7/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1855_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1855_7/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1880_7/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1880_7/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1880_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1880_7/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[10] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[11] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[12] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[15] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[17] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[18] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[18] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[19] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[19] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[20] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[20] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[21] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[21] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[22] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[22] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[23] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[23] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[24] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[24] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[25] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[25] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[26] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[26] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[27] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[27] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[28] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[29] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[30] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_word_403_9/in_2[31] 	 (fanout : 1)
hpin:picorv32/mux_1555_35/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_1555_35/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_1495_20/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_1312_33/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_1312_33/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[8] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[9] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[18] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[19] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[20] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[21] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[22] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[23] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[24] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[25] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[26] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[27] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[28] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[29] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[30] 	 (fanout : 1)
hpin:picorv32/mux_1348_18/in_0[31] 	 (fanout : 1)
hpin:picorv32/mux_cpuregs_write_1308_17/in_0 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[8] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[9] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[18] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[19] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[20] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[21] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[22] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[23] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[24] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[25] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[26] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[27] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[28] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[29] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[30] 	 (fanout : 1)
hpin:picorv32/mux_1347_18/in_0[31] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[15] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[18] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[19] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[20] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[21] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[22] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[23] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[24] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[25] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[26] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[27] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_1637_18/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1832_6/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1840_6/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_reg_op1_1840_6/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_pcpi_timeout_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1600_27/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1772_25/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_int_wr_332_3/in_3 	 (fanout : 1)
hpin:picorv32/mux_1208_33/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_last_mem_valid_391_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_la_firstword_reg_391_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_la_secondword_601_26/in_0 	 (fanout : 1)
hpin:picorv32/mux_clear_prefetched_high_word_1292_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_prefetched_high_word_610_30/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1853_10/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1852_26/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_state_589_10/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_589_10/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_617_34/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_617_34/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_valid_601_26/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_valid_581_10/in_2 	 (fanout : 1)
hpin:picorv32/mux_mem_valid_566_15/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1812_28/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1806_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1562_10/in_0 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1593_13/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1593_13/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoder_trigger_1812_28/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1867_27/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1852_26/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1895_27/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1877_26/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_lui_auipc_jal_jalr_addi_add_sub_1035_23/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_compare_1035_23/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_compare_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[15] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[18] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[19] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[20] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[21] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[22] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[23] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[24] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[25] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[26] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[27] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_alu_out_1264_3/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_wstrb_583_42/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wstrb_583_42/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_wstrb_583_42/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_wstrb_583_42/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_instr_589_10/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_2 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_3 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_5 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_6 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_7 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_1 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_2 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_3 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_4 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_5 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_6 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_7 	 (fanout : 1)
hpin:picorv32/mux_trap_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_2 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_3 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_4 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_5 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_7 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[15] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[15] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[17] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_465_36/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_487_36/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_487_36/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_487_36/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_488_36/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_488_36/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_489_36/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_486_37/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_486_37/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_486_37/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_486_37/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_486_37/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_486_37/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_6[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_6[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_7[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_2[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_6[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_7[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_519_39/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_523_39/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_527_71/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_531_39/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[5] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[6] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[13] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[14] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[15] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[15] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[16] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[16] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_2 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_3 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_5 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_6 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_7 	 (fanout : 1)
hpin:picorv32/mux_instr_and_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_or_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_sra_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_srl_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_xor_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_sltu_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_slt_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_sll_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_sub_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_add_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_andi_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_ori_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_xori_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_sltiu_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_slti_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_addi_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_bgeu_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_bltu_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_bge_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_blt_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_bne_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_beq_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_938_38/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_938_38/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_938_38/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_938_38/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_938_38/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_937_35/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_937_35/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_937_35/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_937_35/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_937_35/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_5[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_5[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_5[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_921_13/in_5[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_986_13/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_986_13/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_986_13/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_986_13/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_986_13/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_994_13/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_4[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_4[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_4[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_4[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_1017_40/in_4[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_6[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_5[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_7[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_7[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_6[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_5[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_7[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_6[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_5[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_7[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_6[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_5[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_7[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_900_11/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_900_11/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_900_11/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_900_11/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_900_11/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_latched_branch_1562_10/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_branch_1552_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_902_13/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_902_13/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_902_13/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_902_13/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_902_13/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_950_36/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_950_36/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_950_36/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_950_36/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_950_36/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_488/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_488/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_488/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_488/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_488/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_986_13/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_986_13/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_986_13/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_986_13/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_986_13/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_1006_40/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_1006_40/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_1006_40/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_1006_40/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_1006_40/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_984_13/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_984_13/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_984_13/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_984_13/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_984_13/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_900_11/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_900_11/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_900_11/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_900_11/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_900_11/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_902_13/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_902_13/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_902_13/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_902_13/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_902_13/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_937_35/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_937_35/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_937_35/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_937_35/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_937_35/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_5[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_6[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_7[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_6[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_7[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_5[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_6[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_7[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_5[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_6[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_7[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_5[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_6[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_7[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_986_13/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_986_13/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_986_13/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_986_13/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_986_13/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_994_13/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_994_13/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_994_13/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_994_13/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_994_13/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_4[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_4[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_4[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_4[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_4[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_984_13/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_984_13/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_984_13/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_984_13/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_984_13/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_900_11/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_900_11/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_900_11/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_900_11/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_900_11/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_latched_rd_1481_9/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_latched_rd_1481_9/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_latched_rd_1481_9/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_latched_rd_1481_9/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_latched_rd_1481_9/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_latched_stalu_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_stalu_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[15] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[18] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[19] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[20] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[21] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[22] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[23] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[24] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[25] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[26] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[27] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[32] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[33] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[34] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[35] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[36] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[37] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[38] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[39] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[40] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[41] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[42] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[43] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[44] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[45] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[46] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[47] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[48] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[49] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[50] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[51] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[52] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[53] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[54] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[55] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[56] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[57] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[58] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[59] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[60] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[61] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[62] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_1[63] 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_2 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_3 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_4 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_5 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_6 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_4[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_5[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_7[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_4[1] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_6[1] 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1878_10/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1877_26/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_496/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rdata_1953_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lu_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lu_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lh_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lh_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lb_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lb_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1481_9/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1481_9/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_compressed_instr_891_23/in_0 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[15] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[18] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[19] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[20] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[21] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[22] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[23] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[24] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[25] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[26] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[27] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[7] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[9] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[10] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[11] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[12] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[13] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[14] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[15] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[16] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[17] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[18] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[19] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[20] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[21] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[22] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[23] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[24] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[25] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[26] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[27] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[28] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[29] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[30] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_1[31] 	 (fanout : 1)
hpin:picorv32/mux_latched_branch_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1593_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1765_11/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_la_secondword_566_15/in_1 	 (fanout : 1)
hpin:picorv32/mux_prefetched_high_word_566_15/in_1 	 (fanout : 1)
hpin:picorv32/mux_prefetched_high_word_639_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_prefetch_1944_15/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_500/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_wdata_1955_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_state_581_10/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_581_10/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_581_10/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_581_10/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_566_15/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_566_15/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_is_beq_bne_blt_bge_bltu_bgeu_1133_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_504/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1944_15/in_1 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1765_11/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1765_11/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_507/in_2 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1452_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_pcpi_timeout_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_last_mem_valid_391_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_la_firstword_reg_391_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_lui_auipc_jal_jalr_addi_add_sub_1035_23/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_compare_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_trap_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_and_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_or_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_sra_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_srl_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_xor_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_sltu_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_slt_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_sll_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_sub_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_add_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_andi_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_ori_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_xori_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_sltiu_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_slti_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_addi_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_bgeu_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_bltu_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_bge_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_blt_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_bne_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_instr_beq_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_stalu_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[63] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[62] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[61] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[60] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[59] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[58] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[57] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[56] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[55] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[54] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[53] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[52] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[51] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[50] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[49] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[48] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[47] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[46] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[45] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[44] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[43] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[42] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[41] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[40] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[39] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[38] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[37] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[36] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[35] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[34] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[33] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[32] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[31] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[30] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[29] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[28] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[27] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[26] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[25] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[24] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[23] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[22] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[21] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[20] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[19] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[18] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[9] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[8] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_count_instr_1452_7/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lu_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lh_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_is_lb_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[31] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[30] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[29] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[28] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[27] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[26] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[25] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[24] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[23] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[22] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[21] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[20] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[19] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[18] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[9] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[8] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_reg_next_pc_1452_7/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[31] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[30] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[29] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[28] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[27] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[26] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[25] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[24] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[23] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[22] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[21] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[20] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[19] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[18] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[17] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[16] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[15] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[14] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[13] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[12] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[11] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[10] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[9] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[8] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[7] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_reg_pc_1452_7/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_latched_branch_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_la_secondword_566_15/in_0 	 (fanout : 1)
hpin:picorv32/mux_prefetched_high_word_639_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_prefetch_1944_15/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_beq_bne_blt_bge_bltu_bgeu_1133_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1951_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1944_15/in_0 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1452_7/in_0 	 (fanout : 1)
hpin:picorv32/mux_491_54/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_reg_961_38/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_reg_1006_40/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_reg_1017_40/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_imm_937_35/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_imm_950_36/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_imm_956_38/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_imm_986_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_jalr_1001_72/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_jalr_1012_72/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_lui_938_38/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1855_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1855_7/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1880_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_wordsize_1880_7/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_1555_35/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_1555_35/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_1312_33/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_1312_33/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_pcpi_timeout_counter_1419_29/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_pcpi_timeout_counter_1419_29/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_pcpi_timeout_counter_1419_29/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_pcpi_timeout_counter_1419_29/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1600_27/in_0 	 (fanout : 1)
hpin:picorv32/mux_pcpi_valid_1772_25/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_la_secondword_601_26/in_1 	 (fanout : 1)
hpin:picorv32/mux_clear_prefetched_high_word_1294_35/in_1 	 (fanout : 1)
hpin:picorv32/mux_prefetched_high_word_610_30/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1853_10/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_state_589_10/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_state_589_10/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_617_34/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_617_34/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_valid_589_10/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_valid_601_26/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1812_28/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1562_10/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1493_5/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1731_8/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1579_5/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1579_5/in_2 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1593_13/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1593_13/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1731_8/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_decoder_trigger_1852_26/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoder_trigger_1877_26/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1867_27/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1895_27/in_1 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_411_20/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_la_wstrb_403_9/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_la_wstrb_403_9/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_la_wstrb_403_9/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_la_wstrb_403_9/in_0[3] 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rinst_1481_9/in_4 	 (fanout : 1)
hpin:picorv32/mux_trap_1481_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_wdata_1481_9/in_6 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_439_12/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_474_37/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_478_37/in_1[8] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_482_37/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_482_37/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_482_37/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_488_36/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_489_36/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_489_36/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_490_36/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_490_36/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_490_36/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_455_12/in_7[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_0[2] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_mem_rdata_q_509_12/in_6[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs2_921_13/in_4 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_imm_921_13/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_alu_reg_imm_921_13/in_2 	 (fanout : 1)
hpin:picorv32/mux_is_sb_sh_sw_902_13/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_sb_sh_sw_984_13/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_lb_lh_lw_lbu_lhu_902_13/in_0 	 (fanout : 1)
hpin:picorv32/mux_is_lb_lh_lw_lbu_lhu_994_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_902_13/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_994_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoded_rs1_984_13/in_6[1] 	 (fanout : 1)
hpin:picorv32/mux_latched_branch_1562_10/in_1 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_921_13/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_latched_stalu_1481_9/in_1 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1481_9/in_7 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_6[0] 	 (fanout : 1)
hpin:picorv32/mux_decoder_pseudo_trigger_1481_9/in_7[1] 	 (fanout : 1)
hpin:picorv32/mux_set_mem_do_rdata_1878_10/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rdata_1953_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_compressed_instr_891_23/in_1 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1806_9/in_0 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1481_9/in_4 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1481_9/in_5 	 (fanout : 1)
hpin:picorv32/mux_instr_jal_921_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_instr_jal_921_13/in_2 	 (fanout : 1)
hpin:picorv32/mux_mem_do_wdata_1955_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_beq_bne_blt_bge_bltu_bgeu_921_13/in_1 	 (fanout : 1)
hpin:picorv32/mux_is_beq_bne_blt_bge_bltu_bgeu_921_13/in_2 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1762_5/in_0 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1762_5/in_1 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1951_7/in_1 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1765_11/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1765_11/in_0[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1762_5/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_3[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_4[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_5[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1481_9/in_6[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1452_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1918_26/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1925_26/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1933_48/in_1[6] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_decoded_rd_1017_40/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_mem_do_rinst_1493_5/ctl 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[15] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[16] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[17] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[18] 	 (fanout : 1)
hpin:picorv32/eq_1077_77/B[19] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[15] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[16] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[17] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[18] 	 (fanout : 1)
hpin:picorv32/eq_1078_77/B[19] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[15] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[16] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[17] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[18] 	 (fanout : 1)
hpin:picorv32/eq_1079_77/B[19] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[15] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[16] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[17] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[18] 	 (fanout : 1)
hpin:picorv32/eq_1080_77/B[19] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[15] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[16] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[17] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[18] 	 (fanout : 1)
hpin:picorv32/eq_1081_77/B[19] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[15] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[16] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[17] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[18] 	 (fanout : 1)
hpin:picorv32/eq_1082_77/B[19] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[0] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[1] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[2] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[3] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[4] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[5] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[6] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[7] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[8] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[9] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[10] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[11] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[12] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[13] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[14] 	 (fanout : 1)
hpin:picorv32/eq_1085_22/B[15] 	 (fanout : 1)
hpin:picorv32/add_906_25/A[3] 	 (fanout : 1)
hpin:picorv32/add_910_26/A[3] 	 (fanout : 1)
hpin:picorv32/gte_1830_34/B[0] 	 (fanout : 1)
hpin:picorv32/gte_1830_34/B[1] 	 (fanout : 1)
hpin:picorv32/gte_1830_34/B[2] 	 (fanout : 1)
hpin:picorv32/sub_1837_23/B[1] 	 (fanout : 1)
hpin:picorv32/sub_1837_23/B[2] 	 (fanout : 1)
hpin:picorv32/mux_cpuregs_write_1310_3608/in_0 	 (fanout : 1)
hpin:picorv32/mux_cpuregs_write_1310_3608/in_1 	 (fanout : 1)
hpin:picorv32/mux_cpuregs_write_1310_3608/in_2 	 (fanout : 1)
hpin:picorv32/mux_latched_store_1579_3609/in_0 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_0[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_0[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_0[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_1[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_1[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_1[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_1[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_1[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_1[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_2[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_2[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_2[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_2[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_2[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_2[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_3[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_3[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_3[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_3[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_3[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_3[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_4[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_4[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_4[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_4[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_4[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_4[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_5[5] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_5[4] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_5[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_5[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_5[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_5[0] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_6[3] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_6[2] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_6[1] 	 (fanout : 1)
hpin:picorv32/mux_cpu_state_1579_3610/in_6[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_0[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_1[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_2[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_4[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_0[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_1[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_3[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_4[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_0[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_2[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_3[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_4[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_1[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_2[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_3[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_4[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_instr_mulhu_2349_14/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_instr_mulhsu_2349_14/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_instr_mulh_2349_14/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_instr_mul_2349_14/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_rs2_2380_8/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_rs1_2375_8/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2374_21/in_0 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_0[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_0[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_0[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2392_7/in_0[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_3[0] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_2[1] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_1[2] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_cmbsop_instr_mul_2350_10/in_0[3] 	 (fanout : 1)
hpin:picorv32/genblk1.pcpi_mul/mux_active_2374_21/in_1 	 (fanout : 1)
hpin:picorv32/g1/A[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_ready_2475_21/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_0[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_1[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_2[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_4[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_0[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_1[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_3[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_4[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_0[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_2[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_3[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_4[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_1[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_2[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_3[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_4[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_instr_remu_2439_75/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_instr_rem_2439_75/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_instr_divu_2439_75/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_instr_div_2439_75/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[32] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[33] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[34] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[35] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[36] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[37] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[38] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[39] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[40] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[41] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[42] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[43] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[44] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[45] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[46] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[47] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[48] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[49] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[50] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[51] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[52] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[53] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[54] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[55] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[56] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[57] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[58] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[59] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[60] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[61] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_2470_41/in_0[62] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[7] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[8] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[9] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[10] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[11] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[12] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[13] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[14] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[15] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[16] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[17] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[18] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[19] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[20] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[21] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[22] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[23] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[24] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[25] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[26] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[27] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[28] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[29] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[30] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_2467_7/in_1[31] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_wr_2475_21/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_wr_2467_7/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_wr_2464_7/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[7] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[8] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[9] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[10] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[11] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[12] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[13] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[14] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[15] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[16] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[17] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[18] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[19] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[20] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[21] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[22] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[23] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[24] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[25] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[26] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[27] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[28] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[29] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[30] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_0[31] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_running_2467_7/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_running_2464_7/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_ready_2467_7/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_ready_2464_7/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[4] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[5] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[6] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[7] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[8] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[9] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[10] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[11] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[12] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[13] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[14] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[15] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[16] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[17] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[18] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[19] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[20] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[21] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[22] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[23] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[24] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[25] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[26] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[27] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[28] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[29] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_1[30] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_divisor_2467_7/in_0[62] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_wr_2464_7/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_running_2464_7/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_ready_2464_7/in_0 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_ready_2475_21/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_3[0] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_2[1] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_1[2] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_cmbsop_instr_div_2440_10/in_0[3] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_pcpi_wr_2475_21/in_1 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_quotient_msk_2467_7/in_1[31] 	 (fanout : 1)
hpin:picorv32/genblk2.pcpi_div/mux_running_2467_7/in_1 	 (fanout : 1)
hpin:picorv32/sll_419_28/A 	 (fanout : 0)
Total number of constant hierarchical pins in design 'picorv32' : 1772

No constant connected ports in design 'picorv32'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'picorv32'
No preserved sequential instance(s) in design 'picorv32'
No preserved hierarchical instance(s) in design 'picorv32'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'picorv32'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'picorv32'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------
lib_cell:default_emulate_libset_max/physical_cells/DFF2RX1
lib_cell:default_emulate_libset_max/physical_cells/DFF2RX2
lib_cell:default_emulate_libset_max/physical_cells/DFF2X1
lib_cell:default_emulate_libset_max/physical_cells/DFF2X2
lib_cell:default_emulate_libset_max/physical_cells/DFF4RX1
lib_cell:default_emulate_libset_max/physical_cells/DFF4RX2
lib_cell:default_emulate_libset_max/physical_cells/DFF4X1
lib_cell:default_emulate_libset_max/physical_cells/DFF4X2
lib_cell:default_emulate_libset_max/physical_cells/FILL1
lib_cell:default_emulate_libset_max/physical_cells/FILL16
lib_cell:default_emulate_libset_max/physical_cells/FILL2
lib_cell:default_emulate_libset_max/physical_cells/FILL32
lib_cell:default_emulate_libset_max/physical_cells/FILL4
lib_cell:default_emulate_libset_max/physical_cells/FILL64
lib_cell:default_emulate_libset_max/physical_cells/FILL8
lib_cell:default_emulate_libset_max/physical_cells/FSWNX1
lib_cell:default_emulate_libset_max/physical_cells/FSWX1
lib_cell:default_emulate_libset_max/physical_cells/HSWDNX1
lib_cell:default_emulate_libset_max/physical_cells/HSWDX1
lib_cell:default_emulate_libset_max/physical_cells/HSWNX1
lib_cell:default_emulate_libset_max/physical_cells/HSWX1
lib_cell:default_emulate_libset_max/physical_cells/ISOHLDX1_OFF
lib_cell:default_emulate_libset_max/physical_cells/ISOHLDX1_ON
lib_cell:default_emulate_libset_max/physical_cells/ISOHX1_OFF
lib_cell:default_emulate_libset_max/physical_cells/ISOHX1_ON
lib_cell:default_emulate_libset_max/physical_cells/ISOLX1_OFF
lib_cell:default_emulate_libset_max/physical_cells/ISOLX1_ON
lib_cell:default_emulate_libset_max/physical_cells/ISONLX1_OFF
lib_cell:default_emulate_libset_max/physical_cells/ISONLX1_ON
lib_cell:default_emulate_libset_max/physical_cells/LSHLX1_FROM
lib_cell:default_emulate_libset_max/physical_cells/LSHLX1_TO
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISOH_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISOH_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISOL_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISOL_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISONH_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISONH_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISONL_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSHL_ISONL_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSLHX1_FROM
lib_cell:default_emulate_libset_max/physical_cells/LSLHX1_TO
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISOH_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISOH_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISOL_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISOL_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISONH_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISONH_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISONL_X1_FROM_OFF
lib_cell:default_emulate_libset_max/physical_cells/LSLH_ISONL_X1_TO_ON
lib_cell:default_emulate_libset_max/physical_cells/PBUFX2
lib_cell:default_emulate_libset_max/physical_cells/PINVX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNRQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNRX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNSQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNSRQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNSRX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNSX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFNX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFRQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFRX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFSQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFSRQX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFSRX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFSX1
lib_cell:default_emulate_libset_max/physical_cells/RDFFX1
lib_cell:default_emulate_libset_max/physical_cells/RTLATRX1
lib_cell:default_emulate_libset_max/physical_cells/RTLATSRX1
lib_cell:default_emulate_libset_max/physical_cells/RTLATX1
lib_cell:default_emulate_libset_max/physical_cells/SDFF2RX1
lib_cell:default_emulate_libset_max/physical_cells/SDFF2RX2
lib_cell:default_emulate_libset_max/physical_cells/SDFF4RX1
lib_cell:default_emulate_libset_max/physical_cells/SDFF4RX2
lib_cell:default_emulate_libset_max/physical_cells/SPDFF2RX1
lib_cell:default_emulate_libset_max/physical_cells/SPDFF2RX2
lib_cell:default_emulate_libset_max/physical_cells/SPDFF4RX1
lib_cell:default_emulate_libset_max/physical_cells/SPDFF4RX2
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNRQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNRX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNSQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNSRQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNSRX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNSX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFNX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFRQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFRX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFSQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFSRQX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFSRX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFSX1
lib_cell:default_emulate_libset_max/physical_cells/SRDFFX1
Total number cell(s) with only physical (LEF) Info : 94

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                        32 
Unloaded Sequential Pin(s)               2 
Unloaded Combinational Pin(s)            1 
Assigns                                 59 
Undriven Port(s)                         2 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)          1772 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell    94 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
@file(load_hdl.tcl) 22: set MODULE_NAME [ current_design ]
@file(load_hdl.tcl) 23: puts "<=INFO=> Current top level module: $MODULE_NAME"
<=INFO=> Current top level module: design:picorv32
#@ End verbose source mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/load_hdl.tcl
@file(synth_flow.tcl) 21: source [ file join $SYNTH_SCRIPTS make_sdc.tcl]
Sourcing '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/make_sdc.tcl' (Thu Feb 09 20:25:11 EET 2023)...
#@ Begin verbose source mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/make_sdc.tcl
@file(make_sdc.tcl) 15: create_clock -name clk -period 10 -waveform {0 5} [ get_ports clk ]
@file(make_sdc.tcl) 16: set_clock_latency 0.4 [ get_clocks clk ]
@file(make_sdc.tcl) 17: set_clock_uncertainty -setup 0.05 [ get_clocks clk ]
@file(make_sdc.tcl) 18: set_clock_uncertainty -hold 0.05 [ get_clocks clk ]
@file(make_sdc.tcl) 19: set_clock_transition 0.1 [ get_clocks clk ]
@file(make_sdc.tcl) 25: set_input_delay -clock clk -network_latency_included -max 1.0 [ all_inputs ]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command is not supported on ports which have a clock already defined 'port:picorv32/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
@file(make_sdc.tcl) 26: set_output_delay -clock clk -network_latency_included -max 1.0 [ all_outputs ]
@file(make_sdc.tcl) 28: set_input_delay -clock clk -network_latency_included -min 0.4 [ all_inputs ]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command is not supported on ports which have a clock already defined 'port:picorv32/clk'.
@file(make_sdc.tcl) 29: set_output_delay -clock clk -network_latency_included -min 0.4 [ all_outputs ]
@file(make_sdc.tcl) 40: set_load 0.5 -max -pin_load [ all_outputs ]
@file(make_sdc.tcl) 41: set_load 0.01 -min -pin_load [ all_outputs ] 
@file(make_sdc.tcl) 48: set_driving_cell -lib_cell BUFX2 -max [ all_inputs ]
@file(make_sdc.tcl) 49: set_driving_cell -lib_cell BUFX16 -min [ all_inputs ]
#@ End verbose source mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/synth/make_sdc.tcl
@file(synth_flow.tcl) 24: check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Feb 09 2023  08:25:11 pm
  Module:                 picorv32
  Technology libraries:   fast_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(synth_flow.tcl) 31: set_db / .dft_scan_style muxed_scan
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
@file(synth_flow.tcl) 32: set_db / .dft_prefix DFT_
  Setting attribute of root '/': 'dft_prefix' = DFT_
@file(synth_flow.tcl) 33: set_db / .dft_identify_top_level_test_clocks true
  Setting attribute of root '/': 'dft_identify_top_level_test_clocks' = true
@file(synth_flow.tcl) 34: set_db / .dft_identify_test_signals true
  Setting attribute of root '/': 'dft_identify_test_signals' = true
@file(synth_flow.tcl) 35: set_db / .dft_identify_internal_test_clocks false
  Setting attribute of root '/': 'dft_identify_internal_test_clocks' = false
@file(synth_flow.tcl) 36: set_db / .use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(synth_flow.tcl) 38: set_db "design:picorv32" .dft_scan_map_mode tdrc_pass
  Setting attribute of design 'picorv32': 'dft_scan_map_mode' = tdrc_pass
@file(synth_flow.tcl) 39: set_db "design:picorv32" .dft_connect_shift_enable_during_mapping tie_off
  Setting attribute of design 'picorv32': 'dft_connect_shift_enable_during_mapping' = tie_off
@file(synth_flow.tcl) 40: set_db "design:picorv32" .dft_connect_scan_data_pins_during_mapping loopback
  Setting attribute of design 'picorv32': 'dft_connect_scan_data_pins_during_mapping' = loopback
@file(synth_flow.tcl) 41: set_db "design:picorv32" .dft_scan_output_preference auto
  Setting attribute of design 'picorv32': 'dft_scan_output_preference' = auto
@file(synth_flow.tcl) 42: set_db "design:picorv32" .dft_lockup_element_type preferred_level_sensitive
  Setting attribute of design 'picorv32': 'dft_lockup_element_type' = preferred_level_sensitive
@file(synth_flow.tcl) 43: set_db "design:picorv32" .dft_mix_clock_edges_in_scan_chains true
  Setting attribute of design 'picorv32': 'dft_mix_clock_edges_in_scan_chains' = true
@file(synth_flow.tcl) 45: define_test_clock -name scanclk -period 20000 [get_clock_ports]
@file(synth_flow.tcl) 46: define_shift_enable -name se -active high -create_port se
@file(synth_flow.tcl) 47: define_test_mode -name test_mode -active high -create_port test_mode
@file(synth_flow.tcl) 48: define_scan_chain -name top_chain -sdi scan_in -sdo scan_out -shift_enable se -create_ports
@file(synth_flow.tcl) 50: check_dft_rules > $SYNTH_REPORTS/dft_rules.txt
  Checking DFT rules for 'picorv32' module under 'muxed_scan' style

  Checking DFT rules for clock pins
     ... Processed 250 registers
     ... Processed 500 registers
     ... Processed 1000 registers
     ... Processed 2000 registers
  Checking DFT rules for async. pins
     ... Processed 250 registers
     ... Processed 500 registers
     ... Processed 1000 registers
     ... Processed 2000 registers
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 2090
  Percentage of total registers that are scannable: 100%
@file(synth_flow.tcl) 52: report_scan_registers > $SYNTH_REPORTS/dft_scan_regs.txt
@file(synth_flow.tcl) 53: report_scan_setup > $SYNTH_REPORTS/dft_scan_setup.txt
@file(synth_flow.tcl) 55: report_area > $SYNTH_REPORTS/area_pregen.txt
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:picorv32 should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
@file(synth_flow.tcl) 56: report_power > $SYNTH_REPORTS/power_pregen.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   5%  11%  16%  22%  27%  33%  38%  44%  49%  55%  60%  66%  71%  77%  82%  88%  93% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=5, Warn=2, Error=0, Fatal=0
Output file: /mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/synth-reports/power_pregen.txt
@file(synth_flow.tcl) 57: report_timing > $SYNTH_REPORTS/timing_pregen.txt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(synth_flow.tcl) 58: report_gates > $SYNTH_REPORTS/gates_pregen.txt
@file(synth_flow.tcl) 59: report_qor > $SYNTH_REPORTS/qor_pregen.txt
@file(synth_flow.tcl) 60: report_clock_gating > $SYNTH_REPORTS/clockgating_pregen.txt
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
        : The 'report clock_gating' command depends on the 'lp_insert_clock_gating' attribute.  Set it to 'true' before calling this command.
@file(synth_flow.tcl) 62: syn_generic
Info    : Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value"). [ELABUTL-135]
        : Port 'scan_out' in module 'picorv32'
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 54 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'trace_valid_reg'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[31]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[32]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[33]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[34]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu_state_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'irq_state_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'irq_state_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'do_waitirq_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 82 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][20]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][21]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][22]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][23]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][25]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][26]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][27]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][28]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][29]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][30]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.085s)
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.038s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.045s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'picorv32':
          sop(4) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_rd_332_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_wr_332_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1623_7 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1897_7 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1837_23, dec_sub_1845_23)
	  (sub_1235_38, add_1235_58)

Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1837_23, dec_sub_1845_23)
	  (sub_1235_38, add_1235_58)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1837_23, dec_sub_1845_23)
	  (sub_1235_38, add_1235_58)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1837_23, dec_sub_1845_23)
	  (sub_1235_38, add_1235_58)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c5 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1837_23, dec_sub_1845_23)
	  (sub_1235_38, add_1235_58)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(3), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2264'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2264_c1 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2264_c2 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2264_c3 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2264_c4 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2264_c5 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2264'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2266'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2266'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2265'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2265'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2263'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2263'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.046s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: picorv32, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.612s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                               Message Text                                                                                                                 |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    1 |Processing multi-dimensional arrays.                                                                                                                                                                                                        |
| CDFG-372    |Info    |  314 |Bitwidth mismatch in assignment.                                                                                                                                                                                                            |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum       |
|             |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                                                     |
| CDFG-373    |Info    |   14 |Sign mismatch in assignment.                                                                                                                                                                                                                |
| CDFG-472    |Warning |    7 |Unreachable statements for case item.                                                                                                                                                                                                       |
| CDFG-480    |Warning |    8 |Ignored redundant case item.                                                                                                                                                                                                                |
|             |        |      |When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.                                                                                                   |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                                                                                   |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                                                           |
| CDFG-508    |Warning |   45 |Removing unused register.                                                                                                                                                                                                                   |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                     |
| CDFG-738    |Info    |  160 |Common subexpression eliminated.                                                                                                                                                                                                            |
| CDFG-739    |Info    |  160 |Common subexpression kept.                                                                                                                                                                                                                  |
| CDFG-767    |Info    |    2 |Reversed the data and condition priority for priority-encoded case (possibly created from loop based RTL).                                                                                                                                  |
| CDFG-769    |Info    |    4 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                                                        |
| CDFG-771    |Info    |    2 |Replaced logic with a constant value.                                                                                                                                                                                                       |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                                                       |
| CWD-19      |Info    |  227 |An implementation was inferred.                                                                                                                                                                                                             |
| DFT-100     |Info    |    5 |Added DFT object.                                                                                                                                                                                                                           |
| DFT-130     |Info    |    4 |Created DFT port.                                                                                                                                                                                                                           |
|             |        |      |A port for DFT purposes was created.                                                                                                                                                                                                        |
| DFT-151     |Info    |    1 |Added scan chain.                                                                                                                                                                                                                           |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                                                  |
| DPOPT-10    |Info    |    9 |Optimized a mux chain.                                                                                                                                                                                                                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                                             |
| DPOPT-3     |Info    |    5 |Implementing datapath configurations.                                                                                                                                                                                                       |
| DPOPT-4     |Info    |    5 |Done implementing datapath configurations.                                                                                                                                                                                                  |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                                               |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                                                         |
| ELAB-2      |Info    |    2 |Elaborating Subdesign.                                                                                                                                                                                                                      |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                                                    |
| ELABUTL-135 |Info    |    1 |Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value").                                                                                                                                   |
| GB-6        |Info    |    1 |A datapath component has been ungrouped.                                                                                                                                                                                                    |
| GLO-12      |Info    |   46 |Replacing a flip-flop with a logic constant 0.                                                                                                                                                                                              |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command 'report       |
|             |        |      | sequential -deleted' (on Reason 'constant0').                                                                                                                                                                                              |
| GLO-21      |Info    |   32 |Replacing a blocking flip-flop with a logic constant 0.                                                                                                                                                                                     |
|             |        |      |The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.                                                                                                                                                    |
| GLO-24      |Info    |   36 |Replacing a dont care flip-flop with a logic constant 0.                                                                                                                                                                                    |
|             |        |      |The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.                                                                                                                                                    |
| GLO-34      |Info    |    7 |Deleting instances not driving any primary outputs.                                                                                                                                                                                         |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the             |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.                                                                                                                                                                                        |
| GLO-42      |Info    |    1 |Equivalent sequential instances have been merged.                                                                                                                                                                                           |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                               |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                                                                                                                                                                            |
| LBR-155     |Info    | 1056 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                                                    |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                                             |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                                                  |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                                                     |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                                                    |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                                                                           |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                                                 |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                                                                                        |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                |
| LBR-436     |Info    |  574 |Could not find an attribute in the library.                                                                                                                                                                                                 |
|             |        |      |It is recommended to have max_fanout attribute on the standard cell output pins. If this information is not present in .lib, then this message is issued. If you encounter any lib cells having output pins without max_fanout attribute,   |
|             |        |      | then you can specify their attribute using 'set_max_fanout' command.                                                                                                                                                                       |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                                                                                  |
| LBR-76      |Warning |   64 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                                                      |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.         |
| LBR-9       |Warning |   20 |Library cell has no output pins defined.                                                                                                                                                                                                    |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                                               |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable    |
|             |        |      | i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the         |
|             |        |      | libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)        |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                                                                         |
| MESG-10     |Warning |    2 |Unknown message ID.                                                                                                                                                                                                                         |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                                                                            |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                                                |
| RPT-16      |Info    |    1 |Joules engine is used.                                                                                                                                                                                                                      |
| RPT-80      |Warning |    1 |The details given in report might be incorrect or incomplete.                                                                                                                                                                               |
|             |        |      |Map the design using syn_map before using the '-detail' option of the 'report_area' command.                                                                                                                                                |
| RPT_CG-12   |Warning |    1 |Potential error generating clock gating report.                                                                                                                                                                                             |
|             |        |      |The 'report clock_gating' command depends on the 'lp_insert_clock_gating' attribute.  Set it to 'true' before calling this command.                                                                                                         |
| RTLOPT-30   |Info    |   10 |Accepted resource sharing opportunity.                                                                                                                                                                                                      |
| RTLOPT-40   |Info    |    5 |Transformed datapath macro.                                                                                                                                                                                                                 |
| RTLOPT-54   |Warning |   70 |Use of 'parallel_case' pragma may hinder datapath resource sharing.                                                                                                                                                                         |
| SDC-201     |Warning |    2 |Unsupported SDC command option.                                                                                                                                                                                                             |
|             |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                                                                                                             |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                                               |
| TIM-11      |Warning |    1 |Timing problems have been detected in this design.                                                                                                                                                                                          |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                                                                              |
| TUI-31      |Warning |    2 |Obsolete command.                                                                                                                                                                                                                           |
|             |        |      |This command is no longer supported.                                                                                                                                                                                                        |
| VLOGPT-37   |Warning |    1 |Ignoring unsynthesizable construct.                                                                                                                                                                                                         |
|             |        |      |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task |
|             |        |      | enable
    - reg declaration with initial value
    - specify block.                                                                                                                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 sequential instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                                                   Message Text                                                                                                                     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    3 |A datapath component has been ungrouped.                                                                                                                                                                                                            |
| GLO-12 |Info |    2 |Replacing a flip-flop with a logic constant 0.                                                                                                                                                                                                      |
|        |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential    |
|        |     |      | -deleted' (on Reason 'constant0').                                                                                                                                                                                                                 |
| GLO-32 |Info |    1 |Deleting sequential instances not driving any primary outputs.                                                                                                                                                                                      |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or       |
|        |     |      | above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                                                                                                         |
| GLO-34 |Info |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                                                                 |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' |
|        |     |      | attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve'       |
|        |     |      | instance attribute to 'true'.                                                                                                                                                                                                                      |
| GLO-42 |Info |   11 |Equivalent sequential instances have been merged.                                                                                                                                                                                                   |
|        |     |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                       |
| GLO-45 |Info |    2 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                                                                                           |
|        |     |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.                                                                  |
| GLO-51 |Info |    4 |Hierarchical instance automatically ungrouped.                                                                                                                                                                                                      |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the     |
|        |     |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                                                                                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   234 ps
Target path end-point (Port: picorv32/mem_la_addr[31])

PBS_Generic_Opt-Post - Elapsed_Time 130, CPU_Time 131.036811
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) | 100.0(100.0) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  99.2( 99.2) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.8(  0.8) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -     17947     74326       404
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     26307     83318       453
##>G:Misc                             129
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      132
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       genblk1.pcpi_mul/active_reg[3]
unloaded       genblk1.pcpi_mul/rs1_q
unloaded       genblk1.pcpi_mul/rs2_q
unloaded       genblk1.pcpi_mul/rd_q
unloaded       genblk1.pcpi_mul/pcpi_insn_valid_q
unloaded       next_insn_opcode
unloaded       dbg_insn_addr
unloaded       q_ascii_instr
unloaded       q_insn_imm
unloaded       q_insn_opcode
unloaded       q_insn_rs1
unloaded       q_insn_rs2
unloaded       q_insn_rd
unloaded       dbg_next
unloaded       dbg_valid_insn
unloaded       cached_ascii_instr
unloaded       cached_insn_imm
unloaded       cached_insn_opcode
unloaded       cached_insn_rs1
unloaded       cached_insn_rs2
unloaded       cached_insn_rd
unloaded       irq_delay
unloaded       irq_active
unloaded       irq_mask
unloaded       irq_pending
unloaded       timer
unloaded       decoder_trigger_q
unloaded       decoder_pseudo_trigger_q
unloaded       dbg_rs1val
unloaded       dbg_rs2val
unloaded       dbg_rs1val_valid
unloaded       dbg_rs2val_valid
unloaded       latched_trace
unloaded       alu_out_0_q
unloaded       alu_wait
unloaded       alu_wait_2
unloaded       genblk1.pcpi_mul/active_reg[2]
constant 0     mem_addr_reg[0]
constant 0     mem_addr_reg[1]
constant 0     instr_getq_reg
constant 0     instr_setq_reg
constant 0     instr_retirq_reg
constant 0     instr_maskirq_reg
constant 0     instr_waitirq_reg
constant 0     instr_timer_reg
constant 0     decoded_imm_j_reg[0]
constant 0     eoi_reg[0]
constant 0     eoi_reg[1]
constant 0     eoi_reg[2]
constant 0     eoi_reg[3]
constant 0     eoi_reg[4]
constant 0     eoi_reg[5]
constant 0     eoi_reg[6]
constant 0     eoi_reg[7]
constant 0     eoi_reg[8]
constant 0     eoi_reg[9]
constant 0     eoi_reg[10]
constant 0     eoi_reg[11]
constant 0     eoi_reg[12]
constant 0     eoi_reg[13]
constant 0     eoi_reg[14]
constant 0     eoi_reg[15]
constant 0     eoi_reg[16]
constant 0     eoi_reg[17]
constant 0     eoi_reg[18]
constant 0     eoi_reg[19]
constant 0     eoi_reg[20]
constant 0     eoi_reg[21]
constant 0     eoi_reg[22]
constant 0     eoi_reg[23]
constant 0     eoi_reg[24]
constant 0     eoi_reg[25]
constant 0     eoi_reg[26]
constant 0     eoi_reg[27]
constant 0     eoi_reg[28]
constant 0     eoi_reg[29]
constant 0     eoi_reg[30]
constant 0     eoi_reg[31]
constant 0     trace_valid_reg
constant 0     cpu_state_reg[4]
constant 0     irq_state_reg[0]
constant 0     irq_state_reg[1]
constant 0     do_waitirq_reg
unloaded       trace_data_reg[0]
unloaded       trace_data_reg[1]
unloaded       trace_data_reg[2]
unloaded       trace_data_reg[3]
unloaded       trace_data_reg[4]
unloaded       trace_data_reg[5]
unloaded       trace_data_reg[6]
unloaded       trace_data_reg[7]
unloaded       trace_data_reg[8]
unloaded       trace_data_reg[9]
unloaded       trace_data_reg[10]
unloaded       trace_data_reg[11]
unloaded       trace_data_reg[12]
unloaded       trace_data_reg[13]
unloaded       trace_data_reg[14]
unloaded       trace_data_reg[15]
unloaded       trace_data_reg[16]
unloaded       trace_data_reg[17]
unloaded       trace_data_reg[18]
unloaded       trace_data_reg[19]
unloaded       trace_data_reg[20]
unloaded       trace_data_reg[21]
unloaded       trace_data_reg[22]
unloaded       trace_data_reg[23]
unloaded       trace_data_reg[24]
unloaded       trace_data_reg[25]
unloaded       trace_data_reg[26]
unloaded       trace_data_reg[27]
unloaded       trace_data_reg[28]
unloaded       trace_data_reg[29]
unloaded       trace_data_reg[30]
unloaded       trace_data_reg[31]
unloaded       trace_data_reg[32]
unloaded       trace_data_reg[33]
unloaded       trace_data_reg[34]
unloaded       trace_data_reg[35]
unloaded       cpuregs_reg[0][0]
unloaded       cpuregs_reg[0][1]
unloaded       cpuregs_reg[0][2]
unloaded       cpuregs_reg[0][3]
unloaded       cpuregs_reg[0][4]
unloaded       cpuregs_reg[0][5]
unloaded       cpuregs_reg[0][6]
unloaded       cpuregs_reg[0][7]
unloaded       cpuregs_reg[0][8]
unloaded       cpuregs_reg[0][9]
unloaded       cpuregs_reg[0][10]
unloaded       cpuregs_reg[0][11]
unloaded       cpuregs_reg[0][12]
unloaded       cpuregs_reg[0][13]
unloaded       cpuregs_reg[0][14]
unloaded       cpuregs_reg[0][15]
unloaded       cpuregs_reg[0][16]
unloaded       cpuregs_reg[0][17]
unloaded       cpuregs_reg[0][18]
unloaded       cpuregs_reg[0][19]
unloaded       cpuregs_reg[0][20]
unloaded       cpuregs_reg[0][21]
unloaded       cpuregs_reg[0][22]
unloaded       cpuregs_reg[0][23]
unloaded       cpuregs_reg[0][24]
unloaded       cpuregs_reg[0][25]
unloaded       cpuregs_reg[0][26]
unloaded       cpuregs_reg[0][27]
unloaded       cpuregs_reg[0][28]
unloaded       cpuregs_reg[0][29]
unloaded       cpuregs_reg[0][30]
unloaded       cpuregs_reg[0][31]
merged         genblk2.pcpi_div/pcpi_wr_reg merged with genblk2.pcpi_div/pcpi_ready_reg
constant 0     reg_next_pc_reg[0]
constant 0     reg_pc_reg[0]
merged         decoded_imm_j_reg[21] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[22] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[23] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[24] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[25] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[26] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[27] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[28] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[29] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[30] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[31] merged with decoded_imm_j_reg[20]
unloaded       is_compare_reg
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(synth_flow.tcl) 63: syn_map
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  97.8( 97.7) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.7(  0.8) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   1.5(  1.5) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  97.0( 97.0) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.7(  0.7) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   1.5(  1.5) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.7(  0.7) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '127153' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '127326' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '127328' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '127330' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '127333' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '127335' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '127337' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '127339' on this host.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: mult_signed addsub_unsigned_301 add_unsigned_1134_634_2268 increment_unsigned_1660 add_unsigned_1134_634 leq_unsigned_rtlopto_model_1985 cb_part_4416 add_unsigned_2252 sub_unsigned
          Sending 'mult_signed' to server 'localhost_1_7'...
            Sent 'mult_signed' to server 'localhost_1_7'.
          Sending 'addsub_unsigned_301' to server 'localhost_1_4'...
            Sent 'addsub_unsigned_301' to server 'localhost_1_4'.
          Sending 'add_unsigned_1134_634_2268' to server 'localhost_1_3'...
            Sent 'add_unsigned_1134_634_2268' to server 'localhost_1_3'.
          Sending 'increment_unsigned_1660' to server 'localhost_1_2'...
            Sent 'increment_unsigned_1660' to server 'localhost_1_2'.
          Sending 'add_unsigned_1134_634' to server 'localhost_1_6'...
            Sent 'add_unsigned_1134_634' to server 'localhost_1_6'.
          Sending 'leq_unsigned_rtlopto_model_1985' to server 'localhost_1_0'...
            Sent 'leq_unsigned_rtlopto_model_1985' to server 'localhost_1_0'.
          Sending 'cb_part_4416' to server 'localhost_1_1'...
            Sent 'cb_part_4416' to server 'localhost_1_1'.
          Sending 'add_unsigned_2252' to server 'localhost_1_5'...
            Sent 'add_unsigned_2252' to server 'localhost_1_5'.
          Received 'add_unsigned_1134_634' from server 'localhost_1_6'. (807 ms elapsed)
          Sending 'sub_unsigned' to server 'localhost_1_6'...
            Sent 'sub_unsigned' to server 'localhost_1_6'.
          Received 'sub_unsigned' from server 'localhost_1_6'. (129 ms elapsed)
          Received 'leq_unsigned_rtlopto_model_1985' from server 'localhost_1_0'. (973 ms elapsed)
          Received 'increment_unsigned_1660' from server 'localhost_1_2'. (1140 ms elapsed)
          Received 'add_unsigned_2252' from server 'localhost_1_5'. (1110 ms elapsed)
          Received 'add_unsigned_1134_634_2268' from server 'localhost_1_3'. (1287 ms elapsed)
          Received 'addsub_unsigned_301' from server 'localhost_1_4'. (1337 ms elapsed)
          Received 'cb_part_4416' from server 'localhost_1_1'. (1354 ms elapsed)
          Received 'mult_signed' from server 'localhost_1_7'. (3363 ms elapsed)
        Distributing super-thread jobs: sub_unsigned_2262
          Sending 'sub_unsigned_2262' to server 'localhost_1_7'...
            Sent 'sub_unsigned_2262' to server 'localhost_1_7'.
          Received 'sub_unsigned_2262' from server 'localhost_1_7'. (81 ms elapsed)
        Distributing super-thread jobs: cb_part_4417
          Sending 'cb_part_4417' to server 'localhost_1_7'...
            Sent 'cb_part_4417' to server 'localhost_1_7'.
          Received 'cb_part_4417' from server 'localhost_1_7'. (1316 ms elapsed)
        Distributing super-thread jobs: add_unsigned_305 sub_unsigned_984_647
          Sending 'add_unsigned_305' to server 'localhost_1_7'...
            Sent 'add_unsigned_305' to server 'localhost_1_7'.
          Sending 'sub_unsigned_984_647' to server 'localhost_1_4'...
            Sent 'sub_unsigned_984_647' to server 'localhost_1_4'.
          Received 'add_unsigned_305' from server 'localhost_1_7'. (130 ms elapsed)
          Received 'sub_unsigned_984_647' from server 'localhost_1_4'. (169 ms elapsed)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_7'...
            Sent 'cb_seq' to server 'localhost_1_7'.
          Received 'cb_seq' from server 'localhost_1_7'. (21356 ms elapsed)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   234 ps
Target path end-point (Port: picorv32/mem_la_addr[31])

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_7'...
            Sent 'cb_seq' to server 'localhost_1_7'.
          Received 'cb_seq' from server 'localhost_1_7'. (24111 ms elapsed)
        Distributing super-thread jobs: add_unsigned_305 sub_unsigned_984_647
          Sending 'add_unsigned_305' to server 'localhost_1_7'...
            Sent 'add_unsigned_305' to server 'localhost_1_7'.
          Sending 'sub_unsigned_984_647' to server 'localhost_1_4'...
            Sent 'sub_unsigned_984_647' to server 'localhost_1_4'.
          Received 'add_unsigned_305' from server 'localhost_1_7'. (806 ms elapsed)
          Received 'sub_unsigned_984_647' from server 'localhost_1_4'. (1081 ms elapsed)
        Distributing super-thread jobs: cb_part_4417
          Sending 'cb_part_4417' to server 'localhost_1_7'...
            Sent 'cb_part_4417' to server 'localhost_1_7'.
          Received 'cb_part_4417' from server 'localhost_1_7'. (1725 ms elapsed)
        Distributing super-thread jobs: sub_unsigned_2262
          Sending 'sub_unsigned_2262' to server 'localhost_1_7'...
            Sent 'sub_unsigned_2262' to server 'localhost_1_7'.
          Received 'sub_unsigned_2262' from server 'localhost_1_7'. (927 ms elapsed)
        Distributing super-thread jobs: mult_signed addsub_unsigned_301 add_unsigned_1134_634_2268 increment_unsigned_1660_2267 increment_unsigned_1660 add_unsigned_1134_634 leq_unsigned_rtlopto_model_1985 cb_part_4416 add_unsigned_2252 sub_unsigned
          Sending 'mult_signed' to server 'localhost_1_7'...
            Sent 'mult_signed' to server 'localhost_1_7'.
          Sending 'addsub_unsigned_301' to server 'localhost_1_4'...
            Sent 'addsub_unsigned_301' to server 'localhost_1_4'.
          Sending 'add_unsigned_1134_634_2268' to server 'localhost_1_3'...
            Sent 'add_unsigned_1134_634_2268' to server 'localhost_1_3'.
          Sending 'increment_unsigned_1660_2267' to server 'localhost_1_2'...
            Sent 'increment_unsigned_1660_2267' to server 'localhost_1_2'.
          Sending 'increment_unsigned_1660' to server 'localhost_1_6'...
            Sent 'increment_unsigned_1660' to server 'localhost_1_6'.
          Sending 'add_unsigned_1134_634' to server 'localhost_1_0'...
            Sent 'add_unsigned_1134_634' to server 'localhost_1_0'.
          Sending 'leq_unsigned_rtlopto_model_1985' to server 'localhost_1_1'...
            Sent 'leq_unsigned_rtlopto_model_1985' to server 'localhost_1_1'.
          Sending 'cb_part_4416' to server 'localhost_1_5'...
            Sent 'cb_part_4416' to server 'localhost_1_5'.
          Received 'cb_part_4416' from server 'localhost_1_5'. (547 ms elapsed)
          Sending 'add_unsigned_2252' to server 'localhost_1_5'...
            Sent 'add_unsigned_2252' to server 'localhost_1_5'.
          Received 'add_unsigned_1134_634_2268' from server 'localhost_1_3'. (1519 ms elapsed)
          Sending 'sub_unsigned' to server 'localhost_1_3'...
            Sent 'sub_unsigned' to server 'localhost_1_3'.
          Received 'addsub_unsigned_301' from server 'localhost_1_4'. (1839 ms elapsed)
          Received 'increment_unsigned_1660' from server 'localhost_1_6'. (2576 ms elapsed)
          Received 'leq_unsigned_rtlopto_model_1985' from server 'localhost_1_1'. (2672 ms elapsed)
          Received 'add_unsigned_2252' from server 'localhost_1_5'. (2130 ms elapsed)
          Received 'increment_unsigned_1660_2267' from server 'localhost_1_2'. (2774 ms elapsed)
          Received 'add_unsigned_1134_634' from server 'localhost_1_0'. (3136 ms elapsed)
          Received 'sub_unsigned' from server 'localhost_1_3'. (1897 ms elapsed)
          Received 'mult_signed' from server 'localhost_1_7'. (27326 ms elapsed)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                50197        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               234     5936             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   186 ps
Target path end-point (Pin: genblk1.pcpi_mul_rs2_reg[32]/D (SDFFQX4/D))

              Distributing super-thread jobs: cb_seq
                Sending 'cb_seq' to server 'localhost_1_7'...
                  Sent 'cb_seq' to server 'localhost_1_7'.
                Received 'cb_seq' from server 'localhost_1_7'. (6437 ms elapsed)
              Distributing super-thread jobs: cb_part_4417
                Sending 'cb_part_4417' to server 'localhost_1_7'...
                  Sent 'cb_part_4417' to server 'localhost_1_7'.
                Received 'cb_part_4417' from server 'localhost_1_7'. (802 ms elapsed)
              Distributing super-thread jobs: mult_signed
                Sending 'mult_signed' to server 'localhost_1_7'...
                  Sent 'mult_signed' to server 'localhost_1_7'.
                Received 'mult_signed' from server 'localhost_1_7'. (1039 ms elapsed)
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                           Message Text                                                                                                             |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                                            |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                                     |
| LBR-76   |Warning |   16 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                                              |
|          |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred. |
| PA-7     |Info    |   28 |Resetting power analysis results.                                                                                                                                                                                                   |
|          |        |      |All computed switching activities are removed.                                                                                                                                                                                      |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                                        |
| ST-110   |Info    |    8 |Connection established with super-threading server.                                                                                                                                                                                 |
|          |        |      |The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.                                        |
| ST-120   |Info    |    1 |Attempting to launch a super-threading server.                                                                                                                                                                                      |
|          |        |      |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.                                                              |
| ST-128   |Info    |    2 |Super thread servers are launched successfully.                                                                                                                                                                                     |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                                                                                  |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                                                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               48555        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               186     6102             10000 

 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 scan_map                  49263        0 

+-----------+-----------------+-----+----------------------+---------------------------+
|   Host    |     Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------+-----+----------------------+---------------------------+
| localhost | cn97.it.auth.gr |  8  |        876.9         |           878.5           |
+-----------+-----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_1 |       53.6 [1]       |          [1] [2]          |
| localhost_1_0 |      491.0 [3]       |         498.2 [3]         |
| localhost_1_6 |       53.8 [1]       |          [1] [2]          |
| localhost_1_4 |       54.7 [1]       |          [1] [2]          |
| localhost_1_2 |       54.0 [1]       |          [1] [2]          |
| localhost_1_3 |       54.8 [1]       |          [1] [2]          |
| localhost_1_5 |       55.5 [1]       |          [1] [2]          |
| localhost_1_7 |       96.7 [1]       |          [1] [2]          |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child processes is included.

PBS_Techmap-Global Mapping - Elapsed_Time 134, CPU_Time 105.80563599999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  54.4( 48.5) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   0.8(  0.7) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:23(00:05:26) |  00:01:45(00:02:14) |  43.9( 50.0) |   20:29:49 (Feb09) |  645.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the revised design in LEC script 'fv/picorv32/rtl_to_fv_map.do'.
        : The constraints needed to disable test mode are not trivial. It is possible that some valid functional modes will be excluded from the formal verification process. Review the constraints to ensure they are all expected and appropriate.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 2.936259000000007
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  53.8( 48.0) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   0.8(  0.7) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:23(00:05:26) |  00:01:45(00:02:14) |  43.4( 49.4) |   20:29:49 (Feb09) |  645.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:02(00:00:03) |   1.2(  1.1) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.06188800000001038
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  53.8( 48.0) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   0.8(  0.7) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:23(00:05:26) |  00:01:45(00:02:14) |  43.4( 49.4) |   20:29:49 (Feb09) |  645.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:02(00:00:03) |   1.2(  1.1) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  53.5( 47.8) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   0.8(  0.7) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:23(00:05:26) |  00:01:45(00:02:14) |  43.2( 49.3) |   20:29:49 (Feb09) |  645.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:02(00:00:03) |   1.2(  1.1) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:05:30) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:29:53 (Feb09) |  645.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
 hi_fo_buf                 49249        0         0     39597    36187

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                49249        0         0     39597    36187

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  49249        0         0     39597    36187

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9354020000000105
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  53.3( 47.6) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   0.8(  0.7) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:23(00:05:26) |  00:01:45(00:02:14) |  43.1( 49.1) |   20:29:49 (Feb09) |  645.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:02(00:00:03) |   1.2(  1.1) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:05:30) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:29:53 (Feb09) |  645.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:28(00:05:31) |  00:00:00(00:00:01) |   0.4(  0.4) |   20:29:54 (Feb09) |  629.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:25:21 (Feb09) |  404.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:33(00:03:08) |  00:02:11(00:02:10) |  53.3( 47.6) |   20:27:31 (Feb09) |  453.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:03:09) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:32 (Feb09) |  453.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:36(00:03:11) |  00:00:02(00:00:02) |   0.8(  0.7) |   20:27:34 (Feb09) |  453.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:37(00:03:12) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:27:35 (Feb09) |  453.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:23(00:05:26) |  00:01:45(00:02:14) |  43.1( 49.1) |   20:29:49 (Feb09) |  645.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:02(00:00:03) |   1.2(  1.1) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:05:29) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:29:52 (Feb09) |  645.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:05:30) |  00:00:01(00:00:01) |   0.4(  0.4) |   20:29:53 (Feb09) |  645.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:28(00:05:31) |  00:00:00(00:00:01) |   0.4(  0.4) |   20:29:54 (Feb09) |  629.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:28(00:05:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:29:54 (Feb09) |  629.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     26307     83318       453
##>M:Pre Cleanup                        0         -         -     26307     83318       453
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -     10217     34417       645
##>M:Const Prop                         0      6095         0     10217     34417       645
##>M:Cleanup                            1      6095         0     10216     34415       629
##>M:MBCI                               0         -         -     10216     34415       629
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             136
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      140
##>========================================================================================

+-----------+-----------------+-----+----------------------+---------------------------+
|   Host    |     Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------+-----+----------------------+---------------------------+
| localhost | cn97.it.auth.gr |  1  |        629.9         |           878.5           |
+-----------+-----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        240.1         |           498.2           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(synth_flow.tcl) 64: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 49249        0         0     39597    36187
 const_prop                49249        0         0     39597    36187
 simp_cc_inputs            49152        0         0     39597    36187
 hi_fo_buf                 49152        0         0     39597    36187

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                49152        0         0     39597    36187

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  49152        0         0     39597    36187
 incr_max_trans            49721        0         0         0    51028

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
        drc_bufs       150  (       75 /       75 )  0.09
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap              50682        0         0         0    47194
 incr_max_cap              50751        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       403  (        0 /        0 )  0.00
        plc_star       403  (        0 /        0 )  0.00
      drc_buf_sp       806  (        0 /      403 )  0.19
        drc_bufs       806  (        0 /      403 )  0.39
        drc_fopt       403  (       75 /       75 )  0.17
        drc_bufb       328  (        0 /        0 )  0.00
      simple_buf       328  (        0 /        0 )  0.74
             dup       328  (       94 /       94 )  0.43
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.20


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  50751        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 50751        0         0         0    47174
 rem_buf                   49392        0         0         0    47174
 rem_inv                   49364        0         0         0    47174
 merge_bi                  49340        0         0         0    47174
 io_phase                  49289        0         0         0    47174
 gate_comp                 49280        0         0         0    47174
 glob_area                 49134        0         0         0    47174
 area_down                 49031        0         0         0    47174
 rem_buf                   49023        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.03
         rem_buf       521  (      284 /      284 )  1.00
         rem_inv        25  (       15 /       21 )  0.26
        merge_bi        32  (       16 /       16 )  0.19
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        42  (       38 /       38 )  0.18
       gate_comp        29  (       13 /       13 )  0.81
       gcomp_mog         0  (        0 /        0 )  0.24
       glob_area        82  (       24 /       82 )  0.22
       area_down       139  (       42 /       44 )  1.44
      size_n_buf         1  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       237  (        2 /        2 )  0.37
         rem_inv        10  (        0 /        5 )  0.08
        merge_bi        16  (        0 /        0 )  0.06
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                49023        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  49023        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.17
        drc_fopt       234  (        0 /        0 )  0.04
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.56
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.53


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  49023        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 49023        0         0         0    47174
 undup                     49005        0         0         0    47174
 glob_area                 49004        0         0         0    47174
 area_down                 48990        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        5 /        5 )  0.05
         rem_buf       235  (        0 /        0 )  0.36
         rem_inv        10  (        0 /        5 )  0.07
        merge_bi        16  (        0 /        0 )  0.06
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         4  (        0 /        0 )  0.01
       gate_comp        16  (        0 /        0 )  0.75
       gcomp_mog         0  (        0 /        0 )  0.23
       glob_area        57  (        2 /       57 )  0.10
       area_down       119  (       15 /       17 )  0.86
      size_n_buf         0  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                48990        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  48990        0         0         0    47174

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.17
        drc_fopt       234  (        0 /        0 )  0.04
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.56
             dup       234  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.54


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                                                                 Message Text                                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                                                                                                                   |
| CFM-209 |Warning |    1 |Multiple LEC pin constraints added to the dofile.                                                                                                                                                                                               |
|         |        |      |The constraints needed to disable test mode are not trivial. It is possible that some valid functional modes will be excluded from the formal verification process. Review the constraints to ensure they are all expected and appropriate.     |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                                                                                                          |
| DFT-100 |Info    |    2 |Added DFT object.                                                                                                                                                                                                                               |
| GLO-51  |Info    |   11 |Hierarchical instance automatically ungrouped.                                                                                                                                                                                                  |
|         |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the |
|         |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                                                                                     |
| LBR-155 |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                                                        |
|         |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                                                 |
| LBR-76  |Warning |   16 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                                                          |
|         |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.             |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                                                                                                                                                               |
|         |        |      |All computed switching activities are removed.                                                                                                                                                                                                  |
| ST-112  |Info    |    7 |A super-threading server has been shut down normally.                                                                                                                                                                                           |
|         |        |      |A super-threaded optimization is complete and a CPU server was successfully shut down.                                                                                                                                                          |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                                                                                                                   |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                                                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(synth_flow.tcl) 67: report_area > $SYNTH_REPORTS/area_postopt.txt
@file(synth_flow.tcl) 68: report_power > $SYNTH_REPORTS/power_postopt.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   9%  19%  29%  39%  49%  59%  69%  79%  89% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=5, Warn=2, Error=0, Fatal=0
Output file: /mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/synth-reports/power_postopt.txt
@file(synth_flow.tcl) 69: report_timing > $SYNTH_REPORTS/timing_postopt.txt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(synth_flow.tcl) 70: report_gates > $SYNTH_REPORTS/gates_postopt.txt
@file(synth_flow.tcl) 71: report_qor > $SYNTH_REPORTS/qor_postopt.txt
@file(synth_flow.tcl) 72: report_clock_gating > $SYNTH_REPORTS/clockgating_postopt.txt
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
@file(synth_flow.tcl) 74: check_dft_rules -advanced > $SYNTH_REPORTS/dft_rules_adv.txt
Checking out license: Modus_DFT_Opt
  Checking DFT rules for 'picorv32' module under 'muxed_scan' style

  Checking DFT rules for clock pins
     ... Processed 250 registers
     ... Processed 500 registers
     ... Processed 1000 registers
  Checking DFT rules for async. pins
     ... Processed 250 registers
     ... Processed 500 registers
     ... Processed 1000 registers
  Checking DFT rules for shift registers.
  Checking DFT rules for clock data race conditions.
  Checking DFT rules for set reset data race conditions.
  Checking DFT rules for x-sources.
Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 1960
  Percentage of total registers that are scannable: 100%
@file(synth_flow.tcl) 75: connect_scan_chains -auto_create_chains
  Starting DFT Scan Configuration for module 'picorv32' in 'normal' mode, with physical flow OFF 
  Configuring 1 chains for 1960 scan f/f 
  Configured 1 chains for Domain: 'scanclk', edge: 'mixed'
  	 top_chain (scan_in -> scan_out) has 1960 registers; Domain:scanclk, edge: mixed
  Processing 1 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'se': 'port:picorv32/se' active high.
Mapping DFT logic introduced by scan chain connection...

Mapping DFT logic done.
@file(synth_flow.tcl) 76: report_scan_chains > $SYNTH_REPORTS/dft_scan_chains.txt
@file(synth_flow.tcl) 77: check_design -undriven -report_scan_pins
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'picorv32'

No undriven sequential pin in 'picorv32'

No undriven hierarchical pin in 'picorv32'

No undriven port in 'picorv32'

  Done Checking the design.
@file(synth_flow.tcl) 80: write_hdl > $SYNTH_INTERM/design/design.v
@file(synth_flow.tcl) 81: write_sdc > $SYNTH_INTERM/design/constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(synth_flow.tcl) 84: write_design -base_name $INTERM_GENUS_INV/picorv32 -innovus picorv32
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'picorv32' to /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32...
%# Begin write_design (02/09 20:30:18, mem=1082.62M)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      write_design
No loop breaker instances found (cdn_loop_breaker).
File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc has been written
Info: file /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc has been written
** To load the database source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.invs_setup.tcl in an Innovus session.
** To load the database source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:03, real = 00:04).
.
%# End write_design (02/09 20:30:22, total cpu=10:00:03, real=10:00:04, peak res=878.50M, current mem=1082.62M)
#@ End verbose source synth_flow.tcl
WARNING: This version of the tool is 1276 days old.
@genus:root: 2> ls
data
fv
genus.cmd
genus.log
global_vars.tcl
interm
layout_flow.tcl
out
scripts
synth_flow.tcl
@genus:root: 3> exit
Normal exit.