

================================================================
== Vivado HLS Report for 'conv2D_lb_wb_schedule'
================================================================
* Date:           Wed Sep 24 14:27:15 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.975 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1794|     1794| 5.974 us | 5.974 us |  1794|  1794|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |      112|      112|        14|          -|          -|     8|    no    |
        | + Loop 1.1       |       12|       12|         6|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1   |        4|        4|         1|          -|          -|     4|    no    |
        |- l_S_y_x_0_y     |     1680|     1680|       210|          -|          -|     8|    no    |
        | + l_x            |      208|      208|        26|          -|          -|     8|    no    |
        |  ++ l_S_r_c_0_r  |       24|       24|         8|          -|          -|     3|    no    |
        |   +++ l_c        |        6|        6|         2|          -|          -|     3|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      172|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      158|    -|
|Register             |        -|      -|      129|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      129|      330|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_274_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln23_fu_245_p2    |     +    |      0|  0|   6|           6|           6|
    |add_ln33_1_fu_393_p2  |     +    |      0|  0|   6|           4|           4|
    |add_ln33_2_fu_354_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln33_3_fu_403_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln33_fu_324_p2    |     +    |      0|  0|   6|           4|           4|
    |c_fu_387_p2           |     +    |      0|  0|   3|           2|           1|
    |r_fu_318_p2           |     +    |      0|  0|   3|           2|           1|
    |v12_fu_413_p2         |     +    |      0|  0|  32|          32|          32|
    |v2_fu_211_p2          |     +    |      0|  0|   6|           4|           1|
    |v3_fu_235_p2          |     +    |      0|  0|   3|           2|           1|
    |v4_fu_264_p2          |     +    |      0|  0|   4|           3|           1|
    |x_fu_302_p2           |     +    |      0|  0|   6|           4|           1|
    |y_fu_290_p2           |     +    |      0|  0|   6|           4|           1|
    |icmp_ln20_fu_205_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_229_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_258_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln27_fu_284_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_296_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_312_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln32_fu_381_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 172|         112|         103|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  47|         10|    1|         10|
    |c_0_reg_194   |   9|          2|    2|          4|
    |r_0_reg_171   |   9|          2|    2|          4|
    |v11_reg_182   |   9|          2|   32|         64|
    |v13_reg_158   |   9|          2|   32|         64|
    |v1_address0   |  15|          3|    6|         18|
    |v1_d0         |  15|          3|   32|         96|
    |v2_0_reg_101  |   9|          2|    4|          8|
    |v3_0_reg_112  |   9|          2|    2|          4|
    |v4_0_reg_123  |   9|          2|    3|          6|
    |x_0_reg_146   |   9|          2|    4|          8|
    |y_0_reg_134   |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         | 158|         34|  124|        294|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln33_2_reg_477  |   7|   0|    8|          1|
    |ap_CS_fsm           |   9|   0|    9|          0|
    |c_0_reg_194         |   2|   0|    2|          0|
    |c_reg_485           |   2|   0|    2|          0|
    |r_0_reg_171         |   2|   0|    2|          0|
    |r_reg_472           |   2|   0|    2|          0|
    |tmp_5_cast_reg_440  |   6|   0|    8|          2|
    |v11_reg_182         |  32|   0|   32|          0|
    |v13_reg_158         |  32|   0|   32|          0|
    |v2_0_reg_101        |   4|   0|    4|          0|
    |v2_reg_422          |   4|   0|    4|          0|
    |v3_0_reg_112        |   2|   0|    2|          0|
    |v3_reg_435          |   2|   0|    2|          0|
    |v4_0_reg_123        |   3|   0|    3|          0|
    |x_0_reg_146         |   4|   0|    4|          0|
    |x_reg_464           |   4|   0|    4|          0|
    |y_0_reg_134         |   4|   0|    4|          0|
    |y_reg_456           |   4|   0|    4|          0|
    |zext_ln21_reg_427   |   4|   0|    6|          2|
    +--------------------+----+----+-----+-----------+
    |Total               | 129|   0|  134|          5|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_start     |  in |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_done      | out |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_idle      | out |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_ready     | out |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|v0_address0  | out |    7|  ap_memory |           v0          |     array    |
|v0_ce0       | out |    1|  ap_memory |           v0          |     array    |
|v0_q0        |  in |   32|  ap_memory |           v0          |     array    |
|v1_address0  | out |    6|  ap_memory |           v1          |     array    |
|v1_ce0       | out |    1|  ap_memory |           v1          |     array    |
|v1_we0       | out |    1|  ap_memory |           v1          |     array    |
|v1_d0        | out |   32|  ap_memory |           v1          |     array    |
+-------------+-----+-----+------------+-----------------------+--------------+

