$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module svsimTestbench $end
   $var wire 1 # clock [0:0] $end
   $var wire 1 $ reset [0:0] $end
   $var wire 32 % io_sum [31:0] $end
   $var wire 32 & io_b [31:0] $end
   $var wire 32 ' io_a [31:0] $end
   $scope module dut $end
    $var wire 1 # clock $end
    $var wire 1 $ reset $end
    $var wire 32 ' io_a [31:0] $end
    $var wire 32 & io_b [31:0] $end
    $var wire 32 % io_sum [31:0] $end
    $scope module adder $end
     $var wire 32 ( WIDTH [31:0] $end
     $var wire 32 ' a [31:0] $end
     $var wire 32 & b [31:0] $end
     $var wire 32 % sum [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000001100001101010000000 %
b00000000000001001001001111100000 &
b00000000000000011000011010100000 '
b00000000000000000000000000100000 (
#1
1#
#2
