-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MatchEngineTop_L4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    inputStubData_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    inputStubData_dataarray_data_V_ce0 : OUT STD_LOGIC;
    inputStubData_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (16 downto 0);
    inputStubData_nentries_0_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_0_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_1_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_2_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_3_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_4_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_5_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_6_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputStubData_nentries_7_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    inputProjectionData_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    inputProjectionData_dataarray_data_V_ce0 : OUT STD_LOGIC;
    inputProjectionData_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    inputProjectionData_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    inputProjectionData_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    outputCandidateMatch_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    outputCandidateMatch_dataarray_data_V_ce0 : OUT STD_LOGIC;
    outputCandidateMatch_dataarray_data_V_we0 : OUT STD_LOGIC;
    outputCandidateMatch_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of MatchEngineTop_L4 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MatchEngineTop_L4,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.452750,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1582,HLS_SYN_LUT=4371,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln215_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal lut_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_V_ce0 : STD_LOGIC;
    signal lut_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal do_init_reg_813 : STD_LOGIC_VECTOR (0 downto 0);
    signal nproj_V_rewind_reg_829 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_rewind_reg_843 : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V22_rewind_reg_857 : STD_LOGIC_VECTOR (2 downto 0);
    signal moreProjectionsAvailable_0_i13_rewind_reg_871 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_412_reg_886 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_412_reg_886_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal iprojectiontmp_V10_reg_901 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_V_phi_reg_916 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_phi_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_928_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_928_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_928_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_928_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V22_phi_reg_940 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V22_phi_reg_940_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V22_phi_reg_940_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V22_phi_reg_940_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal head_writeindex_tmp_V9_reg_954 : STD_LOGIC_VECTOR (2 downto 0);
    signal head_writeindex_tmp_V9_reg_954_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_311_reg_979 : STD_LOGIC_VECTOR (6 downto 0);
    signal moreProjectionsAvailable_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_do_init_phi_fu_817_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal inputStubData_nentries_0_V_0_read_reg_2786 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_0_read_reg_2786_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_1_read_reg_2792 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_1_read_reg_2792_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_2_read_reg_2798 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_2_read_reg_2798_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_3_read_reg_2804 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_3_read_reg_2804_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_4_read_reg_2810 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_4_read_reg_2810_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_5_read_reg_2816 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_5_read_reg_2816_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_6_read_reg_2822 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_6_read_reg_2822_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_7_read_reg_2828 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_0_V_7_read_reg_2828_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_0_read_reg_2834 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_0_read_reg_2834_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_1_read_reg_2840 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_1_read_reg_2840_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_2_read_reg_2846 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_2_read_reg_2846_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_3_read_reg_2852 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_3_read_reg_2852_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_4_read_reg_2858 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_4_read_reg_2858_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_5_read_reg_2864 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_5_read_reg_2864_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_6_read_reg_2870 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_6_read_reg_2870_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_7_read_reg_2876 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_1_V_7_read_reg_2876_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_0_read_reg_2882 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_0_read_reg_2882_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_1_read_reg_2888 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_1_read_reg_2888_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_2_read_reg_2894 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_2_read_reg_2894_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_3_read_reg_2900 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_3_read_reg_2900_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_4_read_reg_2906 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_4_read_reg_2906_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_5_read_reg_2912 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_5_read_reg_2912_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_6_read_reg_2918 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_6_read_reg_2918_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_7_read_reg_2924 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_2_V_7_read_reg_2924_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_0_read_reg_2930 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_0_read_reg_2930_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_1_read_reg_2936 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_1_read_reg_2936_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_2_read_reg_2942 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_2_read_reg_2942_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_3_read_reg_2948 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_3_read_reg_2948_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_4_read_reg_2954 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_4_read_reg_2954_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_5_read_reg_2960 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_5_read_reg_2960_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_6_read_reg_2966 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_6_read_reg_2966_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_7_read_reg_2972 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_3_V_7_read_reg_2972_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_0_read_reg_2978 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_0_read_reg_2978_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_1_read_reg_2984 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_1_read_reg_2984_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_2_read_reg_2990 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_2_read_reg_2990_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_3_read_reg_2996 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_3_read_reg_2996_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_4_read_reg_3002 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_4_read_reg_3002_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_5_read_reg_3008 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_5_read_reg_3008_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_6_read_reg_3014 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_6_read_reg_3014_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_7_read_reg_3020 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_4_V_7_read_reg_3020_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_0_read_reg_3026 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_0_read_reg_3026_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_1_read_reg_3032 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_1_read_reg_3032_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_2_read_reg_3038 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_2_read_reg_3038_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_3_read_reg_3044 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_3_read_reg_3044_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_4_read_reg_3050 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_4_read_reg_3050_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_5_read_reg_3056 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_5_read_reg_3056_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_6_read_reg_3062 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_6_read_reg_3062_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_7_read_reg_3068 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_5_V_7_read_reg_3068_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_0_read_reg_3074 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_0_read_reg_3074_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_1_read_reg_3080 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_1_read_reg_3080_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_2_read_reg_3086 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_2_read_reg_3086_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_3_read_reg_3092 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_3_read_reg_3092_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_4_read_reg_3098 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_4_read_reg_3098_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_5_read_reg_3104 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_5_read_reg_3104_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_6_read_reg_3110 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_6_read_reg_3110_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_7_read_reg_3116 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_6_V_7_read_reg_3116_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_0_read_reg_3122 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_0_read_reg_3122_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_1_read_reg_3128 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_1_read_reg_3128_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_2_read_reg_3134 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_2_read_reg_3134_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_3_read_reg_3140 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_3_read_reg_3140_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_4_read_reg_3146 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_4_read_reg_3146_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_5_read_reg_3152 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_5_read_reg_3152_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_6_read_reg_3158 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_6_read_reg_3158_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_7_read_reg_3164 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputStubData_nentries_7_V_7_read_reg_3164_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal t_V_fu_1054_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_reg_3170 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln215_reg_3175 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_3175_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_3175_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_3175_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_3175_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_1_reg_3179 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_1_reg_3179_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln238_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln238_reg_3193 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln238_reg_3193_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iprojectiontmp_V_fu_1123_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal moreProjectionsAvailable_2_fu_1131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_1_load_reg_3216 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_15_load_reg_3235 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_22_load_reg_3254 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_28_load_reg_3272 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_33_load_reg_3289 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_37_load_reg_3305 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_40_load_reg_3320 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_50_load_reg_3334 : STD_LOGIC_VECTOR (31 downto 0);
    signal bufferNotEmpty_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bufferNotEmpty_reg_3347 : STD_LOGIC_VECTOR (0 downto 0);
    signal bufferNotEmpty_reg_3347_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bufferNotEmpty_reg_3347_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal projectiondatatmp_data_V_reg_3351 : STD_LOGIC_VECTOR (23 downto 0);
    signal rzbinfirst_V_fu_1168_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal rzbinfirst_V_reg_3357 : STD_LOGIC_VECTOR (2 downto 0);
    signal rzbinlast_V_fu_1190_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal rzbinlast_V_reg_3362 : STD_LOGIC_VECTOR (2 downto 0);
    signal savefirst_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal savefirst_reg_3367 : STD_LOGIC_VECTOR (0 downto 0);
    signal savelast_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal savelast_reg_3379 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln312_fu_1378_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln312_reg_3391 : STD_LOGIC_VECTOR (3 downto 0);
    signal head_writeindex_tmp_last_V_fu_1386_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal head_writeindex_tmp_last_V_reg_3396 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln312_1_fu_1392_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln312_1_reg_3407 : STD_LOGIC_VECTOR (3 downto 0);
    signal head_writeindex_tmp_V_fu_1406_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal trunc_ln681_fu_2378_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln681_reg_3425 : STD_LOGIC_VECTOR (0 downto 0);
    signal projindex_V_reg_3430 : STD_LOGIC_VECTOR (6 downto 0);
    signal projindex_V_reg_3430_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal projfinez_V_reg_3435 : STD_LOGIC_VECTOR (3 downto 0);
    signal projfinephi_V_reg_3441 : STD_LOGIC_VECTOR (2 downto 0);
    signal projrinv_V_reg_3446 : STD_LOGIC_VECTOR (4 downto 0);
    signal isPSseed_reg_3451 : STD_LOGIC_VECTOR (0 downto 0);
    signal stubindex_V_reg_3456 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln349_fu_2678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln349_reg_3461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_nproj_V_rewind_phi_fu_833_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_rewind_phi_fu_847_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bx_V22_rewind_phi_fu_861_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_t_V_412_phi_fu_890_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_V_fu_1021_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter0_nproj_V_phi_reg_916 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_phi_phi_fu_932_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_fu_1016_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_phi_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V22_phi_reg_940 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_969 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_t_V_2_phi_fu_997_p8 : STD_LOGIC_VECTOR (6 downto 0);
    signal ncmatch_V_fu_2704_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter5_t_V_2_reg_993 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln57_fu_1049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_fu_1548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal index_part1_fu_2667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_fu_2699_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal projectionBuffer_7_V_1_fu_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_190_fu_2277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_15_fu_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_191_fu_2283_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_15_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_22_fu_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_193_fu_2289_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_22_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_28_fu_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_194_fu_2295_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_28_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_33_fu_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_195_fu_2301_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_33_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_37_fu_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_196_fu_2307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_37_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_40_fu_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_197_fu_2313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_40_load : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_50_fu_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_198_fu_2319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_projectionBuffer_7_V_50_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tail_readindex_V_fu_344 : STD_LOGIC_VECTOR (2 downto 0);
    signal tail_readindex_V_1_fu_1472_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_t_V_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal istub_V_fu_348 : STD_LOGIC_VECTOR (3 downto 0);
    signal istub_V_1_fu_1494_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_4_fu_1041_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal head_writeindexplus_V_fu_1069_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal head_writeindexplusplus_V_fu_1075_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal phitmp_i_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln238_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln238_1_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iprojection_V_fu_1111_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal moreProjectionsAvailable_1_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln209_1_fu_1186_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1196_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal nstubfirst_V_fu_1208_p65 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_fu_1278_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal nstublast_V_fu_1290_p65 : STD_LOGIC_VECTOR (6 downto 0);
    signal nstubfirst_V_fu_1208_p66 : STD_LOGIC_VECTOR (4 downto 0);
    signal nstublast_V_fu_1290_p66 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln253_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln209_fu_1382_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln209_2_fu_1396_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal head_writeindex_V_fu_1400_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal qdata_V1_fu_1416_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln215_fu_1447_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal nstubs_V_fu_1437_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_1_fu_1451_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln891_fu_1457_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_1488_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal qdata_V7_fu_1507_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1528_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1538_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln321_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_192_fu_1553_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_1_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_fu_1568_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_2_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_104_fu_1581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_3_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_105_fu_1594_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_4_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_106_fu_1607_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_5_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_107_fu_1620_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_6_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_108_fu_1633_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_110_fu_1653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_111_fu_1660_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_112_fu_1667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_113_fu_1674_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_114_fu_1681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_115_fu_1688_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_117_fu_1702_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_118_fu_1709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_119_fu_1716_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_120_fu_1723_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_121_fu_1730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_123_fu_1744_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_124_fu_1751_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_125_fu_1758_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_126_fu_1765_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_128_fu_1779_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_129_fu_1786_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_130_fu_1793_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_132_fu_1807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_133_fu_1814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_135_fu_1828_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_109_fu_1646_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_116_fu_1695_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_122_fu_1737_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_127_fu_1772_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_131_fu_1800_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_134_fu_1821_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_136_fu_1835_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_137_fu_1842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_7_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_138_fu_1849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_199_fu_1897_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_8_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_147_fu_1911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_9_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_148_fu_1924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_10_fu_1945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_149_fu_1937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_11_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_150_fu_1950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_12_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_151_fu_1963_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_13_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal projectionBuffer_7_V_152_fu_1976_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_139_fu_1855_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_154_fu_1997_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_155_fu_2005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_156_fu_2013_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_157_fu_2021_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_158_fu_2029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_159_fu_2037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_140_fu_1861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_161_fu_2053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_162_fu_2061_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_163_fu_2069_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_164_fu_2077_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_165_fu_2085_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_141_fu_1867_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_167_fu_2101_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_168_fu_2109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_169_fu_2117_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_170_fu_2125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_142_fu_1873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_172_fu_2141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_173_fu_2149_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_174_fu_2157_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_143_fu_1879_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_176_fu_2173_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_177_fu_2181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_144_fu_1885_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_179_fu_2197_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_145_fu_1891_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_153_fu_1989_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_160_fu_2045_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_166_fu_2093_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_171_fu_2133_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_175_fu_2165_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_178_fu_2189_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_180_fu_2205_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_181_fu_2213_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_182_fu_2221_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_183_fu_2228_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_184_fu_2235_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_185_fu_2242_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_186_fu_2249_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_187_fu_2256_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_188_fu_2263_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal projectionBuffer_7_V_189_fu_2270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal qdata_V_fu_2365_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal qdata_V2_fu_2382_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal qdata_V3_fu_2405_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal qdata_V4_fu_2428_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal qdata_V5_fu_2451_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal qdata_V6_fu_2474_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal projfinezadj_V_1_fu_2532_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln68_fu_2537_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal projfinezadj_V_fu_2529_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal stubfinez_V_fu_2505_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln68_fu_2548_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal projfinezadj_V_2_fu_2541_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal stubfinephi_V_fu_2509_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lhs_V_fu_2558_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rhs_V_fu_2561_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal idz_V_fu_2552_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_2577_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln891_1_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_2587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_2_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln326_fu_2593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln327_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_2565_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln335_fu_2624_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln336_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln335_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln336_1_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stubbend_V_fu_2519_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_2660_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pass_fu_2617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln335_1_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln349_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_591 : BOOLEAN;
    signal ap_condition_49 : BOOLEAN;
    signal ap_condition_1893 : BOOLEAN;
    signal ap_condition_1897 : BOOLEAN;

    component MatchEngineTop_L4_mux_647_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        din3 : IN STD_LOGIC_VECTOR (4 downto 0);
        din4 : IN STD_LOGIC_VECTOR (4 downto 0);
        din5 : IN STD_LOGIC_VECTOR (4 downto 0);
        din6 : IN STD_LOGIC_VECTOR (4 downto 0);
        din7 : IN STD_LOGIC_VECTOR (4 downto 0);
        din8 : IN STD_LOGIC_VECTOR (4 downto 0);
        din9 : IN STD_LOGIC_VECTOR (4 downto 0);
        din10 : IN STD_LOGIC_VECTOR (4 downto 0);
        din11 : IN STD_LOGIC_VECTOR (4 downto 0);
        din12 : IN STD_LOGIC_VECTOR (4 downto 0);
        din13 : IN STD_LOGIC_VECTOR (4 downto 0);
        din14 : IN STD_LOGIC_VECTOR (4 downto 0);
        din15 : IN STD_LOGIC_VECTOR (4 downto 0);
        din16 : IN STD_LOGIC_VECTOR (4 downto 0);
        din17 : IN STD_LOGIC_VECTOR (4 downto 0);
        din18 : IN STD_LOGIC_VECTOR (4 downto 0);
        din19 : IN STD_LOGIC_VECTOR (4 downto 0);
        din20 : IN STD_LOGIC_VECTOR (4 downto 0);
        din21 : IN STD_LOGIC_VECTOR (4 downto 0);
        din22 : IN STD_LOGIC_VECTOR (4 downto 0);
        din23 : IN STD_LOGIC_VECTOR (4 downto 0);
        din24 : IN STD_LOGIC_VECTOR (4 downto 0);
        din25 : IN STD_LOGIC_VECTOR (4 downto 0);
        din26 : IN STD_LOGIC_VECTOR (4 downto 0);
        din27 : IN STD_LOGIC_VECTOR (4 downto 0);
        din28 : IN STD_LOGIC_VECTOR (4 downto 0);
        din29 : IN STD_LOGIC_VECTOR (4 downto 0);
        din30 : IN STD_LOGIC_VECTOR (4 downto 0);
        din31 : IN STD_LOGIC_VECTOR (4 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        din33 : IN STD_LOGIC_VECTOR (4 downto 0);
        din34 : IN STD_LOGIC_VECTOR (4 downto 0);
        din35 : IN STD_LOGIC_VECTOR (4 downto 0);
        din36 : IN STD_LOGIC_VECTOR (4 downto 0);
        din37 : IN STD_LOGIC_VECTOR (4 downto 0);
        din38 : IN STD_LOGIC_VECTOR (4 downto 0);
        din39 : IN STD_LOGIC_VECTOR (4 downto 0);
        din40 : IN STD_LOGIC_VECTOR (4 downto 0);
        din41 : IN STD_LOGIC_VECTOR (4 downto 0);
        din42 : IN STD_LOGIC_VECTOR (4 downto 0);
        din43 : IN STD_LOGIC_VECTOR (4 downto 0);
        din44 : IN STD_LOGIC_VECTOR (4 downto 0);
        din45 : IN STD_LOGIC_VECTOR (4 downto 0);
        din46 : IN STD_LOGIC_VECTOR (4 downto 0);
        din47 : IN STD_LOGIC_VECTOR (4 downto 0);
        din48 : IN STD_LOGIC_VECTOR (4 downto 0);
        din49 : IN STD_LOGIC_VECTOR (4 downto 0);
        din50 : IN STD_LOGIC_VECTOR (4 downto 0);
        din51 : IN STD_LOGIC_VECTOR (4 downto 0);
        din52 : IN STD_LOGIC_VECTOR (4 downto 0);
        din53 : IN STD_LOGIC_VECTOR (4 downto 0);
        din54 : IN STD_LOGIC_VECTOR (4 downto 0);
        din55 : IN STD_LOGIC_VECTOR (4 downto 0);
        din56 : IN STD_LOGIC_VECTOR (4 downto 0);
        din57 : IN STD_LOGIC_VECTOR (4 downto 0);
        din58 : IN STD_LOGIC_VECTOR (4 downto 0);
        din59 : IN STD_LOGIC_VECTOR (4 downto 0);
        din60 : IN STD_LOGIC_VECTOR (4 downto 0);
        din61 : IN STD_LOGIC_VECTOR (4 downto 0);
        din62 : IN STD_LOGIC_VECTOR (4 downto 0);
        din63 : IN STD_LOGIC_VECTOR (4 downto 0);
        din64 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component MatchEngineTop_L4_mux_83_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MatchEngineTop_L4_lut_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    lut_V_U : component MatchEngineTop_L4_lut_V
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_V_address0,
        ce0 => lut_V_ce0,
        q0 => lut_V_q0);

    MatchEngineTop_L4_mux_647_5_1_1_U1 : component MatchEngineTop_L4_mux_647_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        din3_WIDTH => 5,
        din4_WIDTH => 5,
        din5_WIDTH => 5,
        din6_WIDTH => 5,
        din7_WIDTH => 5,
        din8_WIDTH => 5,
        din9_WIDTH => 5,
        din10_WIDTH => 5,
        din11_WIDTH => 5,
        din12_WIDTH => 5,
        din13_WIDTH => 5,
        din14_WIDTH => 5,
        din15_WIDTH => 5,
        din16_WIDTH => 5,
        din17_WIDTH => 5,
        din18_WIDTH => 5,
        din19_WIDTH => 5,
        din20_WIDTH => 5,
        din21_WIDTH => 5,
        din22_WIDTH => 5,
        din23_WIDTH => 5,
        din24_WIDTH => 5,
        din25_WIDTH => 5,
        din26_WIDTH => 5,
        din27_WIDTH => 5,
        din28_WIDTH => 5,
        din29_WIDTH => 5,
        din30_WIDTH => 5,
        din31_WIDTH => 5,
        din32_WIDTH => 5,
        din33_WIDTH => 5,
        din34_WIDTH => 5,
        din35_WIDTH => 5,
        din36_WIDTH => 5,
        din37_WIDTH => 5,
        din38_WIDTH => 5,
        din39_WIDTH => 5,
        din40_WIDTH => 5,
        din41_WIDTH => 5,
        din42_WIDTH => 5,
        din43_WIDTH => 5,
        din44_WIDTH => 5,
        din45_WIDTH => 5,
        din46_WIDTH => 5,
        din47_WIDTH => 5,
        din48_WIDTH => 5,
        din49_WIDTH => 5,
        din50_WIDTH => 5,
        din51_WIDTH => 5,
        din52_WIDTH => 5,
        din53_WIDTH => 5,
        din54_WIDTH => 5,
        din55_WIDTH => 5,
        din56_WIDTH => 5,
        din57_WIDTH => 5,
        din58_WIDTH => 5,
        din59_WIDTH => 5,
        din60_WIDTH => 5,
        din61_WIDTH => 5,
        din62_WIDTH => 5,
        din63_WIDTH => 5,
        din64_WIDTH => 7,
        dout_WIDTH => 5)
    port map (
        din0 => inputStubData_nentries_0_V_0_read_reg_2786_pp0_iter1_reg,
        din1 => inputStubData_nentries_0_V_1_read_reg_2792_pp0_iter1_reg,
        din2 => inputStubData_nentries_0_V_2_read_reg_2798_pp0_iter1_reg,
        din3 => inputStubData_nentries_0_V_3_read_reg_2804_pp0_iter1_reg,
        din4 => inputStubData_nentries_0_V_4_read_reg_2810_pp0_iter1_reg,
        din5 => inputStubData_nentries_0_V_5_read_reg_2816_pp0_iter1_reg,
        din6 => inputStubData_nentries_0_V_6_read_reg_2822_pp0_iter1_reg,
        din7 => inputStubData_nentries_0_V_7_read_reg_2828_pp0_iter1_reg,
        din8 => inputStubData_nentries_1_V_0_read_reg_2834_pp0_iter1_reg,
        din9 => inputStubData_nentries_1_V_1_read_reg_2840_pp0_iter1_reg,
        din10 => inputStubData_nentries_1_V_2_read_reg_2846_pp0_iter1_reg,
        din11 => inputStubData_nentries_1_V_3_read_reg_2852_pp0_iter1_reg,
        din12 => inputStubData_nentries_1_V_4_read_reg_2858_pp0_iter1_reg,
        din13 => inputStubData_nentries_1_V_5_read_reg_2864_pp0_iter1_reg,
        din14 => inputStubData_nentries_1_V_6_read_reg_2870_pp0_iter1_reg,
        din15 => inputStubData_nentries_1_V_7_read_reg_2876_pp0_iter1_reg,
        din16 => inputStubData_nentries_2_V_0_read_reg_2882_pp0_iter1_reg,
        din17 => inputStubData_nentries_2_V_1_read_reg_2888_pp0_iter1_reg,
        din18 => inputStubData_nentries_2_V_2_read_reg_2894_pp0_iter1_reg,
        din19 => inputStubData_nentries_2_V_3_read_reg_2900_pp0_iter1_reg,
        din20 => inputStubData_nentries_2_V_4_read_reg_2906_pp0_iter1_reg,
        din21 => inputStubData_nentries_2_V_5_read_reg_2912_pp0_iter1_reg,
        din22 => inputStubData_nentries_2_V_6_read_reg_2918_pp0_iter1_reg,
        din23 => inputStubData_nentries_2_V_7_read_reg_2924_pp0_iter1_reg,
        din24 => inputStubData_nentries_3_V_0_read_reg_2930_pp0_iter1_reg,
        din25 => inputStubData_nentries_3_V_1_read_reg_2936_pp0_iter1_reg,
        din26 => inputStubData_nentries_3_V_2_read_reg_2942_pp0_iter1_reg,
        din27 => inputStubData_nentries_3_V_3_read_reg_2948_pp0_iter1_reg,
        din28 => inputStubData_nentries_3_V_4_read_reg_2954_pp0_iter1_reg,
        din29 => inputStubData_nentries_3_V_5_read_reg_2960_pp0_iter1_reg,
        din30 => inputStubData_nentries_3_V_6_read_reg_2966_pp0_iter1_reg,
        din31 => inputStubData_nentries_3_V_7_read_reg_2972_pp0_iter1_reg,
        din32 => inputStubData_nentries_4_V_0_read_reg_2978_pp0_iter1_reg,
        din33 => inputStubData_nentries_4_V_1_read_reg_2984_pp0_iter1_reg,
        din34 => inputStubData_nentries_4_V_2_read_reg_2990_pp0_iter1_reg,
        din35 => inputStubData_nentries_4_V_3_read_reg_2996_pp0_iter1_reg,
        din36 => inputStubData_nentries_4_V_4_read_reg_3002_pp0_iter1_reg,
        din37 => inputStubData_nentries_4_V_5_read_reg_3008_pp0_iter1_reg,
        din38 => inputStubData_nentries_4_V_6_read_reg_3014_pp0_iter1_reg,
        din39 => inputStubData_nentries_4_V_7_read_reg_3020_pp0_iter1_reg,
        din40 => inputStubData_nentries_5_V_0_read_reg_3026_pp0_iter1_reg,
        din41 => inputStubData_nentries_5_V_1_read_reg_3032_pp0_iter1_reg,
        din42 => inputStubData_nentries_5_V_2_read_reg_3038_pp0_iter1_reg,
        din43 => inputStubData_nentries_5_V_3_read_reg_3044_pp0_iter1_reg,
        din44 => inputStubData_nentries_5_V_4_read_reg_3050_pp0_iter1_reg,
        din45 => inputStubData_nentries_5_V_5_read_reg_3056_pp0_iter1_reg,
        din46 => inputStubData_nentries_5_V_6_read_reg_3062_pp0_iter1_reg,
        din47 => inputStubData_nentries_5_V_7_read_reg_3068_pp0_iter1_reg,
        din48 => inputStubData_nentries_6_V_0_read_reg_3074_pp0_iter1_reg,
        din49 => inputStubData_nentries_6_V_1_read_reg_3080_pp0_iter1_reg,
        din50 => inputStubData_nentries_6_V_2_read_reg_3086_pp0_iter1_reg,
        din51 => inputStubData_nentries_6_V_3_read_reg_3092_pp0_iter1_reg,
        din52 => inputStubData_nentries_6_V_4_read_reg_3098_pp0_iter1_reg,
        din53 => inputStubData_nentries_6_V_5_read_reg_3104_pp0_iter1_reg,
        din54 => inputStubData_nentries_6_V_6_read_reg_3110_pp0_iter1_reg,
        din55 => inputStubData_nentries_6_V_7_read_reg_3116_pp0_iter1_reg,
        din56 => inputStubData_nentries_7_V_0_read_reg_3122_pp0_iter1_reg,
        din57 => inputStubData_nentries_7_V_1_read_reg_3128_pp0_iter1_reg,
        din58 => inputStubData_nentries_7_V_2_read_reg_3134_pp0_iter1_reg,
        din59 => inputStubData_nentries_7_V_3_read_reg_3140_pp0_iter1_reg,
        din60 => inputStubData_nentries_7_V_4_read_reg_3146_pp0_iter1_reg,
        din61 => inputStubData_nentries_7_V_5_read_reg_3152_pp0_iter1_reg,
        din62 => inputStubData_nentries_7_V_6_read_reg_3158_pp0_iter1_reg,
        din63 => inputStubData_nentries_7_V_7_read_reg_3164_pp0_iter1_reg,
        din64 => nstubfirst_V_fu_1208_p65,
        dout => nstubfirst_V_fu_1208_p66);

    MatchEngineTop_L4_mux_647_5_1_1_U2 : component MatchEngineTop_L4_mux_647_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        din3_WIDTH => 5,
        din4_WIDTH => 5,
        din5_WIDTH => 5,
        din6_WIDTH => 5,
        din7_WIDTH => 5,
        din8_WIDTH => 5,
        din9_WIDTH => 5,
        din10_WIDTH => 5,
        din11_WIDTH => 5,
        din12_WIDTH => 5,
        din13_WIDTH => 5,
        din14_WIDTH => 5,
        din15_WIDTH => 5,
        din16_WIDTH => 5,
        din17_WIDTH => 5,
        din18_WIDTH => 5,
        din19_WIDTH => 5,
        din20_WIDTH => 5,
        din21_WIDTH => 5,
        din22_WIDTH => 5,
        din23_WIDTH => 5,
        din24_WIDTH => 5,
        din25_WIDTH => 5,
        din26_WIDTH => 5,
        din27_WIDTH => 5,
        din28_WIDTH => 5,
        din29_WIDTH => 5,
        din30_WIDTH => 5,
        din31_WIDTH => 5,
        din32_WIDTH => 5,
        din33_WIDTH => 5,
        din34_WIDTH => 5,
        din35_WIDTH => 5,
        din36_WIDTH => 5,
        din37_WIDTH => 5,
        din38_WIDTH => 5,
        din39_WIDTH => 5,
        din40_WIDTH => 5,
        din41_WIDTH => 5,
        din42_WIDTH => 5,
        din43_WIDTH => 5,
        din44_WIDTH => 5,
        din45_WIDTH => 5,
        din46_WIDTH => 5,
        din47_WIDTH => 5,
        din48_WIDTH => 5,
        din49_WIDTH => 5,
        din50_WIDTH => 5,
        din51_WIDTH => 5,
        din52_WIDTH => 5,
        din53_WIDTH => 5,
        din54_WIDTH => 5,
        din55_WIDTH => 5,
        din56_WIDTH => 5,
        din57_WIDTH => 5,
        din58_WIDTH => 5,
        din59_WIDTH => 5,
        din60_WIDTH => 5,
        din61_WIDTH => 5,
        din62_WIDTH => 5,
        din63_WIDTH => 5,
        din64_WIDTH => 7,
        dout_WIDTH => 5)
    port map (
        din0 => inputStubData_nentries_0_V_0_read_reg_2786_pp0_iter1_reg,
        din1 => inputStubData_nentries_0_V_1_read_reg_2792_pp0_iter1_reg,
        din2 => inputStubData_nentries_0_V_2_read_reg_2798_pp0_iter1_reg,
        din3 => inputStubData_nentries_0_V_3_read_reg_2804_pp0_iter1_reg,
        din4 => inputStubData_nentries_0_V_4_read_reg_2810_pp0_iter1_reg,
        din5 => inputStubData_nentries_0_V_5_read_reg_2816_pp0_iter1_reg,
        din6 => inputStubData_nentries_0_V_6_read_reg_2822_pp0_iter1_reg,
        din7 => inputStubData_nentries_0_V_7_read_reg_2828_pp0_iter1_reg,
        din8 => inputStubData_nentries_1_V_0_read_reg_2834_pp0_iter1_reg,
        din9 => inputStubData_nentries_1_V_1_read_reg_2840_pp0_iter1_reg,
        din10 => inputStubData_nentries_1_V_2_read_reg_2846_pp0_iter1_reg,
        din11 => inputStubData_nentries_1_V_3_read_reg_2852_pp0_iter1_reg,
        din12 => inputStubData_nentries_1_V_4_read_reg_2858_pp0_iter1_reg,
        din13 => inputStubData_nentries_1_V_5_read_reg_2864_pp0_iter1_reg,
        din14 => inputStubData_nentries_1_V_6_read_reg_2870_pp0_iter1_reg,
        din15 => inputStubData_nentries_1_V_7_read_reg_2876_pp0_iter1_reg,
        din16 => inputStubData_nentries_2_V_0_read_reg_2882_pp0_iter1_reg,
        din17 => inputStubData_nentries_2_V_1_read_reg_2888_pp0_iter1_reg,
        din18 => inputStubData_nentries_2_V_2_read_reg_2894_pp0_iter1_reg,
        din19 => inputStubData_nentries_2_V_3_read_reg_2900_pp0_iter1_reg,
        din20 => inputStubData_nentries_2_V_4_read_reg_2906_pp0_iter1_reg,
        din21 => inputStubData_nentries_2_V_5_read_reg_2912_pp0_iter1_reg,
        din22 => inputStubData_nentries_2_V_6_read_reg_2918_pp0_iter1_reg,
        din23 => inputStubData_nentries_2_V_7_read_reg_2924_pp0_iter1_reg,
        din24 => inputStubData_nentries_3_V_0_read_reg_2930_pp0_iter1_reg,
        din25 => inputStubData_nentries_3_V_1_read_reg_2936_pp0_iter1_reg,
        din26 => inputStubData_nentries_3_V_2_read_reg_2942_pp0_iter1_reg,
        din27 => inputStubData_nentries_3_V_3_read_reg_2948_pp0_iter1_reg,
        din28 => inputStubData_nentries_3_V_4_read_reg_2954_pp0_iter1_reg,
        din29 => inputStubData_nentries_3_V_5_read_reg_2960_pp0_iter1_reg,
        din30 => inputStubData_nentries_3_V_6_read_reg_2966_pp0_iter1_reg,
        din31 => inputStubData_nentries_3_V_7_read_reg_2972_pp0_iter1_reg,
        din32 => inputStubData_nentries_4_V_0_read_reg_2978_pp0_iter1_reg,
        din33 => inputStubData_nentries_4_V_1_read_reg_2984_pp0_iter1_reg,
        din34 => inputStubData_nentries_4_V_2_read_reg_2990_pp0_iter1_reg,
        din35 => inputStubData_nentries_4_V_3_read_reg_2996_pp0_iter1_reg,
        din36 => inputStubData_nentries_4_V_4_read_reg_3002_pp0_iter1_reg,
        din37 => inputStubData_nentries_4_V_5_read_reg_3008_pp0_iter1_reg,
        din38 => inputStubData_nentries_4_V_6_read_reg_3014_pp0_iter1_reg,
        din39 => inputStubData_nentries_4_V_7_read_reg_3020_pp0_iter1_reg,
        din40 => inputStubData_nentries_5_V_0_read_reg_3026_pp0_iter1_reg,
        din41 => inputStubData_nentries_5_V_1_read_reg_3032_pp0_iter1_reg,
        din42 => inputStubData_nentries_5_V_2_read_reg_3038_pp0_iter1_reg,
        din43 => inputStubData_nentries_5_V_3_read_reg_3044_pp0_iter1_reg,
        din44 => inputStubData_nentries_5_V_4_read_reg_3050_pp0_iter1_reg,
        din45 => inputStubData_nentries_5_V_5_read_reg_3056_pp0_iter1_reg,
        din46 => inputStubData_nentries_5_V_6_read_reg_3062_pp0_iter1_reg,
        din47 => inputStubData_nentries_5_V_7_read_reg_3068_pp0_iter1_reg,
        din48 => inputStubData_nentries_6_V_0_read_reg_3074_pp0_iter1_reg,
        din49 => inputStubData_nentries_6_V_1_read_reg_3080_pp0_iter1_reg,
        din50 => inputStubData_nentries_6_V_2_read_reg_3086_pp0_iter1_reg,
        din51 => inputStubData_nentries_6_V_3_read_reg_3092_pp0_iter1_reg,
        din52 => inputStubData_nentries_6_V_4_read_reg_3098_pp0_iter1_reg,
        din53 => inputStubData_nentries_6_V_5_read_reg_3104_pp0_iter1_reg,
        din54 => inputStubData_nentries_6_V_6_read_reg_3110_pp0_iter1_reg,
        din55 => inputStubData_nentries_6_V_7_read_reg_3116_pp0_iter1_reg,
        din56 => inputStubData_nentries_7_V_0_read_reg_3122_pp0_iter1_reg,
        din57 => inputStubData_nentries_7_V_1_read_reg_3128_pp0_iter1_reg,
        din58 => inputStubData_nentries_7_V_2_read_reg_3134_pp0_iter1_reg,
        din59 => inputStubData_nentries_7_V_3_read_reg_3140_pp0_iter1_reg,
        din60 => inputStubData_nentries_7_V_4_read_reg_3146_pp0_iter1_reg,
        din61 => inputStubData_nentries_7_V_5_read_reg_3152_pp0_iter1_reg,
        din62 => inputStubData_nentries_7_V_6_read_reg_3158_pp0_iter1_reg,
        din63 => inputStubData_nentries_7_V_7_read_reg_3164_pp0_iter1_reg,
        din64 => nstublast_V_fu_1290_p65,
        dout => nstublast_V_fu_1290_p66);

    MatchEngineTop_L4_mux_83_32_1_1_U3 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_projectionBuffer_7_V_50_load,
        din1 => ap_sig_allocacmp_projectionBuffer_7_V_40_load,
        din2 => ap_sig_allocacmp_projectionBuffer_7_V_37_load,
        din3 => ap_sig_allocacmp_projectionBuffer_7_V_33_load,
        din4 => ap_sig_allocacmp_projectionBuffer_7_V_28_load,
        din5 => ap_sig_allocacmp_projectionBuffer_7_V_22_load,
        din6 => ap_sig_allocacmp_projectionBuffer_7_V_15_load,
        din7 => ap_sig_allocacmp_projectionBuffer_7_V_1_load,
        din8 => t_V_1_reg_3179,
        dout => qdata_V1_fu_1416_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U4 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_projectionBuffer_7_V_50_load,
        din1 => ap_sig_allocacmp_projectionBuffer_7_V_40_load,
        din2 => ap_sig_allocacmp_projectionBuffer_7_V_37_load,
        din3 => ap_sig_allocacmp_projectionBuffer_7_V_33_load,
        din4 => ap_sig_allocacmp_projectionBuffer_7_V_28_load,
        din5 => ap_sig_allocacmp_projectionBuffer_7_V_22_load,
        din6 => ap_sig_allocacmp_projectionBuffer_7_V_15_load,
        din7 => ap_sig_allocacmp_projectionBuffer_7_V_1_load,
        din8 => t_V_1_reg_3179,
        dout => qdata_V7_fu_1507_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U5 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => projectionBuffer_7_V_50_load_reg_3334,
        din1 => projectionBuffer_7_V_40_load_reg_3320,
        din2 => projectionBuffer_7_V_37_load_reg_3305,
        din3 => projectionBuffer_7_V_33_load_reg_3289,
        din4 => projectionBuffer_7_V_28_load_reg_3272,
        din5 => projectionBuffer_7_V_22_load_reg_3254,
        din6 => projectionBuffer_7_V_15_load_reg_3235,
        din7 => projectionBuffer_7_V_1_load_reg_3216,
        din8 => t_V_1_reg_3179_pp0_iter2_reg,
        dout => qdata_V_fu_2365_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U6 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => projectionBuffer_7_V_50_load_reg_3334,
        din1 => projectionBuffer_7_V_40_load_reg_3320,
        din2 => projectionBuffer_7_V_37_load_reg_3305,
        din3 => projectionBuffer_7_V_33_load_reg_3289,
        din4 => projectionBuffer_7_V_28_load_reg_3272,
        din5 => projectionBuffer_7_V_22_load_reg_3254,
        din6 => projectionBuffer_7_V_15_load_reg_3235,
        din7 => projectionBuffer_7_V_1_load_reg_3216,
        din8 => t_V_1_reg_3179_pp0_iter2_reg,
        dout => qdata_V2_fu_2382_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U7 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => projectionBuffer_7_V_50_load_reg_3334,
        din1 => projectionBuffer_7_V_40_load_reg_3320,
        din2 => projectionBuffer_7_V_37_load_reg_3305,
        din3 => projectionBuffer_7_V_33_load_reg_3289,
        din4 => projectionBuffer_7_V_28_load_reg_3272,
        din5 => projectionBuffer_7_V_22_load_reg_3254,
        din6 => projectionBuffer_7_V_15_load_reg_3235,
        din7 => projectionBuffer_7_V_1_load_reg_3216,
        din8 => t_V_1_reg_3179_pp0_iter2_reg,
        dout => qdata_V3_fu_2405_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U8 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => projectionBuffer_7_V_50_load_reg_3334,
        din1 => projectionBuffer_7_V_40_load_reg_3320,
        din2 => projectionBuffer_7_V_37_load_reg_3305,
        din3 => projectionBuffer_7_V_33_load_reg_3289,
        din4 => projectionBuffer_7_V_28_load_reg_3272,
        din5 => projectionBuffer_7_V_22_load_reg_3254,
        din6 => projectionBuffer_7_V_15_load_reg_3235,
        din7 => projectionBuffer_7_V_1_load_reg_3216,
        din8 => t_V_1_reg_3179_pp0_iter2_reg,
        dout => qdata_V4_fu_2428_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U9 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => projectionBuffer_7_V_50_load_reg_3334,
        din1 => projectionBuffer_7_V_40_load_reg_3320,
        din2 => projectionBuffer_7_V_37_load_reg_3305,
        din3 => projectionBuffer_7_V_33_load_reg_3289,
        din4 => projectionBuffer_7_V_28_load_reg_3272,
        din5 => projectionBuffer_7_V_22_load_reg_3254,
        din6 => projectionBuffer_7_V_15_load_reg_3235,
        din7 => projectionBuffer_7_V_1_load_reg_3216,
        din8 => t_V_1_reg_3179_pp0_iter2_reg,
        dout => qdata_V5_fu_2451_p10);

    MatchEngineTop_L4_mux_83_32_1_1_U10 : component MatchEngineTop_L4_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => projectionBuffer_7_V_50_load_reg_3334,
        din1 => projectionBuffer_7_V_40_load_reg_3320,
        din2 => projectionBuffer_7_V_37_load_reg_3305,
        din3 => projectionBuffer_7_V_33_load_reg_3289,
        din4 => projectionBuffer_7_V_28_load_reg_3272,
        din5 => projectionBuffer_7_V_22_load_reg_3254,
        din6 => projectionBuffer_7_V_15_load_reg_3235,
        din7 => projectionBuffer_7_V_1_load_reg_3216,
        din8 => t_V_1_reg_3179_pp0_iter2_reg,
        dout => qdata_V6_fu_2474_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969 <= ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969 <= moreProjectionsAvailable_fu_1030_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969 <= ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_969;
                end if;
            end if; 
        end if;
    end process;

    bx_V22_phi_reg_940_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_0)) then 
                    bx_V22_phi_reg_940 <= ap_phi_mux_bx_V22_rewind_phi_fu_861_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1)) then 
                    bx_V22_phi_reg_940 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V22_phi_reg_940 <= ap_phi_reg_pp0_iter0_bx_V22_phi_reg_940;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    do_init_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_813 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_813 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    head_writeindex_tmp_V9_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln215_reg_3175_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                head_writeindex_tmp_V9_reg_954 <= head_writeindex_tmp_V_fu_1406_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                head_writeindex_tmp_V9_reg_954 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    iprojectiontmp_V10_reg_901_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                iprojectiontmp_V10_reg_901 <= iprojectiontmp_V_fu_1123_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                iprojectiontmp_V10_reg_901 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    istub_V_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bufferNotEmpty_fu_1163_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln891_fu_1461_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                istub_V_fu_348 <= istub_V_1_fu_1494_p3;
            elsif ((((icmp_ln891_fu_1461_p2 = ap_const_lv1_0) and (bufferNotEmpty_fu_1163_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                istub_V_fu_348 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    nproj_V_phi_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_0)) then 
                    nproj_V_phi_reg_916 <= ap_phi_mux_nproj_V_rewind_phi_fu_833_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1)) then 
                    nproj_V_phi_reg_916 <= nproj_V_fu_1021_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    nproj_V_phi_reg_916 <= ap_phi_reg_pp0_iter0_nproj_V_phi_reg_916;
                end if;
            end if; 
        end if;
    end process;

    p_phi_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_0)) then 
                    p_phi_reg_928 <= ap_phi_mux_p_rewind_phi_fu_847_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1)) then 
                    p_phi_reg_928 <= trunc_ln209_fu_1016_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_phi_reg_928 <= ap_phi_reg_pp0_iter0_p_phi_reg_928;
                end if;
            end if; 
        end if;
    end process;

    t_V_311_reg_979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln215_reg_3175_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                t_V_311_reg_979 <= ap_phi_mux_t_V_2_phi_fu_997_p8;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_311_reg_979 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_412_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_412_reg_886 <= t_V_reg_3170;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_412_reg_886 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    tail_readindex_V_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_1897)) then 
                    tail_readindex_V_fu_344 <= tail_readindex_V_1_fu_1472_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1893)) then 
                    tail_readindex_V_fu_344 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bufferNotEmpty_reg_3347 <= bufferNotEmpty_fu_1163_p2;
                bufferNotEmpty_reg_3347_pp0_iter3_reg <= bufferNotEmpty_reg_3347;
                bufferNotEmpty_reg_3347_pp0_iter4_reg <= bufferNotEmpty_reg_3347_pp0_iter3_reg;
                bx_V22_phi_reg_940_pp0_iter2_reg <= bx_V22_phi_reg_940_pp0_iter1_reg;
                bx_V22_phi_reg_940_pp0_iter3_reg <= bx_V22_phi_reg_940_pp0_iter2_reg;
                head_writeindex_tmp_V9_reg_954_pp0_iter2_reg <= head_writeindex_tmp_V9_reg_954;
                head_writeindex_tmp_last_V_reg_3396 <= head_writeindex_tmp_last_V_fu_1386_p2;
                icmp_ln215_reg_3175_pp0_iter2_reg <= icmp_ln215_reg_3175_pp0_iter1_reg;
                icmp_ln215_reg_3175_pp0_iter3_reg <= icmp_ln215_reg_3175_pp0_iter2_reg;
                icmp_ln215_reg_3175_pp0_iter4_reg <= icmp_ln215_reg_3175_pp0_iter3_reg;
                or_ln238_reg_3193_pp0_iter2_reg <= or_ln238_reg_3193;
                p_phi_reg_928_pp0_iter2_reg <= p_phi_reg_928_pp0_iter1_reg;
                p_phi_reg_928_pp0_iter3_reg <= p_phi_reg_928_pp0_iter2_reg;
                p_phi_reg_928_pp0_iter4_reg <= p_phi_reg_928_pp0_iter3_reg;
                projectionBuffer_7_V_15_load_reg_3235 <= ap_sig_allocacmp_projectionBuffer_7_V_15_load;
                projectionBuffer_7_V_1_load_reg_3216 <= ap_sig_allocacmp_projectionBuffer_7_V_1_load;
                projectionBuffer_7_V_22_load_reg_3254 <= ap_sig_allocacmp_projectionBuffer_7_V_22_load;
                projectionBuffer_7_V_28_load_reg_3272 <= ap_sig_allocacmp_projectionBuffer_7_V_28_load;
                projectionBuffer_7_V_33_load_reg_3289 <= ap_sig_allocacmp_projectionBuffer_7_V_33_load;
                projectionBuffer_7_V_37_load_reg_3305 <= ap_sig_allocacmp_projectionBuffer_7_V_37_load;
                projectionBuffer_7_V_40_load_reg_3320 <= ap_sig_allocacmp_projectionBuffer_7_V_40_load;
                projectionBuffer_7_V_50_load_reg_3334 <= ap_sig_allocacmp_projectionBuffer_7_V_50_load;
                projectiondatatmp_data_V_reg_3351 <= inputProjectionData_dataarray_data_V_q0;
                projindex_V_reg_3430_pp0_iter4_reg <= projindex_V_reg_3430;
                rzbinfirst_V_reg_3357 <= inputProjectionData_dataarray_data_V_q0(16 downto 14);
                rzbinlast_V_reg_3362 <= rzbinlast_V_fu_1190_p2;
                savefirst_reg_3367 <= savefirst_fu_1360_p2;
                savelast_reg_3379 <= savelast_fu_1372_p2;
                t_V_1_reg_3179_pp0_iter2_reg <= t_V_1_reg_3179;
                trunc_ln312_1_reg_3407 <= trunc_ln312_1_fu_1392_p1;
                trunc_ln312_reg_3391 <= trunc_ln312_fu_1378_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V22_phi_reg_940_pp0_iter1_reg <= bx_V22_phi_reg_940;
                icmp_ln215_reg_3175 <= icmp_ln215_fu_1060_p2;
                icmp_ln215_reg_3175_pp0_iter1_reg <= icmp_ln215_reg_3175;
                inputStubData_nentries_0_V_0_read_reg_2786 <= inputStubData_nentries_0_V_0;
                inputStubData_nentries_0_V_0_read_reg_2786_pp0_iter1_reg <= inputStubData_nentries_0_V_0_read_reg_2786;
                inputStubData_nentries_0_V_1_read_reg_2792 <= inputStubData_nentries_0_V_1;
                inputStubData_nentries_0_V_1_read_reg_2792_pp0_iter1_reg <= inputStubData_nentries_0_V_1_read_reg_2792;
                inputStubData_nentries_0_V_2_read_reg_2798 <= inputStubData_nentries_0_V_2;
                inputStubData_nentries_0_V_2_read_reg_2798_pp0_iter1_reg <= inputStubData_nentries_0_V_2_read_reg_2798;
                inputStubData_nentries_0_V_3_read_reg_2804 <= inputStubData_nentries_0_V_3;
                inputStubData_nentries_0_V_3_read_reg_2804_pp0_iter1_reg <= inputStubData_nentries_0_V_3_read_reg_2804;
                inputStubData_nentries_0_V_4_read_reg_2810 <= inputStubData_nentries_0_V_4;
                inputStubData_nentries_0_V_4_read_reg_2810_pp0_iter1_reg <= inputStubData_nentries_0_V_4_read_reg_2810;
                inputStubData_nentries_0_V_5_read_reg_2816 <= inputStubData_nentries_0_V_5;
                inputStubData_nentries_0_V_5_read_reg_2816_pp0_iter1_reg <= inputStubData_nentries_0_V_5_read_reg_2816;
                inputStubData_nentries_0_V_6_read_reg_2822 <= inputStubData_nentries_0_V_6;
                inputStubData_nentries_0_V_6_read_reg_2822_pp0_iter1_reg <= inputStubData_nentries_0_V_6_read_reg_2822;
                inputStubData_nentries_0_V_7_read_reg_2828 <= inputStubData_nentries_0_V_7;
                inputStubData_nentries_0_V_7_read_reg_2828_pp0_iter1_reg <= inputStubData_nentries_0_V_7_read_reg_2828;
                inputStubData_nentries_1_V_0_read_reg_2834 <= inputStubData_nentries_1_V_0;
                inputStubData_nentries_1_V_0_read_reg_2834_pp0_iter1_reg <= inputStubData_nentries_1_V_0_read_reg_2834;
                inputStubData_nentries_1_V_1_read_reg_2840 <= inputStubData_nentries_1_V_1;
                inputStubData_nentries_1_V_1_read_reg_2840_pp0_iter1_reg <= inputStubData_nentries_1_V_1_read_reg_2840;
                inputStubData_nentries_1_V_2_read_reg_2846 <= inputStubData_nentries_1_V_2;
                inputStubData_nentries_1_V_2_read_reg_2846_pp0_iter1_reg <= inputStubData_nentries_1_V_2_read_reg_2846;
                inputStubData_nentries_1_V_3_read_reg_2852 <= inputStubData_nentries_1_V_3;
                inputStubData_nentries_1_V_3_read_reg_2852_pp0_iter1_reg <= inputStubData_nentries_1_V_3_read_reg_2852;
                inputStubData_nentries_1_V_4_read_reg_2858 <= inputStubData_nentries_1_V_4;
                inputStubData_nentries_1_V_4_read_reg_2858_pp0_iter1_reg <= inputStubData_nentries_1_V_4_read_reg_2858;
                inputStubData_nentries_1_V_5_read_reg_2864 <= inputStubData_nentries_1_V_5;
                inputStubData_nentries_1_V_5_read_reg_2864_pp0_iter1_reg <= inputStubData_nentries_1_V_5_read_reg_2864;
                inputStubData_nentries_1_V_6_read_reg_2870 <= inputStubData_nentries_1_V_6;
                inputStubData_nentries_1_V_6_read_reg_2870_pp0_iter1_reg <= inputStubData_nentries_1_V_6_read_reg_2870;
                inputStubData_nentries_1_V_7_read_reg_2876 <= inputStubData_nentries_1_V_7;
                inputStubData_nentries_1_V_7_read_reg_2876_pp0_iter1_reg <= inputStubData_nentries_1_V_7_read_reg_2876;
                inputStubData_nentries_2_V_0_read_reg_2882 <= inputStubData_nentries_2_V_0;
                inputStubData_nentries_2_V_0_read_reg_2882_pp0_iter1_reg <= inputStubData_nentries_2_V_0_read_reg_2882;
                inputStubData_nentries_2_V_1_read_reg_2888 <= inputStubData_nentries_2_V_1;
                inputStubData_nentries_2_V_1_read_reg_2888_pp0_iter1_reg <= inputStubData_nentries_2_V_1_read_reg_2888;
                inputStubData_nentries_2_V_2_read_reg_2894 <= inputStubData_nentries_2_V_2;
                inputStubData_nentries_2_V_2_read_reg_2894_pp0_iter1_reg <= inputStubData_nentries_2_V_2_read_reg_2894;
                inputStubData_nentries_2_V_3_read_reg_2900 <= inputStubData_nentries_2_V_3;
                inputStubData_nentries_2_V_3_read_reg_2900_pp0_iter1_reg <= inputStubData_nentries_2_V_3_read_reg_2900;
                inputStubData_nentries_2_V_4_read_reg_2906 <= inputStubData_nentries_2_V_4;
                inputStubData_nentries_2_V_4_read_reg_2906_pp0_iter1_reg <= inputStubData_nentries_2_V_4_read_reg_2906;
                inputStubData_nentries_2_V_5_read_reg_2912 <= inputStubData_nentries_2_V_5;
                inputStubData_nentries_2_V_5_read_reg_2912_pp0_iter1_reg <= inputStubData_nentries_2_V_5_read_reg_2912;
                inputStubData_nentries_2_V_6_read_reg_2918 <= inputStubData_nentries_2_V_6;
                inputStubData_nentries_2_V_6_read_reg_2918_pp0_iter1_reg <= inputStubData_nentries_2_V_6_read_reg_2918;
                inputStubData_nentries_2_V_7_read_reg_2924 <= inputStubData_nentries_2_V_7;
                inputStubData_nentries_2_V_7_read_reg_2924_pp0_iter1_reg <= inputStubData_nentries_2_V_7_read_reg_2924;
                inputStubData_nentries_3_V_0_read_reg_2930 <= inputStubData_nentries_3_V_0;
                inputStubData_nentries_3_V_0_read_reg_2930_pp0_iter1_reg <= inputStubData_nentries_3_V_0_read_reg_2930;
                inputStubData_nentries_3_V_1_read_reg_2936 <= inputStubData_nentries_3_V_1;
                inputStubData_nentries_3_V_1_read_reg_2936_pp0_iter1_reg <= inputStubData_nentries_3_V_1_read_reg_2936;
                inputStubData_nentries_3_V_2_read_reg_2942 <= inputStubData_nentries_3_V_2;
                inputStubData_nentries_3_V_2_read_reg_2942_pp0_iter1_reg <= inputStubData_nentries_3_V_2_read_reg_2942;
                inputStubData_nentries_3_V_3_read_reg_2948 <= inputStubData_nentries_3_V_3;
                inputStubData_nentries_3_V_3_read_reg_2948_pp0_iter1_reg <= inputStubData_nentries_3_V_3_read_reg_2948;
                inputStubData_nentries_3_V_4_read_reg_2954 <= inputStubData_nentries_3_V_4;
                inputStubData_nentries_3_V_4_read_reg_2954_pp0_iter1_reg <= inputStubData_nentries_3_V_4_read_reg_2954;
                inputStubData_nentries_3_V_5_read_reg_2960 <= inputStubData_nentries_3_V_5;
                inputStubData_nentries_3_V_5_read_reg_2960_pp0_iter1_reg <= inputStubData_nentries_3_V_5_read_reg_2960;
                inputStubData_nentries_3_V_6_read_reg_2966 <= inputStubData_nentries_3_V_6;
                inputStubData_nentries_3_V_6_read_reg_2966_pp0_iter1_reg <= inputStubData_nentries_3_V_6_read_reg_2966;
                inputStubData_nentries_3_V_7_read_reg_2972 <= inputStubData_nentries_3_V_7;
                inputStubData_nentries_3_V_7_read_reg_2972_pp0_iter1_reg <= inputStubData_nentries_3_V_7_read_reg_2972;
                inputStubData_nentries_4_V_0_read_reg_2978 <= inputStubData_nentries_4_V_0;
                inputStubData_nentries_4_V_0_read_reg_2978_pp0_iter1_reg <= inputStubData_nentries_4_V_0_read_reg_2978;
                inputStubData_nentries_4_V_1_read_reg_2984 <= inputStubData_nentries_4_V_1;
                inputStubData_nentries_4_V_1_read_reg_2984_pp0_iter1_reg <= inputStubData_nentries_4_V_1_read_reg_2984;
                inputStubData_nentries_4_V_2_read_reg_2990 <= inputStubData_nentries_4_V_2;
                inputStubData_nentries_4_V_2_read_reg_2990_pp0_iter1_reg <= inputStubData_nentries_4_V_2_read_reg_2990;
                inputStubData_nentries_4_V_3_read_reg_2996 <= inputStubData_nentries_4_V_3;
                inputStubData_nentries_4_V_3_read_reg_2996_pp0_iter1_reg <= inputStubData_nentries_4_V_3_read_reg_2996;
                inputStubData_nentries_4_V_4_read_reg_3002 <= inputStubData_nentries_4_V_4;
                inputStubData_nentries_4_V_4_read_reg_3002_pp0_iter1_reg <= inputStubData_nentries_4_V_4_read_reg_3002;
                inputStubData_nentries_4_V_5_read_reg_3008 <= inputStubData_nentries_4_V_5;
                inputStubData_nentries_4_V_5_read_reg_3008_pp0_iter1_reg <= inputStubData_nentries_4_V_5_read_reg_3008;
                inputStubData_nentries_4_V_6_read_reg_3014 <= inputStubData_nentries_4_V_6;
                inputStubData_nentries_4_V_6_read_reg_3014_pp0_iter1_reg <= inputStubData_nentries_4_V_6_read_reg_3014;
                inputStubData_nentries_4_V_7_read_reg_3020 <= inputStubData_nentries_4_V_7;
                inputStubData_nentries_4_V_7_read_reg_3020_pp0_iter1_reg <= inputStubData_nentries_4_V_7_read_reg_3020;
                inputStubData_nentries_5_V_0_read_reg_3026 <= inputStubData_nentries_5_V_0;
                inputStubData_nentries_5_V_0_read_reg_3026_pp0_iter1_reg <= inputStubData_nentries_5_V_0_read_reg_3026;
                inputStubData_nentries_5_V_1_read_reg_3032 <= inputStubData_nentries_5_V_1;
                inputStubData_nentries_5_V_1_read_reg_3032_pp0_iter1_reg <= inputStubData_nentries_5_V_1_read_reg_3032;
                inputStubData_nentries_5_V_2_read_reg_3038 <= inputStubData_nentries_5_V_2;
                inputStubData_nentries_5_V_2_read_reg_3038_pp0_iter1_reg <= inputStubData_nentries_5_V_2_read_reg_3038;
                inputStubData_nentries_5_V_3_read_reg_3044 <= inputStubData_nentries_5_V_3;
                inputStubData_nentries_5_V_3_read_reg_3044_pp0_iter1_reg <= inputStubData_nentries_5_V_3_read_reg_3044;
                inputStubData_nentries_5_V_4_read_reg_3050 <= inputStubData_nentries_5_V_4;
                inputStubData_nentries_5_V_4_read_reg_3050_pp0_iter1_reg <= inputStubData_nentries_5_V_4_read_reg_3050;
                inputStubData_nentries_5_V_5_read_reg_3056 <= inputStubData_nentries_5_V_5;
                inputStubData_nentries_5_V_5_read_reg_3056_pp0_iter1_reg <= inputStubData_nentries_5_V_5_read_reg_3056;
                inputStubData_nentries_5_V_6_read_reg_3062 <= inputStubData_nentries_5_V_6;
                inputStubData_nentries_5_V_6_read_reg_3062_pp0_iter1_reg <= inputStubData_nentries_5_V_6_read_reg_3062;
                inputStubData_nentries_5_V_7_read_reg_3068 <= inputStubData_nentries_5_V_7;
                inputStubData_nentries_5_V_7_read_reg_3068_pp0_iter1_reg <= inputStubData_nentries_5_V_7_read_reg_3068;
                inputStubData_nentries_6_V_0_read_reg_3074 <= inputStubData_nentries_6_V_0;
                inputStubData_nentries_6_V_0_read_reg_3074_pp0_iter1_reg <= inputStubData_nentries_6_V_0_read_reg_3074;
                inputStubData_nentries_6_V_1_read_reg_3080 <= inputStubData_nentries_6_V_1;
                inputStubData_nentries_6_V_1_read_reg_3080_pp0_iter1_reg <= inputStubData_nentries_6_V_1_read_reg_3080;
                inputStubData_nentries_6_V_2_read_reg_3086 <= inputStubData_nentries_6_V_2;
                inputStubData_nentries_6_V_2_read_reg_3086_pp0_iter1_reg <= inputStubData_nentries_6_V_2_read_reg_3086;
                inputStubData_nentries_6_V_3_read_reg_3092 <= inputStubData_nentries_6_V_3;
                inputStubData_nentries_6_V_3_read_reg_3092_pp0_iter1_reg <= inputStubData_nentries_6_V_3_read_reg_3092;
                inputStubData_nentries_6_V_4_read_reg_3098 <= inputStubData_nentries_6_V_4;
                inputStubData_nentries_6_V_4_read_reg_3098_pp0_iter1_reg <= inputStubData_nentries_6_V_4_read_reg_3098;
                inputStubData_nentries_6_V_5_read_reg_3104 <= inputStubData_nentries_6_V_5;
                inputStubData_nentries_6_V_5_read_reg_3104_pp0_iter1_reg <= inputStubData_nentries_6_V_5_read_reg_3104;
                inputStubData_nentries_6_V_6_read_reg_3110 <= inputStubData_nentries_6_V_6;
                inputStubData_nentries_6_V_6_read_reg_3110_pp0_iter1_reg <= inputStubData_nentries_6_V_6_read_reg_3110;
                inputStubData_nentries_6_V_7_read_reg_3116 <= inputStubData_nentries_6_V_7;
                inputStubData_nentries_6_V_7_read_reg_3116_pp0_iter1_reg <= inputStubData_nentries_6_V_7_read_reg_3116;
                inputStubData_nentries_7_V_0_read_reg_3122 <= inputStubData_nentries_7_V_0;
                inputStubData_nentries_7_V_0_read_reg_3122_pp0_iter1_reg <= inputStubData_nentries_7_V_0_read_reg_3122;
                inputStubData_nentries_7_V_1_read_reg_3128 <= inputStubData_nentries_7_V_1;
                inputStubData_nentries_7_V_1_read_reg_3128_pp0_iter1_reg <= inputStubData_nentries_7_V_1_read_reg_3128;
                inputStubData_nentries_7_V_2_read_reg_3134 <= inputStubData_nentries_7_V_2;
                inputStubData_nentries_7_V_2_read_reg_3134_pp0_iter1_reg <= inputStubData_nentries_7_V_2_read_reg_3134;
                inputStubData_nentries_7_V_3_read_reg_3140 <= inputStubData_nentries_7_V_3;
                inputStubData_nentries_7_V_3_read_reg_3140_pp0_iter1_reg <= inputStubData_nentries_7_V_3_read_reg_3140;
                inputStubData_nentries_7_V_4_read_reg_3146 <= inputStubData_nentries_7_V_4;
                inputStubData_nentries_7_V_4_read_reg_3146_pp0_iter1_reg <= inputStubData_nentries_7_V_4_read_reg_3146;
                inputStubData_nentries_7_V_5_read_reg_3152 <= inputStubData_nentries_7_V_5;
                inputStubData_nentries_7_V_5_read_reg_3152_pp0_iter1_reg <= inputStubData_nentries_7_V_5_read_reg_3152;
                inputStubData_nentries_7_V_6_read_reg_3158 <= inputStubData_nentries_7_V_6;
                inputStubData_nentries_7_V_6_read_reg_3158_pp0_iter1_reg <= inputStubData_nentries_7_V_6_read_reg_3158;
                inputStubData_nentries_7_V_7_read_reg_3164 <= inputStubData_nentries_7_V_7;
                inputStubData_nentries_7_V_7_read_reg_3164_pp0_iter1_reg <= inputStubData_nentries_7_V_7_read_reg_3164;
                or_ln238_reg_3193 <= or_ln238_fu_1105_p2;
                p_phi_reg_928_pp0_iter1_reg <= p_phi_reg_928;
                t_V_1_reg_3179 <= ap_sig_allocacmp_t_V_1;
                t_V_412_reg_886_pp0_iter1_reg <= t_V_412_reg_886;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V22_rewind_reg_857 <= bx_V22_phi_reg_940;
                moreProjectionsAvailable_0_i13_rewind_reg_871 <= moreProjectionsAvailable_2_fu_1131_p3;
                nproj_V_rewind_reg_829 <= nproj_V_phi_reg_916;
                p_rewind_reg_843 <= p_phi_reg_928;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V22_phi_reg_940_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bufferNotEmpty_reg_3347 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                isPSseed_reg_3451 <= qdata_V6_fu_2474_p10(4 downto 4);
                projfinephi_V_reg_3441 <= qdata_V4_fu_2428_p10(12 downto 10);
                projfinez_V_reg_3435 <= qdata_V3_fu_2405_p10(16 downto 13);
                projindex_V_reg_3430 <= qdata_V2_fu_2382_p10(27 downto 21);
                projrinv_V_reg_3446 <= qdata_V5_fu_2451_p10(9 downto 5);
                trunc_ln681_reg_3425 <= trunc_ln681_fu_2378_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bufferNotEmpty_reg_3347_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln349_reg_3461 <= or_ln349_fu_2678_p2;
                stubindex_V_reg_3456 <= inputStubData_dataarray_data_V_q0(16 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                projectionBuffer_7_V_15_fu_316 <= projectionBuffer_7_V_191_fu_2283_p3;
                projectionBuffer_7_V_1_fu_312 <= projectionBuffer_7_V_190_fu_2277_p3;
                projectionBuffer_7_V_22_fu_320 <= projectionBuffer_7_V_193_fu_2289_p3;
                projectionBuffer_7_V_28_fu_324 <= projectionBuffer_7_V_194_fu_2295_p3;
                projectionBuffer_7_V_33_fu_328 <= projectionBuffer_7_V_195_fu_2301_p3;
                projectionBuffer_7_V_37_fu_332 <= projectionBuffer_7_V_196_fu_2307_p3;
                projectionBuffer_7_V_40_fu_336 <= projectionBuffer_7_V_197_fu_2313_p3;
                projectionBuffer_7_V_50_fu_340 <= projectionBuffer_7_V_198_fu_2319_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_V_reg_3170 <= t_V_fu_1054_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln335_fu_2624_p2 <= std_logic_vector(signed(ap_const_lv4_D) + signed(ret_V_fu_2565_p2));
    add_ln700_fu_1488_p2 <= std_logic_vector(unsigned(istub_V_fu_348) + unsigned(ap_const_lv4_1));
    and_ln326_fu_2593_p2 <= (icmp_ln899_fu_2587_p2 and icmp_ln891_1_fu_2571_p2);
    and_ln327_fu_2611_p2 <= (icmp_ln899_1_fu_2605_p2 and icmp_ln891_2_fu_2599_p2);
    and_ln335_1_fu_2654_p2 <= (icmp_ln336_1_fu_2642_p2 and and_ln335_fu_2648_p2);
    and_ln335_fu_2648_p2 <= (icmp_ln336_fu_2636_p2 and icmp_ln335_fu_2630_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter5_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state7_pp0_stage0_iter5 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_1893_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_phi_mux_do_init_phi_fu_817_p6)
    begin
                ap_condition_1893 <= ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1897_assign_proc : process(bufferNotEmpty_fu_1163_p2, ap_enable_reg_pp0_iter2, icmp_ln891_fu_1461_p2)
    begin
                ap_condition_1897 <= ((icmp_ln891_fu_1461_p2 = ap_const_lv1_0) and (bufferNotEmpty_fu_1163_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_49_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_49 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_591_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_591 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln215_reg_3175_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bx_V22_rewind_phi_fu_861_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, bx_V22_rewind_reg_857, bx_V22_phi_reg_940, icmp_ln215_reg_3175, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_bx_V22_rewind_phi_fu_861_p6 <= bx_V22_phi_reg_940;
        else 
            ap_phi_mux_bx_V22_rewind_phi_fu_861_p6 <= bx_V22_rewind_reg_857;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_817_p6_assign_proc : process(do_init_reg_813, icmp_ln215_reg_3175, ap_condition_591)
    begin
        if ((ap_const_boolean_1 = ap_condition_591)) then
            if ((icmp_ln215_reg_3175 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_817_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln215_reg_3175 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_817_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_817_p6 <= do_init_reg_813;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_817_p6 <= do_init_reg_813;
        end if; 
    end process;


    ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6_assign_proc : process(head_writeindex_tmp_V9_reg_954, icmp_ln215_reg_3175_pp0_iter1_reg, head_writeindex_tmp_V_fu_1406_p3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln215_reg_3175_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6 <= ap_const_lv3_0;
            elsif ((icmp_ln215_reg_3175_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6 <= head_writeindex_tmp_V_fu_1406_p3;
            else 
                ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6 <= head_writeindex_tmp_V9_reg_954;
            end if;
        else 
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6 <= head_writeindex_tmp_V9_reg_954;
        end if; 
    end process;


    ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6_assign_proc : process(iprojectiontmp_V10_reg_901, icmp_ln215_reg_3175, iprojectiontmp_V_fu_1123_p3, ap_condition_591)
    begin
        if ((ap_const_boolean_1 = ap_condition_591)) then
            if ((icmp_ln215_reg_3175 = ap_const_lv1_1)) then 
                ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln215_reg_3175 = ap_const_lv1_0)) then 
                ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6 <= iprojectiontmp_V_fu_1123_p3;
            else 
                ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6 <= iprojectiontmp_V10_reg_901;
            end if;
        else 
            ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6 <= iprojectiontmp_V10_reg_901;
        end if; 
    end process;


    ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, moreProjectionsAvailable_0_i13_rewind_reg_871, icmp_ln215_reg_3175, ap_enable_reg_pp0_iter1, moreProjectionsAvailable_2_fu_1131_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6 <= moreProjectionsAvailable_2_fu_1131_p3;
        else 
            ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_875_p6 <= moreProjectionsAvailable_0_i13_rewind_reg_871;
        end if; 
    end process;


    ap_phi_mux_nproj_V_rewind_phi_fu_833_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, nproj_V_rewind_reg_829, nproj_V_phi_reg_916, icmp_ln215_reg_3175, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_nproj_V_rewind_phi_fu_833_p6 <= nproj_V_phi_reg_916;
        else 
            ap_phi_mux_nproj_V_rewind_phi_fu_833_p6 <= nproj_V_rewind_reg_829;
        end if; 
    end process;


    ap_phi_mux_p_phi_phi_fu_932_p4_assign_proc : process(ap_phi_mux_do_init_phi_fu_817_p6, ap_phi_mux_p_rewind_phi_fu_847_p6, trunc_ln209_fu_1016_p1, ap_phi_reg_pp0_iter0_p_phi_reg_928)
    begin
        if ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_phi_phi_fu_932_p4 <= ap_phi_mux_p_rewind_phi_fu_847_p6;
        elsif ((ap_phi_mux_do_init_phi_fu_817_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_phi_phi_fu_932_p4 <= trunc_ln209_fu_1016_p1;
        else 
            ap_phi_mux_p_phi_phi_fu_932_p4 <= ap_phi_reg_pp0_iter0_p_phi_reg_928;
        end if; 
    end process;


    ap_phi_mux_p_rewind_phi_fu_847_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, p_rewind_reg_843, p_phi_reg_928, icmp_ln215_reg_3175, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln215_reg_3175 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_rewind_phi_fu_847_p6 <= p_phi_reg_928;
        else 
            ap_phi_mux_p_rewind_phi_fu_847_p6 <= p_rewind_reg_843;
        end if; 
    end process;


    ap_phi_mux_t_V_2_phi_fu_997_p8_assign_proc : process(lut_V_q0, t_V_311_reg_979, bufferNotEmpty_reg_3347_pp0_iter4_reg, or_ln349_reg_3461, ncmatch_V_fu_2704_p2, ap_phi_reg_pp0_iter5_t_V_2_reg_993)
    begin
        if (((bufferNotEmpty_reg_3347_pp0_iter4_reg = ap_const_lv1_1) or ((bufferNotEmpty_reg_3347_pp0_iter4_reg = ap_const_lv1_0) and (or_ln349_reg_3461 = ap_const_lv1_1)) or ((or_ln349_reg_3461 = ap_const_lv1_0) and (bufferNotEmpty_reg_3347_pp0_iter4_reg = ap_const_lv1_0) and (lut_V_q0 = ap_const_lv1_0)))) then 
            ap_phi_mux_t_V_2_phi_fu_997_p8 <= t_V_311_reg_979;
        elsif (((or_ln349_reg_3461 = ap_const_lv1_0) and (bufferNotEmpty_reg_3347_pp0_iter4_reg = ap_const_lv1_0) and (lut_V_q0 = ap_const_lv1_1))) then 
            ap_phi_mux_t_V_2_phi_fu_997_p8 <= ncmatch_V_fu_2704_p2;
        else 
            ap_phi_mux_t_V_2_phi_fu_997_p8 <= ap_phi_reg_pp0_iter5_t_V_2_reg_993;
        end if; 
    end process;


    ap_phi_mux_t_V_412_phi_fu_890_p6_assign_proc : process(t_V_412_reg_886, t_V_reg_3170, icmp_ln215_reg_3175, ap_condition_591)
    begin
        if ((ap_const_boolean_1 = ap_condition_591)) then
            if ((icmp_ln215_reg_3175 = ap_const_lv1_1)) then 
                ap_phi_mux_t_V_412_phi_fu_890_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln215_reg_3175 = ap_const_lv1_0)) then 
                ap_phi_mux_t_V_412_phi_fu_890_p6 <= t_V_reg_3170;
            else 
                ap_phi_mux_t_V_412_phi_fu_890_p6 <= t_V_412_reg_886;
            end if;
        else 
            ap_phi_mux_t_V_412_phi_fu_890_p6 <= t_V_412_reg_886;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V22_phi_reg_940 <= "XXX";
    ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_969 <= "X";
    ap_phi_reg_pp0_iter0_nproj_V_phi_reg_916 <= "XXXXXXX";
    ap_phi_reg_pp0_iter0_p_phi_reg_928 <= "X";
    ap_phi_reg_pp0_iter5_t_V_2_reg_993 <= "XXXXXXX";

    ap_ready_assign_proc : process(icmp_ln215_fu_1060_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_fu_1060_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_15_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_15_fu_316, projectionBuffer_7_V_191_fu_2283_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_15_load <= projectionBuffer_7_V_191_fu_2283_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_15_load <= projectionBuffer_7_V_15_fu_316;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_1_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_1_fu_312, projectionBuffer_7_V_190_fu_2277_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_1_load <= projectionBuffer_7_V_190_fu_2277_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_1_load <= projectionBuffer_7_V_1_fu_312;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_22_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_22_fu_320, projectionBuffer_7_V_193_fu_2289_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_22_load <= projectionBuffer_7_V_193_fu_2289_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_22_load <= projectionBuffer_7_V_22_fu_320;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_28_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_28_fu_324, projectionBuffer_7_V_194_fu_2295_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_28_load <= projectionBuffer_7_V_194_fu_2295_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_28_load <= projectionBuffer_7_V_28_fu_324;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_33_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_33_fu_328, projectionBuffer_7_V_195_fu_2301_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_33_load <= projectionBuffer_7_V_195_fu_2301_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_33_load <= projectionBuffer_7_V_33_fu_328;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_37_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_37_fu_332, projectionBuffer_7_V_196_fu_2307_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_37_load <= projectionBuffer_7_V_196_fu_2307_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_37_load <= projectionBuffer_7_V_37_fu_332;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_40_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_40_fu_336, projectionBuffer_7_V_197_fu_2313_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_40_load <= projectionBuffer_7_V_197_fu_2313_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_40_load <= projectionBuffer_7_V_40_fu_336;
        end if; 
    end process;


    ap_sig_allocacmp_projectionBuffer_7_V_50_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, projectionBuffer_7_V_50_fu_340, projectionBuffer_7_V_198_fu_2319_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_projectionBuffer_7_V_50_load <= projectionBuffer_7_V_198_fu_2319_p3;
        else 
            ap_sig_allocacmp_projectionBuffer_7_V_50_load <= projectionBuffer_7_V_50_fu_340;
        end if; 
    end process;


    ap_sig_allocacmp_t_V_1_assign_proc : process(bufferNotEmpty_fu_1163_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tail_readindex_V_fu_344, tail_readindex_V_1_fu_1472_p2, icmp_ln891_fu_1461_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln891_fu_1461_p2 = ap_const_lv1_0) and (bufferNotEmpty_fu_1163_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_t_V_1 <= tail_readindex_V_1_fu_1472_p2;
        else 
            ap_sig_allocacmp_t_V_1 <= tail_readindex_V_fu_344;
        end if; 
    end process;

    bufferNotEmpty_fu_1163_p2 <= "1" when (head_writeindex_tmp_V9_reg_954 = t_V_1_reg_3179) else "0";
    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln215_reg_3175_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln215_reg_3175_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    head_writeindex_V_fu_1400_p2 <= std_logic_vector(unsigned(head_writeindex_tmp_last_V_fu_1386_p2) + unsigned(zext_ln209_2_fu_1396_p1));
    head_writeindex_tmp_V_fu_1406_p3 <= 
        head_writeindex_tmp_V9_reg_954 when (or_ln238_reg_3193(0) = '1') else 
        head_writeindex_V_fu_1400_p2;
    head_writeindex_tmp_last_V_fu_1386_p2 <= std_logic_vector(unsigned(head_writeindex_tmp_V9_reg_954) + unsigned(zext_ln209_fu_1382_p1));
    head_writeindexplus_V_fu_1069_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6));
    head_writeindexplusplus_V_fu_1075_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(ap_phi_mux_head_writeindex_tmp_V9_phi_fu_958_p6));
    icmp_ln215_fu_1060_p2 <= "1" when (ap_phi_mux_t_V_412_phi_fu_890_p6 = ap_const_lv7_6B) else "0";
    icmp_ln253_fu_1366_p2 <= "0" when (nstublast_V_fu_1290_p66 = ap_const_lv5_0) else "1";
    icmp_ln321_10_fu_1945_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_3) else "0";
    icmp_ln321_11_fu_1958_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_2) else "0";
    icmp_ln321_12_fu_1971_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_1) else "0";
    icmp_ln321_13_fu_1984_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_0) else "0";
    icmp_ln321_1_fu_1575_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_5) else "0";
    icmp_ln321_2_fu_1588_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_4) else "0";
    icmp_ln321_3_fu_1601_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_3) else "0";
    icmp_ln321_4_fu_1614_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_2) else "0";
    icmp_ln321_5_fu_1627_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_1) else "0";
    icmp_ln321_6_fu_1640_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_0) else "0";
    icmp_ln321_7_fu_1906_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_6) else "0";
    icmp_ln321_8_fu_1919_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_5) else "0";
    icmp_ln321_9_fu_1932_p2 <= "1" when (head_writeindex_tmp_last_V_reg_3396 = ap_const_lv3_4) else "0";
    icmp_ln321_fu_1562_p2 <= "1" when (head_writeindex_tmp_V9_reg_954_pp0_iter2_reg = ap_const_lv3_6) else "0";
    icmp_ln335_fu_2630_p2 <= "1" when (unsigned(add_ln335_fu_2624_p2) < unsigned(ap_const_lv4_B)) else "0";
    icmp_ln336_1_fu_2642_p2 <= "1" when (signed(ret_V_fu_2565_p2) > signed(ap_const_lv4_A)) else "0";
    icmp_ln336_fu_2636_p2 <= "1" when (signed(ret_V_fu_2565_p2) < signed(ap_const_lv4_6)) else "0";
    icmp_ln879_fu_1482_p2 <= "1" when (t_V_412_reg_886_pp0_iter1_reg = ap_const_lv7_6B) else "0";
    icmp_ln883_fu_1081_p2 <= "1" when (head_writeindexplus_V_fu_1069_p2 = ap_sig_allocacmp_t_V_1) else "0";
    icmp_ln891_1_fu_2571_p2 <= "1" when (signed(idz_V_fu_2552_p2) > signed(ap_const_lv5_1E)) else "0";
    icmp_ln891_2_fu_2599_p2 <= "1" when (signed(idz_V_fu_2552_p2) > signed(ap_const_lv5_1A)) else "0";
    icmp_ln891_fu_1461_p2 <= "1" when (unsigned(ret_V_1_fu_1451_p2) < unsigned(zext_ln891_fu_1457_p1)) else "0";
    icmp_ln899_1_fu_2605_p2 <= "1" when (signed(idz_V_fu_2552_p2) < signed(ap_const_lv5_6)) else "0";
    icmp_ln899_fu_2587_p2 <= "1" when (signed(tmp_9_fu_2577_p4) < signed(ap_const_lv4_1)) else "0";
    idz_V_fu_2552_p2 <= std_logic_vector(unsigned(zext_ln68_fu_2548_p1) - unsigned(projfinezadj_V_2_fu_2541_p3));
    index_part1_fu_2667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_2660_p3),64));
    inputProjectionData_dataarray_data_V_address0 <= zext_ln57_fu_1049_p1(8 - 1 downto 0);

    inputProjectionData_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputProjectionData_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            inputProjectionData_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputStubData_dataarray_data_V_address0 <= zext_ln71_fu_1548_p1(10 - 1 downto 0);

    inputStubData_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            inputStubData_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            inputStubData_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    iprojection_V_fu_1111_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(iprojectiontmp_V10_reg_901));
    iprojectiontmp_V_fu_1123_p3 <= 
        iprojectiontmp_V10_reg_901 when (or_ln238_fu_1105_p2(0) = '1') else 
        iprojection_V_fu_1111_p2;
    istub_V_1_fu_1494_p3 <= 
        ap_const_lv4_0 when (icmp_ln879_fu_1482_p2(0) = '1') else 
        add_ln700_fu_1488_p2;
    lhs_V_fu_2558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(projfinephi_V_reg_3441),4));
    lut_V_address0 <= index_part1_fu_2667_p1(9 - 1 downto 0);

    lut_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            lut_V_ce0 <= ap_const_logic_1;
        else 
            lut_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    moreProjectionsAvailable_1_fu_1117_p2 <= "1" when (unsigned(iprojection_V_fu_1111_p2) < unsigned(nproj_V_phi_reg_916)) else "0";
    moreProjectionsAvailable_2_fu_1131_p3 <= 
        ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969 when (or_ln238_fu_1105_p2(0) = '1') else 
        moreProjectionsAvailable_1_fu_1117_p2;
    moreProjectionsAvailable_fu_1030_p2 <= "0" when (nproj_V_fu_1021_p3 = ap_const_lv7_0) else "1";
    ncmatch_V_fu_2704_p2 <= std_logic_vector(unsigned(t_V_311_reg_979) + unsigned(ap_const_lv7_1));
    nproj_V_fu_1021_p3 <= 
        inputProjectionData_nentries_1_V when (trunc_ln209_fu_1016_p1(0) = '1') else 
        inputProjectionData_nentries_0_V;
    nstubfirst_V_fu_1208_p65 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1196_p3),7));
    nstublast_V_fu_1290_p65 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1278_p3),7));
    nstubs_V_fu_1437_p4 <= qdata_V1_fu_1416_p10(31 downto 28);
    or_ln238_1_fu_1099_p2 <= (xor_ln238_fu_1093_p2 or phitmp_i_fu_1087_p2);
    or_ln238_fu_1105_p2 <= (or_ln238_1_fu_1099_p2 or icmp_ln883_fu_1081_p2);
    or_ln349_fu_2678_p2 <= (xor_ln349_fu_2672_p2 or and_ln335_1_fu_2654_p2);
    outputCandidateMatch_dataarray_data_V_address0 <= zext_ln321_fu_2699_p1(8 - 1 downto 0);

    outputCandidateMatch_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            outputCandidateMatch_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            outputCandidateMatch_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outputCandidateMatch_dataarray_data_V_d0 <= (projindex_V_reg_3430_pp0_iter4_reg & stubindex_V_reg_3456);

    outputCandidateMatch_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, lut_V_q0, bufferNotEmpty_reg_3347_pp0_iter4_reg, or_ln349_reg_3461)
    begin
        if (((or_ln349_reg_3461 = ap_const_lv1_0) and (bufferNotEmpty_reg_3347_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (lut_V_q0 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            outputCandidateMatch_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            outputCandidateMatch_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_2660_p3 <= (projrinv_V_reg_3446 & stubbend_V_fu_2519_p4);
    pass_fu_2617_p3 <= 
        and_ln326_fu_2593_p2 when (isPSseed_reg_3451(0) = '1') else 
        and_ln327_fu_2611_p2;
    phitmp_i_fu_1087_p2 <= "1" when (head_writeindexplusplus_V_fu_1075_p2 = ap_sig_allocacmp_t_V_1) else "0";
    projectionBuffer_7_V_104_fu_1581_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_1_fu_1575_p2(0) = '1') else 
        projectionBuffer_7_V_fu_1568_p3;
    projectionBuffer_7_V_105_fu_1594_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_2_fu_1588_p2(0) = '1') else 
        projectionBuffer_7_V_104_fu_1581_p3;
    projectionBuffer_7_V_106_fu_1607_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_3_fu_1601_p2(0) = '1') else 
        projectionBuffer_7_V_105_fu_1594_p3;
    projectionBuffer_7_V_107_fu_1620_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_4_fu_1614_p2(0) = '1') else 
        projectionBuffer_7_V_106_fu_1607_p3;
    projectionBuffer_7_V_108_fu_1633_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_107_fu_1620_p3;
    projectionBuffer_7_V_109_fu_1646_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_108_fu_1633_p3;
    projectionBuffer_7_V_110_fu_1653_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_fu_1562_p2(0) = '1') else 
        projectionBuffer_7_V_15_load_reg_3235;
    projectionBuffer_7_V_111_fu_1660_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (icmp_ln321_1_fu_1575_p2(0) = '1') else 
        projectionBuffer_7_V_110_fu_1653_p3;
    projectionBuffer_7_V_112_fu_1667_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (icmp_ln321_2_fu_1588_p2(0) = '1') else 
        projectionBuffer_7_V_111_fu_1660_p3;
    projectionBuffer_7_V_113_fu_1674_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (icmp_ln321_3_fu_1601_p2(0) = '1') else 
        projectionBuffer_7_V_112_fu_1667_p3;
    projectionBuffer_7_V_114_fu_1681_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (icmp_ln321_4_fu_1614_p2(0) = '1') else 
        projectionBuffer_7_V_113_fu_1674_p3;
    projectionBuffer_7_V_115_fu_1688_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_114_fu_1681_p3;
    projectionBuffer_7_V_116_fu_1695_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_115_fu_1688_p3;
    projectionBuffer_7_V_117_fu_1702_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_1_fu_1575_p2(0) = '1') else 
        projectionBuffer_7_V_22_load_reg_3254;
    projectionBuffer_7_V_118_fu_1709_p3 <= 
        projectionBuffer_7_V_22_load_reg_3254 when (icmp_ln321_2_fu_1588_p2(0) = '1') else 
        projectionBuffer_7_V_117_fu_1702_p3;
    projectionBuffer_7_V_119_fu_1716_p3 <= 
        projectionBuffer_7_V_22_load_reg_3254 when (icmp_ln321_3_fu_1601_p2(0) = '1') else 
        projectionBuffer_7_V_118_fu_1709_p3;
    projectionBuffer_7_V_120_fu_1723_p3 <= 
        projectionBuffer_7_V_22_load_reg_3254 when (icmp_ln321_4_fu_1614_p2(0) = '1') else 
        projectionBuffer_7_V_119_fu_1716_p3;
    projectionBuffer_7_V_121_fu_1730_p3 <= 
        projectionBuffer_7_V_22_load_reg_3254 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_120_fu_1723_p3;
    projectionBuffer_7_V_122_fu_1737_p3 <= 
        projectionBuffer_7_V_22_load_reg_3254 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_121_fu_1730_p3;
    projectionBuffer_7_V_123_fu_1744_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_2_fu_1588_p2(0) = '1') else 
        projectionBuffer_7_V_28_load_reg_3272;
    projectionBuffer_7_V_124_fu_1751_p3 <= 
        projectionBuffer_7_V_28_load_reg_3272 when (icmp_ln321_3_fu_1601_p2(0) = '1') else 
        projectionBuffer_7_V_123_fu_1744_p3;
    projectionBuffer_7_V_125_fu_1758_p3 <= 
        projectionBuffer_7_V_28_load_reg_3272 when (icmp_ln321_4_fu_1614_p2(0) = '1') else 
        projectionBuffer_7_V_124_fu_1751_p3;
    projectionBuffer_7_V_126_fu_1765_p3 <= 
        projectionBuffer_7_V_28_load_reg_3272 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_125_fu_1758_p3;
    projectionBuffer_7_V_127_fu_1772_p3 <= 
        projectionBuffer_7_V_28_load_reg_3272 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_126_fu_1765_p3;
    projectionBuffer_7_V_128_fu_1779_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_3_fu_1601_p2(0) = '1') else 
        projectionBuffer_7_V_33_load_reg_3289;
    projectionBuffer_7_V_129_fu_1786_p3 <= 
        projectionBuffer_7_V_33_load_reg_3289 when (icmp_ln321_4_fu_1614_p2(0) = '1') else 
        projectionBuffer_7_V_128_fu_1779_p3;
    projectionBuffer_7_V_130_fu_1793_p3 <= 
        projectionBuffer_7_V_33_load_reg_3289 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_129_fu_1786_p3;
    projectionBuffer_7_V_131_fu_1800_p3 <= 
        projectionBuffer_7_V_33_load_reg_3289 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_130_fu_1793_p3;
    projectionBuffer_7_V_132_fu_1807_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_4_fu_1614_p2(0) = '1') else 
        projectionBuffer_7_V_37_load_reg_3305;
    projectionBuffer_7_V_133_fu_1814_p3 <= 
        projectionBuffer_7_V_37_load_reg_3305 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_132_fu_1807_p3;
    projectionBuffer_7_V_134_fu_1821_p3 <= 
        projectionBuffer_7_V_37_load_reg_3305 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_133_fu_1814_p3;
    projectionBuffer_7_V_135_fu_1828_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_5_fu_1627_p2(0) = '1') else 
        projectionBuffer_7_V_40_load_reg_3320;
    projectionBuffer_7_V_136_fu_1835_p3 <= 
        projectionBuffer_7_V_40_load_reg_3320 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_135_fu_1828_p3;
    projectionBuffer_7_V_137_fu_1842_p3 <= 
        projectionBuffer_7_V_192_fu_1553_p5 when (icmp_ln321_6_fu_1640_p2(0) = '1') else 
        projectionBuffer_7_V_50_load_reg_3334;
    projectionBuffer_7_V_138_fu_1849_p3 <= 
        projectionBuffer_7_V_109_fu_1646_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_1_load_reg_3216;
    projectionBuffer_7_V_139_fu_1855_p3 <= 
        projectionBuffer_7_V_116_fu_1695_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_15_load_reg_3235;
    projectionBuffer_7_V_140_fu_1861_p3 <= 
        projectionBuffer_7_V_122_fu_1737_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_22_load_reg_3254;
    projectionBuffer_7_V_141_fu_1867_p3 <= 
        projectionBuffer_7_V_127_fu_1772_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_28_load_reg_3272;
    projectionBuffer_7_V_142_fu_1873_p3 <= 
        projectionBuffer_7_V_131_fu_1800_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_33_load_reg_3289;
    projectionBuffer_7_V_143_fu_1879_p3 <= 
        projectionBuffer_7_V_134_fu_1821_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_37_load_reg_3305;
    projectionBuffer_7_V_144_fu_1885_p3 <= 
        projectionBuffer_7_V_136_fu_1835_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_40_load_reg_3320;
    projectionBuffer_7_V_145_fu_1891_p3 <= 
        projectionBuffer_7_V_137_fu_1842_p3 when (savefirst_reg_3367(0) = '1') else 
        projectionBuffer_7_V_50_load_reg_3334;
    projectionBuffer_7_V_147_fu_1911_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_7_fu_1906_p2(0) = '1') else 
        projectionBuffer_7_V_199_fu_1897_p5;
    projectionBuffer_7_V_148_fu_1924_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_8_fu_1919_p2(0) = '1') else 
        projectionBuffer_7_V_147_fu_1911_p3;
    projectionBuffer_7_V_149_fu_1937_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_9_fu_1932_p2(0) = '1') else 
        projectionBuffer_7_V_148_fu_1924_p3;
    projectionBuffer_7_V_150_fu_1950_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_10_fu_1945_p2(0) = '1') else 
        projectionBuffer_7_V_149_fu_1937_p3;
    projectionBuffer_7_V_151_fu_1963_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_11_fu_1958_p2(0) = '1') else 
        projectionBuffer_7_V_150_fu_1950_p3;
    projectionBuffer_7_V_152_fu_1976_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_151_fu_1963_p3;
    projectionBuffer_7_V_153_fu_1989_p3 <= 
        projectionBuffer_7_V_138_fu_1849_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_152_fu_1976_p3;
    projectionBuffer_7_V_154_fu_1997_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_7_fu_1906_p2(0) = '1') else 
        projectionBuffer_7_V_139_fu_1855_p3;
    projectionBuffer_7_V_155_fu_2005_p3 <= 
        projectionBuffer_7_V_139_fu_1855_p3 when (icmp_ln321_8_fu_1919_p2(0) = '1') else 
        projectionBuffer_7_V_154_fu_1997_p3;
    projectionBuffer_7_V_156_fu_2013_p3 <= 
        projectionBuffer_7_V_139_fu_1855_p3 when (icmp_ln321_9_fu_1932_p2(0) = '1') else 
        projectionBuffer_7_V_155_fu_2005_p3;
    projectionBuffer_7_V_157_fu_2021_p3 <= 
        projectionBuffer_7_V_139_fu_1855_p3 when (icmp_ln321_10_fu_1945_p2(0) = '1') else 
        projectionBuffer_7_V_156_fu_2013_p3;
    projectionBuffer_7_V_158_fu_2029_p3 <= 
        projectionBuffer_7_V_139_fu_1855_p3 when (icmp_ln321_11_fu_1958_p2(0) = '1') else 
        projectionBuffer_7_V_157_fu_2021_p3;
    projectionBuffer_7_V_159_fu_2037_p3 <= 
        projectionBuffer_7_V_139_fu_1855_p3 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_158_fu_2029_p3;
    projectionBuffer_7_V_160_fu_2045_p3 <= 
        projectionBuffer_7_V_139_fu_1855_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_159_fu_2037_p3;
    projectionBuffer_7_V_161_fu_2053_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_8_fu_1919_p2(0) = '1') else 
        projectionBuffer_7_V_140_fu_1861_p3;
    projectionBuffer_7_V_162_fu_2061_p3 <= 
        projectionBuffer_7_V_140_fu_1861_p3 when (icmp_ln321_9_fu_1932_p2(0) = '1') else 
        projectionBuffer_7_V_161_fu_2053_p3;
    projectionBuffer_7_V_163_fu_2069_p3 <= 
        projectionBuffer_7_V_140_fu_1861_p3 when (icmp_ln321_10_fu_1945_p2(0) = '1') else 
        projectionBuffer_7_V_162_fu_2061_p3;
    projectionBuffer_7_V_164_fu_2077_p3 <= 
        projectionBuffer_7_V_140_fu_1861_p3 when (icmp_ln321_11_fu_1958_p2(0) = '1') else 
        projectionBuffer_7_V_163_fu_2069_p3;
    projectionBuffer_7_V_165_fu_2085_p3 <= 
        projectionBuffer_7_V_140_fu_1861_p3 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_164_fu_2077_p3;
    projectionBuffer_7_V_166_fu_2093_p3 <= 
        projectionBuffer_7_V_140_fu_1861_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_165_fu_2085_p3;
    projectionBuffer_7_V_167_fu_2101_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_9_fu_1932_p2(0) = '1') else 
        projectionBuffer_7_V_141_fu_1867_p3;
    projectionBuffer_7_V_168_fu_2109_p3 <= 
        projectionBuffer_7_V_141_fu_1867_p3 when (icmp_ln321_10_fu_1945_p2(0) = '1') else 
        projectionBuffer_7_V_167_fu_2101_p3;
    projectionBuffer_7_V_169_fu_2117_p3 <= 
        projectionBuffer_7_V_141_fu_1867_p3 when (icmp_ln321_11_fu_1958_p2(0) = '1') else 
        projectionBuffer_7_V_168_fu_2109_p3;
    projectionBuffer_7_V_170_fu_2125_p3 <= 
        projectionBuffer_7_V_141_fu_1867_p3 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_169_fu_2117_p3;
    projectionBuffer_7_V_171_fu_2133_p3 <= 
        projectionBuffer_7_V_141_fu_1867_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_170_fu_2125_p3;
    projectionBuffer_7_V_172_fu_2141_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_10_fu_1945_p2(0) = '1') else 
        projectionBuffer_7_V_142_fu_1873_p3;
    projectionBuffer_7_V_173_fu_2149_p3 <= 
        projectionBuffer_7_V_142_fu_1873_p3 when (icmp_ln321_11_fu_1958_p2(0) = '1') else 
        projectionBuffer_7_V_172_fu_2141_p3;
    projectionBuffer_7_V_174_fu_2157_p3 <= 
        projectionBuffer_7_V_142_fu_1873_p3 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_173_fu_2149_p3;
    projectionBuffer_7_V_175_fu_2165_p3 <= 
        projectionBuffer_7_V_142_fu_1873_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_174_fu_2157_p3;
    projectionBuffer_7_V_176_fu_2173_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_11_fu_1958_p2(0) = '1') else 
        projectionBuffer_7_V_143_fu_1879_p3;
    projectionBuffer_7_V_177_fu_2181_p3 <= 
        projectionBuffer_7_V_143_fu_1879_p3 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_176_fu_2173_p3;
    projectionBuffer_7_V_178_fu_2189_p3 <= 
        projectionBuffer_7_V_143_fu_1879_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_177_fu_2181_p3;
    projectionBuffer_7_V_179_fu_2197_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_12_fu_1971_p2(0) = '1') else 
        projectionBuffer_7_V_144_fu_1885_p3;
    projectionBuffer_7_V_180_fu_2205_p3 <= 
        projectionBuffer_7_V_144_fu_1885_p3 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_179_fu_2197_p3;
    projectionBuffer_7_V_181_fu_2213_p3 <= 
        projectionBuffer_7_V_199_fu_1897_p5 when (icmp_ln321_13_fu_1984_p2(0) = '1') else 
        projectionBuffer_7_V_145_fu_1891_p3;
    projectionBuffer_7_V_182_fu_2221_p3 <= 
        projectionBuffer_7_V_153_fu_1989_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_138_fu_1849_p3;
    projectionBuffer_7_V_183_fu_2228_p3 <= 
        projectionBuffer_7_V_160_fu_2045_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_139_fu_1855_p3;
    projectionBuffer_7_V_184_fu_2235_p3 <= 
        projectionBuffer_7_V_166_fu_2093_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_140_fu_1861_p3;
    projectionBuffer_7_V_185_fu_2242_p3 <= 
        projectionBuffer_7_V_171_fu_2133_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_141_fu_1867_p3;
    projectionBuffer_7_V_186_fu_2249_p3 <= 
        projectionBuffer_7_V_175_fu_2165_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_142_fu_1873_p3;
    projectionBuffer_7_V_187_fu_2256_p3 <= 
        projectionBuffer_7_V_178_fu_2189_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_143_fu_1879_p3;
    projectionBuffer_7_V_188_fu_2263_p3 <= 
        projectionBuffer_7_V_180_fu_2205_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_144_fu_1885_p3;
    projectionBuffer_7_V_189_fu_2270_p3 <= 
        projectionBuffer_7_V_181_fu_2213_p3 when (savelast_reg_3379(0) = '1') else 
        projectionBuffer_7_V_145_fu_1891_p3;
    projectionBuffer_7_V_190_fu_2277_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_182_fu_2221_p3;
    projectionBuffer_7_V_191_fu_2283_p3 <= 
        projectionBuffer_7_V_15_load_reg_3235 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_183_fu_2228_p3;
    projectionBuffer_7_V_192_fu_1553_p5 <= (((trunc_ln312_reg_3391 & projectiondatatmp_data_V_reg_3351) & rzbinfirst_V_reg_3357) & ap_const_lv1_0);
    projectionBuffer_7_V_193_fu_2289_p3 <= 
        projectionBuffer_7_V_22_load_reg_3254 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_184_fu_2235_p3;
    projectionBuffer_7_V_194_fu_2295_p3 <= 
        projectionBuffer_7_V_28_load_reg_3272 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_185_fu_2242_p3;
    projectionBuffer_7_V_195_fu_2301_p3 <= 
        projectionBuffer_7_V_33_load_reg_3289 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_186_fu_2249_p3;
    projectionBuffer_7_V_196_fu_2307_p3 <= 
        projectionBuffer_7_V_37_load_reg_3305 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_187_fu_2256_p3;
    projectionBuffer_7_V_197_fu_2313_p3 <= 
        projectionBuffer_7_V_40_load_reg_3320 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_188_fu_2263_p3;
    projectionBuffer_7_V_198_fu_2319_p3 <= 
        projectionBuffer_7_V_50_load_reg_3334 when (or_ln238_reg_3193_pp0_iter2_reg(0) = '1') else 
        projectionBuffer_7_V_189_fu_2270_p3;
    projectionBuffer_7_V_199_fu_1897_p5 <= (((trunc_ln312_1_reg_3407 & projectiondatatmp_data_V_reg_3351) & rzbinlast_V_reg_3362) & ap_const_lv1_1);
    projectionBuffer_7_V_fu_1568_p3 <= 
        projectionBuffer_7_V_1_load_reg_3216 when (icmp_ln321_fu_1562_p2(0) = '1') else 
        projectionBuffer_7_V_192_fu_1553_p5;
    projfinezadj_V_1_fu_2532_p2 <= (projfinez_V_reg_3435 xor ap_const_lv4_8);
    projfinezadj_V_2_fu_2541_p3 <= 
        sext_ln68_fu_2537_p1 when (trunc_ln681_reg_3425(0) = '1') else 
        projfinezadj_V_fu_2529_p1;
    projfinezadj_V_fu_2529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(projfinez_V_reg_3435),5));
    ret_V_1_fu_1451_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(zext_ln215_fu_1447_p1));
    ret_V_fu_2565_p2 <= std_logic_vector(unsigned(lhs_V_fu_2558_p1) - unsigned(rhs_V_fu_2561_p1));
    rhs_V_fu_2561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(stubfinephi_V_fu_2509_p4),4));
    rzbinfirst_V_fu_1168_p4 <= inputProjectionData_dataarray_data_V_q0(16 downto 14);
    rzbinlast_V_fu_1190_p2 <= std_logic_vector(unsigned(rzbinfirst_V_fu_1168_p4) + unsigned(zext_ln209_1_fu_1186_p1));
    savefirst_fu_1360_p2 <= "0" when (nstubfirst_V_fu_1208_p66 = ap_const_lv5_0) else "1";
    savelast_fu_1372_p2 <= (tmp_3_fu_1178_p3 and icmp_ln253_fu_1366_p2);
        sext_ln68_fu_2537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(projfinezadj_V_1_fu_2532_p2),5));

    stubbend_V_fu_2519_p4 <= inputStubData_dataarray_data_V_q0(9 downto 6);
    stubfinephi_V_fu_2509_p4 <= inputStubData_dataarray_data_V_q0(5 downto 3);
    stubfinez_V_fu_2505_p1 <= inputStubData_dataarray_data_V_q0(3 - 1 downto 0);
    t_V_fu_1054_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_t_V_412_phi_fu_890_p6));
    tail_readindex_V_1_fu_1472_p2 <= std_logic_vector(unsigned(t_V_1_reg_3179) + unsigned(ap_const_lv3_1));
    tmp_1_fu_1196_p3 <= (bx_V22_phi_reg_940_pp0_iter1_reg & rzbinfirst_V_fu_1168_p4);
    tmp_2_fu_1278_p3 <= (bx_V22_phi_reg_940_pp0_iter1_reg & rzbinlast_V_fu_1190_p2);
    tmp_3_fu_1178_p3 <= inputProjectionData_dataarray_data_V_q0(13 downto 13);
    tmp_4_fu_1041_p3 <= (ap_phi_mux_p_phi_phi_fu_932_p4 & ap_phi_mux_iprojectiontmp_V10_phi_fu_905_p6);
    tmp_5_fu_1538_p4 <= ((bx_V22_phi_reg_940_pp0_iter1_reg & tmp_6_fu_1528_p4) & istub_V_fu_348);
    tmp_6_fu_1528_p4 <= qdata_V7_fu_1507_p10(3 downto 1);
    tmp_7_fu_2691_p3 <= (p_phi_reg_928_pp0_iter4_reg & t_V_311_reg_979);
    tmp_9_fu_2577_p4 <= idz_V_fu_2552_p2(4 downto 1);
    trunc_ln209_fu_1016_p1 <= bx_V(1 - 1 downto 0);
    trunc_ln312_1_fu_1392_p1 <= nstublast_V_fu_1290_p66(4 - 1 downto 0);
    trunc_ln312_fu_1378_p1 <= nstubfirst_V_fu_1208_p66(4 - 1 downto 0);
    trunc_ln681_fu_2378_p1 <= qdata_V_fu_2365_p10(1 - 1 downto 0);
    xor_ln238_fu_1093_p2 <= (ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_969 xor ap_const_lv1_1);
    xor_ln349_fu_2672_p2 <= (pass_fu_2617_p3 xor ap_const_lv1_1);
    zext_ln209_1_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1178_p3),3));
    zext_ln209_2_fu_1396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(savelast_fu_1372_p2),3));
    zext_ln209_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(savefirst_fu_1360_p2),3));
    zext_ln215_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(istub_V_fu_348),5));
    zext_ln321_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_2691_p3),64));
    zext_ln57_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1041_p3),64));
    zext_ln68_fu_2548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(stubfinez_V_fu_2505_p1),5));
    zext_ln71_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1538_p4),64));
    zext_ln891_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nstubs_V_fu_1437_p4),5));
end behav;
