Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 17 19:14:42 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flapga_mario_timing_summary_routed.rpt -pb flapga_mario_timing_summary_routed.pb -rpx flapga_mario_timing_summary_routed.rpx -warn_on_violation
| Design       : flapga_mario
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: game_eng/bg_x_offset_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.365    -1139.925                    221                 3138        0.032        0.000                      0                 3138        3.750        0.000                       0                  1233  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.365    -1139.925                    221                 3138        0.032        0.000                      0                 3138        3.750        0.000                       0                  1233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          221  Failing Endpoints,  Worst Slack       -6.365ns,  Total Violation    -1139.925ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.365ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_0_10/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 7.859ns (50.104%)  route 7.826ns (49.896%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.738    18.872    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.996 r  cloud_bg/address_reg_0_0_i_15_comp/O
                         net (fo=24, routed)          1.766    20.762    cloud_bg/address_reg_0_0_i_15_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  cloud_bg/address_reg_0_10/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.477    14.818    cloud_bg/clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  cloud_bg/address_reg_0_10/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.397    cloud_bg/address_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -20.762    
  -------------------------------------------------------------------
                         slack                                 -6.365    

Slack (VIOLATED) :        -6.333ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_1_10/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.650ns  (logic 7.859ns (50.217%)  route 7.791ns (49.783%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.738    18.872    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.996 r  cloud_bg/address_reg_0_0_i_15_comp/O
                         net (fo=24, routed)          1.730    20.726    cloud_bg/address_reg_0_0_i_15_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_10/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.474    14.815    cloud_bg/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_10/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.394    cloud_bg/address_reg_1_10
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -20.726    
  -------------------------------------------------------------------
                         slack                                 -6.333    

Slack (VIOLATED) :        -6.324ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_0_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.654ns  (logic 7.859ns (50.205%)  route 7.795ns (49.795%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.738    18.872    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.996 r  cloud_bg/address_reg_0_0_i_15_comp/O
                         net (fo=24, routed)          1.734    20.730    cloud_bg/address_reg_0_0_i_15_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  cloud_bg/address_reg_0_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.479    14.820    cloud_bg/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  cloud_bg/address_reg_0_8/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.406    cloud_bg/address_reg_0_8
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -20.730    
  -------------------------------------------------------------------
                         slack                                 -6.324    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_0_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.613ns  (logic 7.859ns (50.336%)  route 7.754ns (49.664%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.738    18.872    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.996 r  cloud_bg/address_reg_0_0_i_15_comp/O
                         net (fo=24, routed)          1.693    20.689    cloud_bg/address_reg_0_0_i_15_n_0
    RAMB36_X0Y11         RAMB36E1                                     r  cloud_bg/address_reg_0_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.474    14.815    cloud_bg/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cloud_bg/address_reg_0_1/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.394    cloud_bg/address_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -20.689    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.271ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_1_10/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.588ns  (logic 7.859ns (50.417%)  route 7.729ns (49.583%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.645    18.779    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.903 r  cloud_bg/address_reg_0_0_i_16/O
                         net (fo=22, routed)          1.761    20.664    cloud_bg/address_reg_0_0_i_16_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_10/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.474    14.815    cloud_bg/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_10/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.394    cloud_bg/address_reg_1_10
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -20.664    
  -------------------------------------------------------------------
                         slack                                 -6.271    

Slack (VIOLATED) :        -6.257ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.572ns  (logic 7.859ns (50.468%)  route 7.713ns (49.532%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.738    18.872    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.996 r  cloud_bg/address_reg_0_0_i_15_comp/O
                         net (fo=24, routed)          1.652    20.649    cloud_bg/address_reg_0_0_i_15_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.472    14.813    cloud_bg/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_5/CLKARDCLK
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.958    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.392    cloud_bg/address_reg_1_5
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -20.649    
  -------------------------------------------------------------------
                         slack                                 -6.257    

Slack (VIOLATED) :        -6.217ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_0_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.539ns  (logic 7.859ns (50.576%)  route 7.680ns (49.424%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.738    18.872    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124    18.996 r  cloud_bg/address_reg_0_0_i_15_comp/O
                         net (fo=24, routed)          1.619    20.615    cloud_bg/address_reg_0_0_i_15_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  cloud_bg/address_reg_0_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.471    14.812    cloud_bg/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  cloud_bg/address_reg_0_3/CLKARDCLK
                         clock pessimism              0.188    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.398    cloud_bg/address_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                 -6.217    

Slack (VIOLATED) :        -6.204ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_0_10/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.524ns  (logic 7.859ns (50.626%)  route 7.665ns (49.374%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.786    18.920    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.044 r  cloud_bg/address_reg_0_0_i_14_comp_replica/O
                         net (fo=3, routed)           1.556    20.600    cloud_bg/address_reg_0_0_i_14_n_0_repN
    RAMB36_X2Y11         RAMB36E1                                     r  cloud_bg/address_reg_0_10/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.477    14.818    cloud_bg/clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  cloud_bg/address_reg_0_10/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.397    cloud_bg/address_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -20.600    
  -------------------------------------------------------------------
                         slack                                 -6.204    

Slack (VIOLATED) :        -6.195ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_1_10/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.512ns  (logic 7.936ns (51.159%)  route 7.576ns (48.841%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  address_reg_0_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.732    address_reg_0_0_i_47_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.951 r  address_reg_0_0_i_46/O[0]
                         net (fo=1, routed)           0.585    16.535    address_reg_0_0_i_46_n_7
    SLICE_X28Y37         LUT5 (Prop_lut5_I4_O)        0.295    16.830 r  address_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000    16.830    address_reg_0_0_i_31_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.380 r  address_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.380    address_reg_0_0_i_19_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.602 r  address_reg_0_0_i_21/O[0]
                         net (fo=12, routed)          0.910    18.512    cloud_bg/address_reg_0_0_1[0]
    SLICE_X30Y38         LUT5 (Prop_lut5_I4_O)        0.299    18.811 r  cloud_bg/address_reg_0_0_i_12/O
                         net (fo=24, routed)          1.778    20.589    cloud_bg/address_reg_0_0_i_12_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_10/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.474    14.815    cloud_bg/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_10/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.394    cloud_bg/address_reg_1_10
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -20.589    
  -------------------------------------------------------------------
                         slack                                 -6.195    

Slack (VIOLATED) :        -6.176ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cloud_bg/address_reg_1_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.491ns  (logic 7.859ns (50.731%)  route 7.632ns (49.269%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.460     5.992    vga_sync_unit/x[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  vga_sync_unit/address_reg_0_0_i_144/O
                         net (fo=1, routed)           0.000     6.116    vga_sync_unit/address_reg_0_0_i_144_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.648 r  vga_sync_unit/address_reg_0_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.648    vga_sync_unit/address_reg_0_0_i_110_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.870 r  vga_sync_unit/address_reg_0_0_i_82/O[0]
                         net (fo=17, routed)          0.792     7.663    x2[4]
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.962 r  address_reg_0_0_i_150/O
                         net (fo=1, routed)           0.354     8.316    address_reg_0_0_i_150_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.720 r  address_reg_0_0_i_123/CO[3]
                         net (fo=1, routed)           0.000     8.720    address_reg_0_0_i_123_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.939 r  address_reg_0_0_i_99/O[0]
                         net (fo=4, routed)           0.678     9.616    address_reg_0_0_i_99_n_7
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.295     9.911 r  address_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.911    address_reg_0_0_i_97_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.443 r  address_reg_0_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.443    address_reg_0_0_i_51_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.682 r  address_reg_0_0_i_43/O[2]
                         net (fo=23, routed)          0.607    11.289    address_reg_0_0_i_43_n_5
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.302    11.591 r  address_reg_0_0_i_118/O
                         net (fo=1, routed)           0.000    11.591    address_reg_0_0_i_118_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  address_reg_0_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.141    address_reg_0_0_i_85_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  address_reg_0_0_i_50/O[1]
                         net (fo=3, routed)           0.579    13.054    address_reg_0_0_i_50_n_6
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.303    13.357 r  address_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000    13.357    address_reg_0_0_i_80_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.927 r  address_reg_0_0_i_48/CO[2]
                         net (fo=8, routed)           0.359    14.287    address_reg_0_0_i_48_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.313    14.600 r  address_reg_0_0_i_45_comp/O
                         net (fo=15, routed)          0.475    15.075    address_reg_0_0_i_45_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.199 r  address_reg_0_0_i_73/O
                         net (fo=1, routed)           0.000    15.199    address_reg_0_0_i_73_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.777 r  address_reg_0_0_i_47/O[2]
                         net (fo=1, routed)           0.442    16.218    address_reg_0_0_i_47_n_5
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.301    16.519 r  address_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    16.519    address_reg_0_0_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.920 r  address_reg_0_0_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.920    address_reg_0_0_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.254 r  address_reg_0_0_i_19/O[1]
                         net (fo=2, routed)           0.577    17.831    cloud_bg/address_reg_0_0_0[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.303    18.134 r  cloud_bg/address_reg_0_0_i_20/O
                         net (fo=11, routed)          0.645    18.779    cloud_bg/address_reg_0_0_i_20_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.903 r  cloud_bg/address_reg_0_0_i_16/O
                         net (fo=22, routed)          1.665    20.568    cloud_bg/address_reg_0_0_i_16_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        1.472    14.813    cloud_bg/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  cloud_bg/address_reg_1_5/CLKARDCLK
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.958    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.392    cloud_bg/address_reg_1_5
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 oam/ram_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oam/output_register.doutb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.637%)  route 0.163ns (52.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.557     1.440    oam/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  oam/ram_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  oam/ram_data_reg[12]/Q
                         net (fo=1, routed)           0.163     1.751    oam/ram_data_reg_n_0_[12]
    SLICE_X36Y17         FDRE                                         r  oam/output_register.doutb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.824     1.951    oam/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  oam/output_register.doutb_reg_reg[12]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.017     1.719    oam/output_register.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 oam/ram_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oam/output_register.doutb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.557     1.440    oam/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  oam/ram_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  oam/ram_data_reg[14]/Q
                         net (fo=1, routed)           0.164     1.752    oam/ram_data_reg_n_0_[14]
    SLICE_X36Y16         FDRE                                         r  oam/output_register.doutb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.825     1.952    oam/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  oam/output_register.doutb_reg_reg[14]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.016     1.719    oam/output_register.doutb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 oam/output_register.doutb_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            obj_eng/oam_cache_reg[7][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.287%)  route 0.264ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.557     1.440    oam/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  oam/output_register.doutb_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  oam/output_register.doutb_reg_reg[31]/Q
                         net (fo=8, routed)           0.264     1.868    obj_eng/oam_data[23]
    SLICE_X37Y18         FDRE                                         r  obj_eng/oam_cache_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.823     1.950    obj_eng/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  obj_eng/oam_cache_reg[7][31]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.070     1.771    obj_eng/oam_cache_reg[7][31]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 obj_eng/rom_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            obj_eng/mario_rom/address_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.553%)  route 0.458ns (76.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.558     1.441    obj_eng/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  obj_eng/rom_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  obj_eng/rom_x_reg[3]/Q
                         net (fo=2, routed)           0.458     2.040    obj_eng/mario_rom/sel[3]
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.869     1.997    obj_eng/mario_rom/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.931    obj_eng/mario_rom/address_reg_0
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 obj_eng/rom_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            obj_eng/mario_rom/address_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.290%)  route 0.464ns (76.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.557     1.440    obj_eng/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  obj_eng/rom_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  obj_eng/rom_x_reg[2]/Q
                         net (fo=2, routed)           0.464     2.046    obj_eng/mario_rom/sel[2]
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.869     1.997    obj_eng/mario_rom/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.931    obj_eng/mario_rom/address_reg_0
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 obj_eng/rom_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            obj_eng/mario_rom/address_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.737%)  route 0.449ns (73.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.555     1.438    obj_eng/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  obj_eng/rom_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  obj_eng/rom_x_reg[5]/Q
                         net (fo=2, routed)           0.449     2.052    obj_eng/mario_rom/sel[5]
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.869     1.997    obj_eng/mario_rom/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.931    obj_eng/mario_rom/address_reg_0
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 oam/ram_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oam/output_register.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.645%)  route 0.309ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.557     1.440    oam/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  oam/ram_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  oam/ram_data_reg[13]/Q
                         net (fo=1, routed)           0.309     1.914    oam/ram_data_reg_n_0_[13]
    SLICE_X36Y17         FDRE                                         r  oam/output_register.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.824     1.951    oam/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  oam/output_register.doutb_reg_reg[13]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.066     1.768    oam/output_register.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 obj_eng/oam_cache_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            obj_eng/in_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.553     1.436    obj_eng/clk_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  obj_eng/oam_cache_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  obj_eng/oam_cache_reg[6][31]/Q
                         net (fo=2, routed)           0.065     1.642    vga_sync_unit/in_range_reg[6][13]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.687 r  vga_sync_unit/in_range[6]_i_1/O
                         net (fo=1, routed)           0.000     1.687    obj_eng/in_range_reg[6]_0
    SLICE_X41Y21         FDRE                                         r  obj_eng/in_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.821     1.948    obj_eng/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  obj_eng/in_range_reg[6]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.091     1.540    obj_eng/in_range_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 obj_eng/rom_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            obj_eng/mario_rom/address_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.751%)  route 0.507ns (78.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.558     1.441    obj_eng/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  obj_eng/rom_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  obj_eng/rom_x_reg[0]/Q
                         net (fo=2, routed)           0.507     2.089    obj_eng/mario_rom/sel[0]
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.869     1.997    obj_eng/mario_rom/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  obj_eng/mario_rom/address_reg_0/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.931    obj_eng/mario_rom/address_reg_0
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.189ns (33.801%)  route 0.370ns (66.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.553     1.436    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=56, routed)          0.370     1.947    vga_sync_unit/y[6]
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.048     1.995 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.995    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1175, routed)        0.820     1.947    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.131     1.829    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0   bg_ram/BRAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y1   splash_ram/BRAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   cloud_bg/address_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  cloud_bg/address_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   cloud_bg/address_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  cloud_bg/address_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  cloud_bg/address_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   cloud_bg/address_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   cloud_bg/address_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   cloud_bg/address_reg_1_11/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23  oam/BRAM_reg_0_7_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17  oam/BRAM_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17  oam/BRAM_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17  oam/BRAM_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  oam/BRAM_reg_0_7_0_5/RAMD/CLK



