[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ArrayInst/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ArrayInst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<92> s<91> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<qq> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:10>
n<> u<4> t<Port> p<5> l<1:11> el<1:11>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:10> el<1:12>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:13>
n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<91> c<8> s<37> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<flop> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:12>
n<> u<12> t<Port> p<13> l<4:14> el<4:14>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:13> el<4:15>
n<> u<14> t<Module_nonansi_header> p<36> c<10> s<34> l<4:1> el<4:16>
n<qq> u<15> t<StringConst> p<31> s<30> l<5:3> el<5:5>
n<q> u<16> t<StringConst> p<27> s<26> l<5:6> el<5:7>
n<1> u<17> t<IntConst> p<18> l<5:8> el<5:9>
n<> u<18> t<Primary_literal> p<19> c<17> l<5:8> el<5:9>
n<> u<19> t<Constant_primary> p<20> c<18> l<5:8> el<5:9>
n<> u<20> t<Constant_expression> p<25> c<19> s<24> l<5:8> el<5:9>
n<0> u<21> t<IntConst> p<22> l<5:10> el<5:11>
n<> u<22> t<Primary_literal> p<23> c<21> l<5:10> el<5:11>
n<> u<23> t<Constant_primary> p<24> c<22> l<5:10> el<5:11>
n<> u<24> t<Constant_expression> p<25> c<23> l<5:10> el<5:11>
n<> u<25> t<Constant_range> p<26> c<20> l<5:8> el<5:11>
n<> u<26> t<Unpacked_dimension> p<27> c<25> l<5:7> el<5:12>
n<> u<27> t<Name_of_instance> p<30> c<16> s<29> l<5:6> el<5:12>
n<> u<28> t<Ordered_port_connection> p<29> l<5:13> el<5:13>
n<> u<29> t<List_of_port_connections> p<30> c<28> l<5:13> el<5:13>
n<> u<30> t<Hierarchical_instance> p<31> c<27> l<5:6> el<5:14>
n<> u<31> t<Module_instantiation> p<32> c<15> l<5:3> el<5:15>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<5:3> el<5:15>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<5:3> el<5:15>
n<> u<34> t<Module_item> p<36> c<33> s<35> l<5:3> el<5:15>
n<> u<35> t<ENDMODULE> p<36> l<6:1> el<6:10>
n<> u<36> t<Module_declaration> p<37> c<14> l<4:1> el<6:10>
n<> u<37> t<Description> p<91> c<36> s<90> l<4:1> el<6:10>
n<module> u<38> t<Module_keyword> p<42> s<39> l<8:1> el<8:7>
n<top> u<39> t<StringConst> p<42> s<41> l<8:8> el<8:11>
n<> u<40> t<Port> p<41> l<8:12> el<8:12>
n<> u<41> t<List_of_ports> p<42> c<40> l<8:11> el<8:13>
n<> u<42> t<Module_nonansi_header> p<89> c<38> s<87> l<8:1> el<8:14>
n<flop> u<43> t<StringConst> p<84> s<58> l<9:3> el<9:7>
n<flop_instances1> u<44> t<StringConst> p<55> s<54> l<9:8> el<9:23>
n<1> u<45> t<IntConst> p<46> l<9:24> el<9:25>
n<> u<46> t<Primary_literal> p<47> c<45> l<9:24> el<9:25>
n<> u<47> t<Constant_primary> p<48> c<46> l<9:24> el<9:25>
n<> u<48> t<Constant_expression> p<53> c<47> s<52> l<9:24> el<9:25>
n<0> u<49> t<IntConst> p<50> l<9:26> el<9:27>
n<> u<50> t<Primary_literal> p<51> c<49> l<9:26> el<9:27>
n<> u<51> t<Constant_primary> p<52> c<50> l<9:26> el<9:27>
n<> u<52> t<Constant_expression> p<53> c<51> l<9:26> el<9:27>
n<> u<53> t<Constant_range> p<54> c<48> l<9:24> el<9:27>
n<> u<54> t<Unpacked_dimension> p<55> c<53> l<9:23> el<9:28>
n<> u<55> t<Name_of_instance> p<58> c<44> s<57> l<9:8> el<9:28>
n<> u<56> t<Ordered_port_connection> p<57> l<9:29> el<9:29>
n<> u<57> t<List_of_port_connections> p<58> c<56> l<9:29> el<9:29>
n<> u<58> t<Hierarchical_instance> p<84> c<55> s<83> l<9:8> el<9:30>
n<flop_instances2> u<59> t<StringConst> p<80> s<69> l<9:32> el<9:47>
n<2> u<60> t<IntConst> p<61> l<9:48> el<9:49>
n<> u<61> t<Primary_literal> p<62> c<60> l<9:48> el<9:49>
n<> u<62> t<Constant_primary> p<63> c<61> l<9:48> el<9:49>
n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<9:48> el<9:49>
n<0> u<64> t<IntConst> p<65> l<9:50> el<9:51>
n<> u<65> t<Primary_literal> p<66> c<64> l<9:50> el<9:51>
n<> u<66> t<Constant_primary> p<67> c<65> l<9:50> el<9:51>
n<> u<67> t<Constant_expression> p<68> c<66> l<9:50> el<9:51>
n<> u<68> t<Constant_range> p<69> c<63> l<9:48> el<9:51>
n<> u<69> t<Unpacked_dimension> p<80> c<68> s<79> l<9:47> el<9:52>
n<1> u<70> t<IntConst> p<71> l<9:53> el<9:54>
n<> u<71> t<Primary_literal> p<72> c<70> l<9:53> el<9:54>
n<> u<72> t<Constant_primary> p<73> c<71> l<9:53> el<9:54>
n<> u<73> t<Constant_expression> p<78> c<72> s<77> l<9:53> el<9:54>
n<0> u<74> t<IntConst> p<75> l<9:55> el<9:56>
n<> u<75> t<Primary_literal> p<76> c<74> l<9:55> el<9:56>
n<> u<76> t<Constant_primary> p<77> c<75> l<9:55> el<9:56>
n<> u<77> t<Constant_expression> p<78> c<76> l<9:55> el<9:56>
n<> u<78> t<Constant_range> p<79> c<73> l<9:53> el<9:56>
n<> u<79> t<Unpacked_dimension> p<80> c<78> l<9:52> el<9:57>
n<> u<80> t<Name_of_instance> p<83> c<59> s<82> l<9:32> el<9:57>
n<> u<81> t<Ordered_port_connection> p<82> l<9:58> el<9:58>
n<> u<82> t<List_of_port_connections> p<83> c<81> l<9:58> el<9:58>
n<> u<83> t<Hierarchical_instance> p<84> c<80> l<9:32> el<9:59>
n<> u<84> t<Module_instantiation> p<85> c<43> l<9:3> el<9:60>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<9:3> el<9:60>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<9:3> el<9:60>
n<> u<87> t<Module_item> p<89> c<86> s<88> l<9:3> el<9:60>
n<> u<88> t<ENDMODULE> p<89> l<10:1> el<10:10>
n<> u<89> t<Module_declaration> p<90> c<42> l<8:1> el<10:10>
n<> u<90> t<Description> p<91> c<89> l<8:1> el<10:10>
n<> u<91> t<Source_text> p<92> c<9> l<1:1> el<10:10>
n<> u<92> t<Top_level_rule> c<1> l<1:1> el<11:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:1:1: No timescale set for "qq".

[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:4:1: No timescale set for "flop".

[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:4:1: Compile module "work@flop".

[INF:CP0303] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:1:1: Compile module "work@qq".

[INF:CP0303] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:8:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 25.

[NTE:EL0511] Nb leaf instances: 16.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                             100
design                                                 1
module_array                                          13
module_inst                                           53
module_typespec                                       13
range                                                 39
ref_typespec                                          13
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                             100
design                                                 1
module_array                                          13
module_inst                                           53
module_typespec                                       13
range                                                 39
ref_typespec                                          13
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ArrayInst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ArrayInst/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ArrayInst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@flop (work@flop), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:4:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@flop
  |vpiDefName:work@flop
  |vpiModuleArray:
  \_module_array: (work@qq), line:5:6, endln:5:7
    |vpiParent:
    \_module_inst: work@flop (work@flop), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:4:1, endln:6:10
    |vpiName:q
    |vpiFullName:work@qq
    |vpiRange:
    \_range: , line:5:7, endln:5:12
      |vpiParent:
      \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiLeftRange:
      \_constant: , line:5:8, endln:5:9
        |vpiParent:
        \_range: , line:5:7, endln:5:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:5:10, endln:5:11
        |vpiParent:
        \_range: , line:5:7, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_ref_typespec: (work@flop.q)
      |vpiParent:
      \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiFullName:work@flop.q
      |vpiActual:
      \_module_typespec: (qq), line:5:3, endln:5:5
|uhdmallModules:
\_module_inst: work@qq (work@qq), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@qq
  |vpiDefName:work@qq
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiModuleArray:
  \_module_array: (work@flop), line:9:8, endln:9:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances1
    |vpiFullName:work@flop
    |vpiRange:
    \_range: , line:9:23, endln:9:28
      |vpiParent:
      \_module_array: (work@flop), line:9:8, endln:9:23
      |vpiLeftRange:
      \_constant: , line:9:24, endln:9:25
        |vpiParent:
        \_range: , line:9:23, endln:9:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:26, endln:9:27
        |vpiParent:
        \_range: , line:9:23, endln:9:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_ref_typespec: (work@top.flop_instances1)
      |vpiParent:
      \_module_array: (work@flop), line:9:8, endln:9:23
      |vpiFullName:work@top.flop_instances1
      |vpiActual:
      \_module_typespec: (flop), line:9:3, endln:9:7
  |vpiModuleArray:
  \_module_array: (work@flop), line:9:32, endln:9:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2
    |vpiFullName:work@flop
    |vpiRange:
    \_range: , line:9:47, endln:9:52
      |vpiParent:
      \_module_array: (work@flop), line:9:32, endln:9:47
      |vpiLeftRange:
      \_constant: , line:9:48, endln:9:49
        |vpiParent:
        \_range: , line:9:47, endln:9:52
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:50, endln:9:51
        |vpiParent:
        \_range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:9:52, endln:9:57
      |vpiParent:
      \_module_array: (work@flop), line:9:32, endln:9:47
      |vpiLeftRange:
      \_constant: , line:9:53, endln:9:54
        |vpiParent:
        \_range: , line:9:52, endln:9:57
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:55, endln:9:56
        |vpiParent:
        \_range: , line:9:52, endln:9:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_ref_typespec: (work@top.flop_instances2)
      |vpiParent:
      \_module_array: (work@flop), line:9:32, endln:9:47
      |vpiFullName:work@top.flop_instances2
      |vpiActual:
      \_module_typespec: (flop), line:9:3, endln:9:7
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances1[0]
    |vpiFullName:work@top.flop_instances1[0]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances1[0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances1[0].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances1[0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances1[0].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances1[0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances1[0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances1[0].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances1[0].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances1[1]
    |vpiFullName:work@top.flop_instances1[1]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances1[1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances1[1].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances1[1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances1[1].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances1[1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances1[1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances1[1].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances1[1].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2[0][0]
    |vpiFullName:work@top.flop_instances2[0][0]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[0][0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances2[0][0].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[0][0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances2[0][0].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[0][0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[0][0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances2[0][0].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances2[0][0].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2[0][1]
    |vpiFullName:work@top.flop_instances2[0][1]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[0][1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances2[0][1].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[0][1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances2[0][1].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[0][1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[0][1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances2[0][1].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances2[0][1].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2[1][0]
    |vpiFullName:work@top.flop_instances2[1][0]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[1][0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances2[1][0].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[1][0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances2[1][0].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[1][0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[1][0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances2[1][0].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances2[1][0].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2[1][1]
    |vpiFullName:work@top.flop_instances2[1][1]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[1][1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances2[1][1].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[1][1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances2[1][1].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[1][1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[1][1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances2[1][1].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances2[1][1].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2[2][0]
    |vpiFullName:work@top.flop_instances2[2][0]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[2][0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances2[2][0].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[2][0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances2[2][0].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[2][0].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[2][0].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances2[2][0].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances2[2][0].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModule:
  \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2[2][1]
    |vpiFullName:work@top.flop_instances2[2][1]
    |vpiDefName:work@flop
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[2][1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[0]
      |vpiFullName:work@top.flop_instances2[2][1].q[0]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@qq (work@top.flop_instances2[2][1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q[1]
      |vpiFullName:work@top.flop_instances2[2][1].q[1]
      |vpiDefName:work@qq
      |vpiDefFile:${SURELOG_DIR}/tests/ArrayInst/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModuleArray:
    \_module_array: (work@qq), line:5:6, endln:5:7
      |vpiParent:
      \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
      |vpiName:q
      |vpiFullName:work@qq
      |vpiRange:
      \_range: , line:5:7, endln:5:12
        |vpiLeftRange:
        \_constant: , line:5:8, endln:5:9
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:7, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[2][1].q[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiModule:
      \_module_inst: work@qq (work@top.flop_instances2[2][1].q[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:5:3, endln:5:15
      |vpiElemTypespec:
      \_ref_typespec: (work@top.flop_instances2[2][1].q)
        |vpiParent:
        \_module_array: (work@qq), line:5:6, endln:5:7
        |vpiFullName:work@top.flop_instances2[2][1].q
        |vpiActual:
        \_module_typespec: (qq), line:5:3, endln:5:5
  |vpiModuleArray:
  \_module_array: (work@flop), line:9:8, endln:9:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances1
    |vpiFullName:work@flop
    |vpiRange:
    \_range: , line:9:23, endln:9:28
      |vpiLeftRange:
      \_constant: , line:9:24, endln:9:25
        |vpiParent:
        \_range: , line:9:23, endln:9:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:26, endln:9:27
        |vpiParent:
        \_range: , line:9:23, endln:9:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances1[0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances1[1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiElemTypespec:
    \_ref_typespec: (work@top.flop_instances1)
      |vpiParent:
      \_module_array: (work@flop), line:9:8, endln:9:23
      |vpiFullName:work@top.flop_instances1
      |vpiActual:
      \_module_typespec: (flop), line:9:3, endln:9:7
  |vpiModuleArray:
  \_module_array: (work@flop), line:9:32, endln:9:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2
    |vpiFullName:work@flop
    |vpiRange:
    \_range: , line:9:47, endln:9:52
      |vpiLeftRange:
      \_constant: , line:9:48, endln:9:49
        |vpiParent:
        \_range: , line:9:47, endln:9:52
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:50, endln:9:51
        |vpiParent:
        \_range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:9:52, endln:9:57
      |vpiLeftRange:
      \_constant: , line:9:53, endln:9:54
        |vpiParent:
        \_range: , line:9:52, endln:9:57
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:55, endln:9:56
        |vpiParent:
        \_range: , line:9:52, endln:9:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances2[0][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances2[0][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances2[1][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances2[1][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances2[2][0]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiModule:
    \_module_inst: work@flop (work@top.flop_instances2[2][1]), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:9:3, endln:9:60
    |vpiElemTypespec:
    \_ref_typespec: (work@top.flop_instances2)
      |vpiParent:
      \_module_array: (work@flop), line:9:32, endln:9:47
      |vpiFullName:work@top.flop_instances2
      |vpiActual:
      \_module_typespec: (flop), line:9:3, endln:9:7
\_weaklyReferenced:
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiParent:
  \_module_array: (work@qq), line:5:6, endln:5:7
  |vpiName:qq
\_module_typespec: (flop), line:9:3, endln:9:7
  |vpiParent:
  \_module_array: (work@flop), line:9:8, endln:9:23
  |vpiName:flop
\_module_typespec: (flop), line:9:3, endln:9:7
  |vpiParent:
  \_module_array: (work@flop), line:9:32, endln:9:47
  |vpiName:flop
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (flop), line:9:3, endln:9:7
  |vpiName:flop
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (qq), line:5:3, endln:5:5
  |vpiName:qq
\_module_typespec: (flop), line:9:3, endln:9:7
  |vpiName:flop
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ArrayInst/dut.sv | ${SURELOG_DIR}/build/regression/ArrayInst/roundtrip/dut_000.sv | 1 | 10 |
============================== End RoundTrip Results ==============================
