<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/#work/galvano/design/app/fpga/implementation/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/top.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/ads8685.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/uart.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/dac7731.v
(VERI-1482) Analyzing Verilog file C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(54,13-54,24) (VERI-1116) pos_pre_reg is already declared
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(19,12-19,23) (VERI-1967) previous declaration of pos_pre_reg is from here
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(54,13-54,24) (VERI-1329) second declaration of pos_pre_reg ignored
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(19,12-19,23) (VERI-1310) pos_pre_reg is declared here
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(55,13-55,24) (VERI-1116) pos_adc_reg is already declared
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(20,12-20,23) (VERI-1967) previous declaration of pos_adc_reg is from here
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(55,13-55,24) (VERI-1329) second declaration of pos_adc_reg ignored
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(20,12-20,23) (VERI-1310) pos_adc_reg is declared here
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(66,51-66,52) (VERI-2050) extra semicolon is not allowed here in this dialect. Use SystemVerilog mode
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(25,9-25,14) (VERI-1875) identifier ek_d1 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(26,9-26,14) (VERI-1875) identifier ek_d2 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(27,9-27,23) (VERI-1875) identifier pos_dac_reg_d1 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(32,9-32,14) (VERI-1875) identifier ek_d1 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(32,18-32,20) (VERI-1875) identifier ek is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(33,9-33,14) (VERI-1875) identifier ek_d2 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(33,18-33,23) (VERI-1875) identifier ek_d1 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(34,9-34,23) (VERI-1875) identifier pos_dac_reg_d1 is used before its declaration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(34,27-34,38) (VERI-1875) identifier pos_dac_reg is used before its declaration
(VHDL-1481) Analyzing VHDL file C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd
(VHDL-1481) Analyzing VHDL file C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(14,8-14,18) (VHDL-1012) analyzing entity pll_module
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
INFO - C:/#work/galvano/design/app/fpga/implementation/source/top.v(1,8-1,11) (VERI-1018) compiling module top
INFO - C:/#work/galvano/design/app/fpga/implementation/source/top.v(1,1-276,10) (VERI-9000) elaborating module 'top'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v(1,1-150,10) (VERI-9000) elaborating module 'dec256sinc24b_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v(1,1-150,10) (VERI-9000) elaborating module 'dec256sinc24b_uniq_2'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/ads8685.v(5,1-130,10) (VERI-9000) elaborating module 'ads8686if_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/ads8685.v(5,1-130,10) (VERI-9000) elaborating module 'ads8686if_uniq_2'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(5,1-83,10) (VERI-9000) elaborating module 'dac7731if_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(5,1-83,10) (VERI-9000) elaborating module 'dac7731if_uniq_2'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(5,1-71,10) (VERI-9000) elaborating module 'pos_pid_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/uart.v(5,1-312,10) (VERI-9000) elaborating module 'uart_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v(8,1-605,10) (VERI-9000) elaborating module 'uart_fifo_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324,1-1328,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214,1-1223,10) (VERI-9000) elaborating module 'ROM16X1_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214,1-1223,10) (VERI-9000) elaborating module 'ROM16X1_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1469,1-1572,10) (VERI-9000) elaborating module 'PDPW16KB_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1469,1-1572,10) (VERI-9000) elaborating module 'PDPW16KB_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_27'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_28'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_29'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_30'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(442,1-450,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(452,1-460,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_5'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_5'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_5'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_5'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_6'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_7'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_8'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_9'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_10'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1269,1-1272,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/top.v(67,1-74,3) (VERI-1231) going to vhdl side to elaborate module pll_module
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(14,8-14,18) (VHDL-1067) elaborating pll_module_uniq_0(Structure)
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(85,5-86,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,8-1274,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(85,5-86,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(88,5-100,69) (VHDL-1399) going to verilog side to elaborate module EPLLD1
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,8-263,14) (VERI-1018) compiling module EPLLD1_uniq_1
INFO - C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_1'
INFO - C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(88,5-100,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/#work/galvano/design/app/fpga/implementation/source/top.v(67,1-74,3) (VERI-1232) back to verilog to continue elaboration
WARNING - C:/#work/galvano/design/app/fpga/implementation/source/top.v(232,5-232,20) (VERI-1330) actual bit length 1 differs from formal bit length 64 for port u6_msg
Done: design load finished with (0) errors, and (15) warnings

</PRE></BODY></HTML>