
chatter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005110  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  080052d4  080052d4  000152d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005514  08005514  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08005514  08005514  00015514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800551c  0800551c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800551c  0800551c  0001551c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005524  08005524  00015524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08005528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a8c  20000084  080055ac  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b10  080055ac  00020b10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e26a  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022e6  00000000  00000000  0002e31e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009e0  00000000  00000000  00030608  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000910  00000000  00000000  00030fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022e75  00000000  00000000  000318f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000084dc  00000000  00000000  0005476d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd9e3  00000000  00000000  0005cc49  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012a62c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bc4  00000000  00000000  0012a6a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000084 	.word	0x20000084
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080052bc 	.word	0x080052bc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000088 	.word	0x20000088
 8000200:	080052bc 	.word	0x080052bc

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000224:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000228:	f000 b972 	b.w	8000510 <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9e08      	ldr	r6, [sp, #32]
 800024a:	4604      	mov	r4, r0
 800024c:	4688      	mov	r8, r1
 800024e:	2b00      	cmp	r3, #0
 8000250:	d14b      	bne.n	80002ea <__udivmoddi4+0xa6>
 8000252:	428a      	cmp	r2, r1
 8000254:	4615      	mov	r5, r2
 8000256:	d967      	bls.n	8000328 <__udivmoddi4+0xe4>
 8000258:	fab2 f282 	clz	r2, r2
 800025c:	b14a      	cbz	r2, 8000272 <__udivmoddi4+0x2e>
 800025e:	f1c2 0720 	rsb	r7, r2, #32
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	fa20 f707 	lsr.w	r7, r0, r7
 800026a:	4095      	lsls	r5, r2
 800026c:	ea47 0803 	orr.w	r8, r7, r3
 8000270:	4094      	lsls	r4, r2
 8000272:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000276:	0c23      	lsrs	r3, r4, #16
 8000278:	fbb8 f7fe 	udiv	r7, r8, lr
 800027c:	fa1f fc85 	uxth.w	ip, r5
 8000280:	fb0e 8817 	mls	r8, lr, r7, r8
 8000284:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000288:	fb07 f10c 	mul.w	r1, r7, ip
 800028c:	4299      	cmp	r1, r3
 800028e:	d909      	bls.n	80002a4 <__udivmoddi4+0x60>
 8000290:	18eb      	adds	r3, r5, r3
 8000292:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000296:	f080 811b 	bcs.w	80004d0 <__udivmoddi4+0x28c>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 8118 	bls.w	80004d0 <__udivmoddi4+0x28c>
 80002a0:	3f02      	subs	r7, #2
 80002a2:	442b      	add	r3, r5
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80002ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b8:	45a4      	cmp	ip, r4
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x8c>
 80002bc:	192c      	adds	r4, r5, r4
 80002be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002c2:	f080 8107 	bcs.w	80004d4 <__udivmoddi4+0x290>
 80002c6:	45a4      	cmp	ip, r4
 80002c8:	f240 8104 	bls.w	80004d4 <__udivmoddi4+0x290>
 80002cc:	3802      	subs	r0, #2
 80002ce:	442c      	add	r4, r5
 80002d0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d4:	eba4 040c 	sub.w	r4, r4, ip
 80002d8:	2700      	movs	r7, #0
 80002da:	b11e      	cbz	r6, 80002e4 <__udivmoddi4+0xa0>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c6 4300 	strd	r4, r3, [r6]
 80002e4:	4639      	mov	r1, r7
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xbe>
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f000 80eb 	beq.w	80004ca <__udivmoddi4+0x286>
 80002f4:	2700      	movs	r7, #0
 80002f6:	e9c6 0100 	strd	r0, r1, [r6]
 80002fa:	4638      	mov	r0, r7
 80002fc:	4639      	mov	r1, r7
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f783 	clz	r7, r3
 8000306:	2f00      	cmp	r7, #0
 8000308:	d147      	bne.n	800039a <__udivmoddi4+0x156>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd0>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80fa 	bhi.w	8000508 <__udivmoddi4+0x2c4>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	4698      	mov	r8, r3
 800031e:	2e00      	cmp	r6, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa0>
 8000322:	e9c6 4800 	strd	r4, r8, [r6]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa0>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xe8>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 808f 	bne.w	8000454 <__udivmoddi4+0x210>
 8000336:	1b49      	subs	r1, r1, r5
 8000338:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800033c:	fa1f f885 	uxth.w	r8, r5
 8000340:	2701      	movs	r7, #1
 8000342:	fbb1 fcfe 	udiv	ip, r1, lr
 8000346:	0c23      	lsrs	r3, r4, #16
 8000348:	fb0e 111c 	mls	r1, lr, ip, r1
 800034c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000350:	fb08 f10c 	mul.w	r1, r8, ip
 8000354:	4299      	cmp	r1, r3
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x124>
 8000358:	18eb      	adds	r3, r5, r3
 800035a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x122>
 8000360:	4299      	cmp	r1, r3
 8000362:	f200 80cd 	bhi.w	8000500 <__udivmoddi4+0x2bc>
 8000366:	4684      	mov	ip, r0
 8000368:	1a59      	subs	r1, r3, r1
 800036a:	b2a3      	uxth	r3, r4
 800036c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000370:	fb0e 1410 	mls	r4, lr, r0, r1
 8000374:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000378:	fb08 f800 	mul.w	r8, r8, r0
 800037c:	45a0      	cmp	r8, r4
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x14c>
 8000380:	192c      	adds	r4, r5, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x14a>
 8000388:	45a0      	cmp	r8, r4
 800038a:	f200 80b6 	bhi.w	80004fa <__udivmoddi4+0x2b6>
 800038e:	4618      	mov	r0, r3
 8000390:	eba4 0408 	sub.w	r4, r4, r8
 8000394:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000398:	e79f      	b.n	80002da <__udivmoddi4+0x96>
 800039a:	f1c7 0c20 	rsb	ip, r7, #32
 800039e:	40bb      	lsls	r3, r7
 80003a0:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a4:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a8:	fa01 f407 	lsl.w	r4, r1, r7
 80003ac:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b0:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b8:	4325      	orrs	r5, r4
 80003ba:	fbb3 f9f8 	udiv	r9, r3, r8
 80003be:	0c2c      	lsrs	r4, r5, #16
 80003c0:	fb08 3319 	mls	r3, r8, r9, r3
 80003c4:	fa1f fa8e 	uxth.w	sl, lr
 80003c8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003cc:	fb09 f40a 	mul.w	r4, r9, sl
 80003d0:	429c      	cmp	r4, r3
 80003d2:	fa02 f207 	lsl.w	r2, r2, r7
 80003d6:	fa00 f107 	lsl.w	r1, r0, r7
 80003da:	d90b      	bls.n	80003f4 <__udivmoddi4+0x1b0>
 80003dc:	eb1e 0303 	adds.w	r3, lr, r3
 80003e0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003e4:	f080 8087 	bcs.w	80004f6 <__udivmoddi4+0x2b2>
 80003e8:	429c      	cmp	r4, r3
 80003ea:	f240 8084 	bls.w	80004f6 <__udivmoddi4+0x2b2>
 80003ee:	f1a9 0902 	sub.w	r9, r9, #2
 80003f2:	4473      	add	r3, lr
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	b2ad      	uxth	r5, r5
 80003f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003fc:	fb08 3310 	mls	r3, r8, r0, r3
 8000400:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000404:	fb00 fa0a 	mul.w	sl, r0, sl
 8000408:	45a2      	cmp	sl, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1da>
 800040c:	eb1e 0404 	adds.w	r4, lr, r4
 8000410:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000414:	d26b      	bcs.n	80004ee <__udivmoddi4+0x2aa>
 8000416:	45a2      	cmp	sl, r4
 8000418:	d969      	bls.n	80004ee <__udivmoddi4+0x2aa>
 800041a:	3802      	subs	r0, #2
 800041c:	4474      	add	r4, lr
 800041e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000422:	fba0 8902 	umull	r8, r9, r0, r2
 8000426:	eba4 040a 	sub.w	r4, r4, sl
 800042a:	454c      	cmp	r4, r9
 800042c:	46c2      	mov	sl, r8
 800042e:	464b      	mov	r3, r9
 8000430:	d354      	bcc.n	80004dc <__udivmoddi4+0x298>
 8000432:	d051      	beq.n	80004d8 <__udivmoddi4+0x294>
 8000434:	2e00      	cmp	r6, #0
 8000436:	d069      	beq.n	800050c <__udivmoddi4+0x2c8>
 8000438:	ebb1 050a 	subs.w	r5, r1, sl
 800043c:	eb64 0403 	sbc.w	r4, r4, r3
 8000440:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000444:	40fd      	lsrs	r5, r7
 8000446:	40fc      	lsrs	r4, r7
 8000448:	ea4c 0505 	orr.w	r5, ip, r5
 800044c:	e9c6 5400 	strd	r5, r4, [r6]
 8000450:	2700      	movs	r7, #0
 8000452:	e747      	b.n	80002e4 <__udivmoddi4+0xa0>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f703 	lsr.w	r7, r0, r3
 800045c:	4095      	lsls	r5, r2
 800045e:	fa01 f002 	lsl.w	r0, r1, r2
 8000462:	fa21 f303 	lsr.w	r3, r1, r3
 8000466:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046a:	4338      	orrs	r0, r7
 800046c:	0c01      	lsrs	r1, r0, #16
 800046e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000472:	fa1f f885 	uxth.w	r8, r5
 8000476:	fb0e 3317 	mls	r3, lr, r7, r3
 800047a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047e:	fb07 f308 	mul.w	r3, r7, r8
 8000482:	428b      	cmp	r3, r1
 8000484:	fa04 f402 	lsl.w	r4, r4, r2
 8000488:	d907      	bls.n	800049a <__udivmoddi4+0x256>
 800048a:	1869      	adds	r1, r5, r1
 800048c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000490:	d22f      	bcs.n	80004f2 <__udivmoddi4+0x2ae>
 8000492:	428b      	cmp	r3, r1
 8000494:	d92d      	bls.n	80004f2 <__udivmoddi4+0x2ae>
 8000496:	3f02      	subs	r7, #2
 8000498:	4429      	add	r1, r5
 800049a:	1acb      	subs	r3, r1, r3
 800049c:	b281      	uxth	r1, r0
 800049e:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a2:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb00 f308 	mul.w	r3, r0, r8
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x27e>
 80004b2:	1869      	adds	r1, r5, r1
 80004b4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004b8:	d217      	bcs.n	80004ea <__udivmoddi4+0x2a6>
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d915      	bls.n	80004ea <__udivmoddi4+0x2a6>
 80004be:	3802      	subs	r0, #2
 80004c0:	4429      	add	r1, r5
 80004c2:	1ac9      	subs	r1, r1, r3
 80004c4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c8:	e73b      	b.n	8000342 <__udivmoddi4+0xfe>
 80004ca:	4637      	mov	r7, r6
 80004cc:	4630      	mov	r0, r6
 80004ce:	e709      	b.n	80002e4 <__udivmoddi4+0xa0>
 80004d0:	4607      	mov	r7, r0
 80004d2:	e6e7      	b.n	80002a4 <__udivmoddi4+0x60>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6fb      	b.n	80002d0 <__udivmoddi4+0x8c>
 80004d8:	4541      	cmp	r1, r8
 80004da:	d2ab      	bcs.n	8000434 <__udivmoddi4+0x1f0>
 80004dc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e0:	eb69 020e 	sbc.w	r2, r9, lr
 80004e4:	3801      	subs	r0, #1
 80004e6:	4613      	mov	r3, r2
 80004e8:	e7a4      	b.n	8000434 <__udivmoddi4+0x1f0>
 80004ea:	4660      	mov	r0, ip
 80004ec:	e7e9      	b.n	80004c2 <__udivmoddi4+0x27e>
 80004ee:	4618      	mov	r0, r3
 80004f0:	e795      	b.n	800041e <__udivmoddi4+0x1da>
 80004f2:	4667      	mov	r7, ip
 80004f4:	e7d1      	b.n	800049a <__udivmoddi4+0x256>
 80004f6:	4681      	mov	r9, r0
 80004f8:	e77c      	b.n	80003f4 <__udivmoddi4+0x1b0>
 80004fa:	3802      	subs	r0, #2
 80004fc:	442c      	add	r4, r5
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0x14c>
 8000500:	f1ac 0c02 	sub.w	ip, ip, #2
 8000504:	442b      	add	r3, r5
 8000506:	e72f      	b.n	8000368 <__udivmoddi4+0x124>
 8000508:	4638      	mov	r0, r7
 800050a:	e708      	b.n	800031e <__udivmoddi4+0xda>
 800050c:	4637      	mov	r7, r6
 800050e:	e6e9      	b.n	80002e4 <__udivmoddi4+0xa0>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2200      	movs	r2, #0
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4618      	mov	r0, r3
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
	...

08000538 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	4a04      	ldr	r2, [pc, #16]	; (8000554 <_ZN3ros3MsgC1Ev+0x1c>)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	601a      	str	r2, [r3, #0]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4618      	mov	r0, r3
 800054a:	370c      	adds	r7, #12
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	080054e4 	.word	0x080054e4

08000558 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
      data()
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff ffe8 	bl	8000538 <_ZN3ros3MsgC1Ev>
 8000568:	4a06      	ldr	r2, [pc, #24]	; (8000584 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	3304      	adds	r3, #4
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff ffce 	bl	8000514 <_ZN3ros4TimeC1Ev>
    {
    }
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	4618      	mov	r0, r3
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	080054cc 	.word	0x080054cc

08000588 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6859      	ldr	r1, [r3, #4]
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	683a      	ldr	r2, [r7, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	b2ca      	uxtb	r2, r1
 80005a2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	0a19      	lsrs	r1, r3, #8
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	3301      	adds	r3, #1
 80005ae:	683a      	ldr	r2, [r7, #0]
 80005b0:	4413      	add	r3, r2
 80005b2:	b2ca      	uxtb	r2, r1
 80005b4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	0c19      	lsrs	r1, r3, #16
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	3302      	adds	r3, #2
 80005c0:	683a      	ldr	r2, [r7, #0]
 80005c2:	4413      	add	r3, r2
 80005c4:	b2ca      	uxtb	r2, r1
 80005c6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	0e19      	lsrs	r1, r3, #24
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	3303      	adds	r3, #3
 80005d2:	683a      	ldr	r2, [r7, #0]
 80005d4:	4413      	add	r3, r2
 80005d6:	b2ca      	uxtb	r2, r1
 80005d8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	3304      	adds	r3, #4
 80005de:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	6899      	ldr	r1, [r3, #8]
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	683a      	ldr	r2, [r7, #0]
 80005e8:	4413      	add	r3, r2
 80005ea:	b2ca      	uxtb	r2, r1
 80005ec:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	0a19      	lsrs	r1, r3, #8
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	3301      	adds	r3, #1
 80005f8:	683a      	ldr	r2, [r7, #0]
 80005fa:	4413      	add	r3, r2
 80005fc:	b2ca      	uxtb	r2, r1
 80005fe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	0c19      	lsrs	r1, r3, #16
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	3302      	adds	r3, #2
 800060a:	683a      	ldr	r2, [r7, #0]
 800060c:	4413      	add	r3, r2
 800060e:	b2ca      	uxtb	r2, r1
 8000610:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	0e19      	lsrs	r1, r3, #24
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	3303      	adds	r3, #3
 800061c:	683a      	ldr	r2, [r7, #0]
 800061e:	4413      	add	r3, r2
 8000620:	b2ca      	uxtb	r2, r1
 8000622:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3304      	adds	r3, #4
 8000628:	60fb      	str	r3, [r7, #12]
      return offset;
 800062a:	68fb      	ldr	r3, [r7, #12]
    }
 800062c:	4618      	mov	r0, r3
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	4413      	add	r3, r2
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	461a      	mov	r2, r3
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	685a      	ldr	r2, [r3, #4]
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3301      	adds	r3, #1
 800065c:	6839      	ldr	r1, [r7, #0]
 800065e:	440b      	add	r3, r1
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	021b      	lsls	r3, r3, #8
 8000664:	431a      	orrs	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	685a      	ldr	r2, [r3, #4]
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	3302      	adds	r3, #2
 8000672:	6839      	ldr	r1, [r7, #0]
 8000674:	440b      	add	r3, r1
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	041b      	lsls	r3, r3, #16
 800067a:	431a      	orrs	r2, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	685a      	ldr	r2, [r3, #4]
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	3303      	adds	r3, #3
 8000688:	6839      	ldr	r1, [r7, #0]
 800068a:	440b      	add	r3, r1
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	061b      	lsls	r3, r3, #24
 8000690:	431a      	orrs	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	3304      	adds	r3, #4
 800069a:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	683a      	ldr	r2, [r7, #0]
 80006a0:	4413      	add	r3, r2
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	689a      	ldr	r2, [r3, #8]
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	3301      	adds	r3, #1
 80006b2:	6839      	ldr	r1, [r7, #0]
 80006b4:	440b      	add	r3, r1
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	021b      	lsls	r3, r3, #8
 80006ba:	431a      	orrs	r2, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	689a      	ldr	r2, [r3, #8]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	3302      	adds	r3, #2
 80006c8:	6839      	ldr	r1, [r7, #0]
 80006ca:	440b      	add	r3, r1
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	041b      	lsls	r3, r3, #16
 80006d0:	431a      	orrs	r2, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	689a      	ldr	r2, [r3, #8]
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	3303      	adds	r3, #3
 80006de:	6839      	ldr	r1, [r7, #0]
 80006e0:	440b      	add	r3, r1
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	061b      	lsls	r3, r3, #24
 80006e6:	431a      	orrs	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	3304      	adds	r3, #4
 80006f0:	60fb      	str	r3, [r7, #12]
     return offset;
 80006f2:	68fb      	ldr	r3, [r7, #12]
    }
 80006f4:	4618      	mov	r0, r3
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr

08000700 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 800070a:	4618      	mov	r0, r3
 800070c:	370c      	adds	r7, #12
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	080052d4 	.word	0x080052d4

0800071c <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	4b03      	ldr	r3, [pc, #12]	; (8000734 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8000726:	4618      	mov	r0, r3
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	080052e4 	.word	0x080052e4

08000738 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4618      	mov	r0, r3
 8000744:	f7ff fef8 	bl	8000538 <_ZN3ros3MsgC1Ev>
 8000748:	4a0b      	ldr	r2, [pc, #44]	; (8000778 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2200      	movs	r2, #0
 8000752:	809a      	strh	r2, [r3, #4]
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a09      	ldr	r2, [pc, #36]	; (800077c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a07      	ldr	r2, [pc, #28]	; (800077c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4a06      	ldr	r2, [pc, #24]	; (800077c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8000764:	611a      	str	r2, [r3, #16]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	615a      	str	r2, [r3, #20]
    {
    }
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4618      	mov	r0, r3
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	080054b4 	.word	0x080054b4
 800077c:	08005308 	.word	0x08005308

08000780 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	8899      	ldrh	r1, [r3, #4]
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	4413      	add	r3, r2
 8000798:	b2ca      	uxtb	r2, r1
 800079a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	889b      	ldrh	r3, [r3, #4]
 80007a0:	0a1b      	lsrs	r3, r3, #8
 80007a2:	b299      	uxth	r1, r3
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	3301      	adds	r3, #1
 80007a8:	683a      	ldr	r2, [r7, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	b2ca      	uxtb	r2, r1
 80007ae:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	3302      	adds	r3, #2
 80007b4:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff fd22 	bl	8000204 <strlen>
 80007c0:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	4413      	add	r3, r2
 80007c8:	69b9      	ldr	r1, [r7, #24]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 f891 	bl	80018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	3304      	adds	r3, #4
 80007d4:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	683a      	ldr	r2, [r7, #0]
 80007da:	18d0      	adds	r0, r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	69ba      	ldr	r2, [r7, #24]
 80007e2:	4619      	mov	r1, r3
 80007e4:	f004 fc22 	bl	800502c <memcpy>
      offset += length_topic_name;
 80007e8:	69fa      	ldr	r2, [r7, #28]
 80007ea:	69bb      	ldr	r3, [r7, #24]
 80007ec:	4413      	add	r3, r2
 80007ee:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff fd05 	bl	8000204 <strlen>
 80007fa:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 80007fc:	69fb      	ldr	r3, [r7, #28]
 80007fe:	683a      	ldr	r2, [r7, #0]
 8000800:	4413      	add	r3, r2
 8000802:	6979      	ldr	r1, [r7, #20]
 8000804:	4618      	mov	r0, r3
 8000806:	f001 f874 	bl	80018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	3304      	adds	r3, #4
 800080e:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8000810:	69fb      	ldr	r3, [r7, #28]
 8000812:	683a      	ldr	r2, [r7, #0]
 8000814:	18d0      	adds	r0, r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	68db      	ldr	r3, [r3, #12]
 800081a:	697a      	ldr	r2, [r7, #20]
 800081c:	4619      	mov	r1, r3
 800081e:	f004 fc05 	bl	800502c <memcpy>
      offset += length_message_type;
 8000822:	69fa      	ldr	r2, [r7, #28]
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	4413      	add	r3, r2
 8000828:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	691b      	ldr	r3, [r3, #16]
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff fce8 	bl	8000204 <strlen>
 8000834:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	683a      	ldr	r2, [r7, #0]
 800083a:	4413      	add	r3, r2
 800083c:	6939      	ldr	r1, [r7, #16]
 800083e:	4618      	mov	r0, r3
 8000840:	f001 f857 	bl	80018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	3304      	adds	r3, #4
 8000848:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	683a      	ldr	r2, [r7, #0]
 800084e:	18d0      	adds	r0, r2, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	691b      	ldr	r3, [r3, #16]
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	4619      	mov	r1, r3
 8000858:	f004 fbe8 	bl	800502c <memcpy>
      offset += length_md5sum;
 800085c:	69fa      	ldr	r2, [r7, #28]
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	4413      	add	r3, r2
 8000862:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800086a:	68f9      	ldr	r1, [r7, #12]
 800086c:	69fb      	ldr	r3, [r7, #28]
 800086e:	683a      	ldr	r2, [r7, #0]
 8000870:	4413      	add	r3, r2
 8000872:	b2ca      	uxtb	r2, r1
 8000874:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	0a19      	lsrs	r1, r3, #8
 800087a:	69fb      	ldr	r3, [r7, #28]
 800087c:	3301      	adds	r3, #1
 800087e:	683a      	ldr	r2, [r7, #0]
 8000880:	4413      	add	r3, r2
 8000882:	b2ca      	uxtb	r2, r1
 8000884:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	0c19      	lsrs	r1, r3, #16
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	3302      	adds	r3, #2
 800088e:	683a      	ldr	r2, [r7, #0]
 8000890:	4413      	add	r3, r2
 8000892:	b2ca      	uxtb	r2, r1
 8000894:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	0e19      	lsrs	r1, r3, #24
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3303      	adds	r3, #3
 800089e:	683a      	ldr	r2, [r7, #0]
 80008a0:	4413      	add	r3, r2
 80008a2:	b2ca      	uxtb	r2, r1
 80008a4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	3304      	adds	r3, #4
 80008aa:	61fb      	str	r3, [r7, #28]
      return offset;
 80008ac:	69fb      	ldr	r3, [r7, #28]
    }
 80008ae:	4618      	mov	r0, r3
 80008b0:	3720      	adds	r7, #32
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b08a      	sub	sp, #40	; 0x28
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
 80008be:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80008c4:	69bb      	ldr	r3, [r7, #24]
 80008c6:	683a      	ldr	r2, [r7, #0]
 80008c8:	4413      	add	r3, r2
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	b29a      	uxth	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	889b      	ldrh	r3, [r3, #4]
 80008d6:	b21a      	sxth	r2, r3
 80008d8:	69bb      	ldr	r3, [r7, #24]
 80008da:	3301      	adds	r3, #1
 80008dc:	6839      	ldr	r1, [r7, #0]
 80008de:	440b      	add	r3, r1
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	021b      	lsls	r3, r3, #8
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	4313      	orrs	r3, r2
 80008e8:	b21b      	sxth	r3, r3
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80008f0:	69bb      	ldr	r3, [r7, #24]
 80008f2:	3302      	adds	r3, #2
 80008f4:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 80008f6:	69bb      	ldr	r3, [r7, #24]
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	441a      	add	r2, r3
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4611      	mov	r1, r2
 8000902:	4618      	mov	r0, r3
 8000904:	f001 f813 	bl	800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000908:	69bb      	ldr	r3, [r7, #24]
 800090a:	3304      	adds	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
 8000912:	69ba      	ldr	r2, [r7, #24]
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	4413      	add	r3, r2
 8000918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800091a:	429a      	cmp	r2, r3
 800091c:	d20c      	bcs.n	8000938 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800091e:	683a      	ldr	r2, [r7, #0]
 8000920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000922:	441a      	add	r2, r3
 8000924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000926:	3b01      	subs	r3, #1
 8000928:	6839      	ldr	r1, [r7, #0]
 800092a:	440b      	add	r3, r1
 800092c:	7812      	ldrb	r2, [r2, #0]
 800092e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	3301      	adds	r3, #1
 8000934:	627b      	str	r3, [r7, #36]	; 0x24
 8000936:	e7ec      	b.n	8000912 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8000938:	69ba      	ldr	r2, [r7, #24]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	4413      	add	r3, r2
 800093e:	3b01      	subs	r3, #1
 8000940:	683a      	ldr	r2, [r7, #0]
 8000942:	4413      	add	r3, r2
 8000944:	2200      	movs	r2, #0
 8000946:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8000948:	69bb      	ldr	r3, [r7, #24]
 800094a:	3b01      	subs	r3, #1
 800094c:	683a      	ldr	r2, [r7, #0]
 800094e:	441a      	add	r2, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8000954:	69ba      	ldr	r2, [r7, #24]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	4413      	add	r3, r2
 800095a:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 800095c:	69bb      	ldr	r3, [r7, #24]
 800095e:	683a      	ldr	r2, [r7, #0]
 8000960:	441a      	add	r2, r3
 8000962:	f107 0310 	add.w	r3, r7, #16
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f000 ffe0 	bl	800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800096e:	69bb      	ldr	r3, [r7, #24]
 8000970:	3304      	adds	r3, #4
 8000972:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	623b      	str	r3, [r7, #32]
 8000978:	69ba      	ldr	r2, [r7, #24]
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	4413      	add	r3, r2
 800097e:	6a3a      	ldr	r2, [r7, #32]
 8000980:	429a      	cmp	r2, r3
 8000982:	d20c      	bcs.n	800099e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8000984:	683a      	ldr	r2, [r7, #0]
 8000986:	6a3b      	ldr	r3, [r7, #32]
 8000988:	441a      	add	r2, r3
 800098a:	6a3b      	ldr	r3, [r7, #32]
 800098c:	3b01      	subs	r3, #1
 800098e:	6839      	ldr	r1, [r7, #0]
 8000990:	440b      	add	r3, r1
 8000992:	7812      	ldrb	r2, [r2, #0]
 8000994:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8000996:	6a3b      	ldr	r3, [r7, #32]
 8000998:	3301      	adds	r3, #1
 800099a:	623b      	str	r3, [r7, #32]
 800099c:	e7ec      	b.n	8000978 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 800099e:	69ba      	ldr	r2, [r7, #24]
 80009a0:	693b      	ldr	r3, [r7, #16]
 80009a2:	4413      	add	r3, r2
 80009a4:	3b01      	subs	r3, #1
 80009a6:	683a      	ldr	r2, [r7, #0]
 80009a8:	4413      	add	r3, r2
 80009aa:	2200      	movs	r2, #0
 80009ac:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	3b01      	subs	r3, #1
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	441a      	add	r2, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80009ba:	69ba      	ldr	r2, [r7, #24]
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	4413      	add	r3, r2
 80009c0:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	441a      	add	r2, r3
 80009c8:	f107 030c 	add.w	r3, r7, #12
 80009cc:	4611      	mov	r1, r2
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 ffad 	bl	800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80009d4:	69bb      	ldr	r3, [r7, #24]
 80009d6:	3304      	adds	r3, #4
 80009d8:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80009da:	69bb      	ldr	r3, [r7, #24]
 80009dc:	61fb      	str	r3, [r7, #28]
 80009de:	69ba      	ldr	r2, [r7, #24]
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	4413      	add	r3, r2
 80009e4:	69fa      	ldr	r2, [r7, #28]
 80009e6:	429a      	cmp	r2, r3
 80009e8:	d20c      	bcs.n	8000a04 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 80009ea:	683a      	ldr	r2, [r7, #0]
 80009ec:	69fb      	ldr	r3, [r7, #28]
 80009ee:	441a      	add	r2, r3
 80009f0:	69fb      	ldr	r3, [r7, #28]
 80009f2:	3b01      	subs	r3, #1
 80009f4:	6839      	ldr	r1, [r7, #0]
 80009f6:	440b      	add	r3, r1
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	3301      	adds	r3, #1
 8000a00:	61fb      	str	r3, [r7, #28]
 8000a02:	e7ec      	b.n	80009de <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8000a04:	69ba      	ldr	r2, [r7, #24]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	4413      	add	r3, r2
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	683a      	ldr	r2, [r7, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	3b01      	subs	r3, #1
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	441a      	add	r2, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	4413      	add	r3, r2
 8000a26:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	69ba      	ldr	r2, [r7, #24]
 8000a30:	6839      	ldr	r1, [r7, #0]
 8000a32:	440a      	add	r2, r1
 8000a34:	7812      	ldrb	r2, [r2, #0]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	6839      	ldr	r1, [r7, #0]
 8000a42:	440b      	add	r3, r1
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	021b      	lsls	r3, r3, #8
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000a4c:	68ba      	ldr	r2, [r7, #8]
 8000a4e:	69bb      	ldr	r3, [r7, #24]
 8000a50:	3302      	adds	r3, #2
 8000a52:	6839      	ldr	r1, [r7, #0]
 8000a54:	440b      	add	r3, r1
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	041b      	lsls	r3, r3, #16
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	3303      	adds	r3, #3
 8000a64:	6839      	ldr	r1, [r7, #0]
 8000a66:	440b      	add	r3, r1
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	061b      	lsls	r3, r3, #24
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8000a70:	68ba      	ldr	r2, [r7, #8]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8000a76:	69bb      	ldr	r3, [r7, #24]
 8000a78:	3304      	adds	r3, #4
 8000a7a:	61bb      	str	r3, [r7, #24]
     return offset;
 8000a7c:	69bb      	ldr	r3, [r7, #24]
    }
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3728      	adds	r7, #40	; 0x28
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8000a92:	4618      	mov	r0, r3
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	0800530c 	.word	0x0800530c

08000aa4 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	4b03      	ldr	r3, [pc, #12]	; (8000abc <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8000aae:	4618      	mov	r0, r3
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	08005328 	.word	0x08005328

08000ac0 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fd34 	bl	8000538 <_ZN3ros3MsgC1Ev>
 8000ad0:	4a06      	ldr	r2, [pc, #24]	; (8000aec <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2200      	movs	r2, #0
 8000ada:	711a      	strb	r2, [r3, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8000ae0:	609a      	str	r2, [r3, #8]
    {
    }
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	0800549c 	.word	0x0800549c
 8000af0:	08005308 	.word	0x08005308

08000af4 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	683a      	ldr	r2, [r7, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	7912      	ldrb	r2, [r2, #4]
 8000b0c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	3301      	adds	r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	689b      	ldr	r3, [r3, #8]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fb73 	bl	8000204 <strlen>
 8000b1e:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	683a      	ldr	r2, [r7, #0]
 8000b24:	4413      	add	r3, r2
 8000b26:	68b9      	ldr	r1, [r7, #8]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 fee2 	bl	80018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	3304      	adds	r3, #4
 8000b32:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	683a      	ldr	r2, [r7, #0]
 8000b38:	18d0      	adds	r0, r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	68ba      	ldr	r2, [r7, #8]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f004 fa73 	bl	800502c <memcpy>
      offset += length_msg;
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	60fb      	str	r3, [r7, #12]
      return offset;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
    }
 8000b50:	4618      	mov	r0, r3
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	781a      	ldrb	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	3301      	adds	r3, #1
 8000b76:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	683a      	ldr	r2, [r7, #0]
 8000b7c:	441a      	add	r2, r3
 8000b7e:	f107 030c 	add.w	r3, r7, #12
 8000b82:	4611      	mov	r1, r2
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 fed2 	bl	800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	3304      	adds	r3, #4
 8000b8e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	4413      	add	r3, r2
 8000b9a:	697a      	ldr	r2, [r7, #20]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d20c      	bcs.n	8000bba <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	441a      	add	r2, r3
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	6839      	ldr	r1, [r7, #0]
 8000bac:	440b      	add	r3, r1
 8000bae:	7812      	ldrb	r2, [r2, #0]
 8000bb0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	e7ec      	b.n	8000b94 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	683a      	ldr	r2, [r7, #0]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	683a      	ldr	r2, [r7, #0]
 8000bd0:	441a      	add	r2, r3
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	4413      	add	r3, r2
 8000bdc:	613b      	str	r3, [r7, #16]
     return offset;
 8000bde:	693b      	ldr	r3, [r7, #16]
    }
 8000be0:	4618      	mov	r0, r3
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	4b03      	ldr	r3, [pc, #12]	; (8000c00 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	0800534c 	.word	0x0800534c

08000c04 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	4b03      	ldr	r3, [pc, #12]	; (8000c1c <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8000c0e:	4618      	mov	r0, r3
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	08005360 	.word	0x08005360

08000c20 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fc84 	bl	8000538 <_ZN3ros3MsgC1Ev>
 8000c30:	4a0c      	ldr	r2, [pc, #48]	; (8000c64 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2200      	movs	r2, #0
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	619a      	str	r2, [r3, #24]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2200      	movs	r2, #0
 8000c52:	61da      	str	r2, [r3, #28]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	08005484 	.word	0x08005484

08000c68 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08a      	sub	sp, #40	; 0x28
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6859      	ldr	r1, [r3, #4]
 8000c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c7c:	683a      	ldr	r2, [r7, #0]
 8000c7e:	4413      	add	r3, r2
 8000c80:	b2ca      	uxtb	r2, r1
 8000c82:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	0a19      	lsrs	r1, r3, #8
 8000c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	683a      	ldr	r2, [r7, #0]
 8000c90:	4413      	add	r3, r2
 8000c92:	b2ca      	uxtb	r2, r1
 8000c94:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	0c19      	lsrs	r1, r3, #16
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9e:	3302      	adds	r3, #2
 8000ca0:	683a      	ldr	r2, [r7, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	b2ca      	uxtb	r2, r1
 8000ca6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	0e19      	lsrs	r1, r3, #24
 8000cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb0:	3303      	adds	r3, #3
 8000cb2:	683a      	ldr	r2, [r7, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	b2ca      	uxtb	r2, r1
 8000cb8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8000cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	623b      	str	r3, [r7, #32]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	6a3a      	ldr	r2, [r7, #32]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d22b      	bcs.n	8000d26 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	68da      	ldr	r2, [r3, #12]
 8000cd2:	6a3b      	ldr	r3, [r7, #32]
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8000cdc:	6939      	ldr	r1, [r7, #16]
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	683a      	ldr	r2, [r7, #0]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	b2ca      	uxtb	r2, r1
 8000ce6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	0a19      	lsrs	r1, r3, #8
 8000cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cee:	3301      	adds	r3, #1
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	b2ca      	uxtb	r2, r1
 8000cf6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8000cf8:	693b      	ldr	r3, [r7, #16]
 8000cfa:	0c19      	lsrs	r1, r3, #16
 8000cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfe:	3302      	adds	r3, #2
 8000d00:	683a      	ldr	r2, [r7, #0]
 8000d02:	4413      	add	r3, r2
 8000d04:	b2ca      	uxtb	r2, r1
 8000d06:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	0e19      	lsrs	r1, r3, #24
 8000d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0e:	3303      	adds	r3, #3
 8000d10:	683a      	ldr	r2, [r7, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	b2ca      	uxtb	r2, r1
 8000d16:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8000d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1a:	3304      	adds	r3, #4
 8000d1c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000d1e:	6a3b      	ldr	r3, [r7, #32]
 8000d20:	3301      	adds	r3, #1
 8000d22:	623b      	str	r3, [r7, #32]
 8000d24:	e7ce      	b.n	8000cc4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6919      	ldr	r1, [r3, #16]
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2c:	683a      	ldr	r2, [r7, #0]
 8000d2e:	4413      	add	r3, r2
 8000d30:	b2ca      	uxtb	r2, r1
 8000d32:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	691b      	ldr	r3, [r3, #16]
 8000d38:	0a19      	lsrs	r1, r3, #8
 8000d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	683a      	ldr	r2, [r7, #0]
 8000d40:	4413      	add	r3, r2
 8000d42:	b2ca      	uxtb	r2, r1
 8000d44:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	691b      	ldr	r3, [r3, #16]
 8000d4a:	0c19      	lsrs	r1, r3, #16
 8000d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4e:	3302      	adds	r3, #2
 8000d50:	683a      	ldr	r2, [r7, #0]
 8000d52:	4413      	add	r3, r2
 8000d54:	b2ca      	uxtb	r2, r1
 8000d56:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	691b      	ldr	r3, [r3, #16]
 8000d5c:	0e19      	lsrs	r1, r3, #24
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	3303      	adds	r3, #3
 8000d62:	683a      	ldr	r2, [r7, #0]
 8000d64:	4413      	add	r3, r2
 8000d66:	b2ca      	uxtb	r2, r1
 8000d68:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8000d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	691b      	ldr	r3, [r3, #16]
 8000d78:	69fa      	ldr	r2, [r7, #28]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d22b      	bcs.n	8000dd6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	699a      	ldr	r2, [r3, #24]
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8000d8c:	68f9      	ldr	r1, [r7, #12]
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	683a      	ldr	r2, [r7, #0]
 8000d92:	4413      	add	r3, r2
 8000d94:	b2ca      	uxtb	r2, r1
 8000d96:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	0a19      	lsrs	r1, r3, #8
 8000d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9e:	3301      	adds	r3, #1
 8000da0:	683a      	ldr	r2, [r7, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	b2ca      	uxtb	r2, r1
 8000da6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	0c19      	lsrs	r1, r3, #16
 8000dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dae:	3302      	adds	r3, #2
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	4413      	add	r3, r2
 8000db4:	b2ca      	uxtb	r2, r1
 8000db6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	0e19      	lsrs	r1, r3, #24
 8000dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dbe:	3303      	adds	r3, #3
 8000dc0:	683a      	ldr	r2, [r7, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b2ca      	uxtb	r2, r1
 8000dc6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dca:	3304      	adds	r3, #4
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	61fb      	str	r3, [r7, #28]
 8000dd4:	e7ce      	b.n	8000d74 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69d9      	ldr	r1, [r3, #28]
 8000dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ddc:	683a      	ldr	r2, [r7, #0]
 8000dde:	4413      	add	r3, r2
 8000de0:	b2ca      	uxtb	r2, r1
 8000de2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69db      	ldr	r3, [r3, #28]
 8000de8:	0a19      	lsrs	r1, r3, #8
 8000dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dec:	3301      	adds	r3, #1
 8000dee:	683a      	ldr	r2, [r7, #0]
 8000df0:	4413      	add	r3, r2
 8000df2:	b2ca      	uxtb	r2, r1
 8000df4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	0c19      	lsrs	r1, r3, #16
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfe:	3302      	adds	r3, #2
 8000e00:	683a      	ldr	r2, [r7, #0]
 8000e02:	4413      	add	r3, r2
 8000e04:	b2ca      	uxtb	r2, r1
 8000e06:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	0e19      	lsrs	r1, r3, #24
 8000e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e10:	3303      	adds	r3, #3
 8000e12:	683a      	ldr	r2, [r7, #0]
 8000e14:	4413      	add	r3, r2
 8000e16:	b2ca      	uxtb	r2, r1
 8000e18:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1c:	3304      	adds	r3, #4
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000e20:	2300      	movs	r3, #0
 8000e22:	61bb      	str	r3, [r7, #24]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	69db      	ldr	r3, [r3, #28]
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d228      	bcs.n	8000e80 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff f9e2 	bl	8000204 <strlen>
 8000e40:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	683a      	ldr	r2, [r7, #0]
 8000e46:	4413      	add	r3, r2
 8000e48:	6979      	ldr	r1, [r7, #20]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f000 fd51 	bl	80018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e52:	3304      	adds	r3, #4
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8000e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e58:	683a      	ldr	r2, [r7, #0]
 8000e5a:	18d0      	adds	r0, r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	4413      	add	r3, r2
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	697a      	ldr	r2, [r7, #20]
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f004 f8de 	bl	800502c <memcpy>
      offset += length_stringsi;
 8000e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	4413      	add	r3, r2
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	61bb      	str	r3, [r7, #24]
 8000e7e:	e7d1      	b.n	8000e24 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8000e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8000e82:	4618      	mov	r0, r3
 8000e84:	3728      	adds	r7, #40	; 0x28
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b08e      	sub	sp, #56	; 0x38
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
 8000e92:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	6a3a      	ldr	r2, [r7, #32]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eb6:	3302      	adds	r3, #2
 8000eb8:	683a      	ldr	r2, [r7, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	041b      	lsls	r3, r3, #16
 8000ec0:	6a3a      	ldr	r2, [r7, #32]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ec8:	3303      	adds	r3, #3
 8000eca:	683a      	ldr	r2, [r7, #0]
 8000ecc:	4413      	add	r3, r2
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	061b      	lsls	r3, r3, #24
 8000ed2:	6a3a      	ldr	r2, [r7, #32]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8000ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eda:	3304      	adds	r3, #4
 8000edc:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	6a3a      	ldr	r2, [r7, #32]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d90a      	bls.n	8000efe <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68da      	ldr	r2, [r3, #12]
 8000eec:	6a3b      	ldr	r3, [r7, #32]
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4610      	mov	r0, r2
 8000ef4:	f004 f8ae 	bl	8005054 <realloc>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6a3a      	ldr	r2, [r7, #32]
 8000f02:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8000f04:	2300      	movs	r3, #0
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d236      	bcs.n	8000f80 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f1a:	6839      	ldr	r1, [r7, #0]
 8000f1c:	440a      	add	r2, r1
 8000f1e:	7812      	ldrb	r2, [r2, #0]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f28:	3301      	adds	r3, #1
 8000f2a:	6839      	ldr	r1, [r7, #0]
 8000f2c:	440b      	add	r3, r1
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	4313      	orrs	r3, r2
 8000f34:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000f36:	697a      	ldr	r2, [r7, #20]
 8000f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3a:	3302      	adds	r3, #2
 8000f3c:	6839      	ldr	r1, [r7, #0]
 8000f3e:	440b      	add	r3, r1
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	041b      	lsls	r3, r3, #16
 8000f44:	4313      	orrs	r3, r2
 8000f46:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f4c:	3303      	adds	r3, #3
 8000f4e:	6839      	ldr	r1, [r7, #0]
 8000f50:	440b      	add	r3, r1
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	061b      	lsls	r3, r3, #24
 8000f56:	4313      	orrs	r3, r2
 8000f58:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8000f5a:	697a      	ldr	r2, [r7, #20]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8000f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f62:	3304      	adds	r3, #4
 8000f64:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	68da      	ldr	r2, [r3, #12]
 8000f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	3208      	adds	r2, #8
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8000f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	633b      	str	r3, [r7, #48]	; 0x30
 8000f7e:	e7c3      	b.n	8000f08 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f82:	683a      	ldr	r2, [r7, #0]
 8000f84:	4413      	add	r3, r2
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	4413      	add	r3, r2
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	69fa      	ldr	r2, [r7, #28]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f9e:	3302      	adds	r3, #2
 8000fa0:	683a      	ldr	r2, [r7, #0]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	041b      	lsls	r3, r3, #16
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fb0:	3303      	adds	r3, #3
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	061b      	lsls	r3, r3, #24
 8000fba:	69fa      	ldr	r2, [r7, #28]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8000fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fc2:	3304      	adds	r3, #4
 8000fc4:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	691b      	ldr	r3, [r3, #16]
 8000fca:	69fa      	ldr	r2, [r7, #28]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d90a      	bls.n	8000fe6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	699a      	ldr	r2, [r3, #24]
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4610      	mov	r0, r2
 8000fdc:	f004 f83a 	bl	8005054 <realloc>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	69fa      	ldr	r2, [r7, #28]
 8000fea:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8000fec:	2300      	movs	r3, #0
 8000fee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d236      	bcs.n	8001068 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001002:	6839      	ldr	r1, [r7, #0]
 8001004:	440a      	add	r2, r1
 8001006:	7812      	ldrb	r2, [r2, #0]
 8001008:	4313      	orrs	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001010:	3301      	adds	r3, #1
 8001012:	6839      	ldr	r1, [r7, #0]
 8001014:	440b      	add	r3, r1
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	021b      	lsls	r3, r3, #8
 800101a:	4313      	orrs	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001022:	3302      	adds	r3, #2
 8001024:	6839      	ldr	r1, [r7, #0]
 8001026:	440b      	add	r3, r1
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	041b      	lsls	r3, r3, #16
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001034:	3303      	adds	r3, #3
 8001036:	6839      	ldr	r1, [r7, #0]
 8001038:	440b      	add	r3, r1
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	061b      	lsls	r3, r3, #24
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8001048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800104a:	3304      	adds	r3, #4
 800104c:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	699a      	ldr	r2, [r3, #24]
 8001052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	3214      	adds	r2, #20
 800105c:	6812      	ldr	r2, [r2, #0]
 800105e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8001060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001062:	3301      	adds	r3, #1
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001066:	e7c3      	b.n	8000ff0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	4413      	add	r3, r2
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001074:	3301      	adds	r3, #1
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	4413      	add	r3, r2
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001086:	3302      	adds	r3, #2
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	4413      	add	r3, r2
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	041b      	lsls	r3, r3, #16
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001098:	3303      	adds	r3, #3
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	4413      	add	r3, r2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	061b      	lsls	r3, r3, #24
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 80010a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010aa:	3304      	adds	r3, #4
 80010ac:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d90a      	bls.n	80010ce <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4619      	mov	r1, r3
 80010c2:	4610      	mov	r0, r2
 80010c4:	f003 ffc6 	bl	8005054 <realloc>
 80010c8:	4602      	mov	r2, r0
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 80010d4:	2300      	movs	r3, #0
 80010d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010de:	429a      	cmp	r2, r3
 80010e0:	d23f      	bcs.n	8001162 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 80010e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	441a      	add	r2, r3
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	4611      	mov	r1, r2
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fc1d 	bl	800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80010f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010f6:	3304      	adds	r3, #4
 80010f8:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80010fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
 80010fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4413      	add	r3, r2
 8001104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001106:	429a      	cmp	r2, r3
 8001108:	d20c      	bcs.n	8001124 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110e:	441a      	add	r2, r3
 8001110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001112:	3b01      	subs	r3, #1
 8001114:	6839      	ldr	r1, [r7, #0]
 8001116:	440b      	add	r3, r1
 8001118:	7812      	ldrb	r2, [r2, #0]
 800111a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	3301      	adds	r3, #1
 8001120:	627b      	str	r3, [r7, #36]	; 0x24
 8001122:	e7ec      	b.n	80010fe <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8001124:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4413      	add	r3, r2
 800112a:	3b01      	subs	r3, #1
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	4413      	add	r3, r2
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8001134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001136:	3b01      	subs	r3, #1
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	441a      	add	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8001140:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	4413      	add	r3, r2
 8001146:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800114c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	3220      	adds	r2, #32
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 800115a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800115c:	3301      	adds	r3, #1
 800115e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001160:	e7ba      	b.n	80010d8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8001162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8001164:	4618      	mov	r0, r3
 8001166:	3738      	adds	r7, #56	; 0x38
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	4b03      	ldr	r3, [pc, #12]	; (8001184 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8001176:	4618      	mov	r0, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	08005420 	.word	0x08005420

08001188 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	4b03      	ldr	r3, [pc, #12]	; (80011a0 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8001192:	4618      	mov	r0, r3
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	08005384 	.word	0x08005384

080011a4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
 80011b0:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	68ba      	ldr	r2, [r7, #8]
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	611a      	str	r2, [r3, #16]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	4618      	mov	r0, r3
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
 80011da:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68d8      	ldr	r0, [r3, #12]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	6891      	ldr	r1, [r2, #8]
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	4798      	blx	r3
 80011f0:	4603      	mov	r3, r0
  };
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 80011fa:	b480      	push	{r7}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	691b      	ldr	r3, [r3, #16]
  }
 8001206:	4618      	mov	r0, r3
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	425b      	negs	r3, r3
 8001226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800122a:	4618      	mov	r0, r3
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <_ZN13STM32HardwareC1Ev+0x34>)
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4618      	mov	r0, r3
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	200000a4 	.word	0x200000a4

08001270 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f000 f804 	bl	8001286 <_ZN13STM32Hardware10reset_rbufEv>
    }
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3304      	adds	r3, #4
 8001296:	f44f 7200 	mov.w	r2, #512	; 0x200
 800129a:	4619      	mov	r1, r3
 800129c:	f002 ff6c 	bl	8004178 <HAL_UART_Receive_DMA>
    }
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <_ZN13STM32Hardware4readEv>:

    int read(){
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
      int c = -1;
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012b4:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff ffa8 	bl	8001212 <_ZN13STM32Hardware10getRdmaIndEv>
 80012c2:	4603      	mov	r3, r0
 80012c4:	429c      	cmp	r4, r3
 80012c6:	bf14      	ite	ne
 80012c8:	2301      	movne	r3, #1
 80012ca:	2300      	moveq	r3, #0
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d012      	beq.n	80012f8 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80012d8:	1c59      	adds	r1, r3, #1
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	4413      	add	r3, r2
 80012e4:	791b      	ldrb	r3, [r3, #4]
 80012e6:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80012ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 80012f8:	68fb      	ldr	r3, [r7, #12]
    }
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd90      	pop	{r4, r7, pc}
	...

08001304 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b20      	cmp	r3, #32
 8001318:	d108      	bne.n	800132c <_ZN13STM32Hardware5flushEv+0x28>
 800131a:	4b28      	ldr	r3, [pc, #160]	; (80013bc <_ZN13STM32Hardware5flushEv+0xb8>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	f083 0301 	eor.w	r3, r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <_ZN13STM32Hardware5flushEv+0x28>
 8001328:	2301      	movs	r3, #1
 800132a:	e000      	b.n	800132e <_ZN13STM32Hardware5flushEv+0x2a>
 800132c:	2300      	movs	r3, #0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d03f      	beq.n	80013b2 <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 8001332:	4b22      	ldr	r3, [pc, #136]	; (80013bc <_ZN13STM32Hardware5flushEv+0xb8>)
 8001334:	2201      	movs	r2, #1
 8001336:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001344:	429a      	cmp	r2, r3
 8001346:	d031      	beq.n	80013ac <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001354:	429a      	cmp	r2, r3
 8001356:	d20a      	bcs.n	800136e <_ZN13STM32Hardware5flushEv+0x6a>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800135e:	b29a      	uxth	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001366:	b29b      	uxth	r3, r3
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	b29b      	uxth	r3, r3
 800136c:	e006      	b.n	800137c <_ZN13STM32Hardware5flushEv+0x78>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001374:	b29b      	uxth	r3, r3
 8001376:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800137a:	b29b      	uxth	r3, r3
 800137c:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6818      	ldr	r0, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001388:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	4413      	add	r3, r2
 8001390:	89fa      	ldrh	r2, [r7, #14]
 8001392:	4619      	mov	r1, r3
 8001394:	f002 fe84 	bl	80040a0 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800139e:	89fb      	ldrh	r3, [r7, #14]
 80013a0:	4413      	add	r3, r2
 80013a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <_ZN13STM32Hardware5flushEv+0xb8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
      }
    }
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200000a0 	.word	0x200000a0

080013c0 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
      int n = length;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013d6:	bfa8      	it	ge
 80013d8:	f44f 7300 	movge.w	r3, #512	; 0x200
 80013dc:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80013e4:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	4293      	cmp	r3, r2
 80013ec:	bf28      	it	cs
 80013ee:	4613      	movcs	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80013f8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	4413      	add	r3, r2
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	68b9      	ldr	r1, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f003 fe11 	bl	800502c <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	4413      	add	r3, r2
 8001414:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	429a      	cmp	r2, r3
 8001424:	d00b      	beq.n	800143e <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	f503 7002 	add.w	r0, r3, #520	; 0x208
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	18d1      	adds	r1, r2, r3
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	461a      	mov	r2, r3
 800143a:	f003 fdf7 	bl	800502c <memcpy>
      }

      flush();
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f7ff ff60 	bl	8001304 <_ZN13STM32Hardware5flushEv>
    }
 8001444:	bf00      	nop
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	f001 fa2c 	bl	80028b0 <HAL_GetTick>
 8001458:	4603      	mov	r3, r0
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
      data("")
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f862 	bl	8000538 <_ZN3ros3MsgC1Ev>
 8001474:	4a05      	ldr	r2, [pc, #20]	; (800148c <_ZN8std_msgs6StringC1Ev+0x28>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a04      	ldr	r2, [pc, #16]	; (8001490 <_ZN8std_msgs6StringC1Ev+0x2c>)
 800147e:	605a      	str	r2, [r3, #4]
    {
    }
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	08005458 	.word	0x08005458
 8001490:	08005308 	.word	0x08005308

08001494 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7fe feac 	bl	8000204 <strlen>
 80014ac:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	4413      	add	r3, r2
 80014b4:	68b9      	ldr	r1, [r7, #8]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fa1b 	bl	80018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	3304      	adds	r3, #4
 80014c0:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	18d0      	adds	r0, r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	68ba      	ldr	r2, [r7, #8]
 80014ce:	4619      	mov	r1, r3
 80014d0:	f003 fdac 	bl	800502c <memcpy>
      offset += length_data;
 80014d4:	68fa      	ldr	r2, [r7, #12]
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	4413      	add	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]
      return offset;
 80014dc:	68fb      	ldr	r3, [r7, #12]
    }
 80014de:	4618      	mov	r0, r3
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b086      	sub	sp, #24
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
 80014ee:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	441a      	add	r2, r3
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	4611      	mov	r1, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f000 fa14 	bl	800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	3304      	adds	r3, #4
 800150a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	4413      	add	r3, r2
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	429a      	cmp	r2, r3
 800151a:	d20c      	bcs.n	8001536 <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	441a      	add	r2, r3
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3b01      	subs	r3, #1
 8001526:	6839      	ldr	r1, [r7, #0]
 8001528:	440b      	add	r3, r1
 800152a:	7812      	ldrb	r2, [r2, #0]
 800152c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	3301      	adds	r3, #1
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e7ec      	b.n	8001510 <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4413      	add	r3, r2
 800153c:	3b01      	subs	r3, #1
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	4413      	add	r3, r2
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	3b01      	subs	r3, #1
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	441a      	add	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	605a      	str	r2, [r3, #4]
      offset += length_data;
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4413      	add	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
     return offset;
 800155a:	693b      	ldr	r3, [r7, #16]
    }
 800155c:	4618      	mov	r0, r3
 800155e:	3718      	adds	r7, #24
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <_ZN8std_msgs6String7getTypeEv>:

    const char * getType(){ return "std_msgs/String"; };
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <_ZN8std_msgs6String7getTypeEv+0x18>)
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	080053a8 	.word	0x080053a8

08001580 <_ZN8std_msgs6String6getMD5Ev>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	4b03      	ldr	r3, [pc, #12]	; (8001598 <_ZN8std_msgs6String6getMD5Ev+0x18>)
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	080053b8 	.word	0x080053b8

0800159c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015a0:	f001 f920 	bl	80027e4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015a4:	f000 f80c 	bl	80015c0 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015a8:	f000 f8d8 	bl	800175c <_ZL12MX_GPIO_Initv>
	MX_DMA_Init();
 80015ac:	f000 f8ae 	bl	800170c <_ZL11MX_DMA_Initv>
	MX_USART2_UART_Init();
 80015b0:	f000 f87e 	bl	80016b0 <_ZL19MX_USART2_UART_Initv>
	/* USER CODE BEGIN 2 */
	setup();
 80015b4:	f000 f966 	bl	8001884 <_Z5setupv>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		loop();
 80015b8:	f000 f974 	bl	80018a4 <_Z4loopv>
 80015bc:	e7fc      	b.n	80015b8 <main+0x1c>
	...

080015c0 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b094      	sub	sp, #80	; 0x50
 80015c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	2234      	movs	r2, #52	; 0x34
 80015cc:	2100      	movs	r1, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f003 fd37 	bl	8005042 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80015d4:	f107 0308 	add.w	r3, r7, #8
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	4b2f      	ldr	r3, [pc, #188]	; (80016a8 <_Z18SystemClock_Configv+0xe8>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ec:	4a2e      	ldr	r2, [pc, #184]	; (80016a8 <_Z18SystemClock_Configv+0xe8>)
 80015ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f2:	6413      	str	r3, [r2, #64]	; 0x40
 80015f4:	4b2c      	ldr	r3, [pc, #176]	; (80016a8 <_Z18SystemClock_Configv+0xe8>)
 80015f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001600:	2300      	movs	r3, #0
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	4b29      	ldr	r3, [pc, #164]	; (80016ac <_Z18SystemClock_Configv+0xec>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800160c:	4a27      	ldr	r2, [pc, #156]	; (80016ac <_Z18SystemClock_Configv+0xec>)
 800160e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	4b25      	ldr	r3, [pc, #148]	; (80016ac <_Z18SystemClock_Configv+0xec>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001620:	2302      	movs	r3, #2
 8001622:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001624:	2301      	movs	r3, #1
 8001626:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001628:	2310      	movs	r3, #16
 800162a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162c:	2302      	movs	r3, #2
 800162e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001630:	2300      	movs	r3, #0
 8001632:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001634:	2310      	movs	r3, #16
 8001636:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001638:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800163c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800163e:	2304      	movs	r3, #4
 8001640:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001642:	2302      	movs	r3, #2
 8001644:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001646:	2302      	movs	r3, #2
 8001648:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800164a:	f107 031c 	add.w	r3, r7, #28
 800164e:	4618      	mov	r0, r3
 8001650:	f002 fa7e 	bl	8003b50 <HAL_RCC_OscConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	bf14      	ite	ne
 800165a:	2301      	movne	r3, #1
 800165c:	2300      	moveq	r3, #0
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <_Z18SystemClock_Configv+0xa8>
	{
		Error_Handler();
 8001664:	f000 f93e 	bl	80018e4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001668:	230f      	movs	r3, #15
 800166a:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800166c:	2302      	movs	r3, #2
 800166e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001678:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800167a:	2300      	movs	r3, #0
 800167c:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800167e:	f107 0308 	add.w	r3, r7, #8
 8001682:	2102      	movs	r1, #2
 8001684:	4618      	mov	r0, r3
 8001686:	f001 ffa9 	bl	80035dc <HAL_RCC_ClockConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	bf14      	ite	ne
 8001690:	2301      	movne	r3, #1
 8001692:	2300      	moveq	r3, #0
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <_Z18SystemClock_Configv+0xde>
	{
		Error_Handler();
 800169a:	f000 f923 	bl	80018e4 <Error_Handler>
	}
}
 800169e:	bf00      	nop
 80016a0:	3750      	adds	r7, #80	; 0x50
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40007000 	.word	0x40007000

080016b0 <_ZL19MX_USART2_UART_Initv>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80016b4:	4b13      	ldr	r3, [pc, #76]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016b6:	4a14      	ldr	r2, [pc, #80]	; (8001708 <_ZL19MX_USART2_UART_Initv+0x58>)
 80016b8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80016ba:	4b12      	ldr	r3, [pc, #72]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016c0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b10      	ldr	r3, [pc, #64]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80016e6:	4807      	ldr	r0, [pc, #28]	; (8001704 <_ZL19MX_USART2_UART_Initv+0x54>)
 80016e8:	f002 fc8c 	bl	8004004 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	bf14      	ite	ne
 80016f2:	2301      	movne	r3, #1
 80016f4:	2300      	moveq	r3, #0
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <_ZL19MX_USART2_UART_Initv+0x50>
	{
		Error_Handler();
 80016fc:	f000 f8f2 	bl	80018e4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	200000a4 	.word	0x200000a4
 8001708:	40004400 	.word	0x40004400

0800170c <_ZL11MX_DMA_Initv>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <_ZL11MX_DMA_Initv+0x4c>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a0f      	ldr	r2, [pc, #60]	; (8001758 <_ZL11MX_DMA_Initv+0x4c>)
 800171c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b0d      	ldr	r3, [pc, #52]	; (8001758 <_ZL11MX_DMA_Initv+0x4c>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	2010      	movs	r0, #16
 8001734:	f001 f9c5 	bl	8002ac2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001738:	2010      	movs	r0, #16
 800173a:	f001 f9de 	bl	8002afa <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	2011      	movs	r0, #17
 8001744:	f001 f9bd 	bl	8002ac2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001748:	2011      	movs	r0, #17
 800174a:	f001 f9d6 	bl	8002afa <HAL_NVIC_EnableIRQ>

}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800

0800175c <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	; 0x28
 8001760:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
 8001770:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	4b2d      	ldr	r3, [pc, #180]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a2c      	ldr	r2, [pc, #176]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b2a      	ldr	r3, [pc, #168]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	4b26      	ldr	r3, [pc, #152]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a25      	ldr	r2, [pc, #148]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 8001798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b23      	ldr	r3, [pc, #140]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
 80017ae:	4b1f      	ldr	r3, [pc, #124]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a1e      	ldr	r2, [pc, #120]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b1c      	ldr	r3, [pc, #112]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b18      	ldr	r3, [pc, #96]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a17      	ldr	r2, [pc, #92]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b15      	ldr	r3, [pc, #84]	; (800182c <_ZL12MX_GPIO_Initv+0xd0>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2120      	movs	r1, #32
 80017e6:	4812      	ldr	r0, [pc, #72]	; (8001830 <_ZL12MX_GPIO_Initv+0xd4>)
 80017e8:	f001 fec4 	bl	8003574 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80017ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <_ZL12MX_GPIO_Initv+0xd8>)
 80017f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	480d      	ldr	r0, [pc, #52]	; (8001838 <_ZL12MX_GPIO_Initv+0xdc>)
 8001802:	f001 fd25 	bl	8003250 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8001806:	2320      	movs	r3, #32
 8001808:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4619      	mov	r1, r3
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <_ZL12MX_GPIO_Initv+0xd4>)
 800181e:	f001 fd17 	bl	8003250 <HAL_GPIO_Init>

}
 8001822:	bf00      	nop
 8001824:	3728      	adds	r7, #40	; 0x28
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800
 8001830:	40020000 	.word	0x40020000
 8001834:	10210000 	.word	0x10210000
 8001838:	40020800 	.word	0x40020800

0800183c <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	nh.getHardware()->flush();
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <HAL_UART_TxCpltCallback+0x20>)
 8001846:	f000 f927 	bl	8001a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800184a:	4603      	mov	r3, r0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fd59 	bl	8001304 <_ZN13STM32Hardware5flushEv>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200001a4 	.word	0x200001a4

08001860 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	nh.getHardware()->reset_rbuf();
 8001868:	4805      	ldr	r0, [pc, #20]	; (8001880 <HAL_UART_RxCpltCallback+0x20>)
 800186a:	f000 f915 	bl	8001a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800186e:	4603      	mov	r3, r0
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fd08 	bl	8001286 <_ZN13STM32Hardware10reset_rbufEv>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200001a4 	.word	0x200001a4

08001884 <_Z5setupv>:

void setup(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	nh.initNode();
 8001888:	4804      	ldr	r0, [pc, #16]	; (800189c <_Z5setupv+0x18>)
 800188a:	f000 f911 	bl	8001ab0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
	nh.advertise(chatter);
 800188e:	4904      	ldr	r1, [pc, #16]	; (80018a0 <_Z5setupv+0x1c>)
 8001890:	4802      	ldr	r0, [pc, #8]	; (800189c <_Z5setupv+0x18>)
 8001892:	f000 f92a 	bl	8001aea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200001a4 	.word	0x200001a4
 80018a0:	20000ae8 	.word	0x20000ae8

080018a4 <_Z4loopv>:

void loop(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80018a8:	2108      	movs	r1, #8
 80018aa:	4809      	ldr	r0, [pc, #36]	; (80018d0 <_Z4loopv+0x2c>)
 80018ac:	f001 fe7b 	bl	80035a6 <HAL_GPIO_TogglePin>

	str_msg.data = hello;
 80018b0:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <_Z4loopv+0x30>)
 80018b2:	4a09      	ldr	r2, [pc, #36]	; (80018d8 <_Z4loopv+0x34>)
 80018b4:	605a      	str	r2, [r3, #4]
	chatter.publish(&str_msg);
 80018b6:	4907      	ldr	r1, [pc, #28]	; (80018d4 <_Z4loopv+0x30>)
 80018b8:	4808      	ldr	r0, [pc, #32]	; (80018dc <_Z4loopv+0x38>)
 80018ba:	f7ff fc8a 	bl	80011d2 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	nh.spinOnce();
 80018be:	4808      	ldr	r0, [pc, #32]	; (80018e0 <_Z4loopv+0x3c>)
 80018c0:	f000 f943 	bl	8001b4a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>

	HAL_Delay(1000);
 80018c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018c8:	f000 fffe 	bl	80028c8 <HAL_Delay>
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40020400 	.word	0x40020400
 80018d4:	20000ae0 	.word	0x20000ae0
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000ae8 	.word	0x20000ae8
 80018e0:	200001a4 	.word	0x200001a4

080018e4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80018f2:	b480      	push	{r7}
 80018f4:	b085      	sub	sp, #20
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d80d      	bhi.n	8001922 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	fa22 f103 	lsr.w	r1, r2, r3
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	4413      	add	r3, r2
 8001916:	b2ca      	uxtb	r2, r1
 8001918:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	3301      	adds	r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	e7ee      	b.n	8001900 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8001922:	bf00      	nop
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 800192e:	b480      	push	{r7}
 8001930:	b085      	sub	sp, #20
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2b03      	cmp	r3, #3
 8001946:	d811      	bhi.n	800196c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6839      	ldr	r1, [r7, #0]
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	440a      	add	r2, r1
 8001952:	7812      	ldrb	r2, [r2, #0]
 8001954:	4611      	mov	r1, r2
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	00d2      	lsls	r2, r2, #3
 800195a:	fa01 f202 	lsl.w	r2, r1, r2
 800195e:	431a      	orrs	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	3301      	adds	r3, #1
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	e7ea      	b.n	8001942 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	4a04      	ldr	r2, [pc, #16]	; (8001994 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	08005470 	.word	0x08005470

08001998 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff ffe8 	bl	8001978 <_ZN3ros15NodeHandleBase_C1Ev>
 80019a8:	4a3a      	ldr	r2, [pc, #232]	; (8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3304      	adds	r3, #4
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fc40 	bl	8001238 <_ZN13STM32HardwareC1Ev>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f603 1314 	addw	r3, r3, #2324	; 0x914
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff f92a 	bl	8000c20 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	2b18      	cmp	r3, #24
 80019d4:	d80b      	bhi.n	80019ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	2200      	movs	r2, #0
 80019e4:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	3301      	adds	r3, #1
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	e7f0      	b.n	80019d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	2b18      	cmp	r3, #24
 80019f6:	d80a      	bhi.n	8001a0e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001a00:	2100      	movs	r1, #0
 8001a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	e7f1      	b.n	80019f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a18:	d20a      	bcs.n	8001a30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4413      	add	r3, r2
 8001a20:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	e7f0      	b.n	8001a12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a3a:	d20a      	bcs.n	8001a52 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	4413      	add	r3, r2
 8001a42:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	e7f0      	b.n	8001a34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    req_param_resp.floats_length = 0;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
    req_param_resp.floats = NULL;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f8c3 292c 	str.w	r2, [r3, #2348]	; 0x92c
    req_param_resp.ints_length = 0;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920

    spin_timeout_ = 0;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  }
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	08005444 	.word	0x08005444

08001a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3304      	adds	r3, #4
  }
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3304      	adds	r3, #4
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff fbd7 	bl	8001270 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8001aea:	b480      	push	{r7}
 8001aec:	b085      	sub	sp, #20
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b18      	cmp	r3, #24
 8001afc:	dc1e      	bgt.n	8001b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d111      	bne.n	8001b34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4413      	add	r3, r2
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	60da      	str	r2, [r3, #12]
        return true;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e004      	b.n	8001b3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	3301      	adds	r3, #1
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	e7dd      	b.n	8001af8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 8001b3c:	2300      	movs	r3, #0
  }
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b084      	sub	sp, #16
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3304      	adds	r3, #4
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fc78 	bl	800144c <_ZN13STM32Hardware4timeEv>
 8001b5c:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d903      	bls.n	8001b78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d009      	beq.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d903      	bls.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
      if (spin_timeout_ > 0)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d014      	beq.n	8001bca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3304      	adds	r3, #4
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fc51 	bl	800144c <_ZN13STM32Hardware4timeEv>
 8001baa:	4602      	mov	r2, r0
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	1ad2      	subs	r2, r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	bf8c      	ite	hi
 8001bba:	2301      	movhi	r3, #1
 8001bbc:	2300      	movls	r3, #0
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 8001bc4:	f06f 0301 	mvn.w	r3, #1
 8001bc8:	e197      	b.n	8001efa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
      int data = hardware_.read();
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fb6a 	bl	80012a8 <_ZN13STM32Hardware4readEv>
 8001bd4:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f2c0 8177 	blt.w	8001ecc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x382>
      checksum_ += data;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	441a      	add	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001bf4:	2b07      	cmp	r3, #7
 8001bf6:	d11e      	bne.n	8001c36 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001bfe:	1c59      	adds	r1, r3, #1
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	b2d1      	uxtb	r1, r2
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	460a      	mov	r2, r1
 8001c10:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001c1a:	1e5a      	subs	r2, r3, #1
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1b4      	bne.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2208      	movs	r2, #8
 8001c30:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001c34:	e7af      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d128      	bne.n	8001c92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2bff      	cmp	r3, #255	; 0xff
 8001c44:	d10d      	bne.n	8001c62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c4c:	1c5a      	adds	r2, r3, #1
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f103 0214 	add.w	r2, r3, #20
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 8001c60:	e799      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3304      	adds	r3, #4
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fbf0 	bl	800144c <_ZN13STM32Hardware4timeEv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c76:	4293      	cmp	r3, r2
 8001c78:	bf8c      	ite	hi
 8001c7a:	2301      	movhi	r3, #1
 8001c7c:	2300      	movls	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d088      	beq.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 8001c8c:	f06f 0301 	mvn.w	r3, #1
 8001c90:	e133      	b.n	8001efa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
      else if (mode_ == MODE_PROTOCOL_VER)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d11b      	bne.n	8001cd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x18a>
        if (data == PROTOCOL_VER)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	2bfe      	cmp	r3, #254	; 0xfe
 8001ca0:	d107      	bne.n	8001cb2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001ca8:	1c5a      	adds	r2, r3, #1
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001cb0:	e771      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001cc0:	f083 0301 	eor.w	r3, r3, #1
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f43f af65 	beq.w	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f918 	bl	8001f02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8001cd2:	e760      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d113      	bne.n	8001d06 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1bc>
        bytes_ = data;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001cf4:	1c5a      	adds	r2, r3, #1
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8001d04:	e747      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d0c:	2b03      	cmp	r3, #3
 8001d0e:	d110      	bne.n	8001d32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e8>
        bytes_ += data << 8;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	441a      	add	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001d30:	e731      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	d116      	bne.n	8001d6a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x220>
        if ((checksum_ % 256) == 255)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001d42:	425a      	negs	r2, r3
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	bf58      	it	pl
 8001d4a:	4253      	negpl	r3, r2
 8001d4c:	2bff      	cmp	r3, #255	; 0xff
 8001d4e:	d107      	bne.n	8001d60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x216>
          mode_++;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001d5e:	e71a      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001d68:	e715      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d70:	2b05      	cmp	r3, #5
 8001d72:	d10f      	bne.n	8001d94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x24a>
        topic_ = data;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d82:	1c5a      	adds	r2, r3, #1
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68ba      	ldr	r2, [r7, #8]
 8001d8e:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8001d92:	e700      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001d9a:	2b06      	cmp	r3, #6
 8001d9c:	d117      	bne.n	8001dce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x284>
        topic_ += data << 8;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	021b      	lsls	r3, r3, #8
 8001da8:	441a      	add	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2207      	movs	r2, #7
 8001db4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f47f aee9 	bne.w	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2208      	movs	r2, #8
 8001dc8:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001dcc:	e6e3      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	f47f aede 	bne.w	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001de8:	425a      	negs	r2, r3
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	bf58      	it	pl
 8001df0:	4253      	negpl	r3, r2
 8001df2:	2bff      	cmp	r3, #255	; 0xff
 8001df4:	f47f aecf 	bne.w	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d110      	bne.n	8001e24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2da>
            requestSyncTime();
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 f87d 	bl	8001f02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 f898 	bl	8001f3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 8001e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e22:	e06a      	b.n	8001efa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
          else if (topic_ == TopicInfo::ID_TIME)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001e2a:	2b0a      	cmp	r3, #10
 8001e2c:	d107      	bne.n	8001e3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2f4>
            syncTime(message_in);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001e34:	4619      	mov	r1, r3
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f960 	bl	80020fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8001e3c:	e6ab      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001e44:	2b06      	cmp	r3, #6
 8001e46:	d10e      	bne.n	8001e66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x31c>
            req_param_resp.deserialize(message_in);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f603 1214 	addw	r2, r3, #2324	; 0x914
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001e54:	4619      	mov	r1, r3
 8001e56:	4610      	mov	r0, r2
 8001e58:	f7ff f817 	bl	8000e8a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8001e64:	e697      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001e6c:	2b0b      	cmp	r3, #11
 8001e6e:	d104      	bne.n	8001e7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x330>
            configured_ = false;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8001e78:	e68d      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001e80:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f43f ae81 	beq.w	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001e9a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001ea4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001eae:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	f202 4224 	addw	r2, r2, #1060	; 0x424
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	4798      	blx	r3
    while (true)
 8001eca:	e664      	b.n	8001b96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8001ecc:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00f      	beq.n	8001ef8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d906      	bls.n	8001ef8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
      requestSyncTime();
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f809 	bl	8001f02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    return SPIN_OK;
 8001ef8:	2300      	movs	r3, #0
  }
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8001f0a:	f107 030c 	add.w	r3, r7, #12
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe fb22 	bl	8000558 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f107 020c 	add.w	r2, r7, #12
 8001f1e:	210a      	movs	r1, #10
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	4798      	blx	r3
    rt_time = hardware_.time();
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3304      	adds	r3, #4
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fa8f 	bl	800144c <_ZN13STM32Hardware4timeEv>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8001f3e:	b590      	push	{r4, r7, lr}
 8001f40:	b08b      	sub	sp, #44	; 0x2c
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8001f46:	f107 030c 	add.w	r3, r7, #12
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fbf4 	bl	8000738 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001f50:	2300      	movs	r3, #0
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f56:	2b18      	cmp	r3, #24
 8001f58:	dc63      	bgt.n	8002022 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d056      	beq.n	800201a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f70:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	4413      	add	r3, r2
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	6859      	ldr	r1, [r3, #4]
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	3308      	adds	r3, #8
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4608      	mov	r0, r1
 8001fba:	4798      	blx	r3
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	6859      	ldr	r1, [r3, #4]
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	330c      	adds	r3, #12
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4608      	mov	r0, r1
 8001fe8:	4798      	blx	r3
 8001fea:	4603      	mov	r3, r0
 8001fec:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8001fee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ff2:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681c      	ldr	r4, [r3, #0]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff f8f6 	bl	80011fa <_ZN3ros9Publisher15getEndpointTypeEv>
 800200e:	4601      	mov	r1, r0
 8002010:	f107 030c 	add.w	r3, r7, #12
 8002014:	461a      	mov	r2, r3
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	3301      	adds	r3, #1
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
 8002020:	e798      	b.n	8001f54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8002022:	2300      	movs	r3, #0
 8002024:	627b      	str	r3, [r7, #36]	; 0x24
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	2b18      	cmp	r3, #24
 800202a:	dc5f      	bgt.n	80020ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002030:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d053      	beq.n	80020e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002040:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	b29b      	uxth	r3, r3
 800204c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002052:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002062:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002066:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800206e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	3308      	adds	r3, #8
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4608      	mov	r0, r1
 800207e:	4798      	blx	r3
 8002080:	4603      	mov	r3, r0
 8002082:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002088:	f202 2222 	addw	r2, r2, #546	; 0x222
 800208c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002094:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	330c      	adds	r3, #12
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4608      	mov	r0, r1
 80020a4:	4798      	blx	r3
 80020a6:	4603      	mov	r3, r0
 80020a8:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 80020aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ae:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681c      	ldr	r4, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020ba:	f202 2222 	addw	r2, r2, #546	; 0x222
 80020be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020c6:	f202 2222 	addw	r2, r2, #546	; 0x222
 80020ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	3304      	adds	r3, #4
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4608      	mov	r0, r1
 80020d6:	4798      	blx	r3
 80020d8:	4601      	mov	r1, r0
 80020da:	f107 030c 	add.w	r3, r7, #12
 80020de:	461a      	mov	r2, r3
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80020e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e6:	3301      	adds	r3, #1
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
 80020ea:	e79c      	b.n	8002026 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 80020f4:	bf00      	nop
 80020f6:	372c      	adds	r7, #44	; 0x2c
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd90      	pop	{r4, r7, pc}

080020fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8002106:	f107 0308 	add.w	r3, r7, #8
 800210a:	4618      	mov	r0, r3
 800210c:	f7fe fa24 	bl	8000558 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3304      	adds	r3, #4
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff f999 	bl	800144c <_ZN13STM32Hardware4timeEv>
 800211a:	4602      	mov	r2, r0
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8002126:	f107 0308 	add.w	r3, r7, #8
 800212a:	6839      	ldr	r1, [r7, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe fa83 	bl	8000638 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	4915      	ldr	r1, [pc, #84]	; (800218c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002138:	fba1 1303 	umull	r1, r3, r1, r3
 800213c:	099b      	lsrs	r3, r3, #6
 800213e:	4413      	add	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8002142:	6939      	ldr	r1, [r7, #16]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4b11      	ldr	r3, [pc, #68]	; (800218c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002148:	fba3 0302 	umull	r0, r3, r3, r2
 800214c:	099b      	lsrs	r3, r3, #6
 800214e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002152:	fb00 f303 	mul.w	r3, r0, r3
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	4a0d      	ldr	r2, [pc, #52]	; (8002190 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	440b      	add	r3, r1
 8002160:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8002162:	f107 0308 	add.w	r3, r7, #8
 8002166:	3304      	adds	r3, #4
 8002168:	4619      	mov	r1, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f8a4 	bl	80022b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3304      	adds	r3, #4
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff f969 	bl	800144c <_ZN13STM32Hardware4timeEv>
 800217a:	4602      	mov	r2, r0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 8002182:	bf00      	nop
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	10624dd3 	.word	0x10624dd3
 8002190:	000f4240 	.word	0x000f4240

08002194 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2b63      	cmp	r3, #99	; 0x63
 80021a4:	dd09      	ble.n	80021ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 80021ac:	f083 0301 	eor.w	r3, r3, #1
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e077      	b.n	80022aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	f202 6224 	addw	r2, r2, #1572	; 0x624
 80021c6:	3207      	adds	r2, #7
 80021c8:	4611      	mov	r1, r2
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	4798      	blx	r3
 80021ce:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	22ff      	movs	r2, #255	; 0xff
 80021d4:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	22fe      	movs	r2, #254	; 0xfe
 80021dc:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	121b      	asrs	r3, r3, #8
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 8002204:	4413      	add	r3, r2
 8002206:	b2db      	uxtb	r3, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	b2da      	uxtb	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	b2da      	uxtb	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	b21b      	sxth	r3, r3
 8002220:	121b      	asrs	r3, r3, #8
 8002222:	b2da      	uxtb	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800222e:	2305      	movs	r3, #5
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	3307      	adds	r3, #7
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	429a      	cmp	r2, r3
 800223a:	da0d      	bge.n	8002258 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	4413      	add	r3, r2
 8002242:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	461a      	mov	r2, r3
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	4413      	add	r3, r2
 800224e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	3301      	adds	r3, #1
 8002254:	61bb      	str	r3, [r7, #24]
 8002256:	e7ec      	b.n	8002232 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	3307      	adds	r3, #7
 800225c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	425a      	negs	r2, r3
 8002262:	b2db      	uxtb	r3, r3
 8002264:	b2d2      	uxtb	r2, r2
 8002266:	bf58      	it	pl
 8002268:	4253      	negpl	r3, r2
 800226a:	b2da      	uxtb	r2, r3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	1c59      	adds	r1, r3, #1
 8002270:	6179      	str	r1, [r7, #20]
 8002272:	43d2      	mvns	r2, r2
 8002274:	b2d1      	uxtb	r1, r2
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	4413      	add	r3, r2
 800227a:	460a      	mov	r2, r1
 800227c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002286:	dc0a      	bgt.n	800229e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
    {
      hardware_.write(message_out, l);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1d18      	adds	r0, r3, #4
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	4619      	mov	r1, r3
 8002296:	f7ff f893 	bl	80013c0 <_ZN13STM32Hardware5writeEPhi>
      return l;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	e005      	b.n	80022aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 800229e:	4905      	ldr	r1, [pc, #20]	; (80022b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 80022a0:	68f8      	ldr	r0, [r7, #12]
 80022a2:	f000 f849 	bl	8002338 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 80022aa:	4618      	mov	r0, r3
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	080053dc 	.word	0x080053dc

080022b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	3304      	adds	r3, #4
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff f8c0 	bl	800144c <_ZN13STM32Hardware4timeEv>
 80022cc:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	4915      	ldr	r1, [pc, #84]	; (800232c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 80022d6:	fba1 1303 	umull	r1, r3, r1, r3
 80022da:	099b      	lsrs	r3, r3, #6
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	1e5a      	subs	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6859      	ldr	r1, [r3, #4]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 80022ee:	fba3 0302 	umull	r0, r3, r3, r2
 80022f2:	099b      	lsrs	r3, r3, #6
 80022f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022f8:	fb00 f303 	mul.w	r3, r0, r3
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	4a0c      	ldr	r2, [pc, #48]	; (8002330 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8002300:	fb02 f303 	mul.w	r3, r2, r3
 8002304:	1aca      	subs	r2, r1, r3
 8002306:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8002308:	4413      	add	r3, r2
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800231c:	4619      	mov	r1, r3
 800231e:	4610      	mov	r0, r2
 8002320:	f000 fa0a 	bl	8002738 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8002324:	bf00      	nop
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	10624dd3 	.word	0x10624dd3
 8002330:	000f4240 	.word	0x000f4240
 8002334:	3b9aca00 	.word	0x3b9aca00

08002338 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	2103      	movs	r1, #3
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 f804 	bl	8002354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	460b      	mov	r3, r1
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4618      	mov	r0, r3
 8002368:	f7fe fbaa 	bl	8000ac0 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800236c:	7afb      	ldrb	r3, [r7, #11]
 800236e:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f107 0214 	add.w	r2, r7, #20
 800237e:	2107      	movs	r1, #7
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	4798      	blx	r3
  }
 8002384:	bf00      	nop
 8002386:	3720      	adds	r7, #32
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <_Z41__static_initialization_and_destruction_0ii>:
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d110      	bne.n	80023be <_Z41__static_initialization_and_destruction_0ii+0x32>
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d10b      	bne.n	80023be <_Z41__static_initialization_and_destruction_0ii+0x32>
ros::NodeHandle nh;
 80023a6:	4808      	ldr	r0, [pc, #32]	; (80023c8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80023a8:	f7ff faf6 	bl	8001998 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String str_msg;
 80023ac:	4807      	ldr	r0, [pc, #28]	; (80023cc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80023ae:	f7ff f859 	bl	8001464 <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 80023b2:	2300      	movs	r3, #0
 80023b4:	4a05      	ldr	r2, [pc, #20]	; (80023cc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80023b6:	4906      	ldr	r1, [pc, #24]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80023b8:	4806      	ldr	r0, [pc, #24]	; (80023d4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80023ba:	f7fe fef3 	bl	80011a4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	200001a4 	.word	0x200001a4
 80023cc:	20000ae0 	.word	0x20000ae0
 80023d0:	08005418 	.word	0x08005418
 80023d4:	20000ae8 	.word	0x20000ae8

080023d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
    return configured_;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <_GLOBAL__sub_I_huart2>:
 80023f2:	b580      	push	{r7, lr}
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80023fa:	2001      	movs	r0, #1
 80023fc:	f7ff ffc6 	bl	800238c <_Z41__static_initialization_and_destruction_0ii>
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <HAL_MspInit+0x4c>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	4a0f      	ldr	r2, [pc, #60]	; (8002450 <HAL_MspInit+0x4c>)
 8002414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002418:	6453      	str	r3, [r2, #68]	; 0x44
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <HAL_MspInit+0x4c>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002422:	607b      	str	r3, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	603b      	str	r3, [r7, #0]
 800242a:	4b09      	ldr	r3, [pc, #36]	; (8002450 <HAL_MspInit+0x4c>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	4a08      	ldr	r2, [pc, #32]	; (8002450 <HAL_MspInit+0x4c>)
 8002430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002434:	6413      	str	r3, [r2, #64]	; 0x40
 8002436:	4b06      	ldr	r3, [pc, #24]	; (8002450 <HAL_MspInit+0x4c>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800

08002454 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08a      	sub	sp, #40	; 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a4d      	ldr	r2, [pc, #308]	; (80025a8 <HAL_UART_MspInit+0x154>)
 8002472:	4293      	cmp	r3, r2
 8002474:	f040 8093 	bne.w	800259e <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002478:	2300      	movs	r3, #0
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	4b4b      	ldr	r3, [pc, #300]	; (80025ac <HAL_UART_MspInit+0x158>)
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	4a4a      	ldr	r2, [pc, #296]	; (80025ac <HAL_UART_MspInit+0x158>)
 8002482:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002486:	6413      	str	r3, [r2, #64]	; 0x40
 8002488:	4b48      	ldr	r3, [pc, #288]	; (80025ac <HAL_UART_MspInit+0x158>)
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002490:	613b      	str	r3, [r7, #16]
 8002492:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	4b44      	ldr	r3, [pc, #272]	; (80025ac <HAL_UART_MspInit+0x158>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	4a43      	ldr	r2, [pc, #268]	; (80025ac <HAL_UART_MspInit+0x158>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6313      	str	r3, [r2, #48]	; 0x30
 80024a4:	4b41      	ldr	r3, [pc, #260]	; (80025ac <HAL_UART_MspInit+0x158>)
 80024a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024b0:	230c      	movs	r3, #12
 80024b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024bc:	2303      	movs	r3, #3
 80024be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024c0:	2307      	movs	r3, #7
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4839      	ldr	r0, [pc, #228]	; (80025b0 <HAL_UART_MspInit+0x15c>)
 80024cc:	f000 fec0 	bl	8003250 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80024d0:	4b38      	ldr	r3, [pc, #224]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024d2:	4a39      	ldr	r2, [pc, #228]	; (80025b8 <HAL_UART_MspInit+0x164>)
 80024d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80024d6:	4b37      	ldr	r3, [pc, #220]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024dc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024de:	4b35      	ldr	r3, [pc, #212]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e4:	4b33      	ldr	r3, [pc, #204]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024ea:	4b32      	ldr	r3, [pc, #200]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024f2:	4b30      	ldr	r3, [pc, #192]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024f8:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <HAL_UART_MspInit+0x160>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80024fe:	4b2d      	ldr	r3, [pc, #180]	; (80025b4 <HAL_UART_MspInit+0x160>)
 8002500:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002504:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002506:	4b2b      	ldr	r3, [pc, #172]	; (80025b4 <HAL_UART_MspInit+0x160>)
 8002508:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800250c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800250e:	4b29      	ldr	r3, [pc, #164]	; (80025b4 <HAL_UART_MspInit+0x160>)
 8002510:	2200      	movs	r2, #0
 8002512:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002514:	4827      	ldr	r0, [pc, #156]	; (80025b4 <HAL_UART_MspInit+0x160>)
 8002516:	f000 fb0b 	bl	8002b30 <HAL_DMA_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002520:	f7ff f9e0 	bl	80018e4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a23      	ldr	r2, [pc, #140]	; (80025b4 <HAL_UART_MspInit+0x160>)
 8002528:	635a      	str	r2, [r3, #52]	; 0x34
 800252a:	4a22      	ldr	r2, [pc, #136]	; (80025b4 <HAL_UART_MspInit+0x160>)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002530:	4b22      	ldr	r3, [pc, #136]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002532:	4a23      	ldr	r2, [pc, #140]	; (80025c0 <HAL_UART_MspInit+0x16c>)
 8002534:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002536:	4b21      	ldr	r3, [pc, #132]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002538:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800253c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800253e:	4b1f      	ldr	r3, [pc, #124]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002540:	2240      	movs	r2, #64	; 0x40
 8002542:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002544:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002546:	2200      	movs	r2, #0
 8002548:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800254a:	4b1c      	ldr	r3, [pc, #112]	; (80025bc <HAL_UART_MspInit+0x168>)
 800254c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002550:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002552:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002554:	2200      	movs	r2, #0
 8002556:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002558:	4b18      	ldr	r3, [pc, #96]	; (80025bc <HAL_UART_MspInit+0x168>)
 800255a:	2200      	movs	r2, #0
 800255c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800255e:	4b17      	ldr	r3, [pc, #92]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002560:	2200      	movs	r2, #0
 8002562:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002564:	4b15      	ldr	r3, [pc, #84]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002566:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800256a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800256c:	4b13      	ldr	r3, [pc, #76]	; (80025bc <HAL_UART_MspInit+0x168>)
 800256e:	2200      	movs	r2, #0
 8002570:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002572:	4812      	ldr	r0, [pc, #72]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002574:	f000 fadc 	bl	8002b30 <HAL_DMA_Init>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800257e:	f7ff f9b1 	bl	80018e4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a0d      	ldr	r2, [pc, #52]	; (80025bc <HAL_UART_MspInit+0x168>)
 8002586:	631a      	str	r2, [r3, #48]	; 0x30
 8002588:	4a0c      	ldr	r2, [pc, #48]	; (80025bc <HAL_UART_MspInit+0x168>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800258e:	2200      	movs	r2, #0
 8002590:	2100      	movs	r1, #0
 8002592:	2026      	movs	r0, #38	; 0x26
 8002594:	f000 fa95 	bl	8002ac2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002598:	2026      	movs	r0, #38	; 0x26
 800259a:	f000 faae 	bl	8002afa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800259e:	bf00      	nop
 80025a0:	3728      	adds	r7, #40	; 0x28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40004400 	.word	0x40004400
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40020000 	.word	0x40020000
 80025b4:	200000e4 	.word	0x200000e4
 80025b8:	40026088 	.word	0x40026088
 80025bc:	20000144 	.word	0x20000144
 80025c0:	400260a0 	.word	0x400260a0

080025c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025d2:	b480      	push	{r7}
 80025d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025d6:	e7fe      	b.n	80025d6 <HardFault_Handler+0x4>

080025d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025dc:	e7fe      	b.n	80025dc <MemManage_Handler+0x4>

080025de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025de:	b480      	push	{r7}
 80025e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025e2:	e7fe      	b.n	80025e2 <BusFault_Handler+0x4>

080025e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025e8:	e7fe      	b.n	80025e8 <UsageFault_Handler+0x4>

080025ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025ea:	b480      	push	{r7}
 80025ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002606:	b480      	push	{r7}
 8002608:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002618:	f000 f936 	bl	8002888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800261c:	bf00      	nop
 800261e:	bd80      	pop	{r7, pc}

08002620 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002624:	4802      	ldr	r0, [pc, #8]	; (8002630 <DMA1_Stream5_IRQHandler+0x10>)
 8002626:	f000 fbab 	bl	8002d80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	200000e4 	.word	0x200000e4

08002634 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002638:	4802      	ldr	r0, [pc, #8]	; (8002644 <DMA1_Stream6_IRQHandler+0x10>)
 800263a:	f000 fba1 	bl	8002d80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000144 	.word	0x20000144

08002648 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800264c:	4802      	ldr	r0, [pc, #8]	; (8002658 <USART2_IRQHandler+0x10>)
 800264e:	f001 fe13 	bl	8004278 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200000a4 	.word	0x200000a4

0800265c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
	return 1;
 8002660:	2301      	movs	r3, #1
}
 8002662:	4618      	mov	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <_kill>:

int _kill(int pid, int sig)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002676:	f002 fcaf 	bl	8004fd8 <__errno>
 800267a:	4602      	mov	r2, r0
 800267c:	2316      	movs	r3, #22
 800267e:	6013      	str	r3, [r2, #0]
	return -1;
 8002680:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <_exit>:

void _exit (int status)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002694:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ffe7 	bl	800266c <_kill>
	while (1) {}		/* Make sure we hang here */
 800269e:	e7fe      	b.n	800269e <_exit+0x12>

080026a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026a8:	4a14      	ldr	r2, [pc, #80]	; (80026fc <_sbrk+0x5c>)
 80026aa:	4b15      	ldr	r3, [pc, #84]	; (8002700 <_sbrk+0x60>)
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026b4:	4b13      	ldr	r3, [pc, #76]	; (8002704 <_sbrk+0x64>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d102      	bne.n	80026c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026bc:	4b11      	ldr	r3, [pc, #68]	; (8002704 <_sbrk+0x64>)
 80026be:	4a12      	ldr	r2, [pc, #72]	; (8002708 <_sbrk+0x68>)
 80026c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026c2:	4b10      	ldr	r3, [pc, #64]	; (8002704 <_sbrk+0x64>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d207      	bcs.n	80026e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026d0:	f002 fc82 	bl	8004fd8 <__errno>
 80026d4:	4602      	mov	r2, r0
 80026d6:	230c      	movs	r3, #12
 80026d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80026da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026de:	e009      	b.n	80026f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026e0:	4b08      	ldr	r3, [pc, #32]	; (8002704 <_sbrk+0x64>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026e6:	4b07      	ldr	r3, [pc, #28]	; (8002704 <_sbrk+0x64>)
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4413      	add	r3, r2
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <_sbrk+0x64>)
 80026f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026f2:	68fb      	ldr	r3, [r7, #12]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20020000 	.word	0x20020000
 8002700:	00000400 	.word	0x00000400
 8002704:	20000afc 	.word	0x20000afc
 8002708:	20000b10 	.word	0x20000b10

0800270c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002710:	4b08      	ldr	r3, [pc, #32]	; (8002734 <SystemInit+0x28>)
 8002712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002716:	4a07      	ldr	r2, [pc, #28]	; (8002734 <SystemInit+0x28>)
 8002718:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800271c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002720:	4b04      	ldr	r3, [pc, #16]	; (8002734 <SystemInit+0x28>)
 8002722:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002726:	609a      	str	r2, [r3, #8]
#endif
}
 8002728:	bf00      	nop
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	0a5a      	lsrs	r2, r3, #9
 8002748:	490f      	ldr	r1, [pc, #60]	; (8002788 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800274a:	fba1 1202 	umull	r1, r2, r1, r2
 800274e:	09d2      	lsrs	r2, r2, #7
 8002750:	490e      	ldr	r1, [pc, #56]	; (800278c <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8002752:	fb01 f202 	mul.w	r2, r1, r2
 8002756:	1a9b      	subs	r3, r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	0a5b      	lsrs	r3, r3, #9
 8002760:	4a09      	ldr	r2, [pc, #36]	; (8002788 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	09db      	lsrs	r3, r3, #7
 8002768:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	441a      	add	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	601a      	str	r2, [r3, #0]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	00044b83 	.word	0x00044b83
 800278c:	3b9aca00 	.word	0x3b9aca00

08002790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002790:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002794:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002796:	e003      	b.n	80027a0 <LoopCopyDataInit>

08002798 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002798:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800279a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800279c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800279e:	3104      	adds	r1, #4

080027a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80027a0:	480b      	ldr	r0, [pc, #44]	; (80027d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80027a2:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80027a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80027a8:	d3f6      	bcc.n	8002798 <CopyDataInit>
  ldr  r2, =_sbss
 80027aa:	4a0b      	ldr	r2, [pc, #44]	; (80027d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80027ac:	e002      	b.n	80027b4 <LoopFillZerobss>

080027ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80027ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80027b0:	f842 3b04 	str.w	r3, [r2], #4

080027b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80027b4:	4b09      	ldr	r3, [pc, #36]	; (80027dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80027b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80027b8:	d3f9      	bcc.n	80027ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ba:	f7ff ffa7 	bl	800270c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027be:	f002 fc11 	bl	8004fe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027c2:	f7fe feeb 	bl	800159c <main>
  bx  lr    
 80027c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80027cc:	08005528 	.word	0x08005528
  ldr  r0, =_sdata
 80027d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027d4:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 80027d8:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 80027dc:	20000b10 	.word	0x20000b10

080027e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027e0:	e7fe      	b.n	80027e0 <ADC_IRQHandler>
	...

080027e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e8:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0d      	ldr	r2, [pc, #52]	; (8002824 <HAL_Init+0x40>)
 80027ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027f4:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <HAL_Init+0x40>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0a      	ldr	r2, [pc, #40]	; (8002824 <HAL_Init+0x40>)
 80027fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002800:	4b08      	ldr	r3, [pc, #32]	; (8002824 <HAL_Init+0x40>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a07      	ldr	r2, [pc, #28]	; (8002824 <HAL_Init+0x40>)
 8002806:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800280a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280c:	2003      	movs	r0, #3
 800280e:	f000 f94d 	bl	8002aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002812:	2000      	movs	r0, #0
 8002814:	f000 f808 	bl	8002828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002818:	f7ff fdf4 	bl	8002404 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023c00 	.word	0x40023c00

08002828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002830:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_InitTick+0x54>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b12      	ldr	r3, [pc, #72]	; (8002880 <HAL_InitTick+0x58>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800283e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f965 	bl	8002b16 <HAL_SYSTICK_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e00e      	b.n	8002874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b0f      	cmp	r3, #15
 800285a:	d80a      	bhi.n	8002872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800285c:	2200      	movs	r2, #0
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002864:	f000 f92d 	bl	8002ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002868:	4a06      	ldr	r2, [pc, #24]	; (8002884 <HAL_InitTick+0x5c>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e000      	b.n	8002874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000010 	.word	0x20000010
 8002880:	20000018 	.word	0x20000018
 8002884:	20000014 	.word	0x20000014

08002888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_IncTick+0x20>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_IncTick+0x24>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4413      	add	r3, r2
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_IncTick+0x24>)
 800289a:	6013      	str	r3, [r2, #0]
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000018 	.word	0x20000018
 80028ac:	20000b08 	.word	0x20000b08

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_GetTick+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20000b08 	.word	0x20000b08

080028c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d0:	f7ff ffee 	bl	80028b0 <HAL_GetTick>
 80028d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028e0:	d005      	beq.n	80028ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <HAL_Delay+0x40>)
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4413      	add	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ee:	bf00      	nop
 80028f0:	f7ff ffde 	bl	80028b0 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d8f7      	bhi.n	80028f0 <HAL_Delay+0x28>
  {
  }
}
 8002900:	bf00      	nop
 8002902:	3710      	adds	r7, #16
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000018 	.word	0x20000018

0800290c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002928:	4013      	ands	r3, r2
 800292a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002934:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800293c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800293e:	4a04      	ldr	r2, [pc, #16]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	60d3      	str	r3, [r2, #12]
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <__NVIC_GetPriorityGrouping+0x18>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	f003 0307 	and.w	r3, r3, #7
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	db0b      	blt.n	800299a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	f003 021f 	and.w	r2, r3, #31
 8002988:	4907      	ldr	r1, [pc, #28]	; (80029a8 <__NVIC_EnableIRQ+0x38>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2001      	movs	r0, #1
 8002992:	fa00 f202 	lsl.w	r2, r0, r2
 8002996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	e000e100 	.word	0xe000e100

080029ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	6039      	str	r1, [r7, #0]
 80029b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	db0a      	blt.n	80029d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	490c      	ldr	r1, [pc, #48]	; (80029f8 <__NVIC_SetPriority+0x4c>)
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	0112      	lsls	r2, r2, #4
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	440b      	add	r3, r1
 80029d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d4:	e00a      	b.n	80029ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4908      	ldr	r1, [pc, #32]	; (80029fc <__NVIC_SetPriority+0x50>)
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	3b04      	subs	r3, #4
 80029e4:	0112      	lsls	r2, r2, #4
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	440b      	add	r3, r1
 80029ea:	761a      	strb	r2, [r3, #24]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	e000e100 	.word	0xe000e100
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	; 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f1c3 0307 	rsb	r3, r3, #7
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	bf28      	it	cs
 8002a1e:	2304      	movcs	r3, #4
 8002a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3304      	adds	r3, #4
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d902      	bls.n	8002a30 <NVIC_EncodePriority+0x30>
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	3b03      	subs	r3, #3
 8002a2e:	e000      	b.n	8002a32 <NVIC_EncodePriority+0x32>
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43da      	mvns	r2, r3
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	401a      	ands	r2, r3
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a52:	43d9      	mvns	r1, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	4313      	orrs	r3, r2
         );
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3724      	adds	r7, #36	; 0x24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
	...

08002a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a78:	d301      	bcc.n	8002a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e00f      	b.n	8002a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	; (8002aa8 <SysTick_Config+0x40>)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a86:	210f      	movs	r1, #15
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a8c:	f7ff ff8e 	bl	80029ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <SysTick_Config+0x40>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a96:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <SysTick_Config+0x40>)
 8002a98:	2207      	movs	r2, #7
 8002a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	e000e010 	.word	0xe000e010

08002aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ff29 	bl	800290c <__NVIC_SetPriorityGrouping>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b086      	sub	sp, #24
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	4603      	mov	r3, r0
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
 8002ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ad4:	f7ff ff3e 	bl	8002954 <__NVIC_GetPriorityGrouping>
 8002ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	68b9      	ldr	r1, [r7, #8]
 8002ade:	6978      	ldr	r0, [r7, #20]
 8002ae0:	f7ff ff8e 	bl	8002a00 <NVIC_EncodePriority>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff ff5d 	bl	80029ac <__NVIC_SetPriority>
}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff ff31 	bl	8002970 <__NVIC_EnableIRQ>
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7ff ffa2 	bl	8002a68 <SysTick_Config>
 8002b24:	4603      	mov	r3, r0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b3c:	f7ff feb8 	bl	80028b0 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e099      	b.n	8002c80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0201 	bic.w	r2, r2, #1
 8002b6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b6c:	e00f      	b.n	8002b8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b6e:	f7ff fe9f 	bl	80028b0 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b05      	cmp	r3, #5
 8002b7a:	d908      	bls.n	8002b8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2203      	movs	r2, #3
 8002b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e078      	b.n	8002c80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1e8      	bne.n	8002b6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <HAL_DMA_Init+0x158>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d107      	bne.n	8002bf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f023 0307 	bic.w	r3, r3, #7
 8002c0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d117      	bne.n	8002c52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00e      	beq.n	8002c52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 fa91 	bl	800315c <DMA_CheckFifoParam>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2240      	movs	r2, #64	; 0x40
 8002c44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e016      	b.n	8002c80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 fa48 	bl	80030f0 <DMA_CalcBaseAndBitshift>
 8002c60:	4603      	mov	r3, r0
 8002c62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c68:	223f      	movs	r2, #63	; 0x3f
 8002c6a:	409a      	lsls	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	f010803f 	.word	0xf010803f

08002c8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d101      	bne.n	8002cb2 <HAL_DMA_Start_IT+0x26>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e040      	b.n	8002d34 <HAL_DMA_Start_IT+0xa8>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d12f      	bne.n	8002d26 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2202      	movs	r2, #2
 8002cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 f9da 	bl	8003094 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce4:	223f      	movs	r2, #63	; 0x3f
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0216 	orr.w	r2, r2, #22
 8002cfa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d007      	beq.n	8002d14 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f042 0208 	orr.w	r2, r2, #8
 8002d12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 0201 	orr.w	r2, r2, #1
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	e005      	b.n	8002d32 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3718      	adds	r7, #24
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d004      	beq.n	8002d5a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2280      	movs	r2, #128	; 0x80
 8002d54:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e00c      	b.n	8002d74 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2205      	movs	r2, #5
 8002d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 0201 	bic.w	r2, r2, #1
 8002d70:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d8c:	4b92      	ldr	r3, [pc, #584]	; (8002fd8 <HAL_DMA_IRQHandler+0x258>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a92      	ldr	r2, [pc, #584]	; (8002fdc <HAL_DMA_IRQHandler+0x25c>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	0a9b      	lsrs	r3, r3, #10
 8002d98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002daa:	2208      	movs	r2, #8
 8002dac:	409a      	lsls	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d01a      	beq.n	8002dec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d013      	beq.n	8002dec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0204 	bic.w	r2, r2, #4
 8002dd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd8:	2208      	movs	r2, #8
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002de4:	f043 0201 	orr.w	r2, r3, #1
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df0:	2201      	movs	r2, #1
 8002df2:	409a      	lsls	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d012      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00b      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0e:	2201      	movs	r2, #1
 8002e10:	409a      	lsls	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e1a:	f043 0202 	orr.w	r2, r3, #2
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e26:	2204      	movs	r2, #4
 8002e28:	409a      	lsls	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d012      	beq.n	8002e58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00b      	beq.n	8002e58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e44:	2204      	movs	r2, #4
 8002e46:	409a      	lsls	r2, r3
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e50:	f043 0204 	orr.w	r2, r3, #4
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5c:	2210      	movs	r2, #16
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4013      	ands	r3, r2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d043      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d03c      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7a:	2210      	movs	r2, #16
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d018      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d108      	bne.n	8002eb0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d024      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	4798      	blx	r3
 8002eae:	e01f      	b.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01b      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	4798      	blx	r3
 8002ec0:	e016      	b.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d107      	bne.n	8002ee0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 0208 	bic.w	r2, r2, #8
 8002ede:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 808e 	beq.w	800301e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0310 	and.w	r3, r3, #16
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 8086 	beq.w	800301e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f16:	2220      	movs	r2, #32
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b05      	cmp	r3, #5
 8002f28:	d136      	bne.n	8002f98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0216 	bic.w	r2, r2, #22
 8002f38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695a      	ldr	r2, [r3, #20]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d103      	bne.n	8002f5a <HAL_DMA_IRQHandler+0x1da>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d007      	beq.n	8002f6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0208 	bic.w	r2, r2, #8
 8002f68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6e:	223f      	movs	r2, #63	; 0x3f
 8002f70:	409a      	lsls	r2, r3
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d07d      	beq.n	800308a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	4798      	blx	r3
        }
        return;
 8002f96:	e078      	b.n	800308a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d01c      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d108      	bne.n	8002fc6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d030      	beq.n	800301e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	4798      	blx	r3
 8002fc4:	e02b      	b.n	800301e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d027      	beq.n	800301e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	4798      	blx	r3
 8002fd6:	e022      	b.n	800301e <HAL_DMA_IRQHandler+0x29e>
 8002fd8:	20000010 	.word	0x20000010
 8002fdc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d10f      	bne.n	800300e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0210 	bic.w	r2, r2, #16
 8002ffc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003022:	2b00      	cmp	r3, #0
 8003024:	d032      	beq.n	800308c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d022      	beq.n	8003078 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2205      	movs	r2, #5
 8003036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0201 	bic.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	3301      	adds	r3, #1
 800304e:	60bb      	str	r3, [r7, #8]
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	429a      	cmp	r2, r3
 8003054:	d307      	bcc.n	8003066 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f2      	bne.n	800304a <HAL_DMA_IRQHandler+0x2ca>
 8003064:	e000      	b.n	8003068 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003066:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	4798      	blx	r3
 8003088:	e000      	b.n	800308c <HAL_DMA_IRQHandler+0x30c>
        return;
 800308a:	bf00      	nop
    }
  }
}
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop

08003094 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
 80030a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	2b40      	cmp	r3, #64	; 0x40
 80030c0:	d108      	bne.n	80030d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68ba      	ldr	r2, [r7, #8]
 80030d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030d2:	e007      	b.n	80030e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	60da      	str	r2, [r3, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	3b10      	subs	r3, #16
 8003100:	4a14      	ldr	r2, [pc, #80]	; (8003154 <DMA_CalcBaseAndBitshift+0x64>)
 8003102:	fba2 2303 	umull	r2, r3, r2, r3
 8003106:	091b      	lsrs	r3, r3, #4
 8003108:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800310a:	4a13      	ldr	r2, [pc, #76]	; (8003158 <DMA_CalcBaseAndBitshift+0x68>)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4413      	add	r3, r2
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2b03      	cmp	r3, #3
 800311c:	d909      	bls.n	8003132 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003126:	f023 0303 	bic.w	r3, r3, #3
 800312a:	1d1a      	adds	r2, r3, #4
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	659a      	str	r2, [r3, #88]	; 0x58
 8003130:	e007      	b.n	8003142 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800313a:	f023 0303 	bic.w	r3, r3, #3
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003146:	4618      	mov	r0, r3
 8003148:	3714      	adds	r7, #20
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	aaaaaaab 	.word	0xaaaaaaab
 8003158:	0800550c 	.word	0x0800550c

0800315c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003164:	2300      	movs	r3, #0
 8003166:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d11f      	bne.n	80031b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2b03      	cmp	r3, #3
 800317a:	d855      	bhi.n	8003228 <DMA_CheckFifoParam+0xcc>
 800317c:	a201      	add	r2, pc, #4	; (adr r2, 8003184 <DMA_CheckFifoParam+0x28>)
 800317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003182:	bf00      	nop
 8003184:	08003195 	.word	0x08003195
 8003188:	080031a7 	.word	0x080031a7
 800318c:	08003195 	.word	0x08003195
 8003190:	08003229 	.word	0x08003229
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d045      	beq.n	800322c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031a4:	e042      	b.n	800322c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031ae:	d13f      	bne.n	8003230 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031b4:	e03c      	b.n	8003230 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031be:	d121      	bne.n	8003204 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	2b03      	cmp	r3, #3
 80031c4:	d836      	bhi.n	8003234 <DMA_CheckFifoParam+0xd8>
 80031c6:	a201      	add	r2, pc, #4	; (adr r2, 80031cc <DMA_CheckFifoParam+0x70>)
 80031c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031cc:	080031dd 	.word	0x080031dd
 80031d0:	080031e3 	.word	0x080031e3
 80031d4:	080031dd 	.word	0x080031dd
 80031d8:	080031f5 	.word	0x080031f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	73fb      	strb	r3, [r7, #15]
      break;
 80031e0:	e02f      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d024      	beq.n	8003238 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f2:	e021      	b.n	8003238 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031fc:	d11e      	bne.n	800323c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003202:	e01b      	b.n	800323c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d902      	bls.n	8003210 <DMA_CheckFifoParam+0xb4>
 800320a:	2b03      	cmp	r3, #3
 800320c:	d003      	beq.n	8003216 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800320e:	e018      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
      break;
 8003214:	e015      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00e      	beq.n	8003240 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
      break;
 8003226:	e00b      	b.n	8003240 <DMA_CheckFifoParam+0xe4>
      break;
 8003228:	bf00      	nop
 800322a:	e00a      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      break;
 800322c:	bf00      	nop
 800322e:	e008      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      break;
 8003230:	bf00      	nop
 8003232:	e006      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      break;
 8003234:	bf00      	nop
 8003236:	e004      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      break;
 8003238:	bf00      	nop
 800323a:	e002      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      break;   
 800323c:	bf00      	nop
 800323e:	e000      	b.n	8003242 <DMA_CheckFifoParam+0xe6>
      break;
 8003240:	bf00      	nop
    }
  } 
  
  return status; 
 8003242:	7bfb      	ldrb	r3, [r7, #15]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003250:	b480      	push	{r7}
 8003252:	b089      	sub	sp, #36	; 0x24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800325a:	2300      	movs	r3, #0
 800325c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800325e:	2300      	movs	r3, #0
 8003260:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003262:	2300      	movs	r3, #0
 8003264:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003266:	2300      	movs	r3, #0
 8003268:	61fb      	str	r3, [r7, #28]
 800326a:	e165      	b.n	8003538 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800326c:	2201      	movs	r2, #1
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	4013      	ands	r3, r2
 800327e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	429a      	cmp	r2, r3
 8003286:	f040 8154 	bne.w	8003532 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d00b      	beq.n	80032aa <HAL_GPIO_Init+0x5a>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d007      	beq.n	80032aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800329e:	2b11      	cmp	r3, #17
 80032a0:	d003      	beq.n	80032aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b12      	cmp	r3, #18
 80032a8:	d130      	bne.n	800330c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2203      	movs	r2, #3
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4013      	ands	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032e0:	2201      	movs	r2, #1
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 0201 	and.w	r2, r3, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	2203      	movs	r2, #3
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	43db      	mvns	r3, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	689a      	ldr	r2, [r3, #8]
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	4313      	orrs	r3, r2
 8003334:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b02      	cmp	r3, #2
 8003342:	d003      	beq.n	800334c <HAL_GPIO_Init+0xfc>
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	2b12      	cmp	r3, #18
 800334a:	d123      	bne.n	8003394 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	08da      	lsrs	r2, r3, #3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3208      	adds	r2, #8
 8003354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003358:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	f003 0307 	and.w	r3, r3, #7
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	220f      	movs	r2, #15
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	4013      	ands	r3, r2
 800336e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	f003 0307 	and.w	r3, r3, #7
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4313      	orrs	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	08da      	lsrs	r2, r3, #3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	3208      	adds	r2, #8
 800338e:	69b9      	ldr	r1, [r7, #24]
 8003390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	2203      	movs	r2, #3
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	43db      	mvns	r3, r3
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	4013      	ands	r3, r2
 80033aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 0203 	and.w	r2, r3, #3
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	4313      	orrs	r3, r2
 80033c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80ae 	beq.w	8003532 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	60fb      	str	r3, [r7, #12]
 80033da:	4b5c      	ldr	r3, [pc, #368]	; (800354c <HAL_GPIO_Init+0x2fc>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	4a5b      	ldr	r2, [pc, #364]	; (800354c <HAL_GPIO_Init+0x2fc>)
 80033e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033e4:	6453      	str	r3, [r2, #68]	; 0x44
 80033e6:	4b59      	ldr	r3, [pc, #356]	; (800354c <HAL_GPIO_Init+0x2fc>)
 80033e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033f2:	4a57      	ldr	r2, [pc, #348]	; (8003550 <HAL_GPIO_Init+0x300>)
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	089b      	lsrs	r3, r3, #2
 80033f8:	3302      	adds	r3, #2
 80033fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f003 0303 	and.w	r3, r3, #3
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	220f      	movs	r2, #15
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4013      	ands	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a4e      	ldr	r2, [pc, #312]	; (8003554 <HAL_GPIO_Init+0x304>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d025      	beq.n	800346a <HAL_GPIO_Init+0x21a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a4d      	ldr	r2, [pc, #308]	; (8003558 <HAL_GPIO_Init+0x308>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d01f      	beq.n	8003466 <HAL_GPIO_Init+0x216>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a4c      	ldr	r2, [pc, #304]	; (800355c <HAL_GPIO_Init+0x30c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d019      	beq.n	8003462 <HAL_GPIO_Init+0x212>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a4b      	ldr	r2, [pc, #300]	; (8003560 <HAL_GPIO_Init+0x310>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d013      	beq.n	800345e <HAL_GPIO_Init+0x20e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a4a      	ldr	r2, [pc, #296]	; (8003564 <HAL_GPIO_Init+0x314>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d00d      	beq.n	800345a <HAL_GPIO_Init+0x20a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a49      	ldr	r2, [pc, #292]	; (8003568 <HAL_GPIO_Init+0x318>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d007      	beq.n	8003456 <HAL_GPIO_Init+0x206>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a48      	ldr	r2, [pc, #288]	; (800356c <HAL_GPIO_Init+0x31c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d101      	bne.n	8003452 <HAL_GPIO_Init+0x202>
 800344e:	2306      	movs	r3, #6
 8003450:	e00c      	b.n	800346c <HAL_GPIO_Init+0x21c>
 8003452:	2307      	movs	r3, #7
 8003454:	e00a      	b.n	800346c <HAL_GPIO_Init+0x21c>
 8003456:	2305      	movs	r3, #5
 8003458:	e008      	b.n	800346c <HAL_GPIO_Init+0x21c>
 800345a:	2304      	movs	r3, #4
 800345c:	e006      	b.n	800346c <HAL_GPIO_Init+0x21c>
 800345e:	2303      	movs	r3, #3
 8003460:	e004      	b.n	800346c <HAL_GPIO_Init+0x21c>
 8003462:	2302      	movs	r3, #2
 8003464:	e002      	b.n	800346c <HAL_GPIO_Init+0x21c>
 8003466:	2301      	movs	r3, #1
 8003468:	e000      	b.n	800346c <HAL_GPIO_Init+0x21c>
 800346a:	2300      	movs	r3, #0
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	f002 0203 	and.w	r2, r2, #3
 8003472:	0092      	lsls	r2, r2, #2
 8003474:	4093      	lsls	r3, r2
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800347c:	4934      	ldr	r1, [pc, #208]	; (8003550 <HAL_GPIO_Init+0x300>)
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	089b      	lsrs	r3, r3, #2
 8003482:	3302      	adds	r3, #2
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800348a:	4b39      	ldr	r3, [pc, #228]	; (8003570 <HAL_GPIO_Init+0x320>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	43db      	mvns	r3, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4013      	ands	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034ae:	4a30      	ldr	r2, [pc, #192]	; (8003570 <HAL_GPIO_Init+0x320>)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034b4:	4b2e      	ldr	r3, [pc, #184]	; (8003570 <HAL_GPIO_Init+0x320>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034d8:	4a25      	ldr	r2, [pc, #148]	; (8003570 <HAL_GPIO_Init+0x320>)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034de:	4b24      	ldr	r3, [pc, #144]	; (8003570 <HAL_GPIO_Init+0x320>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	43db      	mvns	r3, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4013      	ands	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003502:	4a1b      	ldr	r2, [pc, #108]	; (8003570 <HAL_GPIO_Init+0x320>)
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003508:	4b19      	ldr	r3, [pc, #100]	; (8003570 <HAL_GPIO_Init+0x320>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	43db      	mvns	r3, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4013      	ands	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800352c:	4a10      	ldr	r2, [pc, #64]	; (8003570 <HAL_GPIO_Init+0x320>)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3301      	adds	r3, #1
 8003536:	61fb      	str	r3, [r7, #28]
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	2b0f      	cmp	r3, #15
 800353c:	f67f ae96 	bls.w	800326c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003540:	bf00      	nop
 8003542:	3724      	adds	r7, #36	; 0x24
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	40023800 	.word	0x40023800
 8003550:	40013800 	.word	0x40013800
 8003554:	40020000 	.word	0x40020000
 8003558:	40020400 	.word	0x40020400
 800355c:	40020800 	.word	0x40020800
 8003560:	40020c00 	.word	0x40020c00
 8003564:	40021000 	.word	0x40021000
 8003568:	40021400 	.word	0x40021400
 800356c:	40021800 	.word	0x40021800
 8003570:	40013c00 	.word	0x40013c00

08003574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	460b      	mov	r3, r1
 800357e:	807b      	strh	r3, [r7, #2]
 8003580:	4613      	mov	r3, r2
 8003582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003584:	787b      	ldrb	r3, [r7, #1]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800358a:	887a      	ldrh	r2, [r7, #2]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003590:	e003      	b.n	800359a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003592:	887b      	ldrh	r3, [r7, #2]
 8003594:	041a      	lsls	r2, r3, #16
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	619a      	str	r2, [r3, #24]
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
 80035ae:	460b      	mov	r3, r1
 80035b0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	695a      	ldr	r2, [r3, #20]
 80035b6:	887b      	ldrh	r3, [r7, #2]
 80035b8:	401a      	ands	r2, r3
 80035ba:	887b      	ldrh	r3, [r7, #2]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d104      	bne.n	80035ca <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80035c0:	887b      	ldrh	r3, [r7, #2]
 80035c2:	041a      	lsls	r2, r3, #16
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80035c8:	e002      	b.n	80035d0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80035ca:	887a      	ldrh	r2, [r7, #2]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	619a      	str	r2, [r3, #24]
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e0cc      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035f0:	4b68      	ldr	r3, [pc, #416]	; (8003794 <HAL_RCC_ClockConfig+0x1b8>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 030f 	and.w	r3, r3, #15
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d90c      	bls.n	8003618 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fe:	4b65      	ldr	r3, [pc, #404]	; (8003794 <HAL_RCC_ClockConfig+0x1b8>)
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003606:	4b63      	ldr	r3, [pc, #396]	; (8003794 <HAL_RCC_ClockConfig+0x1b8>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	429a      	cmp	r2, r3
 8003612:	d001      	beq.n	8003618 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e0b8      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d020      	beq.n	8003666 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003630:	4b59      	ldr	r3, [pc, #356]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	4a58      	ldr	r2, [pc, #352]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800363a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b00      	cmp	r3, #0
 8003646:	d005      	beq.n	8003654 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003648:	4b53      	ldr	r3, [pc, #332]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	4a52      	ldr	r2, [pc, #328]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800364e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003652:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003654:	4b50      	ldr	r3, [pc, #320]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	494d      	ldr	r1, [pc, #308]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 8003662:	4313      	orrs	r3, r2
 8003664:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d044      	beq.n	80036fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d107      	bne.n	800368a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800367a:	4b47      	ldr	r3, [pc, #284]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d119      	bne.n	80036ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e07f      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b02      	cmp	r3, #2
 8003690:	d003      	beq.n	800369a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003696:	2b03      	cmp	r3, #3
 8003698:	d107      	bne.n	80036aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800369a:	4b3f      	ldr	r3, [pc, #252]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d109      	bne.n	80036ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e06f      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036aa:	4b3b      	ldr	r3, [pc, #236]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e067      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ba:	4b37      	ldr	r3, [pc, #220]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f023 0203 	bic.w	r2, r3, #3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	4934      	ldr	r1, [pc, #208]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036cc:	f7ff f8f0 	bl	80028b0 <HAL_GetTick>
 80036d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d2:	e00a      	b.n	80036ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d4:	f7ff f8ec 	bl	80028b0 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e04f      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ea:	4b2b      	ldr	r3, [pc, #172]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 020c 	and.w	r2, r3, #12
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d1eb      	bne.n	80036d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036fc:	4b25      	ldr	r3, [pc, #148]	; (8003794 <HAL_RCC_ClockConfig+0x1b8>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 030f 	and.w	r3, r3, #15
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	d20c      	bcs.n	8003724 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800370a:	4b22      	ldr	r3, [pc, #136]	; (8003794 <HAL_RCC_ClockConfig+0x1b8>)
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	b2d2      	uxtb	r2, r2
 8003710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003712:	4b20      	ldr	r3, [pc, #128]	; (8003794 <HAL_RCC_ClockConfig+0x1b8>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d001      	beq.n	8003724 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e032      	b.n	800378a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0304 	and.w	r3, r3, #4
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003730:	4b19      	ldr	r3, [pc, #100]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4916      	ldr	r1, [pc, #88]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800373e:	4313      	orrs	r3, r2
 8003740:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0308 	and.w	r3, r3, #8
 800374a:	2b00      	cmp	r3, #0
 800374c:	d009      	beq.n	8003762 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800374e:	4b12      	ldr	r3, [pc, #72]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	00db      	lsls	r3, r3, #3
 800375c:	490e      	ldr	r1, [pc, #56]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003762:	f000 f855 	bl	8003810 <HAL_RCC_GetSysClockFreq>
 8003766:	4601      	mov	r1, r0
 8003768:	4b0b      	ldr	r3, [pc, #44]	; (8003798 <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	091b      	lsrs	r3, r3, #4
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	4a0a      	ldr	r2, [pc, #40]	; (800379c <HAL_RCC_ClockConfig+0x1c0>)
 8003774:	5cd3      	ldrb	r3, [r2, r3]
 8003776:	fa21 f303 	lsr.w	r3, r1, r3
 800377a:	4a09      	ldr	r2, [pc, #36]	; (80037a0 <HAL_RCC_ClockConfig+0x1c4>)
 800377c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800377e:	4b09      	ldr	r3, [pc, #36]	; (80037a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff f850 	bl	8002828 <HAL_InitTick>

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40023c00 	.word	0x40023c00
 8003798:	40023800 	.word	0x40023800
 800379c:	080054f4 	.word	0x080054f4
 80037a0:	20000010 	.word	0x20000010
 80037a4:	20000014 	.word	0x20000014

080037a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037ac:	4b03      	ldr	r3, [pc, #12]	; (80037bc <HAL_RCC_GetHCLKFreq+0x14>)
 80037ae:	681b      	ldr	r3, [r3, #0]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	20000010 	.word	0x20000010

080037c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037c4:	f7ff fff0 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 80037c8:	4601      	mov	r1, r0
 80037ca:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	0a9b      	lsrs	r3, r3, #10
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	4a03      	ldr	r2, [pc, #12]	; (80037e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037d6:	5cd3      	ldrb	r3, [r2, r3]
 80037d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037dc:	4618      	mov	r0, r3
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40023800 	.word	0x40023800
 80037e4:	08005504 	.word	0x08005504

080037e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037ec:	f7ff ffdc 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 80037f0:	4601      	mov	r1, r0
 80037f2:	4b05      	ldr	r3, [pc, #20]	; (8003808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	0b5b      	lsrs	r3, r3, #13
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	4a03      	ldr	r2, [pc, #12]	; (800380c <HAL_RCC_GetPCLK2Freq+0x24>)
 80037fe:	5cd3      	ldrb	r3, [r2, r3]
 8003800:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003804:	4618      	mov	r0, r3
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40023800 	.word	0x40023800
 800380c:	08005504 	.word	0x08005504

08003810 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003812:	b087      	sub	sp, #28
 8003814:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800381e:	2300      	movs	r3, #0
 8003820:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003822:	2300      	movs	r3, #0
 8003824:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003826:	2300      	movs	r3, #0
 8003828:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800382a:	4bc6      	ldr	r3, [pc, #792]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 030c 	and.w	r3, r3, #12
 8003832:	2b0c      	cmp	r3, #12
 8003834:	f200 817e 	bhi.w	8003b34 <HAL_RCC_GetSysClockFreq+0x324>
 8003838:	a201      	add	r2, pc, #4	; (adr r2, 8003840 <HAL_RCC_GetSysClockFreq+0x30>)
 800383a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383e:	bf00      	nop
 8003840:	08003875 	.word	0x08003875
 8003844:	08003b35 	.word	0x08003b35
 8003848:	08003b35 	.word	0x08003b35
 800384c:	08003b35 	.word	0x08003b35
 8003850:	0800387b 	.word	0x0800387b
 8003854:	08003b35 	.word	0x08003b35
 8003858:	08003b35 	.word	0x08003b35
 800385c:	08003b35 	.word	0x08003b35
 8003860:	08003881 	.word	0x08003881
 8003864:	08003b35 	.word	0x08003b35
 8003868:	08003b35 	.word	0x08003b35
 800386c:	08003b35 	.word	0x08003b35
 8003870:	080039dd 	.word	0x080039dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003874:	4bb4      	ldr	r3, [pc, #720]	; (8003b48 <HAL_RCC_GetSysClockFreq+0x338>)
 8003876:	613b      	str	r3, [r7, #16]
       break;
 8003878:	e15f      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800387a:	4bb4      	ldr	r3, [pc, #720]	; (8003b4c <HAL_RCC_GetSysClockFreq+0x33c>)
 800387c:	613b      	str	r3, [r7, #16]
      break;
 800387e:	e15c      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003880:	4bb0      	ldr	r3, [pc, #704]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003888:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800388a:	4bae      	ldr	r3, [pc, #696]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d04a      	beq.n	800392c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003896:	4bab      	ldr	r3, [pc, #684]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	099b      	lsrs	r3, r3, #6
 800389c:	f04f 0400 	mov.w	r4, #0
 80038a0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	ea03 0501 	and.w	r5, r3, r1
 80038ac:	ea04 0602 	and.w	r6, r4, r2
 80038b0:	4629      	mov	r1, r5
 80038b2:	4632      	mov	r2, r6
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	f04f 0400 	mov.w	r4, #0
 80038bc:	0154      	lsls	r4, r2, #5
 80038be:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80038c2:	014b      	lsls	r3, r1, #5
 80038c4:	4619      	mov	r1, r3
 80038c6:	4622      	mov	r2, r4
 80038c8:	1b49      	subs	r1, r1, r5
 80038ca:	eb62 0206 	sbc.w	r2, r2, r6
 80038ce:	f04f 0300 	mov.w	r3, #0
 80038d2:	f04f 0400 	mov.w	r4, #0
 80038d6:	0194      	lsls	r4, r2, #6
 80038d8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80038dc:	018b      	lsls	r3, r1, #6
 80038de:	1a5b      	subs	r3, r3, r1
 80038e0:	eb64 0402 	sbc.w	r4, r4, r2
 80038e4:	f04f 0100 	mov.w	r1, #0
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	00e2      	lsls	r2, r4, #3
 80038ee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80038f2:	00d9      	lsls	r1, r3, #3
 80038f4:	460b      	mov	r3, r1
 80038f6:	4614      	mov	r4, r2
 80038f8:	195b      	adds	r3, r3, r5
 80038fa:	eb44 0406 	adc.w	r4, r4, r6
 80038fe:	f04f 0100 	mov.w	r1, #0
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	0262      	lsls	r2, r4, #9
 8003908:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800390c:	0259      	lsls	r1, r3, #9
 800390e:	460b      	mov	r3, r1
 8003910:	4614      	mov	r4, r2
 8003912:	4618      	mov	r0, r3
 8003914:	4621      	mov	r1, r4
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f04f 0400 	mov.w	r4, #0
 800391c:	461a      	mov	r2, r3
 800391e:	4623      	mov	r3, r4
 8003920:	f7fc fc78 	bl	8000214 <__aeabi_uldivmod>
 8003924:	4603      	mov	r3, r0
 8003926:	460c      	mov	r4, r1
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	e049      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800392c:	4b85      	ldr	r3, [pc, #532]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	099b      	lsrs	r3, r3, #6
 8003932:	f04f 0400 	mov.w	r4, #0
 8003936:	f240 11ff 	movw	r1, #511	; 0x1ff
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	ea03 0501 	and.w	r5, r3, r1
 8003942:	ea04 0602 	and.w	r6, r4, r2
 8003946:	4629      	mov	r1, r5
 8003948:	4632      	mov	r2, r6
 800394a:	f04f 0300 	mov.w	r3, #0
 800394e:	f04f 0400 	mov.w	r4, #0
 8003952:	0154      	lsls	r4, r2, #5
 8003954:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003958:	014b      	lsls	r3, r1, #5
 800395a:	4619      	mov	r1, r3
 800395c:	4622      	mov	r2, r4
 800395e:	1b49      	subs	r1, r1, r5
 8003960:	eb62 0206 	sbc.w	r2, r2, r6
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	f04f 0400 	mov.w	r4, #0
 800396c:	0194      	lsls	r4, r2, #6
 800396e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003972:	018b      	lsls	r3, r1, #6
 8003974:	1a5b      	subs	r3, r3, r1
 8003976:	eb64 0402 	sbc.w	r4, r4, r2
 800397a:	f04f 0100 	mov.w	r1, #0
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	00e2      	lsls	r2, r4, #3
 8003984:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003988:	00d9      	lsls	r1, r3, #3
 800398a:	460b      	mov	r3, r1
 800398c:	4614      	mov	r4, r2
 800398e:	195b      	adds	r3, r3, r5
 8003990:	eb44 0406 	adc.w	r4, r4, r6
 8003994:	f04f 0100 	mov.w	r1, #0
 8003998:	f04f 0200 	mov.w	r2, #0
 800399c:	02a2      	lsls	r2, r4, #10
 800399e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80039a2:	0299      	lsls	r1, r3, #10
 80039a4:	460b      	mov	r3, r1
 80039a6:	4614      	mov	r4, r2
 80039a8:	4618      	mov	r0, r3
 80039aa:	4621      	mov	r1, r4
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f04f 0400 	mov.w	r4, #0
 80039b2:	461a      	mov	r2, r3
 80039b4:	4623      	mov	r3, r4
 80039b6:	f7fc fc2d 	bl	8000214 <__aeabi_uldivmod>
 80039ba:	4603      	mov	r3, r0
 80039bc:	460c      	mov	r4, r1
 80039be:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039c0:	4b60      	ldr	r3, [pc, #384]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	0c1b      	lsrs	r3, r3, #16
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	3301      	adds	r3, #1
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	613b      	str	r3, [r7, #16]
      break;
 80039da:	e0ae      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039dc:	4b59      	ldr	r3, [pc, #356]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039e4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039e6:	4b57      	ldr	r3, [pc, #348]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d04a      	beq.n	8003a88 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039f2:	4b54      	ldr	r3, [pc, #336]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	099b      	lsrs	r3, r3, #6
 80039f8:	f04f 0400 	mov.w	r4, #0
 80039fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003a00:	f04f 0200 	mov.w	r2, #0
 8003a04:	ea03 0501 	and.w	r5, r3, r1
 8003a08:	ea04 0602 	and.w	r6, r4, r2
 8003a0c:	4629      	mov	r1, r5
 8003a0e:	4632      	mov	r2, r6
 8003a10:	f04f 0300 	mov.w	r3, #0
 8003a14:	f04f 0400 	mov.w	r4, #0
 8003a18:	0154      	lsls	r4, r2, #5
 8003a1a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003a1e:	014b      	lsls	r3, r1, #5
 8003a20:	4619      	mov	r1, r3
 8003a22:	4622      	mov	r2, r4
 8003a24:	1b49      	subs	r1, r1, r5
 8003a26:	eb62 0206 	sbc.w	r2, r2, r6
 8003a2a:	f04f 0300 	mov.w	r3, #0
 8003a2e:	f04f 0400 	mov.w	r4, #0
 8003a32:	0194      	lsls	r4, r2, #6
 8003a34:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003a38:	018b      	lsls	r3, r1, #6
 8003a3a:	1a5b      	subs	r3, r3, r1
 8003a3c:	eb64 0402 	sbc.w	r4, r4, r2
 8003a40:	f04f 0100 	mov.w	r1, #0
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	00e2      	lsls	r2, r4, #3
 8003a4a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003a4e:	00d9      	lsls	r1, r3, #3
 8003a50:	460b      	mov	r3, r1
 8003a52:	4614      	mov	r4, r2
 8003a54:	195b      	adds	r3, r3, r5
 8003a56:	eb44 0406 	adc.w	r4, r4, r6
 8003a5a:	f04f 0100 	mov.w	r1, #0
 8003a5e:	f04f 0200 	mov.w	r2, #0
 8003a62:	0262      	lsls	r2, r4, #9
 8003a64:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003a68:	0259      	lsls	r1, r3, #9
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4614      	mov	r4, r2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	4621      	mov	r1, r4
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f04f 0400 	mov.w	r4, #0
 8003a78:	461a      	mov	r2, r3
 8003a7a:	4623      	mov	r3, r4
 8003a7c:	f7fc fbca 	bl	8000214 <__aeabi_uldivmod>
 8003a80:	4603      	mov	r3, r0
 8003a82:	460c      	mov	r4, r1
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	e049      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a88:	4b2e      	ldr	r3, [pc, #184]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	099b      	lsrs	r3, r3, #6
 8003a8e:	f04f 0400 	mov.w	r4, #0
 8003a92:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	ea03 0501 	and.w	r5, r3, r1
 8003a9e:	ea04 0602 	and.w	r6, r4, r2
 8003aa2:	4629      	mov	r1, r5
 8003aa4:	4632      	mov	r2, r6
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	f04f 0400 	mov.w	r4, #0
 8003aae:	0154      	lsls	r4, r2, #5
 8003ab0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003ab4:	014b      	lsls	r3, r1, #5
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4622      	mov	r2, r4
 8003aba:	1b49      	subs	r1, r1, r5
 8003abc:	eb62 0206 	sbc.w	r2, r2, r6
 8003ac0:	f04f 0300 	mov.w	r3, #0
 8003ac4:	f04f 0400 	mov.w	r4, #0
 8003ac8:	0194      	lsls	r4, r2, #6
 8003aca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003ace:	018b      	lsls	r3, r1, #6
 8003ad0:	1a5b      	subs	r3, r3, r1
 8003ad2:	eb64 0402 	sbc.w	r4, r4, r2
 8003ad6:	f04f 0100 	mov.w	r1, #0
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	00e2      	lsls	r2, r4, #3
 8003ae0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003ae4:	00d9      	lsls	r1, r3, #3
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4614      	mov	r4, r2
 8003aea:	195b      	adds	r3, r3, r5
 8003aec:	eb44 0406 	adc.w	r4, r4, r6
 8003af0:	f04f 0100 	mov.w	r1, #0
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	02a2      	lsls	r2, r4, #10
 8003afa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003afe:	0299      	lsls	r1, r3, #10
 8003b00:	460b      	mov	r3, r1
 8003b02:	4614      	mov	r4, r2
 8003b04:	4618      	mov	r0, r3
 8003b06:	4621      	mov	r1, r4
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f04f 0400 	mov.w	r4, #0
 8003b0e:	461a      	mov	r2, r3
 8003b10:	4623      	mov	r3, r4
 8003b12:	f7fc fb7f 	bl	8000214 <__aeabi_uldivmod>
 8003b16:	4603      	mov	r3, r0
 8003b18:	460c      	mov	r4, r1
 8003b1a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b1c:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x334>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	0f1b      	lsrs	r3, r3, #28
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b30:	613b      	str	r3, [r7, #16]
      break;
 8003b32:	e002      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b34:	4b04      	ldr	r3, [pc, #16]	; (8003b48 <HAL_RCC_GetSysClockFreq+0x338>)
 8003b36:	613b      	str	r3, [r7, #16]
      break;
 8003b38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b3a:	693b      	ldr	r3, [r7, #16]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	371c      	adds	r7, #28
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b44:	40023800 	.word	0x40023800
 8003b48:	00f42400 	.word	0x00f42400
 8003b4c:	007a1200 	.word	0x007a1200

08003b50 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 8083 	beq.w	8003c70 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b6a:	4b95      	ldr	r3, [pc, #596]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d019      	beq.n	8003baa <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b76:	4b92      	ldr	r3, [pc, #584]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d106      	bne.n	8003b90 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b82:	4b8f      	ldr	r3, [pc, #572]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8e:	d00c      	beq.n	8003baa <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b90:	4b8b      	ldr	r3, [pc, #556]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b98:	2b0c      	cmp	r3, #12
 8003b9a:	d112      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b9c:	4b88      	ldr	r3, [pc, #544]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ba8:	d10b      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003baa:	4b85      	ldr	r3, [pc, #532]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d05b      	beq.n	8003c6e <HAL_RCC_OscConfig+0x11e>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d157      	bne.n	8003c6e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e216      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bca:	d106      	bne.n	8003bda <HAL_RCC_OscConfig+0x8a>
 8003bcc:	4b7c      	ldr	r3, [pc, #496]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a7b      	ldr	r2, [pc, #492]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003bd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd6:	6013      	str	r3, [r2, #0]
 8003bd8:	e01d      	b.n	8003c16 <HAL_RCC_OscConfig+0xc6>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003be2:	d10c      	bne.n	8003bfe <HAL_RCC_OscConfig+0xae>
 8003be4:	4b76      	ldr	r3, [pc, #472]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a75      	ldr	r2, [pc, #468]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003bea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	4b73      	ldr	r3, [pc, #460]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a72      	ldr	r2, [pc, #456]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003bf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfa:	6013      	str	r3, [r2, #0]
 8003bfc:	e00b      	b.n	8003c16 <HAL_RCC_OscConfig+0xc6>
 8003bfe:	4b70      	ldr	r3, [pc, #448]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a6f      	ldr	r2, [pc, #444]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	4b6d      	ldr	r3, [pc, #436]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a6c      	ldr	r2, [pc, #432]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c14:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d013      	beq.n	8003c46 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1e:	f7fe fe47 	bl	80028b0 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c24:	e008      	b.n	8003c38 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c26:	f7fe fe43 	bl	80028b0 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b64      	cmp	r3, #100	; 0x64
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e1db      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c38:	4b61      	ldr	r3, [pc, #388]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0f0      	beq.n	8003c26 <HAL_RCC_OscConfig+0xd6>
 8003c44:	e014      	b.n	8003c70 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c46:	f7fe fe33 	bl	80028b0 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c4e:	f7fe fe2f 	bl	80028b0 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b64      	cmp	r3, #100	; 0x64
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e1c7      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c60:	4b57      	ldr	r3, [pc, #348]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1f0      	bne.n	8003c4e <HAL_RCC_OscConfig+0xfe>
 8003c6c:	e000      	b.n	8003c70 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c6e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d06f      	beq.n	8003d5c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c7c:	4b50      	ldr	r3, [pc, #320]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 030c 	and.w	r3, r3, #12
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d017      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c88:	4b4d      	ldr	r3, [pc, #308]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d105      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c94:	4b4a      	ldr	r3, [pc, #296]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00b      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ca0:	4b47      	ldr	r3, [pc, #284]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ca8:	2b0c      	cmp	r3, #12
 8003caa:	d11c      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cac:	4b44      	ldr	r3, [pc, #272]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d116      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb8:	4b41      	ldr	r3, [pc, #260]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x180>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d001      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e18f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd0:	4b3b      	ldr	r3, [pc, #236]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	4938      	ldr	r1, [pc, #224]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce4:	e03a      	b.n	8003d5c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d020      	beq.n	8003d30 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cee:	4b35      	ldr	r3, [pc, #212]	; (8003dc4 <HAL_RCC_OscConfig+0x274>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf4:	f7fe fddc 	bl	80028b0 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cfc:	f7fe fdd8 	bl	80028b0 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e170      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d0e:	4b2c      	ldr	r3, [pc, #176]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0f0      	beq.n	8003cfc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d1a:	4b29      	ldr	r3, [pc, #164]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	4925      	ldr	r1, [pc, #148]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	600b      	str	r3, [r1, #0]
 8003d2e:	e015      	b.n	8003d5c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d30:	4b24      	ldr	r3, [pc, #144]	; (8003dc4 <HAL_RCC_OscConfig+0x274>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d36:	f7fe fdbb 	bl	80028b0 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d3e:	f7fe fdb7 	bl	80028b0 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e14f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d50:	4b1b      	ldr	r3, [pc, #108]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1f0      	bne.n	8003d3e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d037      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d016      	beq.n	8003d9e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d70:	4b15      	ldr	r3, [pc, #84]	; (8003dc8 <HAL_RCC_OscConfig+0x278>)
 8003d72:	2201      	movs	r2, #1
 8003d74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d76:	f7fe fd9b 	bl	80028b0 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7c:	e008      	b.n	8003d90 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d7e:	f7fe fd97 	bl	80028b0 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d901      	bls.n	8003d90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e12f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d90:	4b0b      	ldr	r3, [pc, #44]	; (8003dc0 <HAL_RCC_OscConfig+0x270>)
 8003d92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d0f0      	beq.n	8003d7e <HAL_RCC_OscConfig+0x22e>
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <HAL_RCC_OscConfig+0x278>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da4:	f7fe fd84 	bl	80028b0 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003daa:	e00f      	b.n	8003dcc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe fd80 	bl	80028b0 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d908      	bls.n	8003dcc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e118      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
 8003dbe:	bf00      	nop
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	42470000 	.word	0x42470000
 8003dc8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dcc:	4b8a      	ldr	r3, [pc, #552]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e9      	bne.n	8003dac <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8097 	beq.w	8003f14 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dea:	4b83      	ldr	r3, [pc, #524]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10f      	bne.n	8003e16 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	4b7f      	ldr	r3, [pc, #508]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfe:	4a7e      	ldr	r2, [pc, #504]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e04:	6413      	str	r3, [r2, #64]	; 0x40
 8003e06:	4b7c      	ldr	r3, [pc, #496]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e12:	2301      	movs	r3, #1
 8003e14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e16:	4b79      	ldr	r3, [pc, #484]	; (8003ffc <HAL_RCC_OscConfig+0x4ac>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d118      	bne.n	8003e54 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e22:	4b76      	ldr	r3, [pc, #472]	; (8003ffc <HAL_RCC_OscConfig+0x4ac>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a75      	ldr	r2, [pc, #468]	; (8003ffc <HAL_RCC_OscConfig+0x4ac>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2e:	f7fe fd3f 	bl	80028b0 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e36:	f7fe fd3b 	bl	80028b0 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e0d3      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e48:	4b6c      	ldr	r3, [pc, #432]	; (8003ffc <HAL_RCC_OscConfig+0x4ac>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d106      	bne.n	8003e6a <HAL_RCC_OscConfig+0x31a>
 8003e5c:	4b66      	ldr	r3, [pc, #408]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e60:	4a65      	ldr	r2, [pc, #404]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	6713      	str	r3, [r2, #112]	; 0x70
 8003e68:	e01c      	b.n	8003ea4 <HAL_RCC_OscConfig+0x354>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	2b05      	cmp	r3, #5
 8003e70:	d10c      	bne.n	8003e8c <HAL_RCC_OscConfig+0x33c>
 8003e72:	4b61      	ldr	r3, [pc, #388]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e76:	4a60      	ldr	r2, [pc, #384]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e78:	f043 0304 	orr.w	r3, r3, #4
 8003e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e7e:	4b5e      	ldr	r3, [pc, #376]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e82:	4a5d      	ldr	r2, [pc, #372]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e84:	f043 0301 	orr.w	r3, r3, #1
 8003e88:	6713      	str	r3, [r2, #112]	; 0x70
 8003e8a:	e00b      	b.n	8003ea4 <HAL_RCC_OscConfig+0x354>
 8003e8c:	4b5a      	ldr	r3, [pc, #360]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e90:	4a59      	ldr	r2, [pc, #356]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e92:	f023 0301 	bic.w	r3, r3, #1
 8003e96:	6713      	str	r3, [r2, #112]	; 0x70
 8003e98:	4b57      	ldr	r3, [pc, #348]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9c:	4a56      	ldr	r2, [pc, #344]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003e9e:	f023 0304 	bic.w	r3, r3, #4
 8003ea2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d015      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eac:	f7fe fd00 	bl	80028b0 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb2:	e00a      	b.n	8003eca <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eb4:	f7fe fcfc 	bl	80028b0 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e092      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eca:	4b4b      	ldr	r3, [pc, #300]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0ee      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x364>
 8003ed6:	e014      	b.n	8003f02 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed8:	f7fe fcea 	bl	80028b0 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ede:	e00a      	b.n	8003ef6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ee0:	f7fe fce6 	bl	80028b0 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e07c      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef6:	4b40      	ldr	r3, [pc, #256]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1ee      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f02:	7dfb      	ldrb	r3, [r7, #23]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d105      	bne.n	8003f14 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f08:	4b3b      	ldr	r3, [pc, #236]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	4a3a      	ldr	r2, [pc, #232]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003f0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d068      	beq.n	8003fee <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f1c:	4b36      	ldr	r3, [pc, #216]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f003 030c 	and.w	r3, r3, #12
 8003f24:	2b08      	cmp	r3, #8
 8003f26:	d060      	beq.n	8003fea <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d145      	bne.n	8003fbc <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f30:	4b33      	ldr	r3, [pc, #204]	; (8004000 <HAL_RCC_OscConfig+0x4b0>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f36:	f7fe fcbb 	bl	80028b0 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f3e:	f7fe fcb7 	bl	80028b0 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e04f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f50:	4b29      	ldr	r3, [pc, #164]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f0      	bne.n	8003f3e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69da      	ldr	r2, [r3, #28]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	431a      	orrs	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	019b      	lsls	r3, r3, #6
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f72:	085b      	lsrs	r3, r3, #1
 8003f74:	3b01      	subs	r3, #1
 8003f76:	041b      	lsls	r3, r3, #16
 8003f78:	431a      	orrs	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	061b      	lsls	r3, r3, #24
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	071b      	lsls	r3, r3, #28
 8003f88:	491b      	ldr	r1, [pc, #108]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f8e:	4b1c      	ldr	r3, [pc, #112]	; (8004000 <HAL_RCC_OscConfig+0x4b0>)
 8003f90:	2201      	movs	r2, #1
 8003f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fe fc8c 	bl	80028b0 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7fe fc88 	bl	80028b0 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e020      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fae:	4b12      	ldr	r3, [pc, #72]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0f0      	beq.n	8003f9c <HAL_RCC_OscConfig+0x44c>
 8003fba:	e018      	b.n	8003fee <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fbc:	4b10      	ldr	r3, [pc, #64]	; (8004000 <HAL_RCC_OscConfig+0x4b0>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc2:	f7fe fc75 	bl	80028b0 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fca:	f7fe fc71 	bl	80028b0 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e009      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fdc:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <HAL_RCC_OscConfig+0x4a8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1f0      	bne.n	8003fca <HAL_RCC_OscConfig+0x47a>
 8003fe8:	e001      	b.n	8003fee <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e000      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40023800 	.word	0x40023800
 8003ffc:	40007000 	.word	0x40007000
 8004000:	42470060 	.word	0x42470060

08004004 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e03f      	b.n	8004096 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d106      	bne.n	8004030 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7fe fa12 	bl	8002454 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2224      	movs	r2, #36	; 0x24
 8004034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004046:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fc2d 	bl	80048a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	691a      	ldr	r2, [r3, #16]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800405c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	695a      	ldr	r2, [r3, #20]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800406c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800407c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2220      	movs	r2, #32
 8004090:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
	...

080040a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	4613      	mov	r3, r2
 80040ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b20      	cmp	r3, #32
 80040b8:	d153      	bne.n	8004162 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d002      	beq.n	80040c6 <HAL_UART_Transmit_DMA+0x26>
 80040c0:	88fb      	ldrh	r3, [r7, #6]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e04c      	b.n	8004164 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_UART_Transmit_DMA+0x38>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e045      	b.n	8004164 <HAL_UART_Transmit_DMA+0xc4>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	88fa      	ldrh	r2, [r7, #6]
 80040ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	88fa      	ldrh	r2, [r7, #6]
 80040f0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2221      	movs	r2, #33	; 0x21
 80040fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004104:	4a19      	ldr	r2, [pc, #100]	; (800416c <HAL_UART_Transmit_DMA+0xcc>)
 8004106:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410c:	4a18      	ldr	r2, [pc, #96]	; (8004170 <HAL_UART_Transmit_DMA+0xd0>)
 800410e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004114:	4a17      	ldr	r2, [pc, #92]	; (8004174 <HAL_UART_Transmit_DMA+0xd4>)
 8004116:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411c:	2200      	movs	r2, #0
 800411e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8004120:	f107 0308 	add.w	r3, r7, #8
 8004124:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	6819      	ldr	r1, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	3304      	adds	r3, #4
 8004134:	461a      	mov	r2, r3
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	f7fe fda8 	bl	8002c8c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004144:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695a      	ldr	r2, [r3, #20]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800415c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800415e:	2300      	movs	r3, #0
 8004160:	e000      	b.n	8004164 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8004162:	2302      	movs	r3, #2
  }
}
 8004164:	4618      	mov	r0, r3
 8004166:	3718      	adds	r7, #24
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	080044b5 	.word	0x080044b5
 8004170:	08004507 	.word	0x08004507
 8004174:	080045a7 	.word	0x080045a7

08004178 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	4613      	mov	r3, r2
 8004184:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b20      	cmp	r3, #32
 8004190:	d166      	bne.n	8004260 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <HAL_UART_Receive_DMA+0x26>
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e05f      	b.n	8004262 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_UART_Receive_DMA+0x38>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e058      	b.n	8004262 <HAL_UART_Receive_DMA+0xea>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	88fa      	ldrh	r2, [r7, #6]
 80041c2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2222      	movs	r2, #34	; 0x22
 80041ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041d6:	4a25      	ldr	r2, [pc, #148]	; (800426c <HAL_UART_Receive_DMA+0xf4>)
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041de:	4a24      	ldr	r2, [pc, #144]	; (8004270 <HAL_UART_Receive_DMA+0xf8>)
 80041e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e6:	4a23      	ldr	r2, [pc, #140]	; (8004274 <HAL_UART_Receive_DMA+0xfc>)
 80041e8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ee:	2200      	movs	r2, #0
 80041f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80041f2:	f107 0308 	add.w	r3, r7, #8
 80041f6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	3304      	adds	r3, #4
 8004202:	4619      	mov	r1, r3
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	f7fe fd3f 	bl	8002c8c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800420e:	2300      	movs	r3, #0
 8004210:	613b      	str	r3, [r7, #16]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	613b      	str	r3, [r7, #16]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	613b      	str	r3, [r7, #16]
 8004222:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68da      	ldr	r2, [r3, #12]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800423a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	695a      	ldr	r2, [r3, #20]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695a      	ldr	r2, [r3, #20]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800425a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	e000      	b.n	8004262 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004260:	2302      	movs	r3, #2
  }
}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	08004523 	.word	0x08004523
 8004270:	0800458b 	.word	0x0800458b
 8004274:	080045a7 	.word	0x080045a7

08004278 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	f003 030f 	and.w	r3, r3, #15
 80042a6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10d      	bne.n	80042ca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	f003 0320 	and.w	r3, r3, #32
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_UART_IRQHandler+0x52>
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fa6f 	bl	80047a6 <UART_Receive_IT>
      return;
 80042c8:	e0d1      	b.n	800446e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 80b0 	beq.w	8004432 <HAL_UART_IRQHandler+0x1ba>
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d105      	bne.n	80042e8 <HAL_UART_IRQHandler+0x70>
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 80a5 	beq.w	8004432 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_UART_IRQHandler+0x90>
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d005      	beq.n	8004308 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004300:	f043 0201 	orr.w	r2, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <HAL_UART_IRQHandler+0xb0>
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	2b00      	cmp	r3, #0
 800431a:	d005      	beq.n	8004328 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004320:	f043 0202 	orr.w	r2, r3, #2
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <HAL_UART_IRQHandler+0xd0>
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d005      	beq.n	8004348 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004340:	f043 0204 	orr.w	r2, r3, #4
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00f      	beq.n	8004372 <HAL_UART_IRQHandler+0xfa>
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d104      	bne.n	8004366 <HAL_UART_IRQHandler+0xee>
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d005      	beq.n	8004372 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436a:	f043 0208 	orr.w	r2, r3, #8
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004376:	2b00      	cmp	r3, #0
 8004378:	d078      	beq.n	800446c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	f003 0320 	and.w	r3, r3, #32
 8004380:	2b00      	cmp	r3, #0
 8004382:	d007      	beq.n	8004394 <HAL_UART_IRQHandler+0x11c>
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	f003 0320 	and.w	r3, r3, #32
 800438a:	2b00      	cmp	r3, #0
 800438c:	d002      	beq.n	8004394 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 fa09 	bl	80047a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800439e:	2b40      	cmp	r3, #64	; 0x40
 80043a0:	bf0c      	ite	eq
 80043a2:	2301      	moveq	r3, #1
 80043a4:	2300      	movne	r3, #0
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ae:	f003 0308 	and.w	r3, r3, #8
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d102      	bne.n	80043bc <HAL_UART_IRQHandler+0x144>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d031      	beq.n	8004420 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 f952 	bl	8004666 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043cc:	2b40      	cmp	r3, #64	; 0x40
 80043ce:	d123      	bne.n	8004418 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	695a      	ldr	r2, [r3, #20]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043de:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d013      	beq.n	8004410 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ec:	4a21      	ldr	r2, [pc, #132]	; (8004474 <HAL_UART_IRQHandler+0x1fc>)
 80043ee:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7fe fca1 	bl	8002d3c <HAL_DMA_Abort_IT>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d016      	beq.n	800442e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800440a:	4610      	mov	r0, r2
 800440c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440e:	e00e      	b.n	800442e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f000 f845 	bl	80044a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004416:	e00a      	b.n	800442e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f841 	bl	80044a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800441e:	e006      	b.n	800442e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f83d 	bl	80044a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800442c:	e01e      	b.n	800446c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800442e:	bf00      	nop
    return;
 8004430:	e01c      	b.n	800446c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_UART_IRQHandler+0x1d6>
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f93f 	bl	80046ca <UART_Transmit_IT>
    return;
 800444c:	e00f      	b.n	800446e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <HAL_UART_IRQHandler+0x1f6>
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800445e:	2b00      	cmp	r3, #0
 8004460:	d005      	beq.n	800446e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f987 	bl	8004776 <UART_EndTransmit_IT>
    return;
 8004468:	bf00      	nop
 800446a:	e000      	b.n	800446e <HAL_UART_IRQHandler+0x1f6>
    return;
 800446c:	bf00      	nop
  }
}
 800446e:	3720      	adds	r7, #32
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	080046a3 	.word	0x080046a3

08004478 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d113      	bne.n	80044f8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2200      	movs	r2, #0
 80044d4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695a      	ldr	r2, [r3, #20]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044e4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044f4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80044f6:	e002      	b.n	80044fe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f7fd f99f 	bl	800183c <HAL_UART_TxCpltCallback>
}
 80044fe:	bf00      	nop
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004512:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f7ff ffaf 	bl	8004478 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800451a:	bf00      	nop
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b084      	sub	sp, #16
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453a:	2b00      	cmp	r3, #0
 800453c:	d11e      	bne.n	800457c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004552:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695a      	ldr	r2, [r3, #20]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 0201 	bic.w	r2, r2, #1
 8004562:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695a      	ldr	r2, [r3, #20]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004572:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2220      	movs	r2, #32
 8004578:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f7fd f96f 	bl	8001860 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004582:	bf00      	nop
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b084      	sub	sp, #16
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004596:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f7ff ff77 	bl	800448c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b084      	sub	sp, #16
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c2:	2b80      	cmp	r3, #128	; 0x80
 80045c4:	bf0c      	ite	eq
 80045c6:	2301      	moveq	r3, #1
 80045c8:	2300      	movne	r3, #0
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b21      	cmp	r3, #33	; 0x21
 80045d8:	d108      	bne.n	80045ec <UART_DMAError+0x46>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2200      	movs	r2, #0
 80045e4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80045e6:	68b8      	ldr	r0, [r7, #8]
 80045e8:	f000 f827 	bl	800463a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f6:	2b40      	cmp	r3, #64	; 0x40
 80045f8:	bf0c      	ite	eq
 80045fa:	2301      	moveq	r3, #1
 80045fc:	2300      	movne	r3, #0
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b22      	cmp	r3, #34	; 0x22
 800460c:	d108      	bne.n	8004620 <UART_DMAError+0x7a>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d005      	beq.n	8004620 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	2200      	movs	r2, #0
 8004618:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800461a:	68b8      	ldr	r0, [r7, #8]
 800461c:	f000 f823 	bl	8004666 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004624:	f043 0210 	orr.w	r2, r3, #16
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800462c:	68b8      	ldr	r0, [r7, #8]
 800462e:	f7ff ff37 	bl	80044a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004632:	bf00      	nop
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68da      	ldr	r2, [r3, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004650:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68da      	ldr	r2, [r3, #12]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800467c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	695a      	ldr	r2, [r3, #20]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0201 	bic.w	r2, r2, #1
 800468c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b084      	sub	sp, #16
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f7ff feef 	bl	80044a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046c2:	bf00      	nop
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046ca:	b480      	push	{r7}
 80046cc:	b085      	sub	sp, #20
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b21      	cmp	r3, #33	; 0x21
 80046dc:	d144      	bne.n	8004768 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e6:	d11a      	bne.n	800471e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	881b      	ldrh	r3, [r3, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046fc:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d105      	bne.n	8004712 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	1c9a      	adds	r2, r3, #2
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	621a      	str	r2, [r3, #32]
 8004710:	e00e      	b.n	8004730 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	621a      	str	r2, [r3, #32]
 800471c:	e008      	b.n	8004730 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	1c59      	adds	r1, r3, #1
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6211      	str	r1, [r2, #32]
 8004728:	781a      	ldrb	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004734:	b29b      	uxth	r3, r3
 8004736:	3b01      	subs	r3, #1
 8004738:	b29b      	uxth	r3, r3
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	4619      	mov	r1, r3
 800473e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10f      	bne.n	8004764 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004752:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68da      	ldr	r2, [r3, #12]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004762:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004764:	2300      	movs	r3, #0
 8004766:	e000      	b.n	800476a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004768:	2302      	movs	r3, #2
  }
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b082      	sub	sp, #8
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800478c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2220      	movs	r2, #32
 8004792:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fd f850 	bl	800183c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3708      	adds	r7, #8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b084      	sub	sp, #16
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b22      	cmp	r3, #34	; 0x22
 80047b8:	d171      	bne.n	800489e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c2:	d123      	bne.n	800480c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10e      	bne.n	80047f0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	b29b      	uxth	r3, r3
 80047da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047de:	b29a      	uxth	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e8:	1c9a      	adds	r2, r3, #2
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	629a      	str	r2, [r3, #40]	; 0x28
 80047ee:	e029      	b.n	8004844 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004804:	1c5a      	adds	r2, r3, #1
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	629a      	str	r2, [r3, #40]	; 0x28
 800480a:	e01b      	b.n	8004844 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10a      	bne.n	800482a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6858      	ldr	r0, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481e:	1c59      	adds	r1, r3, #1
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6291      	str	r1, [r2, #40]	; 0x28
 8004824:	b2c2      	uxtb	r2, r0
 8004826:	701a      	strb	r2, [r3, #0]
 8004828:	e00c      	b.n	8004844 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	b2da      	uxtb	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004836:	1c58      	adds	r0, r3, #1
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	6288      	str	r0, [r1, #40]	; 0x28
 800483c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004840:	b2d2      	uxtb	r2, r2
 8004842:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004848:	b29b      	uxth	r3, r3
 800484a:	3b01      	subs	r3, #1
 800484c:	b29b      	uxth	r3, r3
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	4619      	mov	r1, r3
 8004852:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004854:	2b00      	cmp	r3, #0
 8004856:	d120      	bne.n	800489a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0220 	bic.w	r2, r2, #32
 8004866:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68da      	ldr	r2, [r3, #12]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004876:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695a      	ldr	r2, [r3, #20]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0201 	bic.w	r2, r2, #1
 8004886:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7fc ffe5 	bl	8001860 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	e002      	b.n	80048a0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800489a:	2300      	movs	r3, #0
 800489c:	e000      	b.n	80048a0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800489e:	2302      	movs	r3, #2
  }
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ac:	b085      	sub	sp, #20
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	69db      	ldr	r3, [r3, #28]
 80048dc:	4313      	orrs	r3, r2
 80048de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80048ea:	f023 030c 	bic.w	r3, r3, #12
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6812      	ldr	r2, [r2, #0]
 80048f2:	68f9      	ldr	r1, [r7, #12]
 80048f4:	430b      	orrs	r3, r1
 80048f6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	699a      	ldr	r2, [r3, #24]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004916:	f040 818b 	bne.w	8004c30 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4ac1      	ldr	r2, [pc, #772]	; (8004c24 <UART_SetConfig+0x37c>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d005      	beq.n	8004930 <UART_SetConfig+0x88>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4abf      	ldr	r2, [pc, #764]	; (8004c28 <UART_SetConfig+0x380>)
 800492a:	4293      	cmp	r3, r2
 800492c:	f040 80bd 	bne.w	8004aaa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004930:	f7fe ff5a 	bl	80037e8 <HAL_RCC_GetPCLK2Freq>
 8004934:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	461d      	mov	r5, r3
 800493a:	f04f 0600 	mov.w	r6, #0
 800493e:	46a8      	mov	r8, r5
 8004940:	46b1      	mov	r9, r6
 8004942:	eb18 0308 	adds.w	r3, r8, r8
 8004946:	eb49 0409 	adc.w	r4, r9, r9
 800494a:	4698      	mov	r8, r3
 800494c:	46a1      	mov	r9, r4
 800494e:	eb18 0805 	adds.w	r8, r8, r5
 8004952:	eb49 0906 	adc.w	r9, r9, r6
 8004956:	f04f 0100 	mov.w	r1, #0
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004962:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004966:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800496a:	4688      	mov	r8, r1
 800496c:	4691      	mov	r9, r2
 800496e:	eb18 0005 	adds.w	r0, r8, r5
 8004972:	eb49 0106 	adc.w	r1, r9, r6
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	461d      	mov	r5, r3
 800497c:	f04f 0600 	mov.w	r6, #0
 8004980:	196b      	adds	r3, r5, r5
 8004982:	eb46 0406 	adc.w	r4, r6, r6
 8004986:	461a      	mov	r2, r3
 8004988:	4623      	mov	r3, r4
 800498a:	f7fb fc43 	bl	8000214 <__aeabi_uldivmod>
 800498e:	4603      	mov	r3, r0
 8004990:	460c      	mov	r4, r1
 8004992:	461a      	mov	r2, r3
 8004994:	4ba5      	ldr	r3, [pc, #660]	; (8004c2c <UART_SetConfig+0x384>)
 8004996:	fba3 2302 	umull	r2, r3, r3, r2
 800499a:	095b      	lsrs	r3, r3, #5
 800499c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	461d      	mov	r5, r3
 80049a4:	f04f 0600 	mov.w	r6, #0
 80049a8:	46a9      	mov	r9, r5
 80049aa:	46b2      	mov	sl, r6
 80049ac:	eb19 0309 	adds.w	r3, r9, r9
 80049b0:	eb4a 040a 	adc.w	r4, sl, sl
 80049b4:	4699      	mov	r9, r3
 80049b6:	46a2      	mov	sl, r4
 80049b8:	eb19 0905 	adds.w	r9, r9, r5
 80049bc:	eb4a 0a06 	adc.w	sl, sl, r6
 80049c0:	f04f 0100 	mov.w	r1, #0
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049d4:	4689      	mov	r9, r1
 80049d6:	4692      	mov	sl, r2
 80049d8:	eb19 0005 	adds.w	r0, r9, r5
 80049dc:	eb4a 0106 	adc.w	r1, sl, r6
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	461d      	mov	r5, r3
 80049e6:	f04f 0600 	mov.w	r6, #0
 80049ea:	196b      	adds	r3, r5, r5
 80049ec:	eb46 0406 	adc.w	r4, r6, r6
 80049f0:	461a      	mov	r2, r3
 80049f2:	4623      	mov	r3, r4
 80049f4:	f7fb fc0e 	bl	8000214 <__aeabi_uldivmod>
 80049f8:	4603      	mov	r3, r0
 80049fa:	460c      	mov	r4, r1
 80049fc:	461a      	mov	r2, r3
 80049fe:	4b8b      	ldr	r3, [pc, #556]	; (8004c2c <UART_SetConfig+0x384>)
 8004a00:	fba3 1302 	umull	r1, r3, r3, r2
 8004a04:	095b      	lsrs	r3, r3, #5
 8004a06:	2164      	movs	r1, #100	; 0x64
 8004a08:	fb01 f303 	mul.w	r3, r1, r3
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	00db      	lsls	r3, r3, #3
 8004a10:	3332      	adds	r3, #50	; 0x32
 8004a12:	4a86      	ldr	r2, [pc, #536]	; (8004c2c <UART_SetConfig+0x384>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	095b      	lsrs	r3, r3, #5
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a20:	4498      	add	r8, r3
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	461d      	mov	r5, r3
 8004a26:	f04f 0600 	mov.w	r6, #0
 8004a2a:	46a9      	mov	r9, r5
 8004a2c:	46b2      	mov	sl, r6
 8004a2e:	eb19 0309 	adds.w	r3, r9, r9
 8004a32:	eb4a 040a 	adc.w	r4, sl, sl
 8004a36:	4699      	mov	r9, r3
 8004a38:	46a2      	mov	sl, r4
 8004a3a:	eb19 0905 	adds.w	r9, r9, r5
 8004a3e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004a42:	f04f 0100 	mov.w	r1, #0
 8004a46:	f04f 0200 	mov.w	r2, #0
 8004a4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004a52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004a56:	4689      	mov	r9, r1
 8004a58:	4692      	mov	sl, r2
 8004a5a:	eb19 0005 	adds.w	r0, r9, r5
 8004a5e:	eb4a 0106 	adc.w	r1, sl, r6
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	461d      	mov	r5, r3
 8004a68:	f04f 0600 	mov.w	r6, #0
 8004a6c:	196b      	adds	r3, r5, r5
 8004a6e:	eb46 0406 	adc.w	r4, r6, r6
 8004a72:	461a      	mov	r2, r3
 8004a74:	4623      	mov	r3, r4
 8004a76:	f7fb fbcd 	bl	8000214 <__aeabi_uldivmod>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	461a      	mov	r2, r3
 8004a80:	4b6a      	ldr	r3, [pc, #424]	; (8004c2c <UART_SetConfig+0x384>)
 8004a82:	fba3 1302 	umull	r1, r3, r3, r2
 8004a86:	095b      	lsrs	r3, r3, #5
 8004a88:	2164      	movs	r1, #100	; 0x64
 8004a8a:	fb01 f303 	mul.w	r3, r1, r3
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	3332      	adds	r3, #50	; 0x32
 8004a94:	4a65      	ldr	r2, [pc, #404]	; (8004c2c <UART_SetConfig+0x384>)
 8004a96:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9a:	095b      	lsrs	r3, r3, #5
 8004a9c:	f003 0207 	and.w	r2, r3, #7
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4442      	add	r2, r8
 8004aa6:	609a      	str	r2, [r3, #8]
 8004aa8:	e26f      	b.n	8004f8a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004aaa:	f7fe fe89 	bl	80037c0 <HAL_RCC_GetPCLK1Freq>
 8004aae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	461d      	mov	r5, r3
 8004ab4:	f04f 0600 	mov.w	r6, #0
 8004ab8:	46a8      	mov	r8, r5
 8004aba:	46b1      	mov	r9, r6
 8004abc:	eb18 0308 	adds.w	r3, r8, r8
 8004ac0:	eb49 0409 	adc.w	r4, r9, r9
 8004ac4:	4698      	mov	r8, r3
 8004ac6:	46a1      	mov	r9, r4
 8004ac8:	eb18 0805 	adds.w	r8, r8, r5
 8004acc:	eb49 0906 	adc.w	r9, r9, r6
 8004ad0:	f04f 0100 	mov.w	r1, #0
 8004ad4:	f04f 0200 	mov.w	r2, #0
 8004ad8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004adc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004ae0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004ae4:	4688      	mov	r8, r1
 8004ae6:	4691      	mov	r9, r2
 8004ae8:	eb18 0005 	adds.w	r0, r8, r5
 8004aec:	eb49 0106 	adc.w	r1, r9, r6
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	461d      	mov	r5, r3
 8004af6:	f04f 0600 	mov.w	r6, #0
 8004afa:	196b      	adds	r3, r5, r5
 8004afc:	eb46 0406 	adc.w	r4, r6, r6
 8004b00:	461a      	mov	r2, r3
 8004b02:	4623      	mov	r3, r4
 8004b04:	f7fb fb86 	bl	8000214 <__aeabi_uldivmod>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	460c      	mov	r4, r1
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	4b47      	ldr	r3, [pc, #284]	; (8004c2c <UART_SetConfig+0x384>)
 8004b10:	fba3 2302 	umull	r2, r3, r3, r2
 8004b14:	095b      	lsrs	r3, r3, #5
 8004b16:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	461d      	mov	r5, r3
 8004b1e:	f04f 0600 	mov.w	r6, #0
 8004b22:	46a9      	mov	r9, r5
 8004b24:	46b2      	mov	sl, r6
 8004b26:	eb19 0309 	adds.w	r3, r9, r9
 8004b2a:	eb4a 040a 	adc.w	r4, sl, sl
 8004b2e:	4699      	mov	r9, r3
 8004b30:	46a2      	mov	sl, r4
 8004b32:	eb19 0905 	adds.w	r9, r9, r5
 8004b36:	eb4a 0a06 	adc.w	sl, sl, r6
 8004b3a:	f04f 0100 	mov.w	r1, #0
 8004b3e:	f04f 0200 	mov.w	r2, #0
 8004b42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b4e:	4689      	mov	r9, r1
 8004b50:	4692      	mov	sl, r2
 8004b52:	eb19 0005 	adds.w	r0, r9, r5
 8004b56:	eb4a 0106 	adc.w	r1, sl, r6
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	461d      	mov	r5, r3
 8004b60:	f04f 0600 	mov.w	r6, #0
 8004b64:	196b      	adds	r3, r5, r5
 8004b66:	eb46 0406 	adc.w	r4, r6, r6
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	4623      	mov	r3, r4
 8004b6e:	f7fb fb51 	bl	8000214 <__aeabi_uldivmod>
 8004b72:	4603      	mov	r3, r0
 8004b74:	460c      	mov	r4, r1
 8004b76:	461a      	mov	r2, r3
 8004b78:	4b2c      	ldr	r3, [pc, #176]	; (8004c2c <UART_SetConfig+0x384>)
 8004b7a:	fba3 1302 	umull	r1, r3, r3, r2
 8004b7e:	095b      	lsrs	r3, r3, #5
 8004b80:	2164      	movs	r1, #100	; 0x64
 8004b82:	fb01 f303 	mul.w	r3, r1, r3
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	3332      	adds	r3, #50	; 0x32
 8004b8c:	4a27      	ldr	r2, [pc, #156]	; (8004c2c <UART_SetConfig+0x384>)
 8004b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b9a:	4498      	add	r8, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	461d      	mov	r5, r3
 8004ba0:	f04f 0600 	mov.w	r6, #0
 8004ba4:	46a9      	mov	r9, r5
 8004ba6:	46b2      	mov	sl, r6
 8004ba8:	eb19 0309 	adds.w	r3, r9, r9
 8004bac:	eb4a 040a 	adc.w	r4, sl, sl
 8004bb0:	4699      	mov	r9, r3
 8004bb2:	46a2      	mov	sl, r4
 8004bb4:	eb19 0905 	adds.w	r9, r9, r5
 8004bb8:	eb4a 0a06 	adc.w	sl, sl, r6
 8004bbc:	f04f 0100 	mov.w	r1, #0
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bc8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004bcc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004bd0:	4689      	mov	r9, r1
 8004bd2:	4692      	mov	sl, r2
 8004bd4:	eb19 0005 	adds.w	r0, r9, r5
 8004bd8:	eb4a 0106 	adc.w	r1, sl, r6
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	461d      	mov	r5, r3
 8004be2:	f04f 0600 	mov.w	r6, #0
 8004be6:	196b      	adds	r3, r5, r5
 8004be8:	eb46 0406 	adc.w	r4, r6, r6
 8004bec:	461a      	mov	r2, r3
 8004bee:	4623      	mov	r3, r4
 8004bf0:	f7fb fb10 	bl	8000214 <__aeabi_uldivmod>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	460c      	mov	r4, r1
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	4b0c      	ldr	r3, [pc, #48]	; (8004c2c <UART_SetConfig+0x384>)
 8004bfc:	fba3 1302 	umull	r1, r3, r3, r2
 8004c00:	095b      	lsrs	r3, r3, #5
 8004c02:	2164      	movs	r1, #100	; 0x64
 8004c04:	fb01 f303 	mul.w	r3, r1, r3
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	3332      	adds	r3, #50	; 0x32
 8004c0e:	4a07      	ldr	r2, [pc, #28]	; (8004c2c <UART_SetConfig+0x384>)
 8004c10:	fba2 2303 	umull	r2, r3, r2, r3
 8004c14:	095b      	lsrs	r3, r3, #5
 8004c16:	f003 0207 	and.w	r2, r3, #7
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4442      	add	r2, r8
 8004c20:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004c22:	e1b2      	b.n	8004f8a <UART_SetConfig+0x6e2>
 8004c24:	40011000 	.word	0x40011000
 8004c28:	40011400 	.word	0x40011400
 8004c2c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4ad7      	ldr	r2, [pc, #860]	; (8004f94 <UART_SetConfig+0x6ec>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d005      	beq.n	8004c46 <UART_SetConfig+0x39e>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4ad6      	ldr	r2, [pc, #856]	; (8004f98 <UART_SetConfig+0x6f0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	f040 80d1 	bne.w	8004de8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c46:	f7fe fdcf 	bl	80037e8 <HAL_RCC_GetPCLK2Freq>
 8004c4a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	469a      	mov	sl, r3
 8004c50:	f04f 0b00 	mov.w	fp, #0
 8004c54:	46d0      	mov	r8, sl
 8004c56:	46d9      	mov	r9, fp
 8004c58:	eb18 0308 	adds.w	r3, r8, r8
 8004c5c:	eb49 0409 	adc.w	r4, r9, r9
 8004c60:	4698      	mov	r8, r3
 8004c62:	46a1      	mov	r9, r4
 8004c64:	eb18 080a 	adds.w	r8, r8, sl
 8004c68:	eb49 090b 	adc.w	r9, r9, fp
 8004c6c:	f04f 0100 	mov.w	r1, #0
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004c78:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004c7c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004c80:	4688      	mov	r8, r1
 8004c82:	4691      	mov	r9, r2
 8004c84:	eb1a 0508 	adds.w	r5, sl, r8
 8004c88:	eb4b 0609 	adc.w	r6, fp, r9
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	4619      	mov	r1, r3
 8004c92:	f04f 0200 	mov.w	r2, #0
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	f04f 0400 	mov.w	r4, #0
 8004c9e:	0094      	lsls	r4, r2, #2
 8004ca0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004ca4:	008b      	lsls	r3, r1, #2
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	4623      	mov	r3, r4
 8004caa:	4628      	mov	r0, r5
 8004cac:	4631      	mov	r1, r6
 8004cae:	f7fb fab1 	bl	8000214 <__aeabi_uldivmod>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	460c      	mov	r4, r1
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	4bb8      	ldr	r3, [pc, #736]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004cba:	fba3 2302 	umull	r2, r3, r3, r2
 8004cbe:	095b      	lsrs	r3, r3, #5
 8004cc0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	469b      	mov	fp, r3
 8004cc8:	f04f 0c00 	mov.w	ip, #0
 8004ccc:	46d9      	mov	r9, fp
 8004cce:	46e2      	mov	sl, ip
 8004cd0:	eb19 0309 	adds.w	r3, r9, r9
 8004cd4:	eb4a 040a 	adc.w	r4, sl, sl
 8004cd8:	4699      	mov	r9, r3
 8004cda:	46a2      	mov	sl, r4
 8004cdc:	eb19 090b 	adds.w	r9, r9, fp
 8004ce0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004ce4:	f04f 0100 	mov.w	r1, #0
 8004ce8:	f04f 0200 	mov.w	r2, #0
 8004cec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cf0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004cf4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004cf8:	4689      	mov	r9, r1
 8004cfa:	4692      	mov	sl, r2
 8004cfc:	eb1b 0509 	adds.w	r5, fp, r9
 8004d00:	eb4c 060a 	adc.w	r6, ip, sl
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	f04f 0200 	mov.w	r2, #0
 8004d0e:	f04f 0300 	mov.w	r3, #0
 8004d12:	f04f 0400 	mov.w	r4, #0
 8004d16:	0094      	lsls	r4, r2, #2
 8004d18:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004d1c:	008b      	lsls	r3, r1, #2
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4623      	mov	r3, r4
 8004d22:	4628      	mov	r0, r5
 8004d24:	4631      	mov	r1, r6
 8004d26:	f7fb fa75 	bl	8000214 <__aeabi_uldivmod>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	460c      	mov	r4, r1
 8004d2e:	461a      	mov	r2, r3
 8004d30:	4b9a      	ldr	r3, [pc, #616]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004d32:	fba3 1302 	umull	r1, r3, r3, r2
 8004d36:	095b      	lsrs	r3, r3, #5
 8004d38:	2164      	movs	r1, #100	; 0x64
 8004d3a:	fb01 f303 	mul.w	r3, r1, r3
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	3332      	adds	r3, #50	; 0x32
 8004d44:	4a95      	ldr	r2, [pc, #596]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004d46:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4a:	095b      	lsrs	r3, r3, #5
 8004d4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d50:	4498      	add	r8, r3
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	469b      	mov	fp, r3
 8004d56:	f04f 0c00 	mov.w	ip, #0
 8004d5a:	46d9      	mov	r9, fp
 8004d5c:	46e2      	mov	sl, ip
 8004d5e:	eb19 0309 	adds.w	r3, r9, r9
 8004d62:	eb4a 040a 	adc.w	r4, sl, sl
 8004d66:	4699      	mov	r9, r3
 8004d68:	46a2      	mov	sl, r4
 8004d6a:	eb19 090b 	adds.w	r9, r9, fp
 8004d6e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004d72:	f04f 0100 	mov.w	r1, #0
 8004d76:	f04f 0200 	mov.w	r2, #0
 8004d7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d86:	4689      	mov	r9, r1
 8004d88:	4692      	mov	sl, r2
 8004d8a:	eb1b 0509 	adds.w	r5, fp, r9
 8004d8e:	eb4c 060a 	adc.w	r6, ip, sl
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	4619      	mov	r1, r3
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	f04f 0400 	mov.w	r4, #0
 8004da4:	0094      	lsls	r4, r2, #2
 8004da6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004daa:	008b      	lsls	r3, r1, #2
 8004dac:	461a      	mov	r2, r3
 8004dae:	4623      	mov	r3, r4
 8004db0:	4628      	mov	r0, r5
 8004db2:	4631      	mov	r1, r6
 8004db4:	f7fb fa2e 	bl	8000214 <__aeabi_uldivmod>
 8004db8:	4603      	mov	r3, r0
 8004dba:	460c      	mov	r4, r1
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	4b77      	ldr	r3, [pc, #476]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8004dc4:	095b      	lsrs	r3, r3, #5
 8004dc6:	2164      	movs	r1, #100	; 0x64
 8004dc8:	fb01 f303 	mul.w	r3, r1, r3
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	011b      	lsls	r3, r3, #4
 8004dd0:	3332      	adds	r3, #50	; 0x32
 8004dd2:	4a72      	ldr	r2, [pc, #456]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd8:	095b      	lsrs	r3, r3, #5
 8004dda:	f003 020f 	and.w	r2, r3, #15
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4442      	add	r2, r8
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	e0d0      	b.n	8004f8a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004de8:	f7fe fcea 	bl	80037c0 <HAL_RCC_GetPCLK1Freq>
 8004dec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	469a      	mov	sl, r3
 8004df2:	f04f 0b00 	mov.w	fp, #0
 8004df6:	46d0      	mov	r8, sl
 8004df8:	46d9      	mov	r9, fp
 8004dfa:	eb18 0308 	adds.w	r3, r8, r8
 8004dfe:	eb49 0409 	adc.w	r4, r9, r9
 8004e02:	4698      	mov	r8, r3
 8004e04:	46a1      	mov	r9, r4
 8004e06:	eb18 080a 	adds.w	r8, r8, sl
 8004e0a:	eb49 090b 	adc.w	r9, r9, fp
 8004e0e:	f04f 0100 	mov.w	r1, #0
 8004e12:	f04f 0200 	mov.w	r2, #0
 8004e16:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004e1a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004e1e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004e22:	4688      	mov	r8, r1
 8004e24:	4691      	mov	r9, r2
 8004e26:	eb1a 0508 	adds.w	r5, sl, r8
 8004e2a:	eb4b 0609 	adc.w	r6, fp, r9
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	4619      	mov	r1, r3
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	f04f 0400 	mov.w	r4, #0
 8004e40:	0094      	lsls	r4, r2, #2
 8004e42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004e46:	008b      	lsls	r3, r1, #2
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4623      	mov	r3, r4
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	4631      	mov	r1, r6
 8004e50:	f7fb f9e0 	bl	8000214 <__aeabi_uldivmod>
 8004e54:	4603      	mov	r3, r0
 8004e56:	460c      	mov	r4, r1
 8004e58:	461a      	mov	r2, r3
 8004e5a:	4b50      	ldr	r3, [pc, #320]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004e5c:	fba3 2302 	umull	r2, r3, r3, r2
 8004e60:	095b      	lsrs	r3, r3, #5
 8004e62:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	469b      	mov	fp, r3
 8004e6a:	f04f 0c00 	mov.w	ip, #0
 8004e6e:	46d9      	mov	r9, fp
 8004e70:	46e2      	mov	sl, ip
 8004e72:	eb19 0309 	adds.w	r3, r9, r9
 8004e76:	eb4a 040a 	adc.w	r4, sl, sl
 8004e7a:	4699      	mov	r9, r3
 8004e7c:	46a2      	mov	sl, r4
 8004e7e:	eb19 090b 	adds.w	r9, r9, fp
 8004e82:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004e86:	f04f 0100 	mov.w	r1, #0
 8004e8a:	f04f 0200 	mov.w	r2, #0
 8004e8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e9a:	4689      	mov	r9, r1
 8004e9c:	4692      	mov	sl, r2
 8004e9e:	eb1b 0509 	adds.w	r5, fp, r9
 8004ea2:	eb4c 060a 	adc.w	r6, ip, sl
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	4619      	mov	r1, r3
 8004eac:	f04f 0200 	mov.w	r2, #0
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	f04f 0400 	mov.w	r4, #0
 8004eb8:	0094      	lsls	r4, r2, #2
 8004eba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004ebe:	008b      	lsls	r3, r1, #2
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	4623      	mov	r3, r4
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	4631      	mov	r1, r6
 8004ec8:	f7fb f9a4 	bl	8000214 <__aeabi_uldivmod>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	460c      	mov	r4, r1
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4b32      	ldr	r3, [pc, #200]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ed8:	095b      	lsrs	r3, r3, #5
 8004eda:	2164      	movs	r1, #100	; 0x64
 8004edc:	fb01 f303 	mul.w	r3, r1, r3
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	3332      	adds	r3, #50	; 0x32
 8004ee6:	4a2d      	ldr	r2, [pc, #180]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8004eec:	095b      	lsrs	r3, r3, #5
 8004eee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ef2:	4498      	add	r8, r3
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	469b      	mov	fp, r3
 8004ef8:	f04f 0c00 	mov.w	ip, #0
 8004efc:	46d9      	mov	r9, fp
 8004efe:	46e2      	mov	sl, ip
 8004f00:	eb19 0309 	adds.w	r3, r9, r9
 8004f04:	eb4a 040a 	adc.w	r4, sl, sl
 8004f08:	4699      	mov	r9, r3
 8004f0a:	46a2      	mov	sl, r4
 8004f0c:	eb19 090b 	adds.w	r9, r9, fp
 8004f10:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004f14:	f04f 0100 	mov.w	r1, #0
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f20:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004f24:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004f28:	4689      	mov	r9, r1
 8004f2a:	4692      	mov	sl, r2
 8004f2c:	eb1b 0509 	adds.w	r5, fp, r9
 8004f30:	eb4c 060a 	adc.w	r6, ip, sl
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	4619      	mov	r1, r3
 8004f3a:	f04f 0200 	mov.w	r2, #0
 8004f3e:	f04f 0300 	mov.w	r3, #0
 8004f42:	f04f 0400 	mov.w	r4, #0
 8004f46:	0094      	lsls	r4, r2, #2
 8004f48:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004f4c:	008b      	lsls	r3, r1, #2
 8004f4e:	461a      	mov	r2, r3
 8004f50:	4623      	mov	r3, r4
 8004f52:	4628      	mov	r0, r5
 8004f54:	4631      	mov	r1, r6
 8004f56:	f7fb f95d 	bl	8000214 <__aeabi_uldivmod>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	460c      	mov	r4, r1
 8004f5e:	461a      	mov	r2, r3
 8004f60:	4b0e      	ldr	r3, [pc, #56]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004f62:	fba3 1302 	umull	r1, r3, r3, r2
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	2164      	movs	r1, #100	; 0x64
 8004f6a:	fb01 f303 	mul.w	r3, r1, r3
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	3332      	adds	r3, #50	; 0x32
 8004f74:	4a09      	ldr	r2, [pc, #36]	; (8004f9c <UART_SetConfig+0x6f4>)
 8004f76:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7a:	095b      	lsrs	r3, r3, #5
 8004f7c:	f003 020f 	and.w	r2, r3, #15
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4442      	add	r2, r8
 8004f86:	609a      	str	r2, [r3, #8]
}
 8004f88:	e7ff      	b.n	8004f8a <UART_SetConfig+0x6e2>
 8004f8a:	bf00      	nop
 8004f8c:	3714      	adds	r7, #20
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f94:	40011000 	.word	0x40011000
 8004f98:	40011400 	.word	0x40011400
 8004f9c:	51eb851f 	.word	0x51eb851f

08004fa0 <__cxa_pure_virtual>:
 8004fa0:	b508      	push	{r3, lr}
 8004fa2:	f000 f80d 	bl	8004fc0 <_ZSt9terminatev>

08004fa6 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8004fa6:	b508      	push	{r3, lr}
 8004fa8:	4780      	blx	r0
 8004faa:	f000 f80e 	bl	8004fca <abort>
	...

08004fb0 <_ZSt13get_terminatev>:
 8004fb0:	4b02      	ldr	r3, [pc, #8]	; (8004fbc <_ZSt13get_terminatev+0xc>)
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	f3bf 8f5b 	dmb	ish
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	2000001c 	.word	0x2000001c

08004fc0 <_ZSt9terminatev>:
 8004fc0:	b508      	push	{r3, lr}
 8004fc2:	f7ff fff5 	bl	8004fb0 <_ZSt13get_terminatev>
 8004fc6:	f7ff ffee 	bl	8004fa6 <_ZN10__cxxabiv111__terminateEPFvvE>

08004fca <abort>:
 8004fca:	b508      	push	{r3, lr}
 8004fcc:	2006      	movs	r0, #6
 8004fce:	f000 f871 	bl	80050b4 <raise>
 8004fd2:	2001      	movs	r0, #1
 8004fd4:	f7fd fb5a 	bl	800268c <_exit>

08004fd8 <__errno>:
 8004fd8:	4b01      	ldr	r3, [pc, #4]	; (8004fe0 <__errno+0x8>)
 8004fda:	6818      	ldr	r0, [r3, #0]
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	20000020 	.word	0x20000020

08004fe4 <__libc_init_array>:
 8004fe4:	b570      	push	{r4, r5, r6, lr}
 8004fe6:	4e0d      	ldr	r6, [pc, #52]	; (800501c <__libc_init_array+0x38>)
 8004fe8:	4c0d      	ldr	r4, [pc, #52]	; (8005020 <__libc_init_array+0x3c>)
 8004fea:	1ba4      	subs	r4, r4, r6
 8004fec:	10a4      	asrs	r4, r4, #2
 8004fee:	2500      	movs	r5, #0
 8004ff0:	42a5      	cmp	r5, r4
 8004ff2:	d109      	bne.n	8005008 <__libc_init_array+0x24>
 8004ff4:	4e0b      	ldr	r6, [pc, #44]	; (8005024 <__libc_init_array+0x40>)
 8004ff6:	4c0c      	ldr	r4, [pc, #48]	; (8005028 <__libc_init_array+0x44>)
 8004ff8:	f000 f960 	bl	80052bc <_init>
 8004ffc:	1ba4      	subs	r4, r4, r6
 8004ffe:	10a4      	asrs	r4, r4, #2
 8005000:	2500      	movs	r5, #0
 8005002:	42a5      	cmp	r5, r4
 8005004:	d105      	bne.n	8005012 <__libc_init_array+0x2e>
 8005006:	bd70      	pop	{r4, r5, r6, pc}
 8005008:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800500c:	4798      	blx	r3
 800500e:	3501      	adds	r5, #1
 8005010:	e7ee      	b.n	8004ff0 <__libc_init_array+0xc>
 8005012:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005016:	4798      	blx	r3
 8005018:	3501      	adds	r5, #1
 800501a:	e7f2      	b.n	8005002 <__libc_init_array+0x1e>
 800501c:	0800551c 	.word	0x0800551c
 8005020:	0800551c 	.word	0x0800551c
 8005024:	0800551c 	.word	0x0800551c
 8005028:	08005524 	.word	0x08005524

0800502c <memcpy>:
 800502c:	b510      	push	{r4, lr}
 800502e:	1e43      	subs	r3, r0, #1
 8005030:	440a      	add	r2, r1
 8005032:	4291      	cmp	r1, r2
 8005034:	d100      	bne.n	8005038 <memcpy+0xc>
 8005036:	bd10      	pop	{r4, pc}
 8005038:	f811 4b01 	ldrb.w	r4, [r1], #1
 800503c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005040:	e7f7      	b.n	8005032 <memcpy+0x6>

08005042 <memset>:
 8005042:	4402      	add	r2, r0
 8005044:	4603      	mov	r3, r0
 8005046:	4293      	cmp	r3, r2
 8005048:	d100      	bne.n	800504c <memset+0xa>
 800504a:	4770      	bx	lr
 800504c:	f803 1b01 	strb.w	r1, [r3], #1
 8005050:	e7f9      	b.n	8005046 <memset+0x4>
	...

08005054 <realloc>:
 8005054:	4b02      	ldr	r3, [pc, #8]	; (8005060 <realloc+0xc>)
 8005056:	460a      	mov	r2, r1
 8005058:	4601      	mov	r1, r0
 800505a:	6818      	ldr	r0, [r3, #0]
 800505c:	f000 b8a0 	b.w	80051a0 <_realloc_r>
 8005060:	20000020 	.word	0x20000020

08005064 <_raise_r>:
 8005064:	291f      	cmp	r1, #31
 8005066:	b538      	push	{r3, r4, r5, lr}
 8005068:	4604      	mov	r4, r0
 800506a:	460d      	mov	r5, r1
 800506c:	d904      	bls.n	8005078 <_raise_r+0x14>
 800506e:	2316      	movs	r3, #22
 8005070:	6003      	str	r3, [r0, #0]
 8005072:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005076:	bd38      	pop	{r3, r4, r5, pc}
 8005078:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800507a:	b112      	cbz	r2, 8005082 <_raise_r+0x1e>
 800507c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005080:	b94b      	cbnz	r3, 8005096 <_raise_r+0x32>
 8005082:	4620      	mov	r0, r4
 8005084:	f000 f830 	bl	80050e8 <_getpid_r>
 8005088:	462a      	mov	r2, r5
 800508a:	4601      	mov	r1, r0
 800508c:	4620      	mov	r0, r4
 800508e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005092:	f000 b817 	b.w	80050c4 <_kill_r>
 8005096:	2b01      	cmp	r3, #1
 8005098:	d00a      	beq.n	80050b0 <_raise_r+0x4c>
 800509a:	1c59      	adds	r1, r3, #1
 800509c:	d103      	bne.n	80050a6 <_raise_r+0x42>
 800509e:	2316      	movs	r3, #22
 80050a0:	6003      	str	r3, [r0, #0]
 80050a2:	2001      	movs	r0, #1
 80050a4:	e7e7      	b.n	8005076 <_raise_r+0x12>
 80050a6:	2400      	movs	r4, #0
 80050a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80050ac:	4628      	mov	r0, r5
 80050ae:	4798      	blx	r3
 80050b0:	2000      	movs	r0, #0
 80050b2:	e7e0      	b.n	8005076 <_raise_r+0x12>

080050b4 <raise>:
 80050b4:	4b02      	ldr	r3, [pc, #8]	; (80050c0 <raise+0xc>)
 80050b6:	4601      	mov	r1, r0
 80050b8:	6818      	ldr	r0, [r3, #0]
 80050ba:	f7ff bfd3 	b.w	8005064 <_raise_r>
 80050be:	bf00      	nop
 80050c0:	20000020 	.word	0x20000020

080050c4 <_kill_r>:
 80050c4:	b538      	push	{r3, r4, r5, lr}
 80050c6:	4c07      	ldr	r4, [pc, #28]	; (80050e4 <_kill_r+0x20>)
 80050c8:	2300      	movs	r3, #0
 80050ca:	4605      	mov	r5, r0
 80050cc:	4608      	mov	r0, r1
 80050ce:	4611      	mov	r1, r2
 80050d0:	6023      	str	r3, [r4, #0]
 80050d2:	f7fd facb 	bl	800266c <_kill>
 80050d6:	1c43      	adds	r3, r0, #1
 80050d8:	d102      	bne.n	80050e0 <_kill_r+0x1c>
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	b103      	cbz	r3, 80050e0 <_kill_r+0x1c>
 80050de:	602b      	str	r3, [r5, #0]
 80050e0:	bd38      	pop	{r3, r4, r5, pc}
 80050e2:	bf00      	nop
 80050e4:	20000b0c 	.word	0x20000b0c

080050e8 <_getpid_r>:
 80050e8:	f7fd bab8 	b.w	800265c <_getpid>

080050ec <_malloc_r>:
 80050ec:	b570      	push	{r4, r5, r6, lr}
 80050ee:	1ccd      	adds	r5, r1, #3
 80050f0:	f025 0503 	bic.w	r5, r5, #3
 80050f4:	3508      	adds	r5, #8
 80050f6:	2d0c      	cmp	r5, #12
 80050f8:	bf38      	it	cc
 80050fa:	250c      	movcc	r5, #12
 80050fc:	2d00      	cmp	r5, #0
 80050fe:	4606      	mov	r6, r0
 8005100:	db01      	blt.n	8005106 <_malloc_r+0x1a>
 8005102:	42a9      	cmp	r1, r5
 8005104:	d903      	bls.n	800510e <_malloc_r+0x22>
 8005106:	230c      	movs	r3, #12
 8005108:	6033      	str	r3, [r6, #0]
 800510a:	2000      	movs	r0, #0
 800510c:	bd70      	pop	{r4, r5, r6, pc}
 800510e:	f000 f87d 	bl	800520c <__malloc_lock>
 8005112:	4a21      	ldr	r2, [pc, #132]	; (8005198 <_malloc_r+0xac>)
 8005114:	6814      	ldr	r4, [r2, #0]
 8005116:	4621      	mov	r1, r4
 8005118:	b991      	cbnz	r1, 8005140 <_malloc_r+0x54>
 800511a:	4c20      	ldr	r4, [pc, #128]	; (800519c <_malloc_r+0xb0>)
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	b91b      	cbnz	r3, 8005128 <_malloc_r+0x3c>
 8005120:	4630      	mov	r0, r6
 8005122:	f000 f863 	bl	80051ec <_sbrk_r>
 8005126:	6020      	str	r0, [r4, #0]
 8005128:	4629      	mov	r1, r5
 800512a:	4630      	mov	r0, r6
 800512c:	f000 f85e 	bl	80051ec <_sbrk_r>
 8005130:	1c43      	adds	r3, r0, #1
 8005132:	d124      	bne.n	800517e <_malloc_r+0x92>
 8005134:	230c      	movs	r3, #12
 8005136:	6033      	str	r3, [r6, #0]
 8005138:	4630      	mov	r0, r6
 800513a:	f000 f868 	bl	800520e <__malloc_unlock>
 800513e:	e7e4      	b.n	800510a <_malloc_r+0x1e>
 8005140:	680b      	ldr	r3, [r1, #0]
 8005142:	1b5b      	subs	r3, r3, r5
 8005144:	d418      	bmi.n	8005178 <_malloc_r+0x8c>
 8005146:	2b0b      	cmp	r3, #11
 8005148:	d90f      	bls.n	800516a <_malloc_r+0x7e>
 800514a:	600b      	str	r3, [r1, #0]
 800514c:	50cd      	str	r5, [r1, r3]
 800514e:	18cc      	adds	r4, r1, r3
 8005150:	4630      	mov	r0, r6
 8005152:	f000 f85c 	bl	800520e <__malloc_unlock>
 8005156:	f104 000b 	add.w	r0, r4, #11
 800515a:	1d23      	adds	r3, r4, #4
 800515c:	f020 0007 	bic.w	r0, r0, #7
 8005160:	1ac3      	subs	r3, r0, r3
 8005162:	d0d3      	beq.n	800510c <_malloc_r+0x20>
 8005164:	425a      	negs	r2, r3
 8005166:	50e2      	str	r2, [r4, r3]
 8005168:	e7d0      	b.n	800510c <_malloc_r+0x20>
 800516a:	428c      	cmp	r4, r1
 800516c:	684b      	ldr	r3, [r1, #4]
 800516e:	bf16      	itet	ne
 8005170:	6063      	strne	r3, [r4, #4]
 8005172:	6013      	streq	r3, [r2, #0]
 8005174:	460c      	movne	r4, r1
 8005176:	e7eb      	b.n	8005150 <_malloc_r+0x64>
 8005178:	460c      	mov	r4, r1
 800517a:	6849      	ldr	r1, [r1, #4]
 800517c:	e7cc      	b.n	8005118 <_malloc_r+0x2c>
 800517e:	1cc4      	adds	r4, r0, #3
 8005180:	f024 0403 	bic.w	r4, r4, #3
 8005184:	42a0      	cmp	r0, r4
 8005186:	d005      	beq.n	8005194 <_malloc_r+0xa8>
 8005188:	1a21      	subs	r1, r4, r0
 800518a:	4630      	mov	r0, r6
 800518c:	f000 f82e 	bl	80051ec <_sbrk_r>
 8005190:	3001      	adds	r0, #1
 8005192:	d0cf      	beq.n	8005134 <_malloc_r+0x48>
 8005194:	6025      	str	r5, [r4, #0]
 8005196:	e7db      	b.n	8005150 <_malloc_r+0x64>
 8005198:	20000b00 	.word	0x20000b00
 800519c:	20000b04 	.word	0x20000b04

080051a0 <_realloc_r>:
 80051a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a2:	4607      	mov	r7, r0
 80051a4:	4614      	mov	r4, r2
 80051a6:	460e      	mov	r6, r1
 80051a8:	b921      	cbnz	r1, 80051b4 <_realloc_r+0x14>
 80051aa:	4611      	mov	r1, r2
 80051ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051b0:	f7ff bf9c 	b.w	80050ec <_malloc_r>
 80051b4:	b922      	cbnz	r2, 80051c0 <_realloc_r+0x20>
 80051b6:	f000 f82b 	bl	8005210 <_free_r>
 80051ba:	4625      	mov	r5, r4
 80051bc:	4628      	mov	r0, r5
 80051be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051c0:	f000 f874 	bl	80052ac <_malloc_usable_size_r>
 80051c4:	42a0      	cmp	r0, r4
 80051c6:	d20f      	bcs.n	80051e8 <_realloc_r+0x48>
 80051c8:	4621      	mov	r1, r4
 80051ca:	4638      	mov	r0, r7
 80051cc:	f7ff ff8e 	bl	80050ec <_malloc_r>
 80051d0:	4605      	mov	r5, r0
 80051d2:	2800      	cmp	r0, #0
 80051d4:	d0f2      	beq.n	80051bc <_realloc_r+0x1c>
 80051d6:	4631      	mov	r1, r6
 80051d8:	4622      	mov	r2, r4
 80051da:	f7ff ff27 	bl	800502c <memcpy>
 80051de:	4631      	mov	r1, r6
 80051e0:	4638      	mov	r0, r7
 80051e2:	f000 f815 	bl	8005210 <_free_r>
 80051e6:	e7e9      	b.n	80051bc <_realloc_r+0x1c>
 80051e8:	4635      	mov	r5, r6
 80051ea:	e7e7      	b.n	80051bc <_realloc_r+0x1c>

080051ec <_sbrk_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4c06      	ldr	r4, [pc, #24]	; (8005208 <_sbrk_r+0x1c>)
 80051f0:	2300      	movs	r3, #0
 80051f2:	4605      	mov	r5, r0
 80051f4:	4608      	mov	r0, r1
 80051f6:	6023      	str	r3, [r4, #0]
 80051f8:	f7fd fa52 	bl	80026a0 <_sbrk>
 80051fc:	1c43      	adds	r3, r0, #1
 80051fe:	d102      	bne.n	8005206 <_sbrk_r+0x1a>
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	b103      	cbz	r3, 8005206 <_sbrk_r+0x1a>
 8005204:	602b      	str	r3, [r5, #0]
 8005206:	bd38      	pop	{r3, r4, r5, pc}
 8005208:	20000b0c 	.word	0x20000b0c

0800520c <__malloc_lock>:
 800520c:	4770      	bx	lr

0800520e <__malloc_unlock>:
 800520e:	4770      	bx	lr

08005210 <_free_r>:
 8005210:	b538      	push	{r3, r4, r5, lr}
 8005212:	4605      	mov	r5, r0
 8005214:	2900      	cmp	r1, #0
 8005216:	d045      	beq.n	80052a4 <_free_r+0x94>
 8005218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800521c:	1f0c      	subs	r4, r1, #4
 800521e:	2b00      	cmp	r3, #0
 8005220:	bfb8      	it	lt
 8005222:	18e4      	addlt	r4, r4, r3
 8005224:	f7ff fff2 	bl	800520c <__malloc_lock>
 8005228:	4a1f      	ldr	r2, [pc, #124]	; (80052a8 <_free_r+0x98>)
 800522a:	6813      	ldr	r3, [r2, #0]
 800522c:	4610      	mov	r0, r2
 800522e:	b933      	cbnz	r3, 800523e <_free_r+0x2e>
 8005230:	6063      	str	r3, [r4, #4]
 8005232:	6014      	str	r4, [r2, #0]
 8005234:	4628      	mov	r0, r5
 8005236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800523a:	f7ff bfe8 	b.w	800520e <__malloc_unlock>
 800523e:	42a3      	cmp	r3, r4
 8005240:	d90c      	bls.n	800525c <_free_r+0x4c>
 8005242:	6821      	ldr	r1, [r4, #0]
 8005244:	1862      	adds	r2, r4, r1
 8005246:	4293      	cmp	r3, r2
 8005248:	bf04      	itt	eq
 800524a:	681a      	ldreq	r2, [r3, #0]
 800524c:	685b      	ldreq	r3, [r3, #4]
 800524e:	6063      	str	r3, [r4, #4]
 8005250:	bf04      	itt	eq
 8005252:	1852      	addeq	r2, r2, r1
 8005254:	6022      	streq	r2, [r4, #0]
 8005256:	6004      	str	r4, [r0, #0]
 8005258:	e7ec      	b.n	8005234 <_free_r+0x24>
 800525a:	4613      	mov	r3, r2
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	b10a      	cbz	r2, 8005264 <_free_r+0x54>
 8005260:	42a2      	cmp	r2, r4
 8005262:	d9fa      	bls.n	800525a <_free_r+0x4a>
 8005264:	6819      	ldr	r1, [r3, #0]
 8005266:	1858      	adds	r0, r3, r1
 8005268:	42a0      	cmp	r0, r4
 800526a:	d10b      	bne.n	8005284 <_free_r+0x74>
 800526c:	6820      	ldr	r0, [r4, #0]
 800526e:	4401      	add	r1, r0
 8005270:	1858      	adds	r0, r3, r1
 8005272:	4282      	cmp	r2, r0
 8005274:	6019      	str	r1, [r3, #0]
 8005276:	d1dd      	bne.n	8005234 <_free_r+0x24>
 8005278:	6810      	ldr	r0, [r2, #0]
 800527a:	6852      	ldr	r2, [r2, #4]
 800527c:	605a      	str	r2, [r3, #4]
 800527e:	4401      	add	r1, r0
 8005280:	6019      	str	r1, [r3, #0]
 8005282:	e7d7      	b.n	8005234 <_free_r+0x24>
 8005284:	d902      	bls.n	800528c <_free_r+0x7c>
 8005286:	230c      	movs	r3, #12
 8005288:	602b      	str	r3, [r5, #0]
 800528a:	e7d3      	b.n	8005234 <_free_r+0x24>
 800528c:	6820      	ldr	r0, [r4, #0]
 800528e:	1821      	adds	r1, r4, r0
 8005290:	428a      	cmp	r2, r1
 8005292:	bf04      	itt	eq
 8005294:	6811      	ldreq	r1, [r2, #0]
 8005296:	6852      	ldreq	r2, [r2, #4]
 8005298:	6062      	str	r2, [r4, #4]
 800529a:	bf04      	itt	eq
 800529c:	1809      	addeq	r1, r1, r0
 800529e:	6021      	streq	r1, [r4, #0]
 80052a0:	605c      	str	r4, [r3, #4]
 80052a2:	e7c7      	b.n	8005234 <_free_r+0x24>
 80052a4:	bd38      	pop	{r3, r4, r5, pc}
 80052a6:	bf00      	nop
 80052a8:	20000b00 	.word	0x20000b00

080052ac <_malloc_usable_size_r>:
 80052ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052b0:	1f18      	subs	r0, r3, #4
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	bfbc      	itt	lt
 80052b6:	580b      	ldrlt	r3, [r1, r0]
 80052b8:	18c0      	addlt	r0, r0, r3
 80052ba:	4770      	bx	lr

080052bc <_init>:
 80052bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052be:	bf00      	nop
 80052c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052c2:	bc08      	pop	{r3}
 80052c4:	469e      	mov	lr, r3
 80052c6:	4770      	bx	lr

080052c8 <_fini>:
 80052c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ca:	bf00      	nop
 80052cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052ce:	bc08      	pop	{r3}
 80052d0:	469e      	mov	lr, r3
 80052d2:	4770      	bx	lr
