#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 29 21:09:40 2022
# Process ID: 32648
# Current directory: C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.runs/synth_1
# Command line: vivado.exe -log MasterNanoProcessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MasterNanoProcessor.tcl
# Log file: C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.runs/synth_1/MasterNanoProcessor.vds
# Journal file: C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MasterNanoProcessor.tcl -notrace
Command: synth_design -top MasterNanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18880 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 382.086 ; gain = 98.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterNanoProcessor' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd:48]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd:14' bound to instance 'Clk0' of component 'Slow_Clk' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd:19]
INFO: [Synth 8-3491] module 'NanoProcessor' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:42' bound to instance 'NanoProcessor0' of component 'NanoProcessor' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd:83]
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:59]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd:5' bound to instance 'Adder3Bit0' of component 'Adder_3_Bit' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (2#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd:10]
INFO: [Synth 8-3491] module 'twoWay_3Bit_Mux' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd:34' bound to instance 'mux2to10' of component 'twoWay_3Bit_Mux' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:210]
INFO: [Synth 8-638] synthesizing module 'twoWay_3Bit_Mux' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'twoWay_3Bit_Mux' (3#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_4' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd:4' bound to instance 'Mux_2_to_4_0' of component 'Mux_2_to_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_4' (4#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd:14]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd:34' bound to instance 'ProgramCounter0' of component 'ProgramCounter' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (5#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd:42]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd:13' bound to instance 'Program_ROM0' of component 'Program_ROM' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (6#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd:18]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:34' bound to instance 'Instruction_decoder0' of component 'Instruction_decoder' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (7#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:58]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:35' bound to instance 'Reg_Bank0' of component 'Reg_Bank' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:261]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:53]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg0' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:80]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (10#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg1' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:88]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg2' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:96]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg3' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg4' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:112]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg5' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:120]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg6' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:129]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd:34' bound to instance 'Reg7' of component 'reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (11#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd:53]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd:14' bound to instance 'RCA_40' of component 'RCA_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:278]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (12#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd:23]
INFO: [Synth 8-3491] module 'MUX_8_Way_4_Bit' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd:13' bound to instance 'MUX_8_way_4_bit0' of component 'MUX_8_way_4_bit' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:288]
INFO: [Synth 8-638] synthesizing module 'MUX_8_Way_4_Bit' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_Way_4_Bit' (13#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd:27]
INFO: [Synth 8-3491] module 'MUX_8_Way_4_Bit' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd:13' bound to instance 'MUX_8_way_4_bit1' of component 'MUX_8_way_4_bit' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (14#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd:59]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd:34' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd:99]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (15#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MasterNanoProcessor' (16#1) [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd:48]
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design MUX_8_Way_4_Bit has unconnected port EN
WARNING: [Synth 8-3331] design Mux_2_to_4 has unconnected port EN
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.348 ; gain = 153.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.348 ; gain = 153.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.348 ; gain = 153.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5544] ROM "progam_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_EN_A" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_BANK_EN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HALT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Add_sub_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd:31]
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Reg_en_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'Load_sel_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'Imd_val_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_selA_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_selB_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'Add_sub_sel_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_address_reg' [C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 437.348 ; gain = 153.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MasterNanoProcessor 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Adder_3_Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module twoWay_3Bit_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Mux_2_to_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 4     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design MasterNanoProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor0/Instruction_decoder0/Reg_en_reg[2] )
INFO: [Synth 8-3886] merging instance 'NanoProcessor0/Reg_Bank0/Reg0/Q_reg[3]' (FDC) to 'NanoProcessor0/Reg_Bank0/Reg0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'NanoProcessor0/Reg_Bank0/Reg0/Q_reg[2]' (FDC) to 'NanoProcessor0/Reg_Bank0/Reg0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'NanoProcessor0/Reg_Bank0/Reg0/Q_reg[0]' (FDC) to 'NanoProcessor0/Reg_Bank0/Reg0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor0/Reg_Bank0/Reg0/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor0/Instruction_decoder0/Reg_selA_reg[2] )
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Instruction_decoder0/Reg_en_reg[2]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Instruction_decoder0/Reg_selA_reg[2]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg0/Q_reg[1]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg4/Q_reg[3]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg4/Q_reg[2]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg4/Q_reg[1]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg4/Q_reg[0]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg5/Q_reg[3]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg5/Q_reg[2]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg5/Q_reg[1]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg5/Q_reg[0]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg6/Q_reg[3]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg6/Q_reg[2]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg6/Q_reg[1]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg6/Q_reg[0]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg7/Q_reg[3]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg7/Q_reg[2]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg7/Q_reg[1]) is unused and will be removed from module MasterNanoProcessor.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Reg_Bank0/Reg7/Q_reg[0]) is unused and will be removed from module MasterNanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor0/Instruction_decoder0/Reg_selB_reg[2] )
WARNING: [Synth 8-3332] Sequential element (NanoProcessor0/Instruction_decoder0/Reg_selB_reg[2]) is unused and will be removed from module MasterNanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     9|
|4     |LUT3 |    18|
|5     |LUT4 |     7|
|6     |LUT5 |    16|
|7     |LUT6 |     8|
|8     |FDCE |    12|
|9     |FDRE |    14|
|10    |LD   |    13|
|11    |LDC  |     2|
|12    |IBUF |     6|
|13    |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+--------------------+------+
|      |Instance                 |Module              |Cells |
+------+-------------------------+--------------------+------+
|1     |top                      |                    |   125|
|2     |  Clk0                   |Slow_Clk            |     5|
|3     |  NanoProcessor0         |NanoProcessor       |    81|
|4     |    Instruction_decoder0 |Instruction_decoder |    25|
|5     |    ProgramCounter0      |ProgramCounter      |    26|
|6     |    Reg_Bank0            |Reg_Bank            |    30|
|7     |      Reg1               |\reg                |     8|
|8     |      Reg2               |reg_0               |     4|
|9     |      Reg3               |reg_1               |    18|
+------+-------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.879 ; gain = 296.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 11 instances
  LD => LDCE (inverted pins: G): 2 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 674.965 ; gain = 403.539
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.runs/synth_1/MasterNanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MasterNanoProcessor_utilization_synth.rpt -pb MasterNanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 674.965 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 21:09:59 2022...
