<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1488218738">
  <File Type="PA-TCL" Name="Arty_Z7_20_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Arty_Z7_20_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="Arty_Z7_20_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="Arty_Z7_20_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Arty_Z7_20_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Arty_Z7_20_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Arty_Z7_20_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Arty_Z7_20_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/Arty_Z7_20/Arty_Z7_20.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/Arty_Z7_20.bd"/>
        <Attr Name="ImportTime" Val="1488218694"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1488218694"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Arty_Z7_20_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/ARTY_Z7.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../git/digilent/Arty-Z7-20-base/src/constraints/ARTY_Z7.xdc"/>
        <Attr Name="ImportTime" Val="1487367729"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design">
      <Option Id="Directive">0</Option>
      <Option Id="FlattenHierarchy">1</Option>
      <Option Id="FsmExtraction">0</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_dynclk_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_gpio_shield_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_gpio_sw_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_gpio_led_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_gpio_shield_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_gpio_hdmi_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_xadc_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axis_subset_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_v_tc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_axi_vdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_rst_processing_system7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_rgb2dvi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_rst_processing_system7_0_142M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_xlconcat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_xlconcat_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Arty_Z7_20_clk_wiz_0_0"/>
</GenRun>
