design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXU2CGA_Board.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
