Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 29 21:50:57 2019
| Host         : BERAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UartReceiver_timing_summary_routed.rpt -pb UartReceiver_timing_summary_routed.pb -rpx UartReceiver_timing_summary_routed.rpx -warn_on_violation
| Design       : UartReceiver
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U0/tempClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.183        0.000                      0                   79        0.264        0.000                      0                   79        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock           3.183        0.000                      0                   79        0.264        0.000                      0                   79        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.984ns (45.833%)  route 2.345ns (54.167%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.826     9.755    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  U0/clkCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.580    12.972    U0/sys_clock
    SLICE_X43Y49         FDRE                                         r  U0/clkCounter_reg[24]/C
                         clock pessimism              0.429    13.402    
                         clock uncertainty           -0.035    13.366    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    12.937    U0/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.984ns (45.833%)  route 2.345ns (54.167%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.826     9.755    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  U0/clkCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.580    12.972    U0/sys_clock
    SLICE_X43Y49         FDRE                                         r  U0/clkCounter_reg[25]/C
                         clock pessimism              0.429    13.402    
                         clock uncertainty           -0.035    13.366    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    12.937    U0/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.984ns (45.749%)  route 2.353ns (54.251%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.833     9.762    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.390    
    SLICE_X43Y43         FDRE (Setup_fdre_C_R)       -0.429    12.961    U0/clkCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.984ns (45.749%)  route 2.353ns (54.251%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.833     9.762    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[1]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.390    
    SLICE_X43Y43         FDRE (Setup_fdre_C_R)       -0.429    12.961    U0/clkCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.984ns (45.749%)  route 2.353ns (54.251%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.833     9.762    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[2]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.390    
    SLICE_X43Y43         FDRE (Setup_fdre_C_R)       -0.429    12.961    U0/clkCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.984ns (45.749%)  route 2.353ns (54.251%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.833     9.762    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[3]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.390    
    SLICE_X43Y43         FDRE (Setup_fdre_C_R)       -0.429    12.961    U0/clkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.984ns (47.321%)  route 2.209ns (52.679%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.689     9.618    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[10]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X43Y45         FDRE (Setup_fdre_C_R)       -0.429    12.936    U0/clkCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.984ns (47.321%)  route 2.209ns (52.679%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.689     9.618    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[11]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X43Y45         FDRE (Setup_fdre_C_R)       -0.429    12.936    U0/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.984ns (47.321%)  route 2.209ns (52.679%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.689     9.618    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[8]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X43Y45         FDRE (Setup_fdre_C_R)       -0.429    12.936    U0/clkCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 U0/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.984ns (47.321%)  route 2.209ns (52.679%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.757     5.426    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  U0/clkCounter_reg[0]/Q
                         net (fo=3, routed)           1.021     6.903    U0/clkCounter_reg[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  U0/clkCounter0__10_carry_i_8/O
                         net (fo=1, routed)           0.000     7.027    U0/clkCounter0__10_carry_i_8_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  U0/clkCounter0__10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.559    U0/clkCounter0__10_carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  U0/clkCounter0__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.673    U0/clkCounter0__10_carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  U0/clkCounter0__10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.787    U0/clkCounter0__10_carry__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.058 r  U0/clkCounter0__10_carry__2/CO[0]
                         net (fo=2, routed)           0.498     8.556    U0/clkCounter0__10_carry__2_n_3
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.373     8.929 r  U0/clkCounter[0]_i_1/O
                         net (fo=26, routed)          0.689     9.618    U0/clkCounter[0]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.579    12.971    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[9]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X43Y45         FDRE (Setup_fdre_C_R)       -0.429    12.936    U0/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    U0/sys_clock
    SLICE_X43Y48         FDRE                                         r  U0/clkCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U0/clkCounter_reg[23]/Q
                         net (fo=5, routed)           0.120     1.769    U0/clkCounter_reg[23]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  U0/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    U0/clkCounter_reg[20]_i_1_n_4
    SLICE_X43Y48         FDRE                                         r  U0/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.023    U0/sys_clock
    SLICE_X43Y48         FDRE                                         r  U0/clkCounter_reg[23]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    U0/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.506    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U0/clkCounter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.768    U0/clkCounter_reg[11]
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  U0/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    U0/clkCounter_reg[8]_i_1_n_4
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.022    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[11]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.105     1.611    U0/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.506    U0/sys_clock
    SLICE_X43Y46         FDRE                                         r  U0/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U0/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.120     1.768    U0/clkCounter_reg[15]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  U0/clkCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    U0/clkCounter_reg[12]_i_1_n_4
    SLICE_X43Y46         FDRE                                         r  U0/clkCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.022    U0/sys_clock
    SLICE_X43Y46         FDRE                                         r  U0/clkCounter_reg[15]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    U0/clkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.506    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U0/clkCounter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.768    U0/clkCounter_reg[3]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  U0/clkCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.876    U0/clkCounter_reg[0]_i_2_n_4
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.022    U0/sys_clock
    SLICE_X43Y43         FDRE                                         r  U0/clkCounter_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.105     1.611    U0/clkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.506    U0/sys_clock
    SLICE_X43Y44         FDRE                                         r  U0/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U0/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.768    U0/clkCounter_reg[7]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  U0/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    U0/clkCounter_reg[4]_i_1_n_4
    SLICE_X43Y44         FDRE                                         r  U0/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.022    U0/sys_clock
    SLICE_X43Y44         FDRE                                         r  U0/clkCounter_reg[7]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.105     1.611    U0/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.506    U0/sys_clock
    SLICE_X43Y46         FDRE                                         r  U0/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U0/clkCounter_reg[12]/Q
                         net (fo=4, routed)           0.115     1.762    U0/clkCounter_reg[12]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  U0/clkCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    U0/clkCounter_reg[12]_i_1_n_7
    SLICE_X43Y46         FDRE                                         r  U0/clkCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.022    U0/sys_clock
    SLICE_X43Y46         FDRE                                         r  U0/clkCounter_reg[12]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    U0/clkCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U0/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    U0/sys_clock
    SLICE_X42Y49         FDRE                                         r  U0/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  U0/tempClk_reg/Q
                         net (fo=3, routed)           0.177     1.849    U0/tempClk
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.894 r  U0/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.894    U0/tempClk_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  U0/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.023    U0/sys_clock
    SLICE_X42Y49         FDRE                                         r  U0/tempClk_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.120     1.627    U0/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    U0/sys_clock
    SLICE_X43Y48         FDRE                                         r  U0/clkCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U0/clkCounter_reg[20]/Q
                         net (fo=4, routed)           0.117     1.766    U0/clkCounter_reg[20]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  U0/clkCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    U0/clkCounter_reg[20]_i_1_n_7
    SLICE_X43Y48         FDRE                                         r  U0/clkCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.023    U0/sys_clock
    SLICE_X43Y48         FDRE                                         r  U0/clkCounter_reg[20]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    U0/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.506    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U0/clkCounter_reg[10]/Q
                         net (fo=4, routed)           0.122     1.769    U0/clkCounter_reg[10]
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  U0/clkCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    U0/clkCounter_reg[8]_i_1_n_5
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.022    U0/sys_clock
    SLICE_X43Y45         FDRE                                         r  U0/clkCounter_reg[10]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.105     1.611    U0/clkCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U0/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/clkCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.507    U0/sys_clock
    SLICE_X43Y47         FDRE                                         r  U0/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U0/clkCounter_reg[18]/Q
                         net (fo=4, routed)           0.122     1.770    U0/clkCounter_reg[18]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  U0/clkCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    U0/clkCounter_reg[16]_i_1_n_5
    SLICE_X43Y47         FDRE                                         r  U0/clkCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.023    U0/sys_clock
    SLICE_X43Y47         FDRE                                         r  U0/clkCounter_reg[18]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.612    U0/clkCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y43    U0/clkCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y45    U0/clkCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y45    U0/clkCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y46    U0/clkCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y46    U0/clkCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y46    U0/clkCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y46    U0/clkCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y47    U0/clkCounter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y47    U0/clkCounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    U0/clkCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    U0/clkCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    U0/clkCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    U0/clkCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    U0/clkCounter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    U0/clkCounter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    U0/clkCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    U0/clkCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    U0/clkCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    U0/clkCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    U0/clkCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    U0/clkCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    U0/clkCounter_reg[13]/C



