Warning: file 'mem64.hex' for memory 'mem_memory' has a gap at addresses 2208 to 8191.

K:ª
T:1259
V:30
M:0
H:0
X:0
Y:0
K:128
T:235
V:59
M:9
H:9
X:9
Y:9
K:256
T:1259
V:112
M:2
H:2
X:2
Y:2
K:384
T:297
V:151
M:1
H:1
X:1
Y:1
K:512
T:1256
V:172
M:2
H:2
X:2
Y:2
K:640
T:347
V:199
M:9
H:9
X:9
Y:9
K:768
T:1511
V:264
M:4
H:4
X:4
Y:4
K:896
T:482
V:309
M:9
H:9
X:9
Y:9
K:1024
T:1547
V:354
M:4
H:4
X:4
Y:4
K:1152
T:566
V:405
M:5
H:5
X:5
Y:5
K:1280
T:1061
V:442
M:2
H:2
X:2
Y:2
K:1408
T:654
V:493
M:3
H:3
X:3
Y:3
K:1536
T:1595
V:530
M:0
H:0
X:0
Y:0
K:1664
T:736
V:581
M:1
H:1
X:1
Y:1
K:1792
T:1567
V:618
M:8
H:8
X:8
Y:8
K:1920
T:824
V:669
M:9
H:9
X:9
Y:9
K:2048
T:1592
V:706
M:6
H:6
X:6
Y:6
K:2176
T:912
V:757
M:7
H:7
X:7
Y:7
K:2304
T:1594
V:794
M:4
H:4
X:4
Y:4
K:2432
T:1000
V:845
M:5
H:5
X:5
Y:5
K:2560
T:1545
V:910
M:0
H:0
X:0
Y:0
K:2688
T:1094
V:933
M:3
H:3
X:3
Y:3
K:2816
T:1343
V:970
M:0
H:0
X:0
Y:0
K:2944
T:1209
V:1021
M:1
H:1
X:1
Y:1
K:3072
T:1390
V:1058
M:8
H:8
X:8
Y:8
K:3200
T:1232
V:1109
M:9
H:9
X:9
Y:9
K:3328
T:1567
V:1146
M:6
H:6
X:6
Y:6
K:3456
T:1387
V:1197
M:7
H:7
X:7
Y:7
K:3584
T:1567
V:1234
M:4
H:4
X:4
Y:4
K:3712
T:1431
V:1285
M:5
H:5
X:5
Y:5
K:3840
T:1567
V:1322
M:2
H:2
X:2
Y:2
K:3968
T:1398
V:1373
M:3
H:3
X:3
Y:3Loaded module '../../cherilibs/trunk/peripherals/dram.so' (dram)
Loaded module '../../cherilibs/trunk/peripherals/ethercap.so' (ethercap)
Loaded module '../../cherilibs/trunk/peripherals/uart.so' (uart)
Loaded module '../../cherilibs/trunk/peripherals/fb.so' (framebuffer)
Loaded module '../../cherilibs/trunk/peripherals/sdcard.so' (sdcard)
Loaded module '../../cherilibs/trunk/peripherals/virtio_block.so' (virtio_block)
dram0: module dram
dram0: address 0x0
dram0: length 0x40000000
dtb: module dram
dtb: address 0x7f010000
dtb: length 0x10000
dtb: option path=./sim.dtb
dtb: option type=mmap
dtb: option cow=yes
uart0: module uart
uart0: address 0x7f000000
uart0: length 0x20
uart0: irq 0
uart0: option type=stdio
uart1: module uart
uart1: address 0x7f001000
uart1: length 0x20
uart1: option type=null
uart2: module uart
uart2: address 0x7f002000
uart2: length 0x20
uart2: option type=null
stream 0: /tmp/beri_debug_listen_socket_02807stream 1: /tmp/beri_debug_listen_socket_12807