
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003903                       # Number of seconds simulated
sim_ticks                                  3903062500                       # Number of ticks simulated
final_tick                                 3903062500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94286                       # Simulator instruction rate (inst/s)
host_op_rate                                   145364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25557017                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   152.72                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5366                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13249083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74739259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              87988342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13249083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13249083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13249083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74739259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87988342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10953                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3902984000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    491.770115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   310.261829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.355780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          169     24.28%     24.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           93     13.36%     37.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      5.60%     43.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      5.75%     48.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122     17.53%     66.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.44%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      2.44%     71.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      3.74%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          173     24.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          696                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13249083.251933578402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74739259.235536202788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26228750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    225671750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32461.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49511.13                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    151288000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               251900500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28193.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46943.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        87.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     87.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4661                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     727354.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2634660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1388970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21841260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65118510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9794880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       317816610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       243934560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        613057140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1392621450                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            356.802242                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3734077000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21296000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2401971500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    635245000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      98153000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    696997000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2399040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1252350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16471980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             47431410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3760320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       154651260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        80516640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        792060840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1150287330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            294.714043                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3788978500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7673500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3240175000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    209678000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      84528250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    339167750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326091                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326091                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290138                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1413                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290138                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270747                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19391                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1798                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4896954                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110665                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           536                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            78                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625884                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           110                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7806126                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1652087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14499352                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326091                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272160                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6093128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           304                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625845                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1169                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7748898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.887936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.501531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4134604     53.36%     53.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   367018      4.74%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   102412      1.32%     59.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   172114      2.22%     61.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   249416      3.22%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   139861      1.80%     66.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   299143      3.86%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   476328      6.15%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1808002     23.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7748898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.041774                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.857432                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   624303                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4198575                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1610727                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1312109                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3184                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22350736                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3184                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1133316                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  159198                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3314                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2412996                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4036890                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22336912                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1218                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 338674                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3563545                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24123                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21668445                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48519380                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24902885                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701381                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   155517                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6514314                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526617                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114052                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098302                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2085371                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22311792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22388707                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               804                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          111945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       154076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7748898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.889276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.089579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1103125     14.24%     14.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1167618     15.07%     29.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1412733     18.23%     47.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1182424     15.26%     62.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1132754     14.62%     77.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              907544     11.71%     89.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              372720      4.81%     93.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              216545      2.79%     96.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              253435      3.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7748898                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44500     60.68%     60.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3412      4.65%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.02%     65.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            24254     33.07%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    651      0.89%     99.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   408      0.56%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                54      0.07%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35583      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209978     32.20%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1154      0.01%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196754     18.74%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  401      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  846      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  988      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 613      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                215      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097264      9.37%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097341      9.37%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62776      0.28%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13524      0.06%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4573565     20.43%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097676      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22388707                       # Type of FU issued
system.cpu.iq.rate                           2.868094                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       73338                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003276                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22441067                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7457642                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313852                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30159387                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966358                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949352                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7332941                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15093521                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2373                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16559                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7105                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       113742                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3184                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   76836                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 70470                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22311868                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               140                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526617                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114052                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    708                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 67776                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            191                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            979                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2778                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3757                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22381819                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4634738                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6888                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6745400                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313801                       # Number of branches executed
system.cpu.iew.exec_stores                    2110662                       # Number of stores executed
system.cpu.iew.exec_rate                     2.867212                       # Inst execution rate
system.cpu.iew.wb_sent                       22264780                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22263204                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13615706                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19369033                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.852017                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.702963                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          112016                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3024                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7732268                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.871075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.368007                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2571195     33.25%     33.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2433494     31.47%     64.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39599      0.51%     65.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13304      0.17%     65.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       279005      3.61%     69.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        31555      0.41%     69.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       135738      1.76%     71.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       267929      3.47%     74.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1960449     25.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7732268                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1960449                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28083757                       # The number of ROB reads
system.cpu.rob.rob_writes                    44640680                       # The number of ROB writes
system.cpu.timesIdled                             510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.542116                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.542116                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.844624                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.844624                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25014380                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955943                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688530                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851414                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577436                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774361                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7377720                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.412430                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6850218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.881041                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.412430                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55131532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55131532                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4703225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4703225                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106189                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6809414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6809414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6809414                       # number of overall hits
system.cpu.dcache.overall_hits::total         6809414                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76169                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          758                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        76927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76927                       # number of overall misses
system.cpu.dcache.overall_misses::total         76927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1511453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1511453000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37864500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37864500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1549317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1549317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1549317500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1549317500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886341                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015937                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011171                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011171                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011171                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19843.413987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19843.413987                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49953.166227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49953.166227                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20140.100355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20140.100355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20140.100355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20140.100355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26603                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               467                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.965739                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16841                       # number of writebacks
system.cpu.dcache.writebacks::total             16841                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35881                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          242                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        36123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36123                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40288                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          516                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40804                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    842793500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    842793500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33993000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33993000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    876786500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    876786500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    876786500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    876786500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005925                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005925                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20919.219122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20919.219122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65877.906977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65877.906977                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21487.758553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21487.758553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21487.758553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21487.758553                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39780                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           696.919903                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1982.363415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   696.919903                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.680586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.680586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          679                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252510                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252510                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624718                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624718                       # number of overall hits
system.cpu.icache.overall_hits::total         1624718                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1127                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1127                       # number of overall misses
system.cpu.icache.overall_misses::total          1127                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82643499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82643499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82643499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82643499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82643499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82643499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625845                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000693                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000693                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000693                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000693                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000693                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000693                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73330.522626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73330.522626                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73330.522626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73330.522626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73330.522626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73330.522626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          307                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          307                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          307                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64532999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64532999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64532999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64532999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78698.779268                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78698.779268                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78698.779268                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78698.779268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78698.779268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78698.779268                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4412.508625                       # Cycle average of tags in use
system.l2.tags.total_refs                       81488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.185986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       749.931912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3662.576712                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.111773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.134659                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163757                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    657270                       # Number of tag accesses
system.l2.tags.data_accesses                   657270                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16841                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16841                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   238                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36008                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36246                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36258                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               36246                       # number of overall hits
system.l2.overall_hits::total                   36258                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              808                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4143                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4558                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5366                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               808                       # number of overall misses
system.l2.overall_misses::.cpu.data              4558                       # number of overall misses
system.l2.overall_misses::total                  5366                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     32057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32057500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63170000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63170000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    402034500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    402034500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     63170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    434092000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        497262000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63170000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    434092000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       497262000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41624                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.635528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635528                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985366                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103185                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128916                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128916                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77246.987952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77246.987952                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78180.693069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78180.693069                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97039.464156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97039.464156                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 78180.693069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95237.384818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92669.027208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78180.693069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95237.384818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92669.027208                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4143                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5366                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27907500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27907500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    360604500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    360604500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     55090000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    388512000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    443602000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55090000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    388512000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    443602000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.635528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.635528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103185                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128916                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67246.987952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67246.987952                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68180.693069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68180.693069                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87039.464156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87039.464156                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68180.693069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85237.384818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82669.027208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68180.693069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85237.384818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82669.027208                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5366                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4951                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5366                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2683000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14623500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        39871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3903062500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             653                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3689280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3747584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000168                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41617     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41624                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57679500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1230000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61206000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
