0.7
2020.1
May 27 2020
20:09:33
C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sim_1/new/RF_ALU_FSM_tb.v,1771913946,verilog,,,,RF_ALU_FSM_tb,,,,,,,,
C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sim_1/new/regfile_tb.v,1771911501,verilog,,,,regfile_tb,,,,,,,,
C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/ALU.v,1771308087,verilog,,C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/regfile.v,,ALU,,,,,,,,
C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/regfile.v,1771911442,verilog,,C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sim_1/new/RF_ALU_FSM_tb.v,,regfile,,,,,,,,
