INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
