#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct  1 17:19:25 2024
# Process ID: 45535
# Current directory: /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1
# Command line: vivado -log fpga_eth.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_eth.tcl -notrace
# Log file: /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth.vdi
# Journal file: /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/vivado.jou
# Running On: falcon, OS: Linux, CPU Frequency: 2058.694 MHz, CPU Physical cores: 24, Host memory: 33311 MB
#-----------------------------------------------------------
source fpga_eth.tcl -notrace
Command: link_design -top fpga_eth -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.180 ; gain = 0.000 ; free physical = 18774 ; free virtual = 27374
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc]
WARNING: [Vivado 12-584] No ports matched 'phy_mdc'. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_mdio'. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_ref_clk'. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_rstn'. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_rxerr'. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.699 ; gain = 0.000 ; free physical = 18685 ; free virtual = 27286
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1993.512 ; gain = 84.809 ; free physical = 18654 ; free virtual = 27255

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 111ec3c5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2497.371 ; gain = 503.859 ; free physical = 18245 ; free virtual = 26858

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Phase 1 Initialization | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Phase 2 Timer Update And Timing Data Collection | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Retarget | Checksum: 111ec3c5e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 111ec3c5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Constant propagation | Checksum: 111ec3c5e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 135937fd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.207 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Sweep | Checksum: 135937fd4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 135937fd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553
BUFG optimization | Checksum: 135937fd4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 135937fd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553
Shift Register Optimization | Checksum: 135937fd4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 135937fd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553
Post Processing Netlist | Checksum: 135937fd4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ff121039

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.223 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Phase 9.2 Verifying Netlist Connectivity | Checksum: ff121039

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553
Phase 9 Finalization | Checksum: ff121039

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ff121039

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2833.223 ; gain = 32.016 ; free physical = 17941 ; free virtual = 26553
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.223 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ff121039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.223 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ff121039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.223 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.223 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
Ending Netlist Obfuscation Task | Checksum: ff121039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.223 ; gain = 0.000 ; free physical = 17941 ; free virtual = 26553
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.223 ; gain = 924.520 ; free physical = 17941 ; free virtual = 26553
INFO: [runtcl-4] Executing : report_drc -file fpga_eth_drc_opted.rpt -pb fpga_eth_drc_opted.pb -rpx fpga_eth_drc_opted.rpx
Command: report_drc -file fpga_eth_drc_opted.rpt -pb fpga_eth_drc_opted.pb -rpx fpga_eth_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17931 ; free virtual = 26544
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17931 ; free virtual = 26544
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17931 ; free virtual = 26544
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17930 ; free virtual = 26543
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17930 ; free virtual = 26543
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17930 ; free virtual = 26543
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17930 ; free virtual = 26543
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17919 ; free virtual = 26532
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e128d477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17919 ; free virtual = 26532
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17919 ; free virtual = 26532

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155f93597

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17903 ; free virtual = 26516

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2381e3811

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17903 ; free virtual = 26516

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2381e3811

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17903 ; free virtual = 26516
Phase 1 Placer Initialization | Checksum: 2381e3811

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17902 ; free virtual = 26515

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2381e3811

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17901 ; free virtual = 26514

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2381e3811

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17901 ; free virtual = 26514

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2381e3811

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17901 ; free virtual = 26514

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 20966d4f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17855 ; free virtual = 26468
Phase 2 Global Placement | Checksum: 20966d4f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17855 ; free virtual = 26468

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20966d4f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17859 ; free virtual = 26472

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ac63e28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17862 ; free virtual = 26475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12289f23a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17862 ; free virtual = 26475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12289f23a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17862 ; free virtual = 26475

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17861 ; free virtual = 26473

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17861 ; free virtual = 26473

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17861 ; free virtual = 26473
Phase 3 Detail Placement | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17861 ; free virtual = 26473

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17861 ; free virtual = 26473

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473
Phase 4.3 Placer Reporting | Checksum: 119a20443

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1630ed160

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473
Ending Placer Task | Checksum: ff6f5f31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473
44 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file fpga_eth_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17860 ; free virtual = 26473
INFO: [runtcl-4] Executing : report_utilization -file fpga_eth_utilization_placed.rpt -pb fpga_eth_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_eth_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17861 ; free virtual = 26474
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17863 ; free virtual = 26476
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17863 ; free virtual = 26476
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17863 ; free virtual = 26476
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17863 ; free virtual = 26476
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17862 ; free virtual = 26475
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17862 ; free virtual = 26476
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17862 ; free virtual = 26476
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17855 ; free virtual = 26469
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17855 ; free virtual = 26469
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17855 ; free virtual = 26469
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17855 ; free virtual = 26469
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17853 ; free virtual = 26467
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17853 ; free virtual = 26467
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17852 ; free virtual = 26466
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2921.266 ; gain = 0.000 ; free physical = 17852 ; free virtual = 26466
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5737d758 ConstDB: 0 ShapeSum: a83787d9 RouteDB: 0
Post Restoration Checksum: NetGraph: a2ef1161 | NumContArr: 1b3df3f7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2437efa92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.430 ; gain = 54.164 ; free physical = 17702 ; free virtual = 26315

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2437efa92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.430 ; gain = 87.164 ; free physical = 17670 ; free virtual = 26283

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2437efa92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.430 ; gain = 87.164 ; free physical = 17670 ; free virtual = 26283
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 103
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 103
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 200209357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 200209357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2a8260d24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250
Phase 3 Initial Routing | Checksum: 2a8260d24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250
Phase 4 Rip-up And Reroute | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250
Phase 6 Post Hold Fix | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0231971 %
  Global Horizontal Routing Utilization  = 0.0249361 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 14.4144%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fdce12d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26249

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24d8e1029

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26249
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1667572c9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26249
Ending Routing Task | Checksum: 1667572c9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17636 ; free virtual = 26249

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3041.289 ; gain = 120.023 ; free physical = 17601 ; free virtual = 26241
INFO: [runtcl-4] Executing : report_drc -file fpga_eth_drc_routed.rpt -pb fpga_eth_drc_routed.pb -rpx fpga_eth_drc_routed.rpx
Command: report_drc -file fpga_eth_drc_routed.rpt -pb fpga_eth_drc_routed.pb -rpx fpga_eth_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_eth_methodology_drc_routed.rpt -pb fpga_eth_methodology_drc_routed.pb -rpx fpga_eth_methodology_drc_routed.rpx
Command: report_methodology -file fpga_eth_methodology_drc_routed.rpt -pb fpga_eth_methodology_drc_routed.pb -rpx fpga_eth_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_eth_power_routed.rpt -pb fpga_eth_power_summary_routed.pb -rpx fpga_eth_power_routed.rpx
Command: report_power -file fpga_eth_power_routed.rpt -pb fpga_eth_power_summary_routed.pb -rpx fpga_eth_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_eth_route_status.rpt -pb fpga_eth_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_eth_timing_summary_routed.rpt -pb fpga_eth_timing_summary_routed.pb -rpx fpga_eth_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_eth_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_eth_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_eth_bus_skew_routed.rpt -pb fpga_eth_bus_skew_routed.pb -rpx fpga_eth_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17605 ; free virtual = 26228
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17605 ; free virtual = 26227
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17605 ; free virtual = 26227
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17604 ; free virtual = 26226
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17604 ; free virtual = 26226
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17603 ; free virtual = 26226
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3139.238 ; gain = 0.000 ; free physical = 17603 ; free virtual = 26226
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 17:19:58 2024...
