============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 23 2026  01:43:07 pm
  Module:                 async_fifo
  Operating conditions:   ssg0p81v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (684 ps) Late External Delay Assertion at pin p_read_empty
           View: analysis_view_0p81v_125c_capwst_slowest
          Group: read_clk
     Startpoint: (R) sync_write_to_read/r_ff2_reg[3]/CP
          Clock: (R) read_clk
       Endpoint: (R) p_read_empty
          Clock: (R) read_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     684                  

Exceptions/Constraints:
  output_delay             1000            constraints.sdc_line_33_31_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  sync_write_to_read/r_ff2_reg[3]/CP -       -      R     (arrival)             16    -     0     0       0    (-,-) 
  sync_write_to_read/r_ff2_reg[3]/Q  -       CP->Q  F     DFCNQD1BWP30P140       7  7.4    43    79      79    (-,-) 
  g5613__6131/Z                      -       A2->Z  F     XOR2UD1BWP30P140       2  3.0    48    51     130    (-,-) 
  g5475__5115/ZN                     -       A4->ZN R     XNR4D1BWP30P140        1  1.4    26    79     209    (-,-) 
  g5458__5477/ZN                     -       B->ZN  F     OAI211D1BWP30P140      1  1.3    45    35     244    (-,-) 
  g5449__4733/ZN                     -       A1->ZN R     NR3D0P7BWP30P140       2  5.6    99    72     316    (-,-) 
  p_read_empty                       <<<     -      R     (port)                 -    -     -     0     316    (-,-) 
#--------------------------------------------------------------------------------------------------------------------


