#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Jun  3 08:49:17 2014
# Process ID: 21828
# Log file: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.rdi
# Journal file: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source testDMA_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc] for cell 'testDMA_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc] for cell 'testDMA_i/processing_system7_0/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'testDMA_i/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'testDMA_i/proc_sys_reset/U0'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc] for cell 'testDMA_i/proc_sys_reset/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched 'LD3'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'LD3[31]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'LD3[30]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'LD3[29]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'LD3[28]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'LD3[27]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'LD3[26]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'LD3[25]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'LD3[24]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'LD3[23]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'LD3[22]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'LD3[21]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'LD3[20]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'LD3[19]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'LD3[18]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'LD3[17]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'LD3[16]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LD3[15]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LD3[14]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'LD3[13]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'LD3[12]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LD3[11]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LD3[10]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LD3[9]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LD3[8]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LD3[7]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LD3[6]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LD3[5]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LD3[4]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LD3[3]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LD3[2]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LD3[1]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LD3[0]'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc:45]
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc]
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc] for cell 'testDMA_i/axi_dma_0/U0'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc] for cell 'testDMA_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc] for cell 'testDMA_i/axis_data_fifo_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'testDMA_auto_us_1111'. The XDC file /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1111/testDMA_auto_us_1111_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'testDMA_auto_us_1113'. The XDC file /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_1113/testDMA_auto_us_1113_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_994/testDMA_auto_ds_994_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_994/testDMA_auto_ds_994_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_995/testDMA_auto_ds_995_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_995/testDMA_auto_ds_995_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_996/testDMA_auto_ds_996_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_996/testDMA_auto_ds_996_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_997/testDMA_auto_us_997_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_997/testDMA_auto_us_997_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_998/testDMA_auto_us_998_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_998/testDMA_auto_us_998_clocks.xdc] for cell 'testDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_999/testDMA_auto_us_999_clocks.xdc] for cell 'testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_999/testDMA_auto_us_999_clocks.xdc] for cell 'testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/.Xil/Vivado-21828-ubuntu/dcp/testDMA_wrapper.xdc]
Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/.Xil/Vivado-21828-ubuntu/dcp/testDMA_wrapper.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.840 ; gain = 668.004
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1394.852 ; gain = 4.012

Starting Logic Optimization Task
Logic Optimization | Checksum: 9c0acf7b
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 984a8bcc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.781 ; gain = 113.930

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s).
INFO: [Opt 31-10] Eliminated 2113 cells.
Phase 2 Constant Propagation | Checksum: b2984003

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1508.781 ; gain = 113.930

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 8046 unconnected nets.
INFO: [Opt 31-11] Eliminated 6816 unconnected cells.
Phase 3 Sweep | Checksum: 218bbe8b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1508.781 ; gain = 113.930
Ending Logic Optimization Task | Checksum: 218bbe8b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1508.781 ; gain = 113.930
Implement Debug Cores | Checksum: 9c0acf7b

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 0 Total Ports: 68
Ending Power Optimization Task | Checksum: a44b2cdb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1667.551 ; gain = 158.770
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 36 Warnings, 37 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1667.551 ; gain = 277.711
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1680.051 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.055 ; gain = 12.504
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1680.055 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 12cda13dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 12cda13dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 12cda13dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: bc747bb6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: bc747bb6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.6 Implementation Feasibility check | Checksum: bc747bb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: bc747bb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.055 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc747bb6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.062 ; gain = 24.008

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: aee11691

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1727.578 ; gain = 47.523
Phase 1.9.1 Place Init Design | Checksum: bfab574a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1727.578 ; gain = 47.523
Phase 1.9 Build Placer Netlist Model | Checksum: bfab574a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1727.578 ; gain = 47.523

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: bfab574a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1727.578 ; gain = 47.523
Phase 1.10 Constrain Clocks/Macros | Checksum: bfab574a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1727.578 ; gain = 47.523
Phase 1 Placer Initialization | Checksum: bfab574a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1727.578 ; gain = 47.523

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c6c3cb64

Time (s): cpu = 00:05:19 ; elapsed = 00:02:01 . Memory (MB): peak = 1758.828 ; gain = 78.773

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c6c3cb64

Time (s): cpu = 00:05:19 ; elapsed = 00:02:01 . Memory (MB): peak = 1758.828 ; gain = 78.773

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f43886b

Time (s): cpu = 00:05:32 ; elapsed = 00:02:08 . Memory (MB): peak = 1758.828 ; gain = 78.773

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f3806df6

Time (s): cpu = 00:05:32 ; elapsed = 00:02:08 . Memory (MB): peak = 1758.828 ; gain = 78.773

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 14cbec9fa

Time (s): cpu = 00:05:37 ; elapsed = 00:02:10 . Memory (MB): peak = 1758.828 ; gain = 78.773

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: b28ad2ae

Time (s): cpu = 00:05:56 ; elapsed = 00:02:27 . Memory (MB): peak = 1782.840 ; gain = 102.785

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b28ad2ae

Time (s): cpu = 00:05:59 ; elapsed = 00:02:29 . Memory (MB): peak = 1782.840 ; gain = 102.785
Phase 3 Detail Placement | Checksum: b28ad2ae

Time (s): cpu = 00:05:59 ; elapsed = 00:02:30 . Memory (MB): peak = 1782.840 ; gain = 102.785

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: e50db488

Time (s): cpu = 00:07:01 ; elapsed = 00:03:18 . Memory (MB): peak = 1834.457 ; gain = 154.402

Phase 4.1.2 updateTiming after Restore Best Placement
Phase 4.1.2 updateTiming after Restore Best Placement | Checksum: e50db488

Time (s): cpu = 00:07:02 ; elapsed = 00:03:19 . Memory (MB): peak = 1834.457 ; gain = 154.402
Phase 4.1 Post Placement Timing Optimization | Checksum: e50db488

Time (s): cpu = 00:07:02 ; elapsed = 00:03:19 . Memory (MB): peak = 1834.457 ; gain = 154.402

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e50db488

Time (s): cpu = 00:07:03 ; elapsed = 00:03:19 . Memory (MB): peak = 1834.457 ; gain = 154.402

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: e50db488

Time (s): cpu = 00:07:03 ; elapsed = 00:03:19 . Memory (MB): peak = 1834.457 ; gain = 154.402

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: e50db488

Time (s): cpu = 00:07:04 ; elapsed = 00:03:20 . Memory (MB): peak = 1834.457 ; gain = 154.402

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: e50db488

Time (s): cpu = 00:07:04 ; elapsed = 00:03:20 . Memory (MB): peak = 1834.457 ; gain = 154.402

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-1.229 | TNS=-625.948|

Phase 4.3.4 Print Final WNS | Checksum: e50db488

Time (s): cpu = 00:07:31 ; elapsed = 00:03:31 . Memory (MB): peak = 1846.957 ; gain = 166.902
Phase 4.3 Placer Reporting | Checksum: 16060e5d6

Time (s): cpu = 00:07:32 ; elapsed = 00:03:31 . Memory (MB): peak = 1846.957 ; gain = 166.902

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e29fd239

Time (s): cpu = 00:07:32 ; elapsed = 00:03:31 . Memory (MB): peak = 1846.957 ; gain = 166.902
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e29fd239

Time (s): cpu = 00:07:32 ; elapsed = 00:03:31 . Memory (MB): peak = 1846.957 ; gain = 166.902
Ending Placer Task | Checksum: 1bb5dd152

Time (s): cpu = 00:07:32 ; elapsed = 00:03:31 . Memory (MB): peak = 1846.957 ; gain = 166.902
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 37 Warnings, 37 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:34 ; elapsed = 00:03:33 . Memory (MB): peak = 1846.957 ; gain = 166.902
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.13 secs 

report_utilization: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1846.957 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.21 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1846.961 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1846.961 ; gain = 0.004
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 1bb5dd152

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.629 ; gain = 30.668
Phase 1 Build RT Design | Checksum: 1b29f2ef6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1880.637 ; gain = 33.676

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b29f2ef6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1880.641 ; gain = 33.680

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1b29f2ef6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1886.637 ; gain = 39.676

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 859ba028

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1920.199 ; gain = 73.238

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 859ba028

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1920.199 ; gain = 73.238

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 859ba028

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1951.449 ; gain = 104.488
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 859ba028

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1951.449 ; gain = 104.488
Phase 2.5 Update Timing | Checksum: 859ba028

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1951.449 ; gain = 104.488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.757 | TNS=-189   | WHS=-0.224 | THS=-989   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 859ba028

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1951.449 ; gain = 104.488
Phase 2 Router Initialization | Checksum: 859ba028

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1951.449 ; gain = 104.488

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4194e386

Time (s): cpu = 00:01:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 9048
 Number of Nodes with overlaps = 469
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c00a24ac

Time (s): cpu = 00:02:37 ; elapsed = 00:01:12 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c00a24ac

Time (s): cpu = 00:02:43 ; elapsed = 00:01:14 . Memory (MB): peak = 2015.949 ; gain = 168.988
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.45  | TNS=-697   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: e4c8a728

Time (s): cpu = 00:02:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 12a1dd196

Time (s): cpu = 00:02:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 12a1dd196

Time (s): cpu = 00:02:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2015.949 ; gain = 168.988
Phase 4.1.4 GlobIterForTiming | Checksum: c6b58b90

Time (s): cpu = 00:02:47 ; elapsed = 00:01:17 . Memory (MB): peak = 2015.949 ; gain = 168.988
Phase 4.1 Global Iteration 0 | Checksum: c6b58b90

Time (s): cpu = 00:02:47 ; elapsed = 00:01:17 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 1d79a1062

Time (s): cpu = 00:02:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 1d79a1062

Time (s): cpu = 00:03:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2015.949 ; gain = 168.988
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.79  | TNS=-600   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 580c908b

Time (s): cpu = 00:03:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2015.949 ; gain = 168.988
Phase 4 Rip-up And Reroute | Checksum: 580c908b

Time (s): cpu = 00:03:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 580c908b

Time (s): cpu = 00:03:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2015.949 ; gain = 168.988
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.42  | TNS=-679   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: dab11e46

Time (s): cpu = 00:03:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dab11e46

Time (s): cpu = 00:03:18 ; elapsed = 00:01:32 . Memory (MB): peak = 2015.949 ; gain = 168.988
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.36  | TNS=-637   | WHS=0.021  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: dab11e46

Time (s): cpu = 00:03:18 ; elapsed = 00:01:33 . Memory (MB): peak = 2015.949 ; gain = 168.988
Phase 6 Post Hold Fix | Checksum: dab11e46

Time (s): cpu = 00:03:18 ; elapsed = 00:01:33 . Memory (MB): peak = 2015.949 ; gain = 168.988

Router Utilization Summary
  Global Vertical Wire Utilization    = 15.0657 %
  Global Horizontal Wire Utilization  = 17.5712 %
  Total Num Pips                      = 646290
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (llx,lly -> urx,ury):
   INT_L_X44Y30 -> INT_L_X44Y30
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (llx,lly -> urx,ury):
   INT_L_X40Y55 -> INT_L_X40Y55
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (llx,lly -> urx,ury):
   INT_R_X51Y49 -> INT_R_X51Y49
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: dab11e46

Time (s): cpu = 00:03:18 ; elapsed = 00:01:33 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: b83556f2

Time (s): cpu = 00:03:24 ; elapsed = 00:01:38 . Memory (MB): peak = 2015.949 ; gain = 168.988

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.355 | TNS=-585.953| WHS=0.024  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: b83556f2

Time (s): cpu = 00:03:46 ; elapsed = 00:01:47 . Memory (MB): peak = 2028.449 ; gain = 181.488
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: b83556f2

Time (s): cpu = 00:03:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2028.449 ; gain = 181.488

Routing Is Done.

Time (s): cpu = 00:03:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2028.449 ; gain = 181.488
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 37 Warnings, 38 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:01:49 . Memory (MB): peak = 2028.449 ; gain = 181.488
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2028.449 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2053.449 ; gain = 25.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.449 ; gain = 7.996
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.453 ; gain = 8.004
INFO: [Common 17-206] Exiting Vivado at Tue Jun  3 08:57:01 2014...
