
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106944                       # Number of seconds simulated
sim_ticks                                106943542278                       # Number of ticks simulated
final_tick                               636581259588                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134728                       # Simulator instruction rate (inst/s)
host_op_rate                                   170102                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6511887                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889232                       # Number of bytes of host memory used
host_seconds                                 16422.82                       # Real time elapsed on the host
sim_insts                                  2212605814                       # Number of instructions simulated
sim_ops                                    2793555311                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5844992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1580544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7428864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1468288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1468288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        45664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12348                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 58038                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11471                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11471                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54654932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14779237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                69465288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19150                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13729562                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13729562                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13729562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54654932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14779237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83194850                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256459335                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411199                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433675                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918673                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8806640                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136914                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236362                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87043                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193751915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120521644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411199                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373276                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25473934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5742596                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10574720                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11853497                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233593063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.623885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.989999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208119129     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725659      1.17%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139127      0.92%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311641      0.99%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952973      0.84%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107914      0.47%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759025      0.32%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930030      0.83%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547565      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233593063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083488                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.469944                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191397987                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12967556                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25333578                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       107975                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3785963                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651157                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145457596                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51689                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3785963                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191655189                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        8876359                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2928739                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185028                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1161773                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145236737                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4159                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        421853                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       570211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        47849                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203229405                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676892216                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676892216                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34778699                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34102                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18022                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3618474                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13983223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7853440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295807                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1686294                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144724941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137415819                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83948                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20236045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41350666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1940                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233593063                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293778                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175542768     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24513058     10.49%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12386711      5.30%     90.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7977088      3.41%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6569901      2.81%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585728      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187218      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778205      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52386      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233593063                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962189     75.42%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144929     11.36%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168727     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113925040     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015883      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652658      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806158      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137415819                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535819                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275845                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009285                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    509784494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164995770                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133600677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138691664                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152828                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1831623                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143874                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3785963                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        8086616                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       289001                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144759041                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13983223                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7853440                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18020                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        223472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215236                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134827761                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519458                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588058                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324841                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242758                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805383                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525728                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133602481                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133600677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79384635                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213677448                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520943                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371516                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22303558                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229807100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.532909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    180030604     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23318354     10.15%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10834222      4.71%     93.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819736      2.10%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655687      1.59%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543021      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532592      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096120      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2976764      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229807100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2976764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371600257                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293325854                       # The number of ROB writes
system.switch_cpus0.timesIdled                2872209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22866272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.564593                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.564593                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.389925                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.389925                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609626994                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184088411                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138165428                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256459335                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22691571                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18622035                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2124359                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9531202                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8926677                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2264634                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99282                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203440398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124459511                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22691571                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11191311                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26839825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5891642                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8013957                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12306802                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2114743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    242043111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.630977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.990364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       215203286     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1997413      0.83%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3617346      1.49%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2139192      0.88%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1756176      0.73%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1567161      0.65%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          866143      0.36%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2154454      0.89%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12741940      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    242043111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088480                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.485299                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201767055                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9700533                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26760469                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66399                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3748652                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3728105                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152655550                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1617                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3748652                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202066234                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         701176                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8085413                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26510277                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       931356                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152605853                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        102067                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537513                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214992676                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    708224254                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    708224254                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182612834                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32379830                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36330                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18189                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2696018                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14199713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7636062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        74528                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1730734                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151446970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144396179                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68232                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17955066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37137958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    242043111                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.284581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181916628     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23924166      9.88%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12523718      5.17%     90.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8821233      3.64%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8830697      3.65%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3158974      1.31%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2408371      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       281598      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177726      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    242043111                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52854     13.67%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172614     44.65%     58.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161083     41.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121843750     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1974801      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18141      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12942864      8.96%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7616623      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144396179                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.563037                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             386551                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    531290252                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169438613                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141930405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144782730                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       292952                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2333868                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        90584                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3748652                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         491249                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57109                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151483299                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14199713                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7636062                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18189                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1221713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1112096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2333809                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142749113                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12843696                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1647066                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20460314                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20227961                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7616618                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556615                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141930463                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141930405                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83065361                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226239746                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.553423                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367156                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106175752                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130876434                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20607169                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2142269                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    238294459                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.549221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.400512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    184864027     77.58%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26062875     10.94%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9997273      4.20%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5265877      2.21%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4469928      1.88%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2119017      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1003425      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1570261      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2941776      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    238294459                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106175752                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130876434                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19411319                       # Number of memory references committed
system.switch_cpus1.commit.loads             11865841                       # Number of loads committed
system.switch_cpus1.commit.membars              18140                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18988812                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117822433                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2706876                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2941776                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           386836286                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306715872                       # The number of ROB writes
system.switch_cpus1.timesIdled                3004452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               14416224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106175752                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130876434                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106175752                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.415423                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.415423                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414006                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414006                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641852020                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198263568                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141321217                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36280                       # number of misc regfile writes
system.l20.replacements                         45692                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           71533                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46716                       # Sample count of references to valid blocks.
system.l20.avg_refs                          1.531231                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.170849                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.184275                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   980.004960                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            39.639916                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004073                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000180                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.957036                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.038711                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        51944                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  51944                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8716                       # number of Writeback hits
system.l20.Writeback_hits::total                 8716                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        51944                       # number of demand (read+write) hits
system.l20.demand_hits::total                   51944                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        51944                       # number of overall hits
system.l20.overall_hits::total                  51944                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        45664                       # number of ReadReq misses
system.l20.ReadReq_misses::total                45674                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        45664                       # number of demand (read+write) misses
system.l20.demand_misses::total                 45674                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        45664                       # number of overall misses
system.l20.overall_misses::total                45674                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1914785                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9622033653                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9623948438                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1914785                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9622033653                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9623948438                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1914785                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9622033653                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9623948438                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97608                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97618                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8716                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8716                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97608                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97618                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97608                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97618                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.467831                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.467885                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.467831                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.467885                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.467831                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.467885                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 191478.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 210713.771308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 210709.559881                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 191478.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 210713.771308                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 210709.559881                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 191478.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 210713.771308                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 210709.559881                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6064                       # number of writebacks
system.l20.writebacks::total                     6064                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        45664                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           45674                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        45664                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            45674                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        45664                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           45674                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1314095                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6884893576                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6886207671                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1314095                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6884893576                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6886207671                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1314095                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6884893576                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6886207671                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.467831                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.467885                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.467831                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.467885                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.467831                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.467885                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131409.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150772.897162                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150768.657683                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 131409.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150772.897162                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150768.657683                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 131409.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150772.897162                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150768.657683                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12378                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           60188                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13402                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.490971                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.357139                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.696249                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   841.599389                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           173.347224                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008161                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000680                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.821874                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.169284                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        22464                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  22464                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7678                       # number of Writeback hits
system.l21.Writeback_hits::total                 7678                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        22464                       # number of demand (read+write) hits
system.l21.demand_hits::total                   22464                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        22464                       # number of overall hits
system.l21.overall_hits::total                  22464                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12348                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12364                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12348                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12364                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12348                       # number of overall misses
system.l21.overall_misses::total                12364                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3080300                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2520470530                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2523550830                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3080300                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2520470530                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2523550830                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3080300                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2520470530                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2523550830                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34812                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34828                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7678                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7678                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34812                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34828                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34812                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34828                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.354705                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.355002                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.354705                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.355002                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.354705                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.355002                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192518.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204119.738419                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204104.725817                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192518.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204119.738419                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204104.725817                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192518.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204119.738419                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204104.725817                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5407                       # number of writebacks
system.l21.writebacks::total                     5407                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12348                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12364                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12348                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12364                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12348                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12364                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2117223                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1777496130                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1779613353                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2117223                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1777496130                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1779613353                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2117223                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1777496130                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1779613353                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.354705                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.355002                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.354705                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.355002                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.354705                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.355002                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132326.437500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143950.123907                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143935.081931                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132326.437500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143950.123907                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143935.081931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132326.437500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143950.123907                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143935.081931                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.706307                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011861136                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849837.542962                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.706307                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015555                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876132                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11853486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11853486                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11853486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11853486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11853486                       # number of overall hits
system.cpu0.icache.overall_hits::total       11853486                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2268433                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2268433                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2268433                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2268433                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2268433                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2268433                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11853497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11853497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11853497                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11853497                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11853497                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11853497                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 206221.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 206221.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 206221.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 206221.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 206221.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 206221.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1997785                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1997785                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1997785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1997785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1997785                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1997785                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199778.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199778.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199778.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199778.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199778.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199778.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996628                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1951.653601                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.599957                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.400043                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411353                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411353                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17480                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088575                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088575                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402655                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402745                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402745                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402745                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402745                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  53256875338                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53256875338                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10349388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10349388                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  53267224726                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53267224726                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  53267224726                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53267224726                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037235                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037235                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021780                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021780                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021780                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021780                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 132264.284159                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 132264.284159                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 114993.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 114993.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132260.424651                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132260.424651                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132260.424651                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132260.424651                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8716                       # number of writebacks
system.cpu0.dcache.writebacks::total             8716                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305047                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305047                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305137                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305137                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305137                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305137                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97608                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13416463593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13416463593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13416463593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13416463593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13416463593                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13416463593                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005279                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005279                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005279                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005279                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 137452.499723                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 137452.499723                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 137452.499723                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137452.499723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 137452.499723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137452.499723                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.060105                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018744499                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205074.673160                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.060105                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024135                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738878                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12306786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12306786                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12306786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12306786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12306786                       # number of overall hits
system.cpu1.icache.overall_hits::total       12306786                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3381100                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3381100                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3381100                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3381100                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3381100                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3381100                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12306802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12306802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12306802                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12306802                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12306802                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12306802                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211318.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211318.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211318.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211318.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211318.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211318.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3213100                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3213100                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3213100                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3213100                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3213100                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3213100                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200818.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200818.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200818.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200818.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200818.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200818.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34812                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164346898                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35068                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4686.520417                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.484299                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.515701                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9572044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9572044                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7509197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7509197                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18170                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18170                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18140                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18140                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17081241                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17081241                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17081241                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17081241                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        89857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        89857                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        89857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         89857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        89857                       # number of overall misses
system.cpu1.dcache.overall_misses::total        89857                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10586652583                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10586652583                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10586652583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10586652583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10586652583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10586652583                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9661901                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9661901                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7509197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7509197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17171098                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17171098                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17171098                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17171098                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 117816.670744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117816.670744                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 117816.670744                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117816.670744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 117816.670744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117816.670744                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7678                       # number of writebacks
system.cpu1.dcache.writebacks::total             7678                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55045                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55045                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55045                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55045                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55045                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55045                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34812                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34812                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34812                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34812                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34812                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34812                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4087073899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4087073899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4087073899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4087073899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4087073899                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4087073899                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117404.168074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117404.168074                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 117404.168074                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117404.168074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 117404.168074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117404.168074                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
