<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mmc › sdhci.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sdhci.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/include/linux/mmc/sdhci.h - Secure Digital Host Controller Interface</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or (at</span>
<span class="cm"> * your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef LINUX_MMC_SDHCI_H</span>
<span class="cp">#define LINUX_MMC_SDHCI_H</span>

<span class="cp">#include &lt;linux/scatterlist.h&gt;</span>
<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mmc/host.h&gt;</span>

<span class="k">struct</span> <span class="n">sdhci_host</span> <span class="p">{</span>
	<span class="cm">/* Data set by hardware interface driver */</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">hw_name</span><span class="p">;</span>	<span class="cm">/* Hardware bus name */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">quirks</span><span class="p">;</span>	<span class="cm">/* Deviations from spec. */</span>

<span class="cm">/* Controller doesn&#39;t honor resets unless we touch the clock register */</span>
<span class="cp">#define SDHCI_QUIRK_CLOCK_BEFORE_RESET			(1&lt;&lt;0)</span>
<span class="cm">/* Controller has bad caps bits, but really supports DMA */</span>
<span class="cp">#define SDHCI_QUIRK_FORCE_DMA				(1&lt;&lt;1)</span>
<span class="cm">/* Controller doesn&#39;t like to be reset when there is no card inserted. */</span>
<span class="cp">#define SDHCI_QUIRK_NO_CARD_NO_RESET			(1&lt;&lt;2)</span>
<span class="cm">/* Controller doesn&#39;t like clearing the power reg before a change */</span>
<span class="cp">#define SDHCI_QUIRK_SINGLE_POWER_WRITE			(1&lt;&lt;3)</span>
<span class="cm">/* Controller has flaky internal state so reset it on each ios change */</span>
<span class="cp">#define SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS		(1&lt;&lt;4)</span>
<span class="cm">/* Controller has an unusable DMA engine */</span>
<span class="cp">#define SDHCI_QUIRK_BROKEN_DMA				(1&lt;&lt;5)</span>
<span class="cm">/* Controller has an unusable ADMA engine */</span>
<span class="cp">#define SDHCI_QUIRK_BROKEN_ADMA				(1&lt;&lt;6)</span>
<span class="cm">/* Controller can only DMA from 32-bit aligned addresses */</span>
<span class="cp">#define SDHCI_QUIRK_32BIT_DMA_ADDR			(1&lt;&lt;7)</span>
<span class="cm">/* Controller can only DMA chunk sizes that are a multiple of 32 bits */</span>
<span class="cp">#define SDHCI_QUIRK_32BIT_DMA_SIZE			(1&lt;&lt;8)</span>
<span class="cm">/* Controller can only ADMA chunks that are a multiple of 32 bits */</span>
<span class="cp">#define SDHCI_QUIRK_32BIT_ADMA_SIZE			(1&lt;&lt;9)</span>
<span class="cm">/* Controller needs to be reset after each request to stay stable */</span>
<span class="cp">#define SDHCI_QUIRK_RESET_AFTER_REQUEST			(1&lt;&lt;10)</span>
<span class="cm">/* Controller needs voltage and power writes to happen separately */</span>
<span class="cp">#define SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER		(1&lt;&lt;11)</span>
<span class="cm">/* Controller provides an incorrect timeout value for transfers */</span>
<span class="cp">#define SDHCI_QUIRK_BROKEN_TIMEOUT_VAL			(1&lt;&lt;12)</span>
<span class="cm">/* Controller has an issue with buffer bits for small transfers */</span>
<span class="cp">#define SDHCI_QUIRK_BROKEN_SMALL_PIO			(1&lt;&lt;13)</span>
<span class="cm">/* Controller does not provide transfer-complete interrupt when not busy */</span>
<span class="cp">#define SDHCI_QUIRK_NO_BUSY_IRQ				(1&lt;&lt;14)</span>
<span class="cm">/* Controller has unreliable card detection */</span>
<span class="cp">#define SDHCI_QUIRK_BROKEN_CARD_DETECTION		(1&lt;&lt;15)</span>
<span class="cm">/* Controller reports inverted write-protect state */</span>
<span class="cp">#define SDHCI_QUIRK_INVERTED_WRITE_PROTECT		(1&lt;&lt;16)</span>
<span class="cm">/* Controller has nonstandard clock management */</span>
<span class="cp">#define SDHCI_QUIRK_NONSTANDARD_CLOCK			(1&lt;&lt;17)</span>
<span class="cm">/* Controller does not like fast PIO transfers */</span>
<span class="cp">#define SDHCI_QUIRK_PIO_NEEDS_DELAY			(1&lt;&lt;18)</span>
<span class="cm">/* Controller losing signal/interrupt enable states after reset */</span>
<span class="cp">#define SDHCI_QUIRK_RESTORE_IRQS_AFTER_RESET		(1&lt;&lt;19)</span>
<span class="cm">/* Controller has to be forced to use block size of 2048 bytes */</span>
<span class="cp">#define SDHCI_QUIRK_FORCE_BLK_SZ_2048			(1&lt;&lt;20)</span>
<span class="cm">/* Controller cannot do multi-block transfers */</span>
<span class="cp">#define SDHCI_QUIRK_NO_MULTIBLOCK			(1&lt;&lt;21)</span>
<span class="cm">/* Controller can only handle 1-bit data transfers */</span>
<span class="cp">#define SDHCI_QUIRK_FORCE_1_BIT_DATA			(1&lt;&lt;22)</span>
<span class="cm">/* Controller needs 10ms delay between applying power and clock */</span>
<span class="cp">#define SDHCI_QUIRK_DELAY_AFTER_POWER			(1&lt;&lt;23)</span>
<span class="cm">/* Controller uses SDCLK instead of TMCLK for data timeouts */</span>
<span class="cp">#define SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK		(1&lt;&lt;24)</span>
<span class="cm">/* Controller reports wrong base clock capability */</span>
<span class="cp">#define SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN		(1&lt;&lt;25)</span>
<span class="cm">/* Controller cannot support End Attribute in NOP ADMA descriptor */</span>
<span class="cp">#define SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC		(1&lt;&lt;26)</span>
<span class="cm">/* Controller is missing device caps. Use caps provided by host */</span>
<span class="cp">#define SDHCI_QUIRK_MISSING_CAPS			(1&lt;&lt;27)</span>
<span class="cm">/* Controller uses Auto CMD12 command to stop the transfer */</span>
<span class="cp">#define SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12		(1&lt;&lt;28)</span>
<span class="cm">/* Controller doesn&#39;t have HISPD bit field in HI-SPEED SD card */</span>
<span class="cp">#define SDHCI_QUIRK_NO_HISPD_BIT			(1&lt;&lt;29)</span>
<span class="cm">/* Controller treats ADMA descriptors with length 0000h incorrectly */</span>
<span class="cp">#define SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC		(1&lt;&lt;30)</span>
<span class="cm">/* The read-only detection via SDHCI_PRESENT_STATE register is unstable */</span>
<span class="cp">#define SDHCI_QUIRK_UNSTABLE_RO_DETECT			(1&lt;&lt;31)</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">quirks2</span><span class="p">;</span>	<span class="cm">/* More deviations from spec. */</span>

<span class="cp">#define SDHCI_QUIRK2_HOST_OFF_CARD_ON			(1&lt;&lt;0)</span>

	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>		<span class="cm">/* Device IRQ */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">;</span>	<span class="cm">/* Mapped address */</span>

	<span class="k">const</span> <span class="k">struct</span> <span class="n">sdhci_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>	<span class="cm">/* Low level hw interface */</span>

	<span class="k">struct</span> <span class="n">regulator</span> <span class="o">*</span><span class="n">vmmc</span><span class="p">;</span>	<span class="cm">/* Power regulator */</span>

	<span class="cm">/* Internal data */</span>
	<span class="k">struct</span> <span class="n">mmc_host</span> <span class="o">*</span><span class="n">mmc</span><span class="p">;</span>	<span class="cm">/* MMC structure */</span>
	<span class="n">u64</span> <span class="n">dma_mask</span><span class="p">;</span>		<span class="cm">/* custom DMA mask */</span>

<span class="cp">#if defined(CONFIG_LEDS_CLASS) || defined(CONFIG_LEDS_CLASS_MODULE)</span>
	<span class="k">struct</span> <span class="n">led_classdev</span> <span class="n">led</span><span class="p">;</span>	<span class="cm">/* LED control */</span>
	<span class="kt">char</span> <span class="n">led_name</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="cp">#endif</span>

	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>	<span class="cm">/* Mutex */</span>

	<span class="kt">int</span> <span class="n">flags</span><span class="p">;</span>		<span class="cm">/* Host attributes */</span>
<span class="cp">#define SDHCI_USE_SDMA		(1&lt;&lt;0)	</span><span class="cm">/* Host is SDMA capable */</span><span class="cp"></span>
<span class="cp">#define SDHCI_USE_ADMA		(1&lt;&lt;1)	</span><span class="cm">/* Host is ADMA capable */</span><span class="cp"></span>
<span class="cp">#define SDHCI_REQ_USE_DMA	(1&lt;&lt;2)	</span><span class="cm">/* Use DMA for this req. */</span><span class="cp"></span>
<span class="cp">#define SDHCI_DEVICE_DEAD	(1&lt;&lt;3)	</span><span class="cm">/* Device unresponsive */</span><span class="cp"></span>
<span class="cp">#define SDHCI_SDR50_NEEDS_TUNING (1&lt;&lt;4)	</span><span class="cm">/* SDR50 needs tuning */</span><span class="cp"></span>
<span class="cp">#define SDHCI_NEEDS_RETUNING	(1&lt;&lt;5)	</span><span class="cm">/* Host needs retuning */</span><span class="cp"></span>
<span class="cp">#define SDHCI_AUTO_CMD12	(1&lt;&lt;6)	</span><span class="cm">/* Auto CMD12 support */</span><span class="cp"></span>
<span class="cp">#define SDHCI_AUTO_CMD23	(1&lt;&lt;7)	</span><span class="cm">/* Auto CMD23 support */</span><span class="cp"></span>
<span class="cp">#define SDHCI_PV_ENABLED	(1&lt;&lt;8)	</span><span class="cm">/* Preset value enabled */</span><span class="cp"></span>
<span class="cp">#define SDHCI_SDIO_IRQ_ENABLED	(1&lt;&lt;9)	</span><span class="cm">/* SDIO irq enabled */</span><span class="cp"></span>
<span class="cp">#define SDHCI_HS200_NEEDS_TUNING (1&lt;&lt;10)	</span><span class="cm">/* HS200 needs tuning */</span><span class="cp"></span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">version</span><span class="p">;</span>	<span class="cm">/* SDHCI spec. version */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_clk</span><span class="p">;</span>	<span class="cm">/* Max possible freq (MHz) */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout_clk</span><span class="p">;</span>	<span class="cm">/* Timeout freq (KHz) */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_mul</span><span class="p">;</span>	<span class="cm">/* Clock Muliplier value */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clock</span><span class="p">;</span>	<span class="cm">/* Current clock (MHz) */</span>
	<span class="n">u8</span> <span class="n">pwr</span><span class="p">;</span>			<span class="cm">/* Current voltage */</span>

	<span class="n">bool</span> <span class="n">runtime_suspended</span><span class="p">;</span>	<span class="cm">/* Host is runtime suspended */</span>

	<span class="k">struct</span> <span class="n">mmc_request</span> <span class="o">*</span><span class="n">mrq</span><span class="p">;</span>	<span class="cm">/* Current request */</span>
	<span class="k">struct</span> <span class="n">mmc_command</span> <span class="o">*</span><span class="n">cmd</span><span class="p">;</span>	<span class="cm">/* Current command */</span>
	<span class="k">struct</span> <span class="n">mmc_data</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>	<span class="cm">/* Current data request */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_early</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Data finished before cmd */</span>

	<span class="k">struct</span> <span class="n">sg_mapping_iter</span> <span class="n">sg_miter</span><span class="p">;</span>	<span class="cm">/* SG state for PIO */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blocks</span><span class="p">;</span>	<span class="cm">/* remaining PIO blocks */</span>

	<span class="kt">int</span> <span class="n">sg_count</span><span class="p">;</span>		<span class="cm">/* Mapped sg entries */</span>

	<span class="n">u8</span> <span class="o">*</span><span class="n">adma_desc</span><span class="p">;</span>		<span class="cm">/* ADMA descriptor table */</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">align_buffer</span><span class="p">;</span>	<span class="cm">/* Bounce buffer */</span>

	<span class="n">dma_addr_t</span> <span class="n">adma_addr</span><span class="p">;</span>	<span class="cm">/* Mapped ADMA descr. table */</span>
	<span class="n">dma_addr_t</span> <span class="n">align_addr</span><span class="p">;</span>	<span class="cm">/* Mapped bounce buffer */</span>

	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">card_tasklet</span><span class="p">;</span>	<span class="cm">/* Tasklet structures */</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">finish_tasklet</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">timer</span><span class="p">;</span>	<span class="cm">/* Timer for timeouts */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">caps</span><span class="p">;</span>	<span class="cm">/* Alternative capabilities */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>            <span class="n">ocr_avail_sdio</span><span class="p">;</span>	<span class="cm">/* OCR bit masks */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>            <span class="n">ocr_avail_sd</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>            <span class="n">ocr_avail_mmc</span><span class="p">;</span>

	<span class="n">wait_queue_head_t</span>	<span class="n">buf_ready_int</span><span class="p">;</span>	<span class="cm">/* Waitqueue for Buffer Read Ready interrupt */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">tuning_done</span><span class="p">;</span>	<span class="cm">/* Condition flag set when CMD19 succeeds */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">tuning_count</span><span class="p">;</span>	<span class="cm">/* Timer count for re-tuning */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">tuning_mode</span><span class="p">;</span>	<span class="cm">/* Re-tuning mode supported by host */</span>
<span class="cp">#define SDHCI_TUNING_MODE_1	0</span>
	<span class="k">struct</span> <span class="n">timer_list</span>	<span class="n">tuning_timer</span><span class="p">;</span>	<span class="cm">/* Timer for tuning */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">private</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="n">____cacheline_aligned</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* LINUX_MMC_SDHCI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
