{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 17:21:42 2024 " "Info: Processing started: Fri Sep 13 17:21:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/rv32i_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/rv32i_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_System " "Info: Found entity 1: RV32I_System" {  } { { "../ARM_System/RV32I_System.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/rv32i_core/basic_modules.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file /term project - multi cycle test_branch/arm_system/rv32i_core/basic_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adder_1bit " "Info: Found entity 2: adder_1bit" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Info: Found entity 3: mux2" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 178 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Info: Found entity 4: alu" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 adder_32bit " "Info: Found entity 5: adder_32bit" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 229 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memwrite MemWrite RV32ICPU.v(457) " "Info (10281): Verilog HDL Declaration information at RV32ICPU.v(457): object \"Memwrite\" differs only in case from object \"MemWrite\" in the same scope" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 457 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/rv32i_core/rv32icpu.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file /term project - multi cycle test_branch/arm_system/rv32i_core/rv32icpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainFSM " "Info: Found entity 1: mainFSM" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 aludec " "Info: Found entity 2: aludec" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Info: Found entity 3: datapath" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 262 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 RV32I " "Info: Found entity 4: RV32I" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Info: Found entity 5: controller" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 550 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/uart/txunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Warning (10268): Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Warning (10268): Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Warning (10268): Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/uart/clkunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Warning (10268): Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Info (10281): Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Info (10281): Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/uart/miniuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/uart/rxunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/timer/timercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Info: Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/gpio/gpio.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /term project - multi cycle test_branch/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Info: Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Info: Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/GPIO/GPIO.v" 258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/decoder/addr_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Info: Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Info: Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term project - multi cycle test_branch/arm_system/altera_mem_dual_port/ram2port_inst_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /term project - multi cycle test_branch/arm_system/altera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Info: Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcB_imm RV32ICPU.v(512) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(512): created implicit net for \"ALUSrcB_imm\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 512 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "auipc RV32ICPU.v(519) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(519): created implicit net for \"auipc\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 519 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lui RV32ICPU.v(520) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(520): created implicit net for \"lui\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 520 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memtoreg RV32ICPU.v(521) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(521): created implicit net for \"memtoreg\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 521 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alusrc RV32ICPU.v(524) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(524): created implicit net for \"alusrc\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 524 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout RV32ICPU.v(538) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(538): created implicit net for \"aluout\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 538 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp RV32ICPU.v(581) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(581): created implicit net for \"ALUOp\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 581 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I_System " "Info: Elaborating entity \"RV32I_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Info: Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/RV32I_System.v" "pll0" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Info: Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Info: Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I RV32I:_RV32I " "Info: Elaborating entity \"RV32I\" for hierarchy \"RV32I:_RV32I\"" {  } { { "../ARM_System/RV32I_System.v" "_RV32I" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller RV32I:_RV32I\|controller:i_controller " "Info: Elaborating entity \"controller\" for hierarchy \"RV32I:_RV32I\|controller:i_controller\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_controller" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFSM RV32I:_RV32I\|controller:i_controller\|mainFSM:i_mainsFSM " "Info: Elaborating entity \"mainFSM\" for hierarchy \"RV32I:_RV32I\|controller:i_controller\|mainFSM:i_mainsFSM\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_mainsFSM" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 582 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp RV32ICPU.v(72) " "Warning (10240): Verilog HDL Always Construct warning at RV32ICPU.v(72): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUSrcB_imm RV32ICPU.v(31) " "Warning (10034): Output port \"ALUSrcB_imm\" at RV32ICPU.v(31) has no driver" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp RV32ICPU.v(72) " "Info (10041): Inferred latch for \"ALUOp\" at RV32ICPU.v(72)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec " "Info: Elaborating entity \"aludec\" for hierarchy \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_aludec" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 589 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RV32ICPU.v(203) " "Warning (10270): Verilog HDL Case Statement warning at RV32ICPU.v(203): incomplete case statement has no default case item" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 203 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrol RV32ICPU.v(184) " "Warning (10240): Verilog HDL Always Construct warning at RV32ICPU.v(184): inferring latch(es) for variable \"alucontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] RV32ICPU.v(184) " "Info (10041): Inferred latch for \"alucontrol\[0\]\" at RV32ICPU.v(184)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] RV32ICPU.v(184) " "Info (10041): Inferred latch for \"alucontrol\[1\]\" at RV32ICPU.v(184)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] RV32ICPU.v(184) " "Info (10041): Inferred latch for \"alucontrol\[2\]\" at RV32ICPU.v(184)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] RV32ICPU.v(184) " "Info (10041): Inferred latch for \"alucontrol\[3\]\" at RV32ICPU.v(184)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[4\] RV32ICPU.v(184) " "Info (10041): Inferred latch for \"alucontrol\[4\]\" at RV32ICPU.v(184)" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath RV32I:_RV32I\|datapath:i_datapath " "Info: Elaborating entity \"datapath\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_datapath" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 542 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "se_imm_itype RV32ICPU.v(295) " "Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(295): object \"se_imm_itype\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "se_imm_stype RV32ICPU.v(296) " "Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(296): object \"se_imm_stype\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_dest RV32ICPU.v(300) " "Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(300): object \"branch_dest\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jal_dest RV32ICPU.v(300) " "Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(300): object \"jal_dest\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jalr_dest RV32ICPU.v(300) " "Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(300): object \"jalr_dest\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile " "Info: Elaborating entity \"regfile\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_regfile" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu " "Info: Elaborating entity \"alu\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "i_alu" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 445 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slt basic_modules.v(198) " "Warning (10036): Verilog HDL or VHDL warning at basic_modules.v(198): object \"slt\" assigned a value but never read" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32 " "Info: Elaborating entity \"adder_32bit\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "iadder32" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31 " "Info: Elaborating entity \"adder_1bit\" for hierarchy \"RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "bit31" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Info: Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/RV32I_System.v" "Inst_Data_Mem" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Info: Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9b2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9b2 " "Info: Found entity 1: altsyncram_i9b2" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/altsyncram_i9b2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9b2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated " "Info: Elaborating entity \"altsyncram_i9b2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 964 insts_data.mif " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (964) in the Memory Initialization File \"insts_data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Info: Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/RV32I_System.v" "Decoder" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Info: Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/RV32I_System.v" "Timer" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/RV32I_System.v" "UART" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Info: Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/RV32I_System.v" "uGPIO" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_System.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Info: Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "D:/term project - multi cycle test_branch/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dts3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dts3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dts3 " "Info: Found entity 1: altsyncram_dts3" {  } { { "db/altsyncram_dts3.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/altsyncram_dts3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_shq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shq1 " "Info: Found entity 1: altsyncram_shq1" {  } { { "db/altsyncram_shq1.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/altsyncram_shq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Info: Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/mux_eoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdi " "Info: Found entity 1: cntr_sdi" {  } { { "db/cntr_sdi.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cntr_sdi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Info: Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Info: Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cntr_v1j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Info: Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cntr_1ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[0\] acq_trigger_in\[0\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[0\]\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[0\] acq_data_in\[0\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[0\]\" connects to port \"acq_data_in\[0\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[10\] acq_trigger_in\[1\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[10\]\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[10\] acq_data_in\[1\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[10\]\" connects to port \"acq_data_in\[1\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[11\] acq_trigger_in\[2\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[11\]\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[11\] acq_data_in\[2\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[11\]\" connects to port \"acq_data_in\[2\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[12\] acq_trigger_in\[3\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[12\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[12\] acq_data_in\[3\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[12\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[13\] acq_trigger_in\[4\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[13\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[13\] acq_data_in\[4\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[13\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[14\] acq_trigger_in\[5\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[14\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[14\] acq_data_in\[5\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[14\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[15\] acq_trigger_in\[6\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[15\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[15\] acq_data_in\[6\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[15\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[16\] acq_trigger_in\[7\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[16\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[16\] acq_data_in\[7\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[16\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[17\] acq_trigger_in\[8\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[17\]\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[17\] acq_data_in\[8\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[17\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[18\] acq_trigger_in\[9\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[18\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[18\] acq_data_in\[9\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[18\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[19\] acq_trigger_in\[10\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[19\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[19\] acq_data_in\[10\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[19\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[1\] acq_trigger_in\[11\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[1\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[1\] acq_data_in\[11\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[1\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[20\] acq_trigger_in\[12\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[20\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[20\] acq_data_in\[12\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[20\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[21\] acq_trigger_in\[13\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[21\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[21\] acq_data_in\[13\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[21\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[22\] acq_trigger_in\[14\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[22\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[22\] acq_data_in\[14\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[22\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[23\] acq_trigger_in\[15\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[23\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[23\] acq_data_in\[15\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[23\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[24\] acq_trigger_in\[16\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[24\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[24\] acq_data_in\[16\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[24\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[25\] acq_trigger_in\[17\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[25\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[25\] acq_data_in\[17\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[25\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[26\] acq_trigger_in\[18\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[26\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[26\] acq_data_in\[18\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[26\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[27\] acq_trigger_in\[19\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[27\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[27\] acq_data_in\[19\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[27\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[28\] acq_trigger_in\[20\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[28\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[28\] acq_data_in\[20\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[28\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[29\] acq_trigger_in\[21\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[29\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[29\] acq_data_in\[21\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[29\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[2\] acq_trigger_in\[22\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[2\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[2\] acq_data_in\[22\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[2\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[30\] acq_trigger_in\[23\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[30\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[30\] acq_data_in\[23\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[30\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[31\] acq_trigger_in\[24\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[31\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[31\] acq_data_in\[24\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[31\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[3\] acq_trigger_in\[25\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[3\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[3\] acq_data_in\[25\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[3\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[4\] acq_trigger_in\[26\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[4\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[4\] acq_data_in\[26\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[4\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[5\] acq_trigger_in\[27\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[5\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[5\] acq_data_in\[27\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[5\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[6\] acq_trigger_in\[28\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[6\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[6\] acq_data_in\[28\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[6\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[7\] acq_trigger_in\[29\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[7\]\" connects to port \"acq_trigger_in\[29\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[7\] acq_data_in\[29\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[7\]\" connects to port \"acq_data_in\[29\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[8\] acq_trigger_in\[30\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[8\]\" connects to port \"acq_trigger_in\[30\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[8\] acq_data_in\[30\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[8\]\" connects to port \"acq_data_in\[30\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[9\] acq_trigger_in\[31\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[9\]\" connects to port \"acq_trigger_in\[31\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|OldPC\[9\] acq_data_in\[31\] " "Info: Source node \"RV32I:_RV32I\|OldPC\[9\]\" connects to port \"acq_data_in\[31\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "OldPC\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|clk acq_trigger_in\[32\] " "Info: Source node \"RV32I:_RV32I\|clk\" connects to port \"acq_trigger_in\[32\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "clk" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 453 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|clk acq_data_in\[32\] " "Info: Source node \"RV32I:_RV32I\|clk\" connects to port \"acq_data_in\[32\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "clk" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 453 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[0\] acq_trigger_in\[33\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[0\]\" connects to port \"acq_trigger_in\[33\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[0\] acq_data_in\[33\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[0\]\" connects to port \"acq_data_in\[33\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[1\] acq_trigger_in\[34\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[1\]\" connects to port \"acq_trigger_in\[34\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[1\] acq_data_in\[34\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[1\]\" connects to port \"acq_data_in\[34\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[2\] acq_trigger_in\[35\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[2\]\" connects to port \"acq_trigger_in\[35\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[2\] acq_data_in\[35\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[2\]\" connects to port \"acq_data_in\[35\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[3\] acq_trigger_in\[36\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[3\]\" connects to port \"acq_trigger_in\[36\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[3\] acq_data_in\[36\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[3\]\" connects to port \"acq_data_in\[36\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[4\] acq_trigger_in\[37\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[4\]\" connects to port \"acq_trigger_in\[37\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[4\] acq_data_in\[37\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd\[4\]\" connects to port \"acq_data_in\[37\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 9 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[0\] acq_trigger_in\[38\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[0\]\" connects to port \"acq_trigger_in\[38\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[0\] acq_data_in\[38\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[0\]\" connects to port \"acq_data_in\[38\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[10\] acq_trigger_in\[39\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[10\]\" connects to port \"acq_trigger_in\[39\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[10\] acq_data_in\[39\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[10\]\" connects to port \"acq_data_in\[39\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[11\] acq_trigger_in\[40\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[11\]\" connects to port \"acq_trigger_in\[40\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[11\] acq_data_in\[40\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[11\]\" connects to port \"acq_data_in\[40\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[12\] acq_trigger_in\[41\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[12\]\" connects to port \"acq_trigger_in\[41\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[12\] acq_data_in\[41\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[12\]\" connects to port \"acq_data_in\[41\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[13\] acq_trigger_in\[42\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[13\]\" connects to port \"acq_trigger_in\[42\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[13\] acq_data_in\[42\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[13\]\" connects to port \"acq_data_in\[42\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[14\] acq_trigger_in\[43\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[14\]\" connects to port \"acq_trigger_in\[43\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[14\] acq_data_in\[43\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[14\]\" connects to port \"acq_data_in\[43\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[15\] acq_trigger_in\[44\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[15\]\" connects to port \"acq_trigger_in\[44\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[15\] acq_data_in\[44\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[15\]\" connects to port \"acq_data_in\[44\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[16\] acq_trigger_in\[45\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[16\]\" connects to port \"acq_trigger_in\[45\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[16\] acq_data_in\[45\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[16\]\" connects to port \"acq_data_in\[45\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[17\] acq_trigger_in\[46\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[17\]\" connects to port \"acq_trigger_in\[46\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[17\] acq_data_in\[46\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[17\]\" connects to port \"acq_data_in\[46\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[18\] acq_trigger_in\[47\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[18\]\" connects to port \"acq_trigger_in\[47\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[18\] acq_data_in\[47\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[18\]\" connects to port \"acq_data_in\[47\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[19\] acq_trigger_in\[48\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[19\]\" connects to port \"acq_trigger_in\[48\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[19\] acq_data_in\[48\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[19\]\" connects to port \"acq_data_in\[48\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[1\] acq_trigger_in\[49\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[1\]\" connects to port \"acq_trigger_in\[49\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[1\] acq_data_in\[49\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[1\]\" connects to port \"acq_data_in\[49\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[20\] acq_trigger_in\[50\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[20\]\" connects to port \"acq_trigger_in\[50\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[20\] acq_data_in\[50\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[20\]\" connects to port \"acq_data_in\[50\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[21\] acq_trigger_in\[51\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[21\]\" connects to port \"acq_trigger_in\[51\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[21\] acq_data_in\[51\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[21\]\" connects to port \"acq_data_in\[51\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[22\] acq_trigger_in\[52\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[22\]\" connects to port \"acq_trigger_in\[52\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[22\] acq_data_in\[52\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[22\]\" connects to port \"acq_data_in\[52\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[23\] acq_trigger_in\[53\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[23\]\" connects to port \"acq_trigger_in\[53\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[23\] acq_data_in\[53\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[23\]\" connects to port \"acq_data_in\[53\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[24\] acq_trigger_in\[54\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[24\]\" connects to port \"acq_trigger_in\[54\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[24\] acq_data_in\[54\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[24\]\" connects to port \"acq_data_in\[54\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[25\] acq_trigger_in\[55\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[25\]\" connects to port \"acq_trigger_in\[55\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[25\] acq_data_in\[55\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[25\]\" connects to port \"acq_data_in\[55\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[26\] acq_trigger_in\[56\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[26\]\" connects to port \"acq_trigger_in\[56\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[26\] acq_data_in\[56\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[26\]\" connects to port \"acq_data_in\[56\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[27\] acq_trigger_in\[57\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[27\]\" connects to port \"acq_trigger_in\[57\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[27\] acq_data_in\[57\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[27\]\" connects to port \"acq_data_in\[57\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[28\] acq_trigger_in\[58\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[28\]\" connects to port \"acq_trigger_in\[58\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[28\] acq_data_in\[58\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[28\]\" connects to port \"acq_data_in\[58\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[29\] acq_trigger_in\[59\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[29\]\" connects to port \"acq_trigger_in\[59\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[29\] acq_data_in\[59\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[29\]\" connects to port \"acq_data_in\[59\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[2\] acq_trigger_in\[60\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[2\]\" connects to port \"acq_trigger_in\[60\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[2\] acq_data_in\[60\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[2\]\" connects to port \"acq_data_in\[60\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[30\] acq_trigger_in\[61\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[30\]\" connects to port \"acq_trigger_in\[61\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[30\] acq_data_in\[61\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[30\]\" connects to port \"acq_data_in\[61\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[31\] acq_trigger_in\[62\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[31\]\" connects to port \"acq_trigger_in\[62\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[31\] acq_data_in\[62\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[31\]\" connects to port \"acq_data_in\[62\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[3\] acq_trigger_in\[63\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[3\]\" connects to port \"acq_trigger_in\[63\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[3\] acq_data_in\[63\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[3\]\" connects to port \"acq_data_in\[63\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[4\] acq_trigger_in\[64\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[4\]\" connects to port \"acq_trigger_in\[64\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[4\] acq_data_in\[64\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[4\]\" connects to port \"acq_data_in\[64\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[5\] acq_trigger_in\[65\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[5\]\" connects to port \"acq_trigger_in\[65\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[5\] acq_data_in\[65\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[5\]\" connects to port \"acq_data_in\[65\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[6\] acq_trigger_in\[66\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[6\]\" connects to port \"acq_trigger_in\[66\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[6\] acq_data_in\[66\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[6\]\" connects to port \"acq_data_in\[66\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[7\] acq_trigger_in\[67\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[7\]\" connects to port \"acq_trigger_in\[67\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[7\] acq_data_in\[67\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[7\]\" connects to port \"acq_data_in\[67\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[8\] acq_trigger_in\[68\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[8\]\" connects to port \"acq_trigger_in\[68\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[8\] acq_data_in\[68\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[8\]\" connects to port \"acq_data_in\[68\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[9\] acq_trigger_in\[69\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[9\]\" connects to port \"acq_trigger_in\[69\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[9\] acq_data_in\[69\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rd_data\[9\]\" connects to port \"acq_data_in\[69\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rd_data\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 10 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[0\] acq_trigger_in\[70\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[0\]\" connects to port \"acq_trigger_in\[70\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[0\] acq_data_in\[70\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[0\]\" connects to port \"acq_data_in\[70\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[1\] acq_trigger_in\[71\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[1\]\" connects to port \"acq_trigger_in\[71\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[1\] acq_data_in\[71\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[1\]\" connects to port \"acq_data_in\[71\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[2\] acq_trigger_in\[72\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[2\]\" connects to port \"acq_trigger_in\[72\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[2\] acq_data_in\[72\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[2\]\" connects to port \"acq_data_in\[72\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[3\] acq_trigger_in\[73\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[3\]\" connects to port \"acq_trigger_in\[73\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[3\] acq_data_in\[73\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[3\]\" connects to port \"acq_data_in\[73\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[4\] acq_trigger_in\[74\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[4\]\" connects to port \"acq_trigger_in\[74\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[4\] acq_data_in\[74\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1\[4\]\" connects to port \"acq_data_in\[74\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[0\] acq_trigger_in\[75\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[0\]\" connects to port \"acq_trigger_in\[75\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[0\] acq_data_in\[75\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[0\]\" connects to port \"acq_data_in\[75\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[10\] acq_trigger_in\[76\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[10\]\" connects to port \"acq_trigger_in\[76\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[10\] acq_data_in\[76\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[10\]\" connects to port \"acq_data_in\[76\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[11\] acq_trigger_in\[77\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[11\]\" connects to port \"acq_trigger_in\[77\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[11\] acq_data_in\[77\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[11\]\" connects to port \"acq_data_in\[77\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[12\] acq_trigger_in\[78\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[12\]\" connects to port \"acq_trigger_in\[78\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[12\] acq_data_in\[78\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[12\]\" connects to port \"acq_data_in\[78\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[13\] acq_trigger_in\[79\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[13\]\" connects to port \"acq_trigger_in\[79\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[13\] acq_data_in\[79\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[13\]\" connects to port \"acq_data_in\[79\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[14\] acq_trigger_in\[80\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[14\]\" connects to port \"acq_trigger_in\[80\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[14\] acq_data_in\[80\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[14\]\" connects to port \"acq_data_in\[80\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[15\] acq_trigger_in\[81\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[15\]\" connects to port \"acq_trigger_in\[81\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[15\] acq_data_in\[81\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[15\]\" connects to port \"acq_data_in\[81\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[16\] acq_trigger_in\[82\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[16\]\" connects to port \"acq_trigger_in\[82\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[16\] acq_data_in\[82\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[16\]\" connects to port \"acq_data_in\[82\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[17\] acq_trigger_in\[83\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[17\]\" connects to port \"acq_trigger_in\[83\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[17\] acq_data_in\[83\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[17\]\" connects to port \"acq_data_in\[83\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[18\] acq_trigger_in\[84\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[18\]\" connects to port \"acq_trigger_in\[84\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[18\] acq_data_in\[84\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[18\]\" connects to port \"acq_data_in\[84\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[19\] acq_trigger_in\[85\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[19\]\" connects to port \"acq_trigger_in\[85\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[19\] acq_data_in\[85\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[19\]\" connects to port \"acq_data_in\[85\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[1\] acq_trigger_in\[86\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[1\]\" connects to port \"acq_trigger_in\[86\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[1\] acq_data_in\[86\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[1\]\" connects to port \"acq_data_in\[86\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[20\] acq_trigger_in\[87\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[20\]\" connects to port \"acq_trigger_in\[87\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[20\] acq_data_in\[87\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[20\]\" connects to port \"acq_data_in\[87\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[21\] acq_trigger_in\[88\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[21\]\" connects to port \"acq_trigger_in\[88\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[21\] acq_data_in\[88\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[21\]\" connects to port \"acq_data_in\[88\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[22\] acq_trigger_in\[89\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[22\]\" connects to port \"acq_trigger_in\[89\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[22\] acq_data_in\[89\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[22\]\" connects to port \"acq_data_in\[89\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[23\] acq_trigger_in\[90\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[23\]\" connects to port \"acq_trigger_in\[90\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[23\] acq_data_in\[90\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[23\]\" connects to port \"acq_data_in\[90\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[24\] acq_trigger_in\[91\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[24\]\" connects to port \"acq_trigger_in\[91\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[24\] acq_data_in\[91\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[24\]\" connects to port \"acq_data_in\[91\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[25\] acq_trigger_in\[92\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[25\]\" connects to port \"acq_trigger_in\[92\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[25\] acq_data_in\[92\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[25\]\" connects to port \"acq_data_in\[92\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[26\] acq_trigger_in\[93\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[26\]\" connects to port \"acq_trigger_in\[93\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[26\] acq_data_in\[93\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[26\]\" connects to port \"acq_data_in\[93\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[27\] acq_trigger_in\[94\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[27\]\" connects to port \"acq_trigger_in\[94\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[27\] acq_data_in\[94\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[27\]\" connects to port \"acq_data_in\[94\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[28\] acq_trigger_in\[95\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[28\]\" connects to port \"acq_trigger_in\[95\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[28\] acq_data_in\[95\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[28\]\" connects to port \"acq_data_in\[95\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[29\] acq_trigger_in\[96\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[29\]\" connects to port \"acq_trigger_in\[96\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[29\] acq_data_in\[96\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[29\]\" connects to port \"acq_data_in\[96\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[2\] acq_trigger_in\[97\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[2\]\" connects to port \"acq_trigger_in\[97\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[2\] acq_data_in\[97\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[2\]\" connects to port \"acq_data_in\[97\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[30\] acq_trigger_in\[98\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[30\]\" connects to port \"acq_trigger_in\[98\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[30\] acq_data_in\[98\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[30\]\" connects to port \"acq_data_in\[98\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[31\] acq_trigger_in\[99\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[31\]\" connects to port \"acq_trigger_in\[99\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[31\] acq_data_in\[99\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[31\]\" connects to port \"acq_data_in\[99\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[3\] acq_trigger_in\[100\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[3\]\" connects to port \"acq_trigger_in\[100\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[3\] acq_data_in\[100\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[3\]\" connects to port \"acq_data_in\[100\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[4\] acq_trigger_in\[101\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[4\]\" connects to port \"acq_trigger_in\[101\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[4\] acq_data_in\[101\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[4\]\" connects to port \"acq_data_in\[101\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[5\] acq_trigger_in\[102\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[5\]\" connects to port \"acq_trigger_in\[102\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[5\] acq_data_in\[102\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[5\]\" connects to port \"acq_data_in\[102\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[6\] acq_trigger_in\[103\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[6\]\" connects to port \"acq_trigger_in\[103\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[6\] acq_data_in\[103\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[6\]\" connects to port \"acq_data_in\[103\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[7\] acq_trigger_in\[104\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[7\]\" connects to port \"acq_trigger_in\[104\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[7\] acq_data_in\[104\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[7\]\" connects to port \"acq_data_in\[104\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[8\] acq_trigger_in\[105\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[8\]\" connects to port \"acq_trigger_in\[105\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[8\] acq_data_in\[105\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[8\]\" connects to port \"acq_data_in\[105\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[9\] acq_trigger_in\[106\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[9\]\" connects to port \"acq_trigger_in\[106\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[9\] acq_data_in\[106\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs1_data\[9\]\" connects to port \"acq_data_in\[106\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs1_data\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[0\] acq_trigger_in\[107\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[0\]\" connects to port \"acq_trigger_in\[107\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[0\] acq_data_in\[107\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[0\]\" connects to port \"acq_data_in\[107\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[1\] acq_trigger_in\[108\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[1\]\" connects to port \"acq_trigger_in\[108\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[1\] acq_data_in\[108\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[1\]\" connects to port \"acq_data_in\[108\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[2\] acq_trigger_in\[109\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[2\]\" connects to port \"acq_trigger_in\[109\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[2\] acq_data_in\[109\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[2\]\" connects to port \"acq_data_in\[109\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[3\] acq_trigger_in\[110\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[3\]\" connects to port \"acq_trigger_in\[110\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[3\] acq_data_in\[110\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[3\]\" connects to port \"acq_data_in\[110\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[4\] acq_trigger_in\[111\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[4\]\" connects to port \"acq_trigger_in\[111\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[4\] acq_data_in\[111\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2\[4\]\" connects to port \"acq_data_in\[111\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 8 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[0\] acq_trigger_in\[112\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[0\]\" connects to port \"acq_trigger_in\[112\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[0\] acq_data_in\[112\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[0\]\" connects to port \"acq_data_in\[112\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[10\] acq_trigger_in\[113\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[10\]\" connects to port \"acq_trigger_in\[113\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[10\] acq_data_in\[113\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[10\]\" connects to port \"acq_data_in\[113\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[11\] acq_trigger_in\[114\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[11\]\" connects to port \"acq_trigger_in\[114\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[11\] acq_data_in\[114\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[11\]\" connects to port \"acq_data_in\[114\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[12\] acq_trigger_in\[115\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[12\]\" connects to port \"acq_trigger_in\[115\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[12\] acq_data_in\[115\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[12\]\" connects to port \"acq_data_in\[115\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[13\] acq_trigger_in\[116\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[13\]\" connects to port \"acq_trigger_in\[116\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[13\] acq_data_in\[116\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[13\]\" connects to port \"acq_data_in\[116\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[14\] acq_trigger_in\[117\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[14\]\" connects to port \"acq_trigger_in\[117\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[14\] acq_data_in\[117\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[14\]\" connects to port \"acq_data_in\[117\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[15\] acq_trigger_in\[118\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[15\]\" connects to port \"acq_trigger_in\[118\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[15\] acq_data_in\[118\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[15\]\" connects to port \"acq_data_in\[118\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[16\] acq_trigger_in\[119\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[16\]\" connects to port \"acq_trigger_in\[119\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[16\] acq_data_in\[119\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[16\]\" connects to port \"acq_data_in\[119\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[17\] acq_trigger_in\[120\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[17\]\" connects to port \"acq_trigger_in\[120\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[17\] acq_data_in\[120\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[17\]\" connects to port \"acq_data_in\[120\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[18\] acq_trigger_in\[121\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[18\]\" connects to port \"acq_trigger_in\[121\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[18\] acq_data_in\[121\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[18\]\" connects to port \"acq_data_in\[121\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[19\] acq_trigger_in\[122\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[19\]\" connects to port \"acq_trigger_in\[122\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[19\] acq_data_in\[122\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[19\]\" connects to port \"acq_data_in\[122\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[1\] acq_trigger_in\[123\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[1\]\" connects to port \"acq_trigger_in\[123\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[1\] acq_data_in\[123\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[1\]\" connects to port \"acq_data_in\[123\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[20\] acq_trigger_in\[124\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[20\]\" connects to port \"acq_trigger_in\[124\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[20\] acq_data_in\[124\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[20\]\" connects to port \"acq_data_in\[124\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[21\] acq_trigger_in\[125\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[21\]\" connects to port \"acq_trigger_in\[125\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[21\] acq_data_in\[125\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[21\]\" connects to port \"acq_data_in\[125\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[22\] acq_trigger_in\[126\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[22\]\" connects to port \"acq_trigger_in\[126\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[22\] acq_data_in\[126\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[22\]\" connects to port \"acq_data_in\[126\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[23\] acq_trigger_in\[127\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[23\]\" connects to port \"acq_trigger_in\[127\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[23\] acq_data_in\[127\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[23\]\" connects to port \"acq_data_in\[127\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[24\] acq_trigger_in\[128\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[24\]\" connects to port \"acq_trigger_in\[128\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[24\] acq_data_in\[128\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[24\]\" connects to port \"acq_data_in\[128\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[25\] acq_trigger_in\[129\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[25\]\" connects to port \"acq_trigger_in\[129\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[25\] acq_data_in\[129\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[25\]\" connects to port \"acq_data_in\[129\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[26\] acq_trigger_in\[130\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[26\]\" connects to port \"acq_trigger_in\[130\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[26\] acq_data_in\[130\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[26\]\" connects to port \"acq_data_in\[130\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[27\] acq_trigger_in\[131\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[27\]\" connects to port \"acq_trigger_in\[131\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[27\] acq_data_in\[131\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[27\]\" connects to port \"acq_data_in\[131\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[28\] acq_trigger_in\[132\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[28\]\" connects to port \"acq_trigger_in\[132\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[28\] acq_data_in\[132\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[28\]\" connects to port \"acq_data_in\[132\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[29\] acq_trigger_in\[133\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[29\]\" connects to port \"acq_trigger_in\[133\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[29\] acq_data_in\[133\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[29\]\" connects to port \"acq_data_in\[133\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[2\] acq_trigger_in\[134\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[2\]\" connects to port \"acq_trigger_in\[134\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[2\] acq_data_in\[134\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[2\]\" connects to port \"acq_data_in\[134\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[30\] acq_trigger_in\[135\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[30\]\" connects to port \"acq_trigger_in\[135\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[30\] acq_data_in\[135\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[30\]\" connects to port \"acq_data_in\[135\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[31\] acq_trigger_in\[136\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[31\]\" connects to port \"acq_trigger_in\[136\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[31\] acq_data_in\[136\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[31\]\" connects to port \"acq_data_in\[136\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[3\] acq_trigger_in\[137\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[3\]\" connects to port \"acq_trigger_in\[137\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[3\] acq_data_in\[137\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[3\]\" connects to port \"acq_data_in\[137\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[4\] acq_trigger_in\[138\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[4\]\" connects to port \"acq_trigger_in\[138\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[4\] acq_data_in\[138\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[4\]\" connects to port \"acq_data_in\[138\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[5\] acq_trigger_in\[139\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[5\]\" connects to port \"acq_trigger_in\[139\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[5\] acq_data_in\[139\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[5\]\" connects to port \"acq_data_in\[139\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[6\] acq_trigger_in\[140\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[6\]\" connects to port \"acq_trigger_in\[140\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[6\] acq_data_in\[140\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[6\]\" connects to port \"acq_data_in\[140\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[7\] acq_trigger_in\[141\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[7\]\" connects to port \"acq_trigger_in\[141\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[7\] acq_data_in\[141\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[7\]\" connects to port \"acq_data_in\[141\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[8\] acq_trigger_in\[142\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[8\]\" connects to port \"acq_trigger_in\[142\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[8\] acq_data_in\[142\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[8\]\" connects to port \"acq_data_in\[142\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[9\] acq_trigger_in\[143\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[9\]\" connects to port \"acq_trigger_in\[143\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[9\] acq_data_in\[143\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|rs2_data\[9\]\" connects to port \"acq_data_in\[143\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "rs2_data\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 11 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[0\] acq_trigger_in\[144\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[0\]\" connects to port \"acq_trigger_in\[144\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[0\] acq_data_in\[144\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[0\]\" connects to port \"acq_data_in\[144\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[10\] acq_trigger_in\[145\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[10\]\" connects to port \"acq_trigger_in\[145\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[10\] acq_data_in\[145\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[10\]\" connects to port \"acq_data_in\[145\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[11\] acq_trigger_in\[146\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[11\]\" connects to port \"acq_trigger_in\[146\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[11\] acq_data_in\[146\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[11\]\" connects to port \"acq_data_in\[146\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[12\] acq_trigger_in\[147\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[12\]\" connects to port \"acq_trigger_in\[147\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[12\] acq_data_in\[147\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[12\]\" connects to port \"acq_data_in\[147\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[13\] acq_trigger_in\[148\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[13\]\" connects to port \"acq_trigger_in\[148\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[13\] acq_data_in\[148\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[13\]\" connects to port \"acq_data_in\[148\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[14\] acq_trigger_in\[149\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[14\]\" connects to port \"acq_trigger_in\[149\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[14\] acq_data_in\[149\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[14\]\" connects to port \"acq_data_in\[149\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[15\] acq_trigger_in\[150\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[15\]\" connects to port \"acq_trigger_in\[150\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[15\] acq_data_in\[150\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[15\]\" connects to port \"acq_data_in\[150\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[16\] acq_trigger_in\[151\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[16\]\" connects to port \"acq_trigger_in\[151\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[16\] acq_data_in\[151\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[16\]\" connects to port \"acq_data_in\[151\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[17\] acq_trigger_in\[152\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[17\]\" connects to port \"acq_trigger_in\[152\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[17\] acq_data_in\[152\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[17\]\" connects to port \"acq_data_in\[152\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[18\] acq_trigger_in\[153\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[18\]\" connects to port \"acq_trigger_in\[153\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[18\] acq_data_in\[153\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[18\]\" connects to port \"acq_data_in\[153\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[19\] acq_trigger_in\[154\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[19\]\" connects to port \"acq_trigger_in\[154\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[19\] acq_data_in\[154\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[19\]\" connects to port \"acq_data_in\[154\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[1\] acq_trigger_in\[155\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[1\]\" connects to port \"acq_trigger_in\[155\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[1\] acq_data_in\[155\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[1\]\" connects to port \"acq_data_in\[155\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[20\] acq_trigger_in\[156\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[20\]\" connects to port \"acq_trigger_in\[156\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[20\] acq_data_in\[156\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[20\]\" connects to port \"acq_data_in\[156\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[21\] acq_trigger_in\[157\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[21\]\" connects to port \"acq_trigger_in\[157\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[21\] acq_data_in\[157\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[21\]\" connects to port \"acq_data_in\[157\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[22\] acq_trigger_in\[158\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[22\]\" connects to port \"acq_trigger_in\[158\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[22\] acq_data_in\[158\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[22\]\" connects to port \"acq_data_in\[158\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[23\] acq_trigger_in\[159\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[23\]\" connects to port \"acq_trigger_in\[159\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[23\] acq_data_in\[159\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[23\]\" connects to port \"acq_data_in\[159\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[24\] acq_trigger_in\[160\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[24\]\" connects to port \"acq_trigger_in\[160\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[24\] acq_data_in\[160\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[24\]\" connects to port \"acq_data_in\[160\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[25\] acq_trigger_in\[161\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[25\]\" connects to port \"acq_trigger_in\[161\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[25\] acq_data_in\[161\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[25\]\" connects to port \"acq_data_in\[161\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[26\] acq_trigger_in\[162\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[26\]\" connects to port \"acq_trigger_in\[162\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[26\] acq_data_in\[162\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[26\]\" connects to port \"acq_data_in\[162\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[27\] acq_trigger_in\[163\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[27\]\" connects to port \"acq_trigger_in\[163\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[27\] acq_data_in\[163\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[27\]\" connects to port \"acq_data_in\[163\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[28\] acq_trigger_in\[164\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[28\]\" connects to port \"acq_trigger_in\[164\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[28\] acq_data_in\[164\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[28\]\" connects to port \"acq_data_in\[164\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[29\] acq_trigger_in\[165\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[29\]\" connects to port \"acq_trigger_in\[165\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[29\] acq_data_in\[165\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[29\]\" connects to port \"acq_data_in\[165\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[2\] acq_trigger_in\[166\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[2\]\" connects to port \"acq_trigger_in\[166\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[2\] acq_data_in\[166\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[2\]\" connects to port \"acq_data_in\[166\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[30\] acq_trigger_in\[167\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[30\]\" connects to port \"acq_trigger_in\[167\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[30\] acq_data_in\[167\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[30\]\" connects to port \"acq_data_in\[167\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[31\] acq_trigger_in\[168\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[31\]\" connects to port \"acq_trigger_in\[168\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[31\] acq_data_in\[168\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[31\]\" connects to port \"acq_data_in\[168\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[3\] acq_trigger_in\[169\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[3\]\" connects to port \"acq_trigger_in\[169\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[3\] acq_data_in\[169\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[3\]\" connects to port \"acq_data_in\[169\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[4\] acq_trigger_in\[170\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[4\]\" connects to port \"acq_trigger_in\[170\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[4\] acq_data_in\[170\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[4\]\" connects to port \"acq_data_in\[170\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[5\] acq_trigger_in\[171\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[5\]\" connects to port \"acq_trigger_in\[171\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[5\] acq_data_in\[171\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[5\]\" connects to port \"acq_data_in\[171\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[6\] acq_trigger_in\[172\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[6\]\" connects to port \"acq_trigger_in\[172\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[6\] acq_data_in\[172\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[6\]\" connects to port \"acq_data_in\[172\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[7\] acq_trigger_in\[173\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[7\]\" connects to port \"acq_trigger_in\[173\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[7\] acq_data_in\[173\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[7\]\" connects to port \"acq_data_in\[173\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[8\] acq_trigger_in\[174\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[8\]\" connects to port \"acq_trigger_in\[174\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[8\] acq_data_in\[174\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[8\]\" connects to port \"acq_data_in\[174\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[9\] acq_trigger_in\[175\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[9\]\" connects to port \"acq_trigger_in\[175\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[9\] acq_data_in\[175\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x1\[9\]\" connects to port \"acq_data_in\[175\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x1\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[0\] acq_trigger_in\[176\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[0\]\" connects to port \"acq_trigger_in\[176\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[0\] acq_data_in\[176\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[0\]\" connects to port \"acq_data_in\[176\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[10\] acq_trigger_in\[177\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[10\]\" connects to port \"acq_trigger_in\[177\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[10\] acq_data_in\[177\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[10\]\" connects to port \"acq_data_in\[177\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[11\] acq_trigger_in\[178\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[11\]\" connects to port \"acq_trigger_in\[178\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[11\] acq_data_in\[178\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[11\]\" connects to port \"acq_data_in\[178\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[12\] acq_trigger_in\[179\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[12\]\" connects to port \"acq_trigger_in\[179\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[12\] acq_data_in\[179\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[12\]\" connects to port \"acq_data_in\[179\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[13\] acq_trigger_in\[180\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[13\]\" connects to port \"acq_trigger_in\[180\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[13\] acq_data_in\[180\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[13\]\" connects to port \"acq_data_in\[180\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[14\] acq_trigger_in\[181\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[14\]\" connects to port \"acq_trigger_in\[181\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[14\] acq_data_in\[181\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[14\]\" connects to port \"acq_data_in\[181\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[15\] acq_trigger_in\[182\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[15\]\" connects to port \"acq_trigger_in\[182\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[15\] acq_data_in\[182\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[15\]\" connects to port \"acq_data_in\[182\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[16\] acq_trigger_in\[183\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[16\]\" connects to port \"acq_trigger_in\[183\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[16\] acq_data_in\[183\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[16\]\" connects to port \"acq_data_in\[183\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[17\] acq_trigger_in\[184\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[17\]\" connects to port \"acq_trigger_in\[184\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[17\] acq_data_in\[184\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[17\]\" connects to port \"acq_data_in\[184\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[18\] acq_trigger_in\[185\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[18\]\" connects to port \"acq_trigger_in\[185\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[18\] acq_data_in\[185\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[18\]\" connects to port \"acq_data_in\[185\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[19\] acq_trigger_in\[186\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[19\]\" connects to port \"acq_trigger_in\[186\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[19\] acq_data_in\[186\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[19\]\" connects to port \"acq_data_in\[186\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[1\] acq_trigger_in\[187\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[1\]\" connects to port \"acq_trigger_in\[187\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[1\] acq_data_in\[187\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[1\]\" connects to port \"acq_data_in\[187\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[20\] acq_trigger_in\[188\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[20\]\" connects to port \"acq_trigger_in\[188\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[20\] acq_data_in\[188\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[20\]\" connects to port \"acq_data_in\[188\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[21\] acq_trigger_in\[189\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[21\]\" connects to port \"acq_trigger_in\[189\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[21\] acq_data_in\[189\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[21\]\" connects to port \"acq_data_in\[189\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[22\] acq_trigger_in\[190\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[22\]\" connects to port \"acq_trigger_in\[190\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[22\] acq_data_in\[190\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[22\]\" connects to port \"acq_data_in\[190\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[23\] acq_trigger_in\[191\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[23\]\" connects to port \"acq_trigger_in\[191\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[23\] acq_data_in\[191\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[23\]\" connects to port \"acq_data_in\[191\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[24\] acq_trigger_in\[192\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[24\]\" connects to port \"acq_trigger_in\[192\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[24\] acq_data_in\[192\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[24\]\" connects to port \"acq_data_in\[192\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[25\] acq_trigger_in\[193\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[25\]\" connects to port \"acq_trigger_in\[193\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[25\] acq_data_in\[193\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[25\]\" connects to port \"acq_data_in\[193\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[26\] acq_trigger_in\[194\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[26\]\" connects to port \"acq_trigger_in\[194\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[26\] acq_data_in\[194\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[26\]\" connects to port \"acq_data_in\[194\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[27\] acq_trigger_in\[195\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[27\]\" connects to port \"acq_trigger_in\[195\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[27\] acq_data_in\[195\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[27\]\" connects to port \"acq_data_in\[195\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[28\] acq_trigger_in\[196\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[28\]\" connects to port \"acq_trigger_in\[196\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[28\] acq_data_in\[196\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[28\]\" connects to port \"acq_data_in\[196\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[29\] acq_trigger_in\[197\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[29\]\" connects to port \"acq_trigger_in\[197\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[29\] acq_data_in\[197\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[29\]\" connects to port \"acq_data_in\[197\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[2\] acq_trigger_in\[198\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[2\]\" connects to port \"acq_trigger_in\[198\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[2\] acq_data_in\[198\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[2\]\" connects to port \"acq_data_in\[198\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[30\] acq_trigger_in\[199\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[30\]\" connects to port \"acq_trigger_in\[199\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[30\] acq_data_in\[199\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[30\]\" connects to port \"acq_data_in\[199\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[31\] acq_trigger_in\[200\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[31\]\" connects to port \"acq_trigger_in\[200\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[31\] acq_data_in\[200\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[31\]\" connects to port \"acq_data_in\[200\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[3\] acq_trigger_in\[201\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[3\]\" connects to port \"acq_trigger_in\[201\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[3\] acq_data_in\[201\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[3\]\" connects to port \"acq_data_in\[201\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[4\] acq_trigger_in\[202\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[4\]\" connects to port \"acq_trigger_in\[202\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[4\] acq_data_in\[202\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[4\]\" connects to port \"acq_data_in\[202\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[5\] acq_trigger_in\[203\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[5\]\" connects to port \"acq_trigger_in\[203\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[5\] acq_data_in\[203\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[5\]\" connects to port \"acq_data_in\[203\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[6\] acq_trigger_in\[204\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[6\]\" connects to port \"acq_trigger_in\[204\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[6\] acq_data_in\[204\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[6\]\" connects to port \"acq_data_in\[204\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[7\] acq_trigger_in\[205\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[7\]\" connects to port \"acq_trigger_in\[205\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[7\] acq_data_in\[205\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[7\]\" connects to port \"acq_data_in\[205\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[8\] acq_trigger_in\[206\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[8\]\" connects to port \"acq_trigger_in\[206\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[8\] acq_data_in\[206\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[8\]\" connects to port \"acq_data_in\[206\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[9\] acq_trigger_in\[207\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[9\]\" connects to port \"acq_trigger_in\[207\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[9\] acq_data_in\[207\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x2\[9\]\" connects to port \"acq_data_in\[207\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x2\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[0\] acq_trigger_in\[208\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[0\]\" connects to port \"acq_trigger_in\[208\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[0\] acq_data_in\[208\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[0\]\" connects to port \"acq_data_in\[208\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[10\] acq_trigger_in\[209\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[10\]\" connects to port \"acq_trigger_in\[209\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[10\] acq_data_in\[209\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[10\]\" connects to port \"acq_data_in\[209\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[11\] acq_trigger_in\[210\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[11\]\" connects to port \"acq_trigger_in\[210\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[11\] acq_data_in\[210\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[11\]\" connects to port \"acq_data_in\[210\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[12\] acq_trigger_in\[211\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[12\]\" connects to port \"acq_trigger_in\[211\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[12\] acq_data_in\[211\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[12\]\" connects to port \"acq_data_in\[211\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[13\] acq_trigger_in\[212\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[13\]\" connects to port \"acq_trigger_in\[212\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[13\] acq_data_in\[212\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[13\]\" connects to port \"acq_data_in\[212\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[14\] acq_trigger_in\[213\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[14\]\" connects to port \"acq_trigger_in\[213\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[14\] acq_data_in\[213\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[14\]\" connects to port \"acq_data_in\[213\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[15\] acq_trigger_in\[214\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[15\]\" connects to port \"acq_trigger_in\[214\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[15\] acq_data_in\[214\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[15\]\" connects to port \"acq_data_in\[214\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[16\] acq_trigger_in\[215\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[16\]\" connects to port \"acq_trigger_in\[215\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[16\] acq_data_in\[215\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[16\]\" connects to port \"acq_data_in\[215\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[17\] acq_trigger_in\[216\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[17\]\" connects to port \"acq_trigger_in\[216\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[17\] acq_data_in\[216\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[17\]\" connects to port \"acq_data_in\[216\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[18\] acq_trigger_in\[217\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[18\]\" connects to port \"acq_trigger_in\[217\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[18\] acq_data_in\[217\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[18\]\" connects to port \"acq_data_in\[217\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[19\] acq_trigger_in\[218\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[19\]\" connects to port \"acq_trigger_in\[218\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[19\] acq_data_in\[218\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[19\]\" connects to port \"acq_data_in\[218\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[1\] acq_trigger_in\[219\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[1\]\" connects to port \"acq_trigger_in\[219\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[1\] acq_data_in\[219\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[1\]\" connects to port \"acq_data_in\[219\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[20\] acq_trigger_in\[220\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[20\]\" connects to port \"acq_trigger_in\[220\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[20\] acq_data_in\[220\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[20\]\" connects to port \"acq_data_in\[220\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[21\] acq_trigger_in\[221\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[21\]\" connects to port \"acq_trigger_in\[221\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[21\] acq_data_in\[221\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[21\]\" connects to port \"acq_data_in\[221\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[22\] acq_trigger_in\[222\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[22\]\" connects to port \"acq_trigger_in\[222\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[22\] acq_data_in\[222\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[22\]\" connects to port \"acq_data_in\[222\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[23\] acq_trigger_in\[223\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[23\]\" connects to port \"acq_trigger_in\[223\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[23\] acq_data_in\[223\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[23\]\" connects to port \"acq_data_in\[223\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[24\] acq_trigger_in\[224\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[24\]\" connects to port \"acq_trigger_in\[224\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[24\] acq_data_in\[224\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[24\]\" connects to port \"acq_data_in\[224\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[25\] acq_trigger_in\[225\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[25\]\" connects to port \"acq_trigger_in\[225\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[25\] acq_data_in\[225\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[25\]\" connects to port \"acq_data_in\[225\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[26\] acq_trigger_in\[226\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[26\]\" connects to port \"acq_trigger_in\[226\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[26\] acq_data_in\[226\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[26\]\" connects to port \"acq_data_in\[226\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[27\] acq_trigger_in\[227\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[27\]\" connects to port \"acq_trigger_in\[227\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[27\] acq_data_in\[227\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[27\]\" connects to port \"acq_data_in\[227\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[28\] acq_trigger_in\[228\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[28\]\" connects to port \"acq_trigger_in\[228\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[28\] acq_data_in\[228\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[28\]\" connects to port \"acq_data_in\[228\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[29\] acq_trigger_in\[229\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[29\]\" connects to port \"acq_trigger_in\[229\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[29\] acq_data_in\[229\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[29\]\" connects to port \"acq_data_in\[229\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[2\] acq_trigger_in\[230\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[2\]\" connects to port \"acq_trigger_in\[230\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[2\] acq_data_in\[230\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[2\]\" connects to port \"acq_data_in\[230\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[30\] acq_trigger_in\[231\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[30\]\" connects to port \"acq_trigger_in\[231\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[30\] acq_data_in\[231\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[30\]\" connects to port \"acq_data_in\[231\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[31\] acq_trigger_in\[232\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[31\]\" connects to port \"acq_trigger_in\[232\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[31\] acq_data_in\[232\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[31\]\" connects to port \"acq_data_in\[232\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[3\] acq_trigger_in\[233\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[3\]\" connects to port \"acq_trigger_in\[233\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[3\] acq_data_in\[233\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[3\]\" connects to port \"acq_data_in\[233\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[4\] acq_trigger_in\[234\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[4\]\" connects to port \"acq_trigger_in\[234\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[4\] acq_data_in\[234\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[4\]\" connects to port \"acq_data_in\[234\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[5\] acq_trigger_in\[235\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[5\]\" connects to port \"acq_trigger_in\[235\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[5\] acq_data_in\[235\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[5\]\" connects to port \"acq_data_in\[235\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[6\] acq_trigger_in\[236\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[6\]\" connects to port \"acq_trigger_in\[236\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[6\] acq_data_in\[236\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[6\]\" connects to port \"acq_data_in\[236\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[7\] acq_trigger_in\[237\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[7\]\" connects to port \"acq_trigger_in\[237\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[7\] acq_data_in\[237\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[7\]\" connects to port \"acq_data_in\[237\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[8\] acq_trigger_in\[238\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[8\]\" connects to port \"acq_trigger_in\[238\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[8\] acq_data_in\[238\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[8\]\" connects to port \"acq_data_in\[238\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[9\] acq_trigger_in\[239\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[9\]\" connects to port \"acq_trigger_in\[239\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[9\] acq_data_in\[239\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x3\[9\]\" connects to port \"acq_data_in\[239\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x3\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[0\] acq_trigger_in\[240\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[0\]\" connects to port \"acq_trigger_in\[240\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[0\] acq_data_in\[240\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[0\]\" connects to port \"acq_data_in\[240\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[10\] acq_trigger_in\[241\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[10\]\" connects to port \"acq_trigger_in\[241\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[10\] acq_data_in\[241\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[10\]\" connects to port \"acq_data_in\[241\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[11\] acq_trigger_in\[242\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[11\]\" connects to port \"acq_trigger_in\[242\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[11\] acq_data_in\[242\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[11\]\" connects to port \"acq_data_in\[242\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[12\] acq_trigger_in\[243\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[12\]\" connects to port \"acq_trigger_in\[243\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[12\] acq_data_in\[243\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[12\]\" connects to port \"acq_data_in\[243\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[13\] acq_trigger_in\[244\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[13\]\" connects to port \"acq_trigger_in\[244\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[13\] acq_data_in\[244\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[13\]\" connects to port \"acq_data_in\[244\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[14\] acq_trigger_in\[245\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[14\]\" connects to port \"acq_trigger_in\[245\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[14\] acq_data_in\[245\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[14\]\" connects to port \"acq_data_in\[245\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[15\] acq_trigger_in\[246\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[15\]\" connects to port \"acq_trigger_in\[246\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[15\] acq_data_in\[246\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[15\]\" connects to port \"acq_data_in\[246\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[16\] acq_trigger_in\[247\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[16\]\" connects to port \"acq_trigger_in\[247\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[16\] acq_data_in\[247\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[16\]\" connects to port \"acq_data_in\[247\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[17\] acq_trigger_in\[248\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[17\]\" connects to port \"acq_trigger_in\[248\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[17\] acq_data_in\[248\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[17\]\" connects to port \"acq_data_in\[248\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[18\] acq_trigger_in\[249\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[18\]\" connects to port \"acq_trigger_in\[249\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[18\] acq_data_in\[249\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[18\]\" connects to port \"acq_data_in\[249\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[19\] acq_trigger_in\[250\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[19\]\" connects to port \"acq_trigger_in\[250\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[19\] acq_data_in\[250\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[19\]\" connects to port \"acq_data_in\[250\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[1\] acq_trigger_in\[251\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[1\]\" connects to port \"acq_trigger_in\[251\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[1\] acq_data_in\[251\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[1\]\" connects to port \"acq_data_in\[251\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[20\] acq_trigger_in\[252\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[20\]\" connects to port \"acq_trigger_in\[252\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[20\] acq_data_in\[252\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[20\]\" connects to port \"acq_data_in\[252\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[21\] acq_trigger_in\[253\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[21\]\" connects to port \"acq_trigger_in\[253\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[21\] acq_data_in\[253\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[21\]\" connects to port \"acq_data_in\[253\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[22\] acq_trigger_in\[254\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[22\]\" connects to port \"acq_trigger_in\[254\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[22\] acq_data_in\[254\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[22\]\" connects to port \"acq_data_in\[254\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[23\] acq_trigger_in\[255\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[23\]\" connects to port \"acq_trigger_in\[255\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[23\] acq_data_in\[255\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[23\]\" connects to port \"acq_data_in\[255\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[24\] acq_trigger_in\[256\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[24\]\" connects to port \"acq_trigger_in\[256\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[24\] acq_data_in\[256\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[24\]\" connects to port \"acq_data_in\[256\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[25\] acq_trigger_in\[257\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[25\]\" connects to port \"acq_trigger_in\[257\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[25\] acq_data_in\[257\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[25\]\" connects to port \"acq_data_in\[257\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[26\] acq_trigger_in\[258\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[26\]\" connects to port \"acq_trigger_in\[258\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[26\] acq_data_in\[258\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[26\]\" connects to port \"acq_data_in\[258\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[27\] acq_trigger_in\[259\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[27\]\" connects to port \"acq_trigger_in\[259\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[27\] acq_data_in\[259\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[27\]\" connects to port \"acq_data_in\[259\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[28\] acq_trigger_in\[260\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[28\]\" connects to port \"acq_trigger_in\[260\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[28\] acq_data_in\[260\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[28\]\" connects to port \"acq_data_in\[260\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[29\] acq_trigger_in\[261\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[29\]\" connects to port \"acq_trigger_in\[261\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[29\] acq_data_in\[261\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[29\]\" connects to port \"acq_data_in\[261\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[2\] acq_trigger_in\[262\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[2\]\" connects to port \"acq_trigger_in\[262\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[2\] acq_data_in\[262\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[2\]\" connects to port \"acq_data_in\[262\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[30\] acq_trigger_in\[263\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[30\]\" connects to port \"acq_trigger_in\[263\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[30\] acq_data_in\[263\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[30\]\" connects to port \"acq_data_in\[263\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[31\] acq_trigger_in\[264\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[31\]\" connects to port \"acq_trigger_in\[264\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[31\] acq_data_in\[264\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[31\]\" connects to port \"acq_data_in\[264\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[3\] acq_trigger_in\[265\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[3\]\" connects to port \"acq_trigger_in\[265\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[3\] acq_data_in\[265\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[3\]\" connects to port \"acq_data_in\[265\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[4\] acq_trigger_in\[266\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[4\]\" connects to port \"acq_trigger_in\[266\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[4\] acq_data_in\[266\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[4\]\" connects to port \"acq_data_in\[266\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[5\] acq_trigger_in\[267\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[5\]\" connects to port \"acq_trigger_in\[267\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[5\] acq_data_in\[267\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[5\]\" connects to port \"acq_data_in\[267\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[6\] acq_trigger_in\[268\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[6\]\" connects to port \"acq_trigger_in\[268\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[6\] acq_data_in\[268\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[6\]\" connects to port \"acq_data_in\[268\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[7\] acq_trigger_in\[269\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[7\]\" connects to port \"acq_trigger_in\[269\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[7\] acq_data_in\[269\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[7\]\" connects to port \"acq_data_in\[269\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[8\] acq_trigger_in\[270\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[8\]\" connects to port \"acq_trigger_in\[270\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[8\] acq_data_in\[270\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[8\]\" connects to port \"acq_data_in\[270\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[9\] acq_trigger_in\[271\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[9\]\" connects to port \"acq_trigger_in\[271\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[9\] acq_data_in\[271\] " "Info: Source node \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x4\[9\]\" connects to port \"acq_data_in\[271\]\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "x4\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[0\] acq_trigger_in\[272\] " "Info: Source node \"RV32I:_RV32I\|inst\[0\]\" connects to port \"acq_trigger_in\[272\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[0\] acq_data_in\[272\] " "Info: Source node \"RV32I:_RV32I\|inst\[0\]\" connects to port \"acq_data_in\[272\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[10\] acq_trigger_in\[273\] " "Info: Source node \"RV32I:_RV32I\|inst\[10\]\" connects to port \"acq_trigger_in\[273\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[10\] acq_data_in\[273\] " "Info: Source node \"RV32I:_RV32I\|inst\[10\]\" connects to port \"acq_data_in\[273\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[11\] acq_trigger_in\[274\] " "Info: Source node \"RV32I:_RV32I\|inst\[11\]\" connects to port \"acq_trigger_in\[274\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[11\] acq_data_in\[274\] " "Info: Source node \"RV32I:_RV32I\|inst\[11\]\" connects to port \"acq_data_in\[274\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[12\] acq_trigger_in\[275\] " "Info: Source node \"RV32I:_RV32I\|inst\[12\]\" connects to port \"acq_trigger_in\[275\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[12\] acq_data_in\[275\] " "Info: Source node \"RV32I:_RV32I\|inst\[12\]\" connects to port \"acq_data_in\[275\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[13\] acq_trigger_in\[276\] " "Info: Source node \"RV32I:_RV32I\|inst\[13\]\" connects to port \"acq_trigger_in\[276\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[13\] acq_data_in\[276\] " "Info: Source node \"RV32I:_RV32I\|inst\[13\]\" connects to port \"acq_data_in\[276\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[14\] acq_trigger_in\[277\] " "Info: Source node \"RV32I:_RV32I\|inst\[14\]\" connects to port \"acq_trigger_in\[277\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[14\] acq_data_in\[277\] " "Info: Source node \"RV32I:_RV32I\|inst\[14\]\" connects to port \"acq_data_in\[277\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[15\] acq_trigger_in\[278\] " "Info: Source node \"RV32I:_RV32I\|inst\[15\]\" connects to port \"acq_trigger_in\[278\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[15\] acq_data_in\[278\] " "Info: Source node \"RV32I:_RV32I\|inst\[15\]\" connects to port \"acq_data_in\[278\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[16\] acq_trigger_in\[279\] " "Info: Source node \"RV32I:_RV32I\|inst\[16\]\" connects to port \"acq_trigger_in\[279\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[16\] acq_data_in\[279\] " "Info: Source node \"RV32I:_RV32I\|inst\[16\]\" connects to port \"acq_data_in\[279\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[17\] acq_trigger_in\[280\] " "Info: Source node \"RV32I:_RV32I\|inst\[17\]\" connects to port \"acq_trigger_in\[280\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[17\] acq_data_in\[280\] " "Info: Source node \"RV32I:_RV32I\|inst\[17\]\" connects to port \"acq_data_in\[280\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[18\] acq_trigger_in\[281\] " "Info: Source node \"RV32I:_RV32I\|inst\[18\]\" connects to port \"acq_trigger_in\[281\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[18\] acq_data_in\[281\] " "Info: Source node \"RV32I:_RV32I\|inst\[18\]\" connects to port \"acq_data_in\[281\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[19\] acq_trigger_in\[282\] " "Info: Source node \"RV32I:_RV32I\|inst\[19\]\" connects to port \"acq_trigger_in\[282\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[19\] acq_data_in\[282\] " "Info: Source node \"RV32I:_RV32I\|inst\[19\]\" connects to port \"acq_data_in\[282\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[1\] acq_trigger_in\[283\] " "Info: Source node \"RV32I:_RV32I\|inst\[1\]\" connects to port \"acq_trigger_in\[283\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[1\] acq_data_in\[283\] " "Info: Source node \"RV32I:_RV32I\|inst\[1\]\" connects to port \"acq_data_in\[283\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[20\] acq_trigger_in\[284\] " "Info: Source node \"RV32I:_RV32I\|inst\[20\]\" connects to port \"acq_trigger_in\[284\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[20\] acq_data_in\[284\] " "Info: Source node \"RV32I:_RV32I\|inst\[20\]\" connects to port \"acq_data_in\[284\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[21\] acq_trigger_in\[285\] " "Info: Source node \"RV32I:_RV32I\|inst\[21\]\" connects to port \"acq_trigger_in\[285\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[21\] acq_data_in\[285\] " "Info: Source node \"RV32I:_RV32I\|inst\[21\]\" connects to port \"acq_data_in\[285\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[22\] acq_trigger_in\[286\] " "Info: Source node \"RV32I:_RV32I\|inst\[22\]\" connects to port \"acq_trigger_in\[286\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[22\] acq_data_in\[286\] " "Info: Source node \"RV32I:_RV32I\|inst\[22\]\" connects to port \"acq_data_in\[286\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[23\] acq_trigger_in\[287\] " "Info: Source node \"RV32I:_RV32I\|inst\[23\]\" connects to port \"acq_trigger_in\[287\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[23\] acq_data_in\[287\] " "Info: Source node \"RV32I:_RV32I\|inst\[23\]\" connects to port \"acq_data_in\[287\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[24\] acq_trigger_in\[288\] " "Info: Source node \"RV32I:_RV32I\|inst\[24\]\" connects to port \"acq_trigger_in\[288\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[24\] acq_data_in\[288\] " "Info: Source node \"RV32I:_RV32I\|inst\[24\]\" connects to port \"acq_data_in\[288\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[25\] acq_trigger_in\[289\] " "Info: Source node \"RV32I:_RV32I\|inst\[25\]\" connects to port \"acq_trigger_in\[289\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[25\] acq_data_in\[289\] " "Info: Source node \"RV32I:_RV32I\|inst\[25\]\" connects to port \"acq_data_in\[289\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[26\] acq_trigger_in\[290\] " "Info: Source node \"RV32I:_RV32I\|inst\[26\]\" connects to port \"acq_trigger_in\[290\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[26\] acq_data_in\[290\] " "Info: Source node \"RV32I:_RV32I\|inst\[26\]\" connects to port \"acq_data_in\[290\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[27\] acq_trigger_in\[291\] " "Info: Source node \"RV32I:_RV32I\|inst\[27\]\" connects to port \"acq_trigger_in\[291\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[27\] acq_data_in\[291\] " "Info: Source node \"RV32I:_RV32I\|inst\[27\]\" connects to port \"acq_data_in\[291\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[28\] acq_trigger_in\[292\] " "Info: Source node \"RV32I:_RV32I\|inst\[28\]\" connects to port \"acq_trigger_in\[292\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[28\] acq_data_in\[292\] " "Info: Source node \"RV32I:_RV32I\|inst\[28\]\" connects to port \"acq_data_in\[292\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[29\] acq_trigger_in\[293\] " "Info: Source node \"RV32I:_RV32I\|inst\[29\]\" connects to port \"acq_trigger_in\[293\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[29\] acq_data_in\[293\] " "Info: Source node \"RV32I:_RV32I\|inst\[29\]\" connects to port \"acq_data_in\[293\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[2\] acq_trigger_in\[294\] " "Info: Source node \"RV32I:_RV32I\|inst\[2\]\" connects to port \"acq_trigger_in\[294\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[2\] acq_data_in\[294\] " "Info: Source node \"RV32I:_RV32I\|inst\[2\]\" connects to port \"acq_data_in\[294\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[30\] acq_trigger_in\[295\] " "Info: Source node \"RV32I:_RV32I\|inst\[30\]\" connects to port \"acq_trigger_in\[295\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[30\] acq_data_in\[295\] " "Info: Source node \"RV32I:_RV32I\|inst\[30\]\" connects to port \"acq_data_in\[295\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[31\] acq_trigger_in\[296\] " "Info: Source node \"RV32I:_RV32I\|inst\[31\]\" connects to port \"acq_trigger_in\[296\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[31\] acq_data_in\[296\] " "Info: Source node \"RV32I:_RV32I\|inst\[31\]\" connects to port \"acq_data_in\[296\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[3\] acq_trigger_in\[297\] " "Info: Source node \"RV32I:_RV32I\|inst\[3\]\" connects to port \"acq_trigger_in\[297\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[3\] acq_data_in\[297\] " "Info: Source node \"RV32I:_RV32I\|inst\[3\]\" connects to port \"acq_data_in\[297\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[4\] acq_trigger_in\[298\] " "Info: Source node \"RV32I:_RV32I\|inst\[4\]\" connects to port \"acq_trigger_in\[298\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[4\] acq_data_in\[298\] " "Info: Source node \"RV32I:_RV32I\|inst\[4\]\" connects to port \"acq_data_in\[298\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[5\] acq_trigger_in\[299\] " "Info: Source node \"RV32I:_RV32I\|inst\[5\]\" connects to port \"acq_trigger_in\[299\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[5\] acq_data_in\[299\] " "Info: Source node \"RV32I:_RV32I\|inst\[5\]\" connects to port \"acq_data_in\[299\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[6\] acq_trigger_in\[300\] " "Info: Source node \"RV32I:_RV32I\|inst\[6\]\" connects to port \"acq_trigger_in\[300\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[6\] acq_data_in\[300\] " "Info: Source node \"RV32I:_RV32I\|inst\[6\]\" connects to port \"acq_data_in\[300\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[7\] acq_trigger_in\[301\] " "Info: Source node \"RV32I:_RV32I\|inst\[7\]\" connects to port \"acq_trigger_in\[301\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[7\] acq_data_in\[301\] " "Info: Source node \"RV32I:_RV32I\|inst\[7\]\" connects to port \"acq_data_in\[301\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[8\] acq_trigger_in\[302\] " "Info: Source node \"RV32I:_RV32I\|inst\[8\]\" connects to port \"acq_trigger_in\[302\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[8\] acq_data_in\[302\] " "Info: Source node \"RV32I:_RV32I\|inst\[8\]\" connects to port \"acq_data_in\[302\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[9\] acq_trigger_in\[303\] " "Info: Source node \"RV32I:_RV32I\|inst\[9\]\" connects to port \"acq_trigger_in\[303\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst\[9\] acq_data_in\[303\] " "Info: Source node \"RV32I:_RV32I\|inst\[9\]\" connects to port \"acq_data_in\[303\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 455 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[0\] acq_trigger_in\[304\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[0\]\" connects to port \"acq_trigger_in\[304\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[0\] acq_data_in\[304\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[0\]\" connects to port \"acq_data_in\[304\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[10\] acq_trigger_in\[305\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[10\]\" connects to port \"acq_trigger_in\[305\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[10\] acq_data_in\[305\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[10\]\" connects to port \"acq_data_in\[305\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[11\] acq_trigger_in\[306\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[11\]\" connects to port \"acq_trigger_in\[306\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[11\] acq_data_in\[306\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[11\]\" connects to port \"acq_data_in\[306\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[12\] acq_trigger_in\[307\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[12\]\" connects to port \"acq_trigger_in\[307\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[12\] acq_data_in\[307\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[12\]\" connects to port \"acq_data_in\[307\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[13\] acq_trigger_in\[308\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[13\]\" connects to port \"acq_trigger_in\[308\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[13\] acq_data_in\[308\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[13\]\" connects to port \"acq_data_in\[308\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[14\] acq_trigger_in\[309\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[14\]\" connects to port \"acq_trigger_in\[309\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[14\] acq_data_in\[309\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[14\]\" connects to port \"acq_data_in\[309\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[15\] acq_trigger_in\[310\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[15\]\" connects to port \"acq_trigger_in\[310\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[15\] acq_data_in\[310\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[15\]\" connects to port \"acq_data_in\[310\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[16\] acq_trigger_in\[311\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[16\]\" connects to port \"acq_trigger_in\[311\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[16\] acq_data_in\[311\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[16\]\" connects to port \"acq_data_in\[311\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[17\] acq_trigger_in\[312\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[17\]\" connects to port \"acq_trigger_in\[312\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[17\] acq_data_in\[312\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[17\]\" connects to port \"acq_data_in\[312\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[18\] acq_trigger_in\[313\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[18\]\" connects to port \"acq_trigger_in\[313\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[18\] acq_data_in\[313\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[18\]\" connects to port \"acq_data_in\[313\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[19\] acq_trigger_in\[314\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[19\]\" connects to port \"acq_trigger_in\[314\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[19\] acq_data_in\[314\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[19\]\" connects to port \"acq_data_in\[314\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[1\] acq_trigger_in\[315\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[1\]\" connects to port \"acq_trigger_in\[315\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[1\] acq_data_in\[315\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[1\]\" connects to port \"acq_data_in\[315\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[20\] acq_trigger_in\[316\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[20\]\" connects to port \"acq_trigger_in\[316\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[20\] acq_data_in\[316\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[20\]\" connects to port \"acq_data_in\[316\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[21\] acq_trigger_in\[317\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[21\]\" connects to port \"acq_trigger_in\[317\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[21\] acq_data_in\[317\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[21\]\" connects to port \"acq_data_in\[317\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[22\] acq_trigger_in\[318\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[22\]\" connects to port \"acq_trigger_in\[318\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[22\] acq_data_in\[318\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[22\]\" connects to port \"acq_data_in\[318\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[23\] acq_trigger_in\[319\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[23\]\" connects to port \"acq_trigger_in\[319\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[23\] acq_data_in\[319\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[23\]\" connects to port \"acq_data_in\[319\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[24\] acq_trigger_in\[320\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[24\]\" connects to port \"acq_trigger_in\[320\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[24\] acq_data_in\[320\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[24\]\" connects to port \"acq_data_in\[320\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[25\] acq_trigger_in\[321\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[25\]\" connects to port \"acq_trigger_in\[321\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[25\] acq_data_in\[321\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[25\]\" connects to port \"acq_data_in\[321\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[26\] acq_trigger_in\[322\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[26\]\" connects to port \"acq_trigger_in\[322\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[26\] acq_data_in\[322\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[26\]\" connects to port \"acq_data_in\[322\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[27\] acq_trigger_in\[323\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[27\]\" connects to port \"acq_trigger_in\[323\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[27\] acq_data_in\[323\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[27\]\" connects to port \"acq_data_in\[323\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[28\] acq_trigger_in\[324\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[28\]\" connects to port \"acq_trigger_in\[324\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[28\] acq_data_in\[324\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[28\]\" connects to port \"acq_data_in\[324\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[29\] acq_trigger_in\[325\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[29\]\" connects to port \"acq_trigger_in\[325\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[29\] acq_data_in\[325\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[29\]\" connects to port \"acq_data_in\[325\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[2\] acq_trigger_in\[326\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[2\]\" connects to port \"acq_trigger_in\[326\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[2\] acq_data_in\[326\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[2\]\" connects to port \"acq_data_in\[326\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[30\] acq_trigger_in\[327\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[30\]\" connects to port \"acq_trigger_in\[327\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[30\] acq_data_in\[327\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[30\]\" connects to port \"acq_data_in\[327\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[31\] acq_trigger_in\[328\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[31\]\" connects to port \"acq_trigger_in\[328\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[31\] acq_data_in\[328\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[31\]\" connects to port \"acq_data_in\[328\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[3\] acq_trigger_in\[329\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[3\]\" connects to port \"acq_trigger_in\[329\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[3\] acq_data_in\[329\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[3\]\" connects to port \"acq_data_in\[329\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[4\] acq_trigger_in\[330\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[4\]\" connects to port \"acq_trigger_in\[330\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[4\] acq_data_in\[330\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[4\]\" connects to port \"acq_data_in\[330\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[5\] acq_trigger_in\[331\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[5\]\" connects to port \"acq_trigger_in\[331\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[5\] acq_data_in\[331\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[5\]\" connects to port \"acq_data_in\[331\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[6\] acq_trigger_in\[332\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[6\]\" connects to port \"acq_trigger_in\[332\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[6\] acq_data_in\[332\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[6\]\" connects to port \"acq_data_in\[332\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[7\] acq_trigger_in\[333\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[7\]\" connects to port \"acq_trigger_in\[333\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[7\] acq_data_in\[333\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[7\]\" connects to port \"acq_data_in\[333\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[8\] acq_trigger_in\[334\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[8\]\" connects to port \"acq_trigger_in\[334\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[8\] acq_data_in\[334\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[8\]\" connects to port \"acq_data_in\[334\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[9\] acq_trigger_in\[335\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[9\]\" connects to port \"acq_trigger_in\[335\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|inst_reg\[9\] acq_data_in\[335\] " "Info: Source node \"RV32I:_RV32I\|inst_reg\[9\]\" connects to port \"acq_data_in\[335\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "inst_reg\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[0\] acq_trigger_in\[336\] " "Info: Source node \"RV32I:_RV32I\|pc\[0\]\" connects to port \"acq_trigger_in\[336\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[0\] acq_data_in\[336\] " "Info: Source node \"RV32I:_RV32I\|pc\[0\]\" connects to port \"acq_data_in\[336\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[0\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[10\] acq_trigger_in\[337\] " "Info: Source node \"RV32I:_RV32I\|pc\[10\]\" connects to port \"acq_trigger_in\[337\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[10\] acq_data_in\[337\] " "Info: Source node \"RV32I:_RV32I\|pc\[10\]\" connects to port \"acq_data_in\[337\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[10\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[11\] acq_trigger_in\[338\] " "Info: Source node \"RV32I:_RV32I\|pc\[11\]\" connects to port \"acq_trigger_in\[338\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[11\] acq_data_in\[338\] " "Info: Source node \"RV32I:_RV32I\|pc\[11\]\" connects to port \"acq_data_in\[338\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[11\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[12\] acq_trigger_in\[339\] " "Info: Source node \"RV32I:_RV32I\|pc\[12\]\" connects to port \"acq_trigger_in\[339\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[12\] acq_data_in\[339\] " "Info: Source node \"RV32I:_RV32I\|pc\[12\]\" connects to port \"acq_data_in\[339\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[12\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[13\] acq_trigger_in\[340\] " "Info: Source node \"RV32I:_RV32I\|pc\[13\]\" connects to port \"acq_trigger_in\[340\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[13\] acq_data_in\[340\] " "Info: Source node \"RV32I:_RV32I\|pc\[13\]\" connects to port \"acq_data_in\[340\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[13\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[14\] acq_trigger_in\[341\] " "Info: Source node \"RV32I:_RV32I\|pc\[14\]\" connects to port \"acq_trigger_in\[341\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[14\] acq_data_in\[341\] " "Info: Source node \"RV32I:_RV32I\|pc\[14\]\" connects to port \"acq_data_in\[341\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[14\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[15\] acq_trigger_in\[342\] " "Info: Source node \"RV32I:_RV32I\|pc\[15\]\" connects to port \"acq_trigger_in\[342\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[15\] acq_data_in\[342\] " "Info: Source node \"RV32I:_RV32I\|pc\[15\]\" connects to port \"acq_data_in\[342\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[15\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[16\] acq_trigger_in\[343\] " "Info: Source node \"RV32I:_RV32I\|pc\[16\]\" connects to port \"acq_trigger_in\[343\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[16\] acq_data_in\[343\] " "Info: Source node \"RV32I:_RV32I\|pc\[16\]\" connects to port \"acq_data_in\[343\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[16\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[17\] acq_trigger_in\[344\] " "Info: Source node \"RV32I:_RV32I\|pc\[17\]\" connects to port \"acq_trigger_in\[344\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[17\] acq_data_in\[344\] " "Info: Source node \"RV32I:_RV32I\|pc\[17\]\" connects to port \"acq_data_in\[344\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[17\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[18\] acq_trigger_in\[345\] " "Info: Source node \"RV32I:_RV32I\|pc\[18\]\" connects to port \"acq_trigger_in\[345\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[18\] acq_data_in\[345\] " "Info: Source node \"RV32I:_RV32I\|pc\[18\]\" connects to port \"acq_data_in\[345\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[18\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[19\] acq_trigger_in\[346\] " "Info: Source node \"RV32I:_RV32I\|pc\[19\]\" connects to port \"acq_trigger_in\[346\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[19\] acq_data_in\[346\] " "Info: Source node \"RV32I:_RV32I\|pc\[19\]\" connects to port \"acq_data_in\[346\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[19\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[1\] acq_trigger_in\[347\] " "Info: Source node \"RV32I:_RV32I\|pc\[1\]\" connects to port \"acq_trigger_in\[347\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[1\] acq_data_in\[347\] " "Info: Source node \"RV32I:_RV32I\|pc\[1\]\" connects to port \"acq_data_in\[347\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[1\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[20\] acq_trigger_in\[348\] " "Info: Source node \"RV32I:_RV32I\|pc\[20\]\" connects to port \"acq_trigger_in\[348\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[20\] acq_data_in\[348\] " "Info: Source node \"RV32I:_RV32I\|pc\[20\]\" connects to port \"acq_data_in\[348\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[20\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[21\] acq_trigger_in\[349\] " "Info: Source node \"RV32I:_RV32I\|pc\[21\]\" connects to port \"acq_trigger_in\[349\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[21\] acq_data_in\[349\] " "Info: Source node \"RV32I:_RV32I\|pc\[21\]\" connects to port \"acq_data_in\[349\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[21\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[22\] acq_trigger_in\[350\] " "Info: Source node \"RV32I:_RV32I\|pc\[22\]\" connects to port \"acq_trigger_in\[350\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[22\] acq_data_in\[350\] " "Info: Source node \"RV32I:_RV32I\|pc\[22\]\" connects to port \"acq_data_in\[350\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[22\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[23\] acq_trigger_in\[351\] " "Info: Source node \"RV32I:_RV32I\|pc\[23\]\" connects to port \"acq_trigger_in\[351\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[23\] acq_data_in\[351\] " "Info: Source node \"RV32I:_RV32I\|pc\[23\]\" connects to port \"acq_data_in\[351\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[23\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[24\] acq_trigger_in\[352\] " "Info: Source node \"RV32I:_RV32I\|pc\[24\]\" connects to port \"acq_trigger_in\[352\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[24\] acq_data_in\[352\] " "Info: Source node \"RV32I:_RV32I\|pc\[24\]\" connects to port \"acq_data_in\[352\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[24\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[25\] acq_trigger_in\[353\] " "Info: Source node \"RV32I:_RV32I\|pc\[25\]\" connects to port \"acq_trigger_in\[353\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[25\] acq_data_in\[353\] " "Info: Source node \"RV32I:_RV32I\|pc\[25\]\" connects to port \"acq_data_in\[353\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[25\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[26\] acq_trigger_in\[354\] " "Info: Source node \"RV32I:_RV32I\|pc\[26\]\" connects to port \"acq_trigger_in\[354\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[26\] acq_data_in\[354\] " "Info: Source node \"RV32I:_RV32I\|pc\[26\]\" connects to port \"acq_data_in\[354\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[26\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[27\] acq_trigger_in\[355\] " "Info: Source node \"RV32I:_RV32I\|pc\[27\]\" connects to port \"acq_trigger_in\[355\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[27\] acq_data_in\[355\] " "Info: Source node \"RV32I:_RV32I\|pc\[27\]\" connects to port \"acq_data_in\[355\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[27\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[28\] acq_trigger_in\[356\] " "Info: Source node \"RV32I:_RV32I\|pc\[28\]\" connects to port \"acq_trigger_in\[356\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[28\] acq_data_in\[356\] " "Info: Source node \"RV32I:_RV32I\|pc\[28\]\" connects to port \"acq_data_in\[356\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[28\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[29\] acq_trigger_in\[357\] " "Info: Source node \"RV32I:_RV32I\|pc\[29\]\" connects to port \"acq_trigger_in\[357\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[29\] acq_data_in\[357\] " "Info: Source node \"RV32I:_RV32I\|pc\[29\]\" connects to port \"acq_data_in\[357\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[29\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[2\] acq_trigger_in\[358\] " "Info: Source node \"RV32I:_RV32I\|pc\[2\]\" connects to port \"acq_trigger_in\[358\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[2\] acq_data_in\[358\] " "Info: Source node \"RV32I:_RV32I\|pc\[2\]\" connects to port \"acq_data_in\[358\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[2\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[30\] acq_trigger_in\[359\] " "Info: Source node \"RV32I:_RV32I\|pc\[30\]\" connects to port \"acq_trigger_in\[359\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[30\] acq_data_in\[359\] " "Info: Source node \"RV32I:_RV32I\|pc\[30\]\" connects to port \"acq_data_in\[359\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[30\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[31\] acq_trigger_in\[360\] " "Info: Source node \"RV32I:_RV32I\|pc\[31\]\" connects to port \"acq_trigger_in\[360\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[31\] acq_data_in\[360\] " "Info: Source node \"RV32I:_RV32I\|pc\[31\]\" connects to port \"acq_data_in\[360\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[31\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[3\] acq_trigger_in\[361\] " "Info: Source node \"RV32I:_RV32I\|pc\[3\]\" connects to port \"acq_trigger_in\[361\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[3\] acq_data_in\[361\] " "Info: Source node \"RV32I:_RV32I\|pc\[3\]\" connects to port \"acq_data_in\[361\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[3\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[4\] acq_trigger_in\[362\] " "Info: Source node \"RV32I:_RV32I\|pc\[4\]\" connects to port \"acq_trigger_in\[362\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[4\] acq_data_in\[362\] " "Info: Source node \"RV32I:_RV32I\|pc\[4\]\" connects to port \"acq_data_in\[362\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[4\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[5\] acq_trigger_in\[363\] " "Info: Source node \"RV32I:_RV32I\|pc\[5\]\" connects to port \"acq_trigger_in\[363\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[5\] acq_data_in\[363\] " "Info: Source node \"RV32I:_RV32I\|pc\[5\]\" connects to port \"acq_data_in\[363\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[5\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[6\] acq_trigger_in\[364\] " "Info: Source node \"RV32I:_RV32I\|pc\[6\]\" connects to port \"acq_trigger_in\[364\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[6\] acq_data_in\[364\] " "Info: Source node \"RV32I:_RV32I\|pc\[6\]\" connects to port \"acq_data_in\[364\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[6\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[7\] acq_trigger_in\[365\] " "Info: Source node \"RV32I:_RV32I\|pc\[7\]\" connects to port \"acq_trigger_in\[365\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[7\] acq_data_in\[365\] " "Info: Source node \"RV32I:_RV32I\|pc\[7\]\" connects to port \"acq_data_in\[365\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[7\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[8\] acq_trigger_in\[366\] " "Info: Source node \"RV32I:_RV32I\|pc\[8\]\" connects to port \"acq_trigger_in\[366\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[8\] acq_data_in\[366\] " "Info: Source node \"RV32I:_RV32I\|pc\[8\]\" connects to port \"acq_data_in\[366\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[8\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[9\] acq_trigger_in\[367\] " "Info: Source node \"RV32I:_RV32I\|pc\[9\]\" connects to port \"acq_trigger_in\[367\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RV32I:_RV32I\|pc\[9\] acq_data_in\[367\] " "Info: Source node \"RV32I:_RV32I\|pc\[9\]\" connects to port \"acq_data_in\[367\]\"" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "pc\[9\]" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "auto_stp_external_clock_0 acq_clk " "Info: Source node \"auto_stp_external_clock_0\" connects to port \"acq_clk\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "81 " "Info: Inferred 81 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|RxUnit:RxDev\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|RxUnit:RxDev\|Mux0\"" {  } { { "../ARM_System/UART/RxUnit.v" "Mux0" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 129 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|RxUnit:RxDev\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|RxUnit:RxDev\|Mux1\"" {  } { { "../ARM_System/UART/RxUnit.v" "Mux1" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 129 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|RxUnit:RxDev\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|RxUnit:RxDev\|Mux2\"" {  } { { "../ARM_System/UART/RxUnit.v" "Mux2" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 129 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|RxUnit:RxDev\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|RxUnit:RxDev\|Mux3\"" {  } { { "../ARM_System/UART/RxUnit.v" "Mux3" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 129 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|TxUnit:TxDev\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|TxUnit:TxDev\|Mux0\"" {  } { { "../ARM_System/UART/TxUnit.v" "Mux0" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|TxUnit:TxDev\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|TxUnit:TxDev\|Mux1\"" {  } { { "../ARM_System/UART/TxUnit.v" "Mux1" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|TxUnit:TxDev\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|TxUnit:TxDev\|Mux2\"" {  } { { "../ARM_System/UART/TxUnit.v" "Mux2" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|TxUnit:TxDev\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|TxUnit:TxDev\|Mux3\"" {  } { { "../ARM_System/UART/TxUnit.v" "Mux3" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "miniUART:UART\|TxUnit:TxDev\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"miniUART:UART\|TxUnit:TxDev\|Mux4\"" {  } { { "../ARM_System/UART/TxUnit.v" "Mux4" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux0\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux0" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux1\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux1" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux2\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux2" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux3\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux3" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux4\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux4" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux5\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux5" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux6\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux6" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux7\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux7" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux8\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux8" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux9\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux9" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux10\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux10" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux11\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux11" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux12\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux12" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux13\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux13" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux14\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux14" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux15\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux15" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux16\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux16" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux17\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux17" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux18\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux18" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux19\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux19" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux20\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux20" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux21\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux21" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux22\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux22" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux23\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux23" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux24\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux24" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux25\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux25" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux26\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux26" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux27\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux27" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux28\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux28" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux29\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux29" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux30\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux30" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux31\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux31" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux32\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux32" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux33\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux33" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux34\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux34" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux35\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux35" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux36\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux36" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux37\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux37" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux38\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux38" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux39\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux39" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux40\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux40" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux41\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux41" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux42\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux42" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux43\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux43" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux44\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux44" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux45\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux45" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux46\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux46" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux47\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux47" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux48\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux48" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux49\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux49" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux50\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux50" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux51\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux51" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux52\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux52" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux53\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux53" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux54\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux54" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux55\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux55" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux56\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux56" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux57\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux57" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux58\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux58" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux59\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux59" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux60\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux60" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux61\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux61" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux62" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux63\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "Mux63" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux0\"" {  } { { "sld_rom_sr.vhd" "Mux0" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux1\"" {  } { { "sld_rom_sr.vhd" "Mux1" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux2\"" {  } { { "sld_rom_sr.vhd" "Mux2" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux3\"" {  } { { "sld_rom_sr.vhd" "Mux3" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux0\"" {  } { { "sld_rom_sr.vhd" "Mux0" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux1\"" {  } { { "sld_rom_sr.vhd" "Mux1" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux2\"" {  } { { "sld_rom_sr.vhd" "Mux2" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux3\"" {  } { { "sld_rom_sr.vhd" "Mux3" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "miniUART:UART\|RxUnit:RxDev\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"miniUART:UART\|RxUnit:RxDev\|lpm_mux:Mux0\"" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 129 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniUART:UART\|RxUnit:RxDev\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"miniUART:UART\|RxUnit:RxDev\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/UART/RxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/RxUnit.v" 129 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux0\"" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux1\"" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux4\"" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"miniUART:UART\|TxUnit:TxDev\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/UART/TxUnit.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/UART/TxUnit.v" 112 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|lpm_mux:Mux0\"" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "D:/term project - multi cycle test_branch/ARM_System/RV32I_Core/basic_modules.v" 93 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Info: Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/mux_ioc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Info: Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "D:/term project - multi cycle test_branch/ARM_System_Syn/db/mux_ooc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3\"" {  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 18 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 17:21:47 2024 " "Info: Processing ended: Fri Sep 13 17:21:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
