// Seed: 778312938
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  output id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  type_13(
      1, id_7, id_5, id_10
  );
  logic id_10;
  specify
    (id_11 => id_12) = 1;
  endspecify
endmodule
