Classic Timing Analyzer report for Project
Sun Mar 03 23:54:56 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.672 ns    ; ADDRESS[0]                                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.284 ns    ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[6]                                                                                                     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.183 ns    ; read                                                                                                        ; DATA[2]                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.175 ns   ; ADDRESS[1]                                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                                                             ;                                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                          ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 2.672 ns   ; ADDRESS[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 2.572 ns   ; ADDRESS[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 2.565 ns   ; ADDRESS[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 2.562 ns   ; ADDRESS[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 2.561 ns   ; ADDRESS[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 2.560 ns   ; ADDRESS[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 2.354 ns   ; ADDRESS[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 0.400 ns   ; ADDRESS[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                        ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[6] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[5] ; clk        ;
; N/A   ; None         ; 9.002 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[5] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[7] ; clk        ;
; N/A   ; None         ; 8.892 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[7] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[0] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[2] ; clk        ;
; N/A   ; None         ; 7.487 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[2] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.977 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[3] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.969 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[4] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[1] ; clk        ;
; N/A   ; None         ; 6.951 ns   ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[1] ; clk        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 8.183 ns        ; read ; DATA[2] ;
; N/A   ; None              ; 7.870 ns        ; read ; DATA[0] ;
; N/A   ; None              ; 7.674 ns        ; read ; DATA[3] ;
; N/A   ; None              ; 7.664 ns        ; read ; DATA[1] ;
; N/A   ; None              ; 7.654 ns        ; read ; DATA[4] ;
; N/A   ; None              ; 6.647 ns        ; read ; DATA[7] ;
; N/A   ; None              ; 6.539 ns        ; read ; DATA[6] ;
; N/A   ; None              ; 6.505 ns        ; read ; DATA[5] ;
+-------+-------------------+-----------------+------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                          ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.175 ns ; ADDRESS[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -2.129 ns ; ADDRESS[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -2.335 ns ; ADDRESS[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -2.336 ns ; ADDRESS[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -2.337 ns ; ADDRESS[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -2.340 ns ; ADDRESS[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -2.347 ns ; ADDRESS[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -2.447 ns ; ADDRESS[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Mar 03 23:54:56 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for memory "lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "ADDRESS[0]", clock pin = "clk") is 2.672 ns
    Info: + Longest pin to memory delay is 5.011 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 1; PIN Node = 'ADDRESS[0]'
        Info: 2: + IC(4.136 ns) + CELL(0.103 ns) = 5.011 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.875 ns ( 17.46 % )
        Info: Total interconnect delay = 4.136 ns ( 82.54 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
Info: tco from clock "clk" to destination pin "DATA[6]" through memory "lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" is 9.284 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.787 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[6]'
        Info: 3: + IC(2.783 ns) + CELL(2.154 ns) = 6.787 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'DATA[6]'
        Info: Total cell delay = 4.004 ns ( 59.00 % )
        Info: Total interconnect delay = 2.783 ns ( 41.00 % )
Info: Longest tpd from source pin "read" to destination pin "DATA[2]" is 8.183 ns
    Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_G6; Fanout = 8; PIN Node = 'read'
    Info: 2: + IC(5.243 ns) + CELL(2.140 ns) = 8.183 ns; Loc. = PIN_V3; Fanout = 0; PIN Node = 'DATA[2]'
    Info: Total cell delay = 2.940 ns ( 35.93 % )
    Info: Total interconnect delay = 5.243 ns ( 64.07 % )
Info: th for memory "lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "ADDRESS[1]", clock pin = "clk") is -0.175 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 2.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; PIN Node = 'ADDRESS[1]'
        Info: 2: + IC(1.827 ns) + CELL(0.103 ns) = 2.739 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.912 ns ( 33.30 % )
        Info: Total interconnect delay = 1.827 ns ( 66.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Sun Mar 03 23:54:56 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


