Explicit|||122..133||as a result||1|as a result|||Contingency.Cause|||||||||||0..120|0|like an asic, it is optimized in relation to the flow of packets instead of the flow of instructions through a risc core||||||||134..186|1|processing speed is predictable rather than variable|||||||||||||
