
---------- Begin Simulation Statistics ----------
final_tick                                 5910110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 404536                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698972                       # Number of bytes of host memory used
host_op_rate                                   404533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.62                       # Real time elapsed on the host
host_tick_rate                              404162562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5915513                       # Number of instructions simulated
sim_ops                                       5915513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005910                       # Number of seconds simulated
sim_ticks                                  5910110000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.773297                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361767                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               362589                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8677                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            359068                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9930                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              750                       # Number of indirect misses.
system.cpu.branchPred.lookups                  393619                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          711                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7368                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     369356                       # Number of branches committed
system.cpu.commit.bw_lim_events                430865                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           75172                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              5915513                       # Number of instructions committed
system.cpu.commit.committedOps                5915513                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5814177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.017429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.264454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4274794     73.52%     73.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       503456      8.66%     82.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       281410      4.84%     87.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       135182      2.33%     89.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        46047      0.79%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46303      0.80%     90.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        91772      1.58%     92.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4348      0.07%     92.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       430865      7.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5814177                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                20798                       # Number of function calls committed.
system.cpu.commit.int_insts                   5905267                       # Number of committed integer instructions.
system.cpu.commit.loads                       1647999                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3175142     53.67%     53.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          532573      9.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              109      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1647998     27.86%     90.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         559677      9.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5915513                       # Class of committed instruction
system.cpu.commit.refs                        2207676                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     5915513                       # Number of Instructions Simulated
system.cpu.committedOps                       5915513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.999088                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.999088                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3855475                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1331                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               351703                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                6047694                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   446014                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1195216                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9548                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3837                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                323362                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      393619                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    250929                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5431365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1130                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        6143682                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   21714                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.066601                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             387378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             371697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039520                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5829615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.053874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.551071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2509090     43.04%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2139252     36.70%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   685689     11.76%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   127219      2.18%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60868      1.04%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61298      1.05%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   116003      1.99%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    36153      0.62%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    94043      1.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5829615                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.idleCycles                           80502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7530                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   375720                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.516561                       # Inst execution rate
system.cpu.iew.exec_refs                      5230731                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     560297                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  184227                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1672986                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               564506                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5989816                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4670434                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8937                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8963050                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14624                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                665729                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9548                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                688441                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        339004                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3772                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2570                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24987                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4829                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2570                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1405                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4749680                       # num instructions consuming a value
system.cpu.iew.wb_count                       5944893                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.861934                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4093912                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.005884                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5945169                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11713625                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5020076                       # number of integer regfile writes
system.cpu.ipc                               1.000913                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.000913                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                40      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3203756     35.71%     35.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               533075      5.94%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   109      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4674525     52.10%     93.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              560471      6.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8971987                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  22                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      658390                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.073383                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1917      0.29%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  48377      7.35%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 608049     92.35%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    47      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9630326                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           24439142                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5944883                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6066669                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5989773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8971987                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  43                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           74302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7185                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        58960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5829615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.539036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.856215                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2677674     45.93%     45.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              908956     15.59%     61.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              615544     10.56%     72.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              476973      8.18%     80.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597656     10.25%     90.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              366987      6.30%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133751      2.29%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               43633      0.75%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8441      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5829615                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.518073                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            233315                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           346575                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1672986                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              564506                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      62                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          5910117                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1015921                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4997160                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 508376                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   588524                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2578391                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8794895                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6014564                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5078943                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1354808                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6873                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9548                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2859707                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    81783                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8794887                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1107                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 45                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1874853                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     11373347                       # The number of ROB reads
system.cpu.rob.rob_writes                    11996810                       # The number of ROB writes
system.cpu.timesIdled                            6699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       439360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       878736                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            146                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44431                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2433                       # Transaction distribution
system.membus.trans_dist::CleanEvict            43463                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1590                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1590                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44431                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       137941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 137941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3101056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3101056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46024                       # Request fanout histogram
system.membus.reqLayer0.occupancy           101652000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          241523500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            418918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7381                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          434417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20445                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7389                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       411529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1295953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1318112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       945280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30281216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31226496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46041                       # Total snoops (count)
system.tol2bus.snoopTraffic                    155712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           485417                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017340                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 485271     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    146      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             485417                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          975838000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1295944990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22201965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 6769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               386573                       # number of demand (read+write) hits
system.l2.demand_hits::total                   393342                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6769                       # number of overall hits
system.l2.overall_hits::.cpu.data              386573                       # number of overall hits
system.l2.overall_hits::total                  393342                       # number of overall hits
system.l2.demand_misses::.cpu.inst                620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45401                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               620                       # number of overall misses
system.l2.overall_misses::.cpu.data             45401                       # number of overall misses
system.l2.overall_misses::total                 46021                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4371049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4431026000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59977000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4371049000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4431026000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           431974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               439363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          431974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              439363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.083909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.105101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104745                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.083909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.105101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104745                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96737.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96276.491707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96282.697030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96737.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96276.491707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96282.697030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2433                       # number of writebacks
system.l2.writebacks::total                      2433                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46021                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46021                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3463029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3510606000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3463029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3510606000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.083909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.105101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104745                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.083909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.105101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104745                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76737.096774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76276.491707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76282.697030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76737.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76276.491707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76282.697030                       # average overall mshr miss latency
system.l2.replacements                          46041                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41170                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7381                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7381                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7381                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7381                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             18855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18855                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1590                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    164498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         20445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.077770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.077770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103457.861635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103457.861635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    132698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    132698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.077770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.077770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83457.861635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83457.861635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6769                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6769                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.083909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.083909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96737.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96737.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.083909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.083909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76737.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76737.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        367718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            367718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        43811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4206551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4206551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       411529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        411529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.106459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.106459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96015.863596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96015.863596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        43811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3330331000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3330331000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.106459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.106459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76015.863596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76015.863596                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.230769                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.230769                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        87000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        87000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.230769                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.804730                       # Cycle average of tags in use
system.l2.tags.total_refs                      878732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.028823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.546742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.681033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       124.576955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7076067                       # Number of tag accesses
system.l2.tags.data_accesses                  7076067                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2905664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2945344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       155712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2433                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6713919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         491642964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             498356883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6713919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6713919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26346718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26346718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26346718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6713919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        491642964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            524703601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002483942500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2433                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2433                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    309                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    296012750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  228560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1153112750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6475.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25225.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40026                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2193                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2433                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    522.902174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   404.807046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.093230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          403      6.84%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          918     15.59%     22.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          311      5.28%     27.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1289     21.89%     49.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1269     21.55%     71.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      3.40%     74.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      2.31%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          251      4.26%     81.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1111     18.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5888                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     324.099291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.974077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    517.288816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             98     69.50%     69.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.13%     71.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.42%     73.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.71%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.71%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      1.42%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.71%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      4.26%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      2.13%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      1.42%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.71%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      1.42%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           16     11.35%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      1.42%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.985816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.952235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               73     51.77%     51.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.13%     53.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62     43.97%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.71%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.71%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2925568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2945344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       495.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    498.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5909716000                       # Total gap between requests
system.mem_ctrls.avgGap                     121965.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2885888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       153280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6713919.030271856114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 488296833.730675101280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25935219.479840479791                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2433                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15764500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1137348250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 142548116000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25426.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25051.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58589443.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             34057800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             18102150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           276567900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           10622700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     466511760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2251001250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        373902240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3430765800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.491023                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    952049750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    197340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4760720250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7982520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4242810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            49815780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1879200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     466511760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1152215100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1299195840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2981843010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.532574                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3364159750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    197340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2348610250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       243115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           243115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       243115                       # number of overall hits
system.cpu.icache.overall_hits::total          243115                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7814                       # number of overall misses
system.cpu.icache.overall_misses::total          7814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    264526000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    264526000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    264526000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    264526000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       250929                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       250929                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       250929                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       250929                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.031140                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031140                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.031140                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031140                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33852.828257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33852.828257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33852.828257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33852.828257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7381                       # number of writebacks
system.cpu.icache.writebacks::total              7381                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          425                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          425                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          425                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          425                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    235473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    235473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    235473000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    235473000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31868.047097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31868.047097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31868.047097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31868.047097                       # average overall mshr miss latency
system.cpu.icache.replacements                   7381                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       243115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          243115                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    264526000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    264526000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       250929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       250929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.031140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33852.828257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33852.828257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          425                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          425                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    235473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    235473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31868.047097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31868.047097                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.902287                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            509247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           509247                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1365609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1365609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1365609                       # number of overall hits
system.cpu.dcache.overall_hits::total         1365609                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       847898                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         847898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       847898                       # number of overall misses
system.cpu.dcache.overall_misses::total        847898                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33154816879                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33154816879                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33154816879                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33154816879                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2213507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2213507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2213507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2213507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.383056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.383056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.383056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.383056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39102.364764                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39102.364764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39102.364764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39102.364764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2257997                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            344390                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.556512                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   123.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41170                       # number of writebacks
system.cpu.dcache.writebacks::total             41170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       415911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       415911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       415911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       415911                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       431987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       431987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       431987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       431987                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14549612806                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14549612806                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14549612806                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14549612806                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.195160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.195160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.195160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.195160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33680.672812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33680.672812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33680.672812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33680.672812                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431979                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       917884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          917884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       735946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        735946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  28687993000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28687993000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1653830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1653830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.444995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.444995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38981.111386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38981.111386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       324366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       324366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       411580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       411580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13448590000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13448590000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.248865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.248865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32675.518733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32675.518733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       447725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         447725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4466823879                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4466823879                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       559677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       559677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.200030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39899.455829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39899.455829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        91545                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        91545                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        20407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1101022806                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1101022806                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53953.192826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53953.192826                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.998515                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1797596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            431987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.161227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            542000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.998515                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4859001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4859001                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5910110000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5910110000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
