vendor_name = ModelSim
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_RX.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/pwm.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/db/DFBF.cbx.xml
design_name = hard_block
design_name = UART_RX
instance = comp, \RX_data[0]~output\, RX_data[0]~output, UART_RX, 1
instance = comp, \RX_data[1]~output\, RX_data[1]~output, UART_RX, 1
instance = comp, \RX_data[2]~output\, RX_data[2]~output, UART_RX, 1
instance = comp, \RX_data[3]~output\, RX_data[3]~output, UART_RX, 1
instance = comp, \RX_data[4]~output\, RX_data[4]~output, UART_RX, 1
instance = comp, \RX_data[5]~output\, RX_data[5]~output, UART_RX, 1
instance = comp, \RX_data[6]~output\, RX_data[6]~output, UART_RX, 1
instance = comp, \RX_data[7]~output\, RX_data[7]~output, UART_RX, 1
instance = comp, \RX_data_valid~output\, RX_data_valid~output, UART_RX, 1
instance = comp, \clock~input\, clock~input, UART_RX, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, UART_RX, 1
instance = comp, \RX~input\, RX~input, UART_RX, 1
instance = comp, \RX_data_temp[7]~feeder\, RX_data_temp[7]~feeder, UART_RX, 1
instance = comp, \Selector7~0\, Selector7~0, UART_RX, 1
instance = comp, \reset_n~input\, reset_n~input, UART_RX, 1
instance = comp, \n_data_bits[3]\, n_data_bits[3], UART_RX, 1
instance = comp, \next_State~9\, next_State~9, UART_RX, 1
instance = comp, \next_State.stop_State\, next_State.stop_State, UART_RX, 1
instance = comp, \present_State.stop_State~feeder\, present_State.stop_State~feeder, UART_RX, 1
instance = comp, \reset_n~inputclkctrl\, reset_n~inputclkctrl, UART_RX, 1
instance = comp, \present_State.stop_State\, present_State.stop_State, UART_RX, 1
instance = comp, \next_State.reset_State~0\, next_State.reset_State~0, UART_RX, 1
instance = comp, \next_State.reset_State\, next_State.reset_State, UART_RX, 1
instance = comp, \present_State.reset_State\, present_State.reset_State, UART_RX, 1
instance = comp, \Selector10~0\, Selector10~0, UART_RX, 1
instance = comp, \n_data_bits[0]\, n_data_bits[0], UART_RX, 1
instance = comp, \Selector9~0\, Selector9~0, UART_RX, 1
instance = comp, \n_data_bits[1]\, n_data_bits[1], UART_RX, 1
instance = comp, \Selector8~0\, Selector8~0, UART_RX, 1
instance = comp, \Selector8~1\, Selector8~1, UART_RX, 1
instance = comp, \n_data_bits[2]\, n_data_bits[2], UART_RX, 1
instance = comp, \LessThan1~0\, LessThan1~0, UART_RX, 1
instance = comp, \freq_count|count[0]~16\, freq_count|count[0]~16, UART_RX, 1
instance = comp, \freq_count|count[0]~feeder\, freq_count|count[0]~feeder, UART_RX, 1
instance = comp, \start_bit~feeder\, start_bit~feeder, UART_RX, 1
instance = comp, \Selector4~0\, Selector4~0, UART_RX, 1
instance = comp, \reset_start_bit~feeder\, reset_start_bit~feeder, UART_RX, 1
instance = comp, \Selector0~0\, Selector0~0, UART_RX, 1
instance = comp, \next_State.IDLE_State\, next_State.IDLE_State, UART_RX, 1
instance = comp, \present_State.IDLE_State~feeder\, present_State.IDLE_State~feeder, UART_RX, 1
instance = comp, \present_State.IDLE_State\, present_State.IDLE_State, UART_RX, 1
instance = comp, \Selector5~0\, Selector5~0, UART_RX, 1
instance = comp, \Selector5~1\, Selector5~1, UART_RX, 1
instance = comp, \freq_count|count[0]\, freq_count|count[0], UART_RX, 1
instance = comp, \freq_count|count[1]~18\, freq_count|count[1]~18, UART_RX, 1
instance = comp, \freq_count|count[1]\, freq_count|count[1], UART_RX, 1
instance = comp, \freq_count|count[2]~20\, freq_count|count[2]~20, UART_RX, 1
instance = comp, \freq_count|count[2]\, freq_count|count[2], UART_RX, 1
instance = comp, \freq_count|count[3]~22\, freq_count|count[3]~22, UART_RX, 1
instance = comp, \freq_count|count[3]\, freq_count|count[3], UART_RX, 1
instance = comp, \freq_count|count[4]~24\, freq_count|count[4]~24, UART_RX, 1
instance = comp, \freq_count|count[4]\, freq_count|count[4], UART_RX, 1
instance = comp, \freq_count|count[5]~26\, freq_count|count[5]~26, UART_RX, 1
instance = comp, \freq_count|count[5]\, freq_count|count[5], UART_RX, 1
instance = comp, \freq_count|count[6]~28\, freq_count|count[6]~28, UART_RX, 1
instance = comp, \freq_count|count[6]\, freq_count|count[6], UART_RX, 1
instance = comp, \freq_count|count[7]~30\, freq_count|count[7]~30, UART_RX, 1
instance = comp, \freq_count|count[7]\, freq_count|count[7], UART_RX, 1
instance = comp, \freq_count|count[8]~32\, freq_count|count[8]~32, UART_RX, 1
instance = comp, \freq_count|count[8]\, freq_count|count[8], UART_RX, 1
instance = comp, \freq_count|count[9]~34\, freq_count|count[9]~34, UART_RX, 1
instance = comp, \freq_count|count[9]\, freq_count|count[9], UART_RX, 1
instance = comp, \freq_count|count[10]~36\, freq_count|count[10]~36, UART_RX, 1
instance = comp, \freq_count|count[10]\, freq_count|count[10], UART_RX, 1
instance = comp, \freq_count|count[11]~38\, freq_count|count[11]~38, UART_RX, 1
instance = comp, \freq_count|count[11]\, freq_count|count[11], UART_RX, 1
instance = comp, \freq_count|count[12]~40\, freq_count|count[12]~40, UART_RX, 1
instance = comp, \freq_count|count[12]\, freq_count|count[12], UART_RX, 1
instance = comp, \freq_count|count[13]~42\, freq_count|count[13]~42, UART_RX, 1
instance = comp, \freq_count|count[13]\, freq_count|count[13], UART_RX, 1
instance = comp, \freq_count|count[14]~44\, freq_count|count[14]~44, UART_RX, 1
instance = comp, \freq_count|count[14]\, freq_count|count[14], UART_RX, 1
instance = comp, \freq_count|count[15]~46\, freq_count|count[15]~46, UART_RX, 1
instance = comp, \freq_count|count[15]\, freq_count|count[15], UART_RX, 1
instance = comp, \Selector6~0\, Selector6~0, UART_RX, 1
instance = comp, \TicBit[15]~input\, TicBit[15]~input, UART_RX, 1
instance = comp, \ticBit_temp~0\, ticBit_temp~0, UART_RX, 1
instance = comp, \TicBit[14]~input\, TicBit[14]~input, UART_RX, 1
instance = comp, \ticBit_temp~1\, ticBit_temp~1, UART_RX, 1
instance = comp, \TicBit[13]~input\, TicBit[13]~input, UART_RX, 1
instance = comp, \ticBit_temp~2\, ticBit_temp~2, UART_RX, 1
instance = comp, \TicBit[12]~input\, TicBit[12]~input, UART_RX, 1
instance = comp, \ticBit_temp~3\, ticBit_temp~3, UART_RX, 1
instance = comp, \TicBit[11]~input\, TicBit[11]~input, UART_RX, 1
instance = comp, \ticBit_temp~4\, ticBit_temp~4, UART_RX, 1
instance = comp, \TicBit[10]~input\, TicBit[10]~input, UART_RX, 1
instance = comp, \ticBit_temp~5\, ticBit_temp~5, UART_RX, 1
instance = comp, \TicBit[9]~input\, TicBit[9]~input, UART_RX, 1
instance = comp, \ticBit_temp~6\, ticBit_temp~6, UART_RX, 1
instance = comp, \TicBit[8]~input\, TicBit[8]~input, UART_RX, 1
instance = comp, \ticBit_temp~7\, ticBit_temp~7, UART_RX, 1
instance = comp, \TicBit[7]~input\, TicBit[7]~input, UART_RX, 1
instance = comp, \ticBit_temp~8\, ticBit_temp~8, UART_RX, 1
instance = comp, \TicBit[6]~input\, TicBit[6]~input, UART_RX, 1
instance = comp, \ticBit_temp~9\, ticBit_temp~9, UART_RX, 1
instance = comp, \TicBit[5]~input\, TicBit[5]~input, UART_RX, 1
instance = comp, \ticBit_temp~10\, ticBit_temp~10, UART_RX, 1
instance = comp, \TicBit[4]~input\, TicBit[4]~input, UART_RX, 1
instance = comp, \ticBit_temp~11\, ticBit_temp~11, UART_RX, 1
instance = comp, \TicBit[3]~input\, TicBit[3]~input, UART_RX, 1
instance = comp, \ticBit_temp~12\, ticBit_temp~12, UART_RX, 1
instance = comp, \TicBit[2]~input\, TicBit[2]~input, UART_RX, 1
instance = comp, \ticBit_temp~13\, ticBit_temp~13, UART_RX, 1
instance = comp, \TicBit[1]~input\, TicBit[1]~input, UART_RX, 1
instance = comp, \ticBit_temp~14\, ticBit_temp~14, UART_RX, 1
instance = comp, \TicBit[0]~input\, TicBit[0]~input, UART_RX, 1
instance = comp, \ticBit_temp~15\, ticBit_temp~15, UART_RX, 1
instance = comp, \LessThan0~1\, LessThan0~1, UART_RX, 1
instance = comp, \LessThan0~3\, LessThan0~3, UART_RX, 1
instance = comp, \LessThan0~5\, LessThan0~5, UART_RX, 1
instance = comp, \LessThan0~7\, LessThan0~7, UART_RX, 1
instance = comp, \LessThan0~9\, LessThan0~9, UART_RX, 1
instance = comp, \LessThan0~11\, LessThan0~11, UART_RX, 1
instance = comp, \LessThan0~13\, LessThan0~13, UART_RX, 1
instance = comp, \LessThan0~15\, LessThan0~15, UART_RX, 1
instance = comp, \LessThan0~17\, LessThan0~17, UART_RX, 1
instance = comp, \LessThan0~19\, LessThan0~19, UART_RX, 1
instance = comp, \LessThan0~21\, LessThan0~21, UART_RX, 1
instance = comp, \LessThan0~23\, LessThan0~23, UART_RX, 1
instance = comp, \LessThan0~25\, LessThan0~25, UART_RX, 1
instance = comp, \LessThan0~27\, LessThan0~27, UART_RX, 1
instance = comp, \LessThan0~29\, LessThan0~29, UART_RX, 1
instance = comp, \LessThan0~30\, LessThan0~30, UART_RX, 1
instance = comp, \read_data_signal~0\, read_data_signal~0, UART_RX, 1
instance = comp, \Selector1~0\, Selector1~0, UART_RX, 1
instance = comp, \next_State.start_State\, next_State.start_State, UART_RX, 1
instance = comp, \present_State.start_State\, present_State.start_State, UART_RX, 1
instance = comp, \next_State~10\, next_State~10, UART_RX, 1
instance = comp, \next_State.Rx_State\, next_State.Rx_State, UART_RX, 1
instance = comp, \present_State.Rx_State\, present_State.Rx_State, UART_RX, 1
instance = comp, \Selector2~0\, Selector2~0, UART_RX, 1
instance = comp, \Selector2~1\, Selector2~1, UART_RX, 1
instance = comp, \next_State.bit_read_prep_State\, next_State.bit_read_prep_State, UART_RX, 1
instance = comp, \present_State.bit_read_prep_State~feeder\, present_State.bit_read_prep_State~feeder, UART_RX, 1
instance = comp, \present_State.bit_read_prep_State\, present_State.bit_read_prep_State, UART_RX, 1
instance = comp, \Selector3~0\, Selector3~0, UART_RX, 1
instance = comp, \next_State.bit_read_State\, next_State.bit_read_State, UART_RX, 1
instance = comp, \present_State.bit_read_State~feeder\, present_State.bit_read_State~feeder, UART_RX, 1
instance = comp, \present_State.bit_read_State\, present_State.bit_read_State, UART_RX, 1
instance = comp, \RX_data_temp[0]~0\, RX_data_temp[0]~0, UART_RX, 1
instance = comp, \RX_data_temp[7]\, RX_data_temp[7], UART_RX, 1
instance = comp, \RX_data_temp[6]\, RX_data_temp[6], UART_RX, 1
instance = comp, \RX_data_temp[5]~feeder\, RX_data_temp[5]~feeder, UART_RX, 1
instance = comp, \RX_data_temp[5]\, RX_data_temp[5], UART_RX, 1
instance = comp, \RX_data_temp[4]~feeder\, RX_data_temp[4]~feeder, UART_RX, 1
instance = comp, \RX_data_temp[4]\, RX_data_temp[4], UART_RX, 1
instance = comp, \RX_data_temp[3]~feeder\, RX_data_temp[3]~feeder, UART_RX, 1
instance = comp, \RX_data_temp[3]\, RX_data_temp[3], UART_RX, 1
instance = comp, \RX_data_temp[2]~feeder\, RX_data_temp[2]~feeder, UART_RX, 1
instance = comp, \RX_data_temp[2]\, RX_data_temp[2], UART_RX, 1
instance = comp, \RX_data_temp[1]~feeder\, RX_data_temp[1]~feeder, UART_RX, 1
instance = comp, \RX_data_temp[1]\, RX_data_temp[1], UART_RX, 1
instance = comp, \RX_data_temp[0]~feeder\, RX_data_temp[0]~feeder, UART_RX, 1
instance = comp, \RX_data_temp[0]\, RX_data_temp[0], UART_RX, 1
instance = comp, \RX_data[0]~reg0feeder\, RX_data[0]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[0]~reg0\, RX_data[0]~reg0, UART_RX, 1
instance = comp, \RX_data[1]~reg0feeder\, RX_data[1]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[1]~reg0\, RX_data[1]~reg0, UART_RX, 1
instance = comp, \RX_data[2]~reg0feeder\, RX_data[2]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[2]~reg0\, RX_data[2]~reg0, UART_RX, 1
instance = comp, \RX_data[3]~reg0feeder\, RX_data[3]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[3]~reg0\, RX_data[3]~reg0, UART_RX, 1
instance = comp, \RX_data[4]~reg0feeder\, RX_data[4]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[4]~reg0\, RX_data[4]~reg0, UART_RX, 1
instance = comp, \RX_data[5]~reg0feeder\, RX_data[5]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[5]~reg0\, RX_data[5]~reg0, UART_RX, 1
instance = comp, \RX_data[6]~reg0feeder\, RX_data[6]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[6]~reg0\, RX_data[6]~reg0, UART_RX, 1
instance = comp, \RX_data[7]~reg0feeder\, RX_data[7]~reg0feeder, UART_RX, 1
instance = comp, \RX_data[7]~reg0\, RX_data[7]~reg0, UART_RX, 1
instance = comp, \Selector11~0\, Selector11~0, UART_RX, 1
instance = comp, \RX_data_valid~reg0\, RX_data_valid~reg0, UART_RX, 1
