<?xml version="1.0" encoding="utf-8"?>
<Symbolconfiguration xmlns="http://www.3s-software.com/schemas/Symbolconfiguration.xsd">
  <Header>
    <Version>3.5.11.0</Version>
    <SymbolConfigObject version="3.5.15.50" runtimeid="3.5.10.0" libversion="3.5.15.20" compiler="3.5.15.50" lmm="3.5.15.0" profile="MasterTool IEC XE+" settings="SupportOPCUA, LayoutCalculator=OptimizedClientSideLayoutCalculator" />
    <ProjectInfo name="Aula03" devicename="Device" appname="Application" />
  </Header>
  <TypeList>
    <TypeSimple name="T_BOOL" size="1" swapsize="0" typeclass="Bool" iecname="BOOL" />
    <TypeSimple name="T_INT" size="2" swapsize="2" typeclass="Int" iecname="INT" />
  </TypeList>
  <NodeList>
    <Node name="Application">
      <Node name="Node_Red">
        <Node name="avanco_duplo" type="T_BOOL" access="ReadWrite" />
        <Node name="avanco_simples" type="T_BOOL" access="ReadWrite" />
        <Node name="passo" type="T_INT" access="ReadWrite" />
        <Node name="Processo_Ativo" type="T_BOOL" access="ReadWrite" />
        <Node name="recuo_duplo" type="T_BOOL" access="ReadWrite" />
        <Node name="sinaleiro" type="T_BOOL" access="ReadWrite" />
        <Node name="Start" type="T_BOOL" access="ReadWrite" />
        <Node name="Stop" type="T_BOOL" access="ReadWrite" />
        <Node name="verifica_ida_X" type="T_BOOL" access="ReadWrite" />
        <Node name="verifica_ida_Y" type="T_BOOL" access="ReadWrite" />
        <Node name="verifica_volta_X" type="T_BOOL" access="ReadWrite" />
        <Node name="verifica_volta_Y" type="T_BOOL" access="ReadWrite" />
      </Node>
    </Node>
  </NodeList>
</Symbolconfiguration>