# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1_conv.srcs/sources_1/new/project_conv.vhd"
vhdl xil_defaultlib  "../../../project_1_conv.srcs/sim_1/imports/Downloads/gen_testbench_no_reset.vhd"
vhdl xil_defaultlib  "../../../project_1_conv.srcs/sim_1/imports/Downloads/tb_reset.vhd"

# Do not sort compile order
nosort
