vendor_name = ModelSim
source_file = 1, F:/Verilog/ip_fifo/rtl/fifo_wr.v
source_file = 1, F:/Verilog/ip_fifo/rtl/fifo_rd.v
source_file = 1, F:/Verilog/ip_fifo/rtl/ip_fifo.v
source_file = 1, F:/Verilog/ip_fifo/par/ipcore/fifo.qip
source_file = 1, F:/Verilog/ip_fifo/par/ipcore/fifo.v
source_file = 1, F:/Verilog/ip_fifo/sim/stp1.stp
source_file = 1, F:/Verilog/ip_fifo/par/db/ip_fifo.cbx.xml
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/quartus13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Verilog/ip_fifo/par/db/dcfifo_j1h1.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/a_graycounter_rn6.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/a_graycounter_n5c.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/altsyncram_at01.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/alt_synch_pipe_36d.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/dffpipe_2v8.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/alt_synch_pipe_46d.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/dffpipe_3v8.tdf
source_file = 1, F:/Verilog/ip_fifo/par/db/cmpr_f66.tdf
design_name = ip_fifo
instance = comp, \sys_clk~input , sys_clk~input, ip_fifo, 1
instance = comp, \sys_rst_n~input , sys_rst_n~input, ip_fifo, 1
