/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_15z;
  wire [25:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  reg [8:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  reg [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_0z[6] ? in_data[112] : celloutsig_1_11z[7];
  assign celloutsig_1_18z = celloutsig_1_12z ? celloutsig_1_17z[5] : celloutsig_1_17z[6];
  assign celloutsig_1_1z = celloutsig_1_0z[19] ? celloutsig_1_0z[3] : celloutsig_1_0z[13];
  assign celloutsig_1_7z = celloutsig_1_6z[2] ? celloutsig_1_5z[0] : celloutsig_1_0z[16];
  assign celloutsig_1_12z = celloutsig_1_7z ? celloutsig_1_7z : celloutsig_1_3z[0];
  assign celloutsig_0_1z = { in_data[87:83], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + in_data[69:60];
  assign celloutsig_0_15z = { celloutsig_0_6z[7:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z } + { celloutsig_0_6z[7:1], celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_4z[17:1] + { celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_4z = celloutsig_1_3z[2:0] + { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[99:96], celloutsig_1_4z, celloutsig_1_3z } + { celloutsig_1_5z[7:5], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z } & { celloutsig_0_9z[6:0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[143:120] & in_data[128:105];
  assign celloutsig_0_4z = in_data[95:75] * { in_data[34:18], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z[9:3], celloutsig_0_3z } * celloutsig_0_1z[9:2];
  assign celloutsig_1_3z = celloutsig_1_0z[7:3] * celloutsig_1_2z[6:2];
  assign celloutsig_1_5z = in_data[144:128] * { celloutsig_1_0z[18:3], celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_2z | { celloutsig_1_2z[7:1], celloutsig_1_16z };
  assign celloutsig_0_6z = { celloutsig_0_4z[6:3], celloutsig_0_2z } | in_data[84:77];
  assign celloutsig_0_7z = { in_data[72:71], celloutsig_0_0z, celloutsig_0_0z } | celloutsig_0_1z[7:4];
  assign celloutsig_0_2z = in_data[62:59] | in_data[33:30];
  assign celloutsig_1_2z = in_data[120:113] | celloutsig_1_0z[11:4];
  assign celloutsig_1_6z = celloutsig_1_0z[17:7] | { celloutsig_1_5z[12:3], celloutsig_1_1z };
  assign celloutsig_0_0z = | in_data[45:40];
  assign celloutsig_1_16z = | celloutsig_1_3z;
  assign celloutsig_1_19z = | { celloutsig_1_6z[9:1], celloutsig_1_15z };
  assign celloutsig_0_8z = | celloutsig_0_4z[16:4];
  assign celloutsig_1_8z = | celloutsig_1_6z[10:3];
  assign celloutsig_0_3z = | celloutsig_0_1z[9:6];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_5z = { in_data[8:4], celloutsig_0_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_11z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_11z = { celloutsig_1_10z[6:5], celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[57:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
