
AxxSolder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f5b8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003600  0800f798  0800f798  0001f798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012d98  08012d98  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08012d98  08012d98  00022d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012da0  08012da0  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012da0  08012da0  00022da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012da4  08012da4  00022da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08012da8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000954  20000220  08012fc8  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b74  08012fc8  00030b74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020233  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000402b  00000000  00000000  000504c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d10  00000000  00000000  000544f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001665  00000000  00000000  00056208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023948  00000000  00000000  0005786d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023a0f  00000000  00000000  0007b1b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e409e  00000000  00000000  0009ebc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009130  00000000  00000000  00182c64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  0018bd94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000220 	.word	0x20000220
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f780 	.word	0x0800f780

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000224 	.word	0x20000224
 800021c:	0800f780 	.word	0x0800f780

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <HAL_UART_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

PID_TypeDef TPID;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle){
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	/* Set transmission flag: transfer complete */
	tx_done = 1;
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <HAL_UART_TxCpltCallback+0x1c>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000018 	.word	0x20000018

08000ff4 <get_mean_ADC_reading>:

/* Returns the average of 100 readings of the index+4*n value in the ADC_buffer vector */
float get_mean_ADC_reading(uint8_t index){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
	ADC_filter_mean = 0;
 8000ffe:	4b17      	ldr	r3, [pc, #92]	; (800105c <get_mean_ADC_reading+0x68>)
 8001000:	f04f 0200 	mov.w	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
	for(int n=index;n<400;n=n+4){
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	e012      	b.n	8001032 <get_mean_ADC_reading+0x3e>
		ADC_filter_mean += ADC_buffer[n];
 800100c:	4a14      	ldr	r2, [pc, #80]	; (8001060 <get_mean_ADC_reading+0x6c>)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800101c:	4b0f      	ldr	r3, [pc, #60]	; (800105c <get_mean_ADC_reading+0x68>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001026:	4b0d      	ldr	r3, [pc, #52]	; (800105c <get_mean_ADC_reading+0x68>)
 8001028:	edc3 7a00 	vstr	s15, [r3]
	for(int n=index;n<400;n=n+4){
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	3304      	adds	r3, #4
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001038:	dbe8      	blt.n	800100c <get_mean_ADC_reading+0x18>
	}
	return ADC_filter_mean/100.0;
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <get_mean_ADC_reading+0x68>)
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001064 <get_mean_ADC_reading+0x70>
 8001044:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001048:	eef0 7a66 	vmov.f32	s15, s13
}
 800104c:	eeb0 0a67 	vmov.f32	s0, s15
 8001050:	3714      	adds	r7, #20
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000028c 	.word	0x2000028c
 8001060:	20000290 	.word	0x20000290
 8001064:	42c80000 	.word	0x42c80000

08001068 <get_bus_voltage>:

void get_bus_voltage(){
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	/* Index 3 is bus Voltage */
	sensor_values.bus_voltage = Moving_Average_Compute(get_mean_ADC_reading(3), &input_voltage_filterStruct)*VOLTAGE_COMPENSATION;
 800106c:	2003      	movs	r0, #3
 800106e:	f7ff ffc1 	bl	8000ff4 <get_mean_ADC_reading>
 8001072:	eef0 7a40 	vmov.f32	s15, s0
 8001076:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800107a:	490d      	ldr	r1, [pc, #52]	; (80010b0 <get_bus_voltage+0x48>)
 800107c:	ee17 0a90 	vmov	r0, s15
 8001080:	f001 faca 	bl	8002618 <Moving_Average_Compute>
 8001084:	ec51 0b10 	vmov	r0, r1, d0
 8001088:	a307      	add	r3, pc, #28	; (adr r3, 80010a8 <get_bus_voltage+0x40>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff fadb 	bl	8000648 <__aeabi_dmul>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f7ff fdcd 	bl	8000c38 <__aeabi_d2f>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a04      	ldr	r2, [pc, #16]	; (80010b4 <get_bus_voltage+0x4c>)
 80010a2:	6113      	str	r3, [r2, #16]
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	48b35add 	.word	0x48b35add
 80010ac:	3f7a91e4 	.word	0x3f7a91e4
 80010b0:	20000618 	.word	0x20000618
 80010b4:	200005b0 	.word	0x200005b0

080010b8 <get_actual_temperature>:

void get_actual_temperature(){
 80010b8:	b5b0      	push	{r4, r5, r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
	/* Index 0 is bus Voltage */
	float TC_temperature_temp = Moving_Average_Compute(get_mean_ADC_reading(0), &actual_temperature_filter_struct);
 80010be:	2000      	movs	r0, #0
 80010c0:	f7ff ff98 	bl	8000ff4 <get_mean_ADC_reading>
 80010c4:	eef0 7a40 	vmov.f32	s15, s0
 80010c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010cc:	497a      	ldr	r1, [pc, #488]	; (80012b8 <get_actual_temperature+0x200>)
 80010ce:	ee17 0a90 	vmov	r0, s15
 80010d2:	f001 faa1 	bl	8002618 <Moving_Average_Compute>
 80010d6:	ec53 2b10 	vmov	r2, r3, d0
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fdab 	bl	8000c38 <__aeabi_d2f>
 80010e2:	4603      	mov	r3, r0
 80010e4:	607b      	str	r3, [r7, #4]

	if(handle == T210){
 80010e6:	4b75      	ldr	r3, [pc, #468]	; (80012bc <get_actual_temperature+0x204>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d14e      	bne.n	800118c <get_actual_temperature+0xd4>
		sensor_values.actual_temperature = pow(TC_temperature_temp, 3)*TC_COMPENSATION_X3_T210 + pow(TC_temperature_temp, 2)*TC_COMPENSATION_X2_T210 + TC_temperature_temp*TC_COMPENSATION_X1_T210 + TC_COMPENSATION_X0_T210;
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff fa52 	bl	8000598 <__aeabi_f2d>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	ed9f 1b59 	vldr	d1, [pc, #356]	; 8001260 <get_actual_temperature+0x1a8>
 80010fc:	ec43 2b10 	vmov	d0, r2, r3
 8001100:	f00d fc06 	bl	800e910 <pow>
 8001104:	ec51 0b10 	vmov	r0, r1, d0
 8001108:	a357      	add	r3, pc, #348	; (adr r3, 8001268 <get_actual_temperature+0x1b0>)
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	f7ff fa9b 	bl	8000648 <__aeabi_dmul>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4614      	mov	r4, r2
 8001118:	461d      	mov	r5, r3
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff fa3c 	bl	8000598 <__aeabi_f2d>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	ed9f 1b52 	vldr	d1, [pc, #328]	; 8001270 <get_actual_temperature+0x1b8>
 8001128:	ec43 2b10 	vmov	d0, r2, r3
 800112c:	f00d fbf0 	bl	800e910 <pow>
 8001130:	ec51 0b10 	vmov	r0, r1, d0
 8001134:	a350      	add	r3, pc, #320	; (adr r3, 8001278 <get_actual_temperature+0x1c0>)
 8001136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113a:	f7ff fa85 	bl	8000648 <__aeabi_dmul>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4620      	mov	r0, r4
 8001144:	4629      	mov	r1, r5
 8001146:	f7ff f8c9 	bl	80002dc <__adddf3>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4614      	mov	r4, r2
 8001150:	461d      	mov	r5, r3
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff fa20 	bl	8000598 <__aeabi_f2d>
 8001158:	a349      	add	r3, pc, #292	; (adr r3, 8001280 <get_actual_temperature+0x1c8>)
 800115a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115e:	f7ff fa73 	bl	8000648 <__aeabi_dmul>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4620      	mov	r0, r4
 8001168:	4629      	mov	r1, r5
 800116a:	f7ff f8b7 	bl	80002dc <__adddf3>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	4610      	mov	r0, r2
 8001174:	4619      	mov	r1, r3
 8001176:	a344      	add	r3, pc, #272	; (adr r3, 8001288 <get_actual_temperature+0x1d0>)
 8001178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117c:	f7ff f8ae 	bl	80002dc <__adddf3>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	494e      	ldr	r1, [pc, #312]	; (80012c0 <get_actual_temperature+0x208>)
 8001186:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800118a:	e051      	b.n	8001230 <get_actual_temperature+0x178>
	}
	else if(handle == T245){
 800118c:	4b4b      	ldr	r3, [pc, #300]	; (80012bc <get_actual_temperature+0x204>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d14d      	bne.n	8001230 <get_actual_temperature+0x178>
		sensor_values.actual_temperature = pow(TC_temperature_temp, 3)*TC_COMPENSATION_X3_T245 + pow(TC_temperature_temp, 2)*TC_COMPENSATION_X2_T245 + TC_temperature_temp*TC_COMPENSATION_X1_T245 + TC_COMPENSATION_X0_T245;
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff f9ff 	bl	8000598 <__aeabi_f2d>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
 800119e:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8001260 <get_actual_temperature+0x1a8>
 80011a2:	ec43 2b10 	vmov	d0, r2, r3
 80011a6:	f00d fbb3 	bl	800e910 <pow>
 80011aa:	ec51 0b10 	vmov	r0, r1, d0
 80011ae:	a338      	add	r3, pc, #224	; (adr r3, 8001290 <get_actual_temperature+0x1d8>)
 80011b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b4:	f7ff fa48 	bl	8000648 <__aeabi_dmul>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4614      	mov	r4, r2
 80011be:	461d      	mov	r5, r3
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff f9e9 	bl	8000598 <__aeabi_f2d>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	ed9f 1b29 	vldr	d1, [pc, #164]	; 8001270 <get_actual_temperature+0x1b8>
 80011ce:	ec43 2b10 	vmov	d0, r2, r3
 80011d2:	f00d fb9d 	bl	800e910 <pow>
 80011d6:	ec51 0b10 	vmov	r0, r1, d0
 80011da:	a32f      	add	r3, pc, #188	; (adr r3, 8001298 <get_actual_temperature+0x1e0>)
 80011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e0:	f7ff fa32 	bl	8000648 <__aeabi_dmul>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4620      	mov	r0, r4
 80011ea:	4629      	mov	r1, r5
 80011ec:	f7ff f876 	bl	80002dc <__adddf3>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4614      	mov	r4, r2
 80011f6:	461d      	mov	r5, r3
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff f9cd 	bl	8000598 <__aeabi_f2d>
 80011fe:	a328      	add	r3, pc, #160	; (adr r3, 80012a0 <get_actual_temperature+0x1e8>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	f7ff fa20 	bl	8000648 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4620      	mov	r0, r4
 800120e:	4629      	mov	r1, r5
 8001210:	f7ff f864 	bl	80002dc <__adddf3>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	a322      	add	r3, pc, #136	; (adr r3, 80012a8 <get_actual_temperature+0x1f0>)
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	f7ff f85b 	bl	80002dc <__adddf3>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4925      	ldr	r1, [pc, #148]	; (80012c0 <get_actual_temperature+0x208>)
 800122c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}

	if(sensor_values.actual_temperature > 999){
 8001230:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <get_actual_temperature+0x208>)
 8001232:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001236:	a31e      	add	r3, pc, #120	; (adr r3, 80012b0 <get_actual_temperature+0x1f8>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	f7ff fc94 	bl	8000b68 <__aeabi_dcmpgt>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d100      	bne.n	8001248 <get_actual_temperature+0x190>
		sensor_values.actual_temperature = 999;
	}
}
 8001246:	e005      	b.n	8001254 <get_actual_temperature+0x19c>
		sensor_values.actual_temperature = 999;
 8001248:	491d      	ldr	r1, [pc, #116]	; (80012c0 <get_actual_temperature+0x208>)
 800124a:	a319      	add	r3, pc, #100	; (adr r3, 80012b0 <get_actual_temperature+0x1f8>)
 800124c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001250:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bdb0      	pop	{r4, r5, r7, pc}
 800125c:	f3af 8000 	nop.w
 8001260:	00000000 	.word	0x00000000
 8001264:	40080000 	.word	0x40080000
 8001268:	e6c91459 	.word	0xe6c91459
 800126c:	be3d333c 	.word	0xbe3d333c
 8001270:	00000000 	.word	0x00000000
 8001274:	40000000 	.word	0x40000000
 8001278:	77c4dab0 	.word	0x77c4dab0
 800127c:	bed98561 	.word	0xbed98561
 8001280:	0aa653bc 	.word	0x0aa653bc
 8001284:	3fd1585a 	.word	0x3fd1585a
 8001288:	d797deed 	.word	0xd797deed
 800128c:	40396624 	.word	0x40396624
 8001290:	b4effad8 	.word	0xb4effad8
 8001294:	3e21f933 	.word	0x3e21f933
 8001298:	c7e1dac1 	.word	0xc7e1dac1
 800129c:	bee97525 	.word	0xbee97525
 80012a0:	8d8ee863 	.word	0x8d8ee863
 80012a4:	3fbe16b0 	.word	0x3fbe16b0
 80012a8:	7373b751 	.word	0x7373b751
 80012ac:	40390d47 	.word	0x40390d47
 80012b0:	00000000 	.word	0x00000000
 80012b4:	408f3800 	.word	0x408f3800
 80012b8:	200005e0 	.word	0x200005e0
 80012bc:	2000023c 	.word	0x2000023c
 80012c0:	200005b0 	.word	0x200005b0
 80012c4:	00000000 	.word	0x00000000

080012c8 <get_ambient_temp>:

void get_ambient_temp(){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	//Index 2 is PCB temp
	sensor_values.ambient_temperature = ((Moving_Average_Compute(get_mean_ADC_reading(2), &ambient_temperature_filter_struct)*AMBIENT_TEMP_COMPENSATION)-0.4)/0.0195;
 80012cc:	2002      	movs	r0, #2
 80012ce:	f7ff fe91 	bl	8000ff4 <get_mean_ADC_reading>
 80012d2:	eef0 7a40 	vmov.f32	s15, s0
 80012d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012da:	491b      	ldr	r1, [pc, #108]	; (8001348 <get_ambient_temp+0x80>)
 80012dc:	ee17 0a90 	vmov	r0, s15
 80012e0:	f001 f99a 	bl	8002618 <Moving_Average_Compute>
 80012e4:	ec51 0b10 	vmov	r0, r1, d0
 80012e8:	a311      	add	r3, pc, #68	; (adr r3, 8001330 <get_ambient_temp+0x68>)
 80012ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ee:	f7ff f9ab 	bl	8000648 <__aeabi_dmul>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	a30f      	add	r3, pc, #60	; (adr r3, 8001338 <get_ambient_temp+0x70>)
 80012fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001300:	f7fe ffea 	bl	80002d8 <__aeabi_dsub>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	a30c      	add	r3, pc, #48	; (adr r3, 8001340 <get_ambient_temp+0x78>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff fac3 	bl	800089c <__aeabi_ddiv>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f7ff fc8b 	bl	8000c38 <__aeabi_d2f>
 8001322:	4603      	mov	r3, r0
 8001324:	4a09      	ldr	r2, [pc, #36]	; (800134c <get_ambient_temp+0x84>)
 8001326:	61d3      	str	r3, [r2, #28]
	//• Positive slope sensor gain, offset (typical):
	//– 19.5 mV/°C, 400 mV at 0°C (TMP236-Q1) From data sheet
}
 8001328:	bf00      	nop
 800132a:	bd80      	pop	{r7, pc}
 800132c:	f3af 8000 	nop.w
 8001330:	e3fc03eb 	.word	0xe3fc03eb
 8001334:	3f4a680c 	.word	0x3f4a680c
 8001338:	9999999a 	.word	0x9999999a
 800133c:	3fd99999 	.word	0x3fd99999
 8001340:	d916872b 	.word	0xd916872b
 8001344:	3f93f7ce 	.word	0x3f93f7ce
 8001348:	200005fc 	.word	0x200005fc
 800134c:	200005b0 	.word	0x200005b0

08001350 <debugPrint>:

void debugPrint(UART_HandleTypeDef *huart, char _out[]){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
    tx_done = 0;
 800135a:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <debugPrint+0x38>)
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(huart, (uint8_t *) _out, strlen(_out));
 8001360:	6838      	ldr	r0, [r7, #0]
 8001362:	f7fe ffad 	bl	80002c0 <strlen>
 8001366:	4603      	mov	r3, r0
 8001368:	b29b      	uxth	r3, r3
 800136a:	461a      	mov	r2, r3
 800136c:	6839      	ldr	r1, [r7, #0]
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f007 ff08 	bl	8009184 <HAL_UART_Transmit_IT>
	while(!tx_done);
 8001374:	bf00      	nop
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <debugPrint+0x38>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0fb      	beq.n	8001376 <debugPrint+0x26>
}
 800137e:	bf00      	nop
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000018 	.word	0x20000018

0800138c <init_OLED>:

/* Initiate OLED display */
void init_OLED(){
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af02      	add	r7, sp, #8
	if((black_image = (UBYTE *)malloc(image_size)) == NULL) {
 8001392:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <init_OLED+0x74>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f00a fbc8 	bl	800bb2c <malloc>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	4b18      	ldr	r3, [pc, #96]	; (8001404 <init_OLED+0x78>)
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	4b17      	ldr	r3, [pc, #92]	; (8001404 <init_OLED+0x78>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d025      	beq.n	80013f8 <init_OLED+0x6c>
		return;
	}
	Paint_NewImage(black_image, OLED_1in5_WIDTH, OLED_1in5_HEIGHT, 270, BLACK);
 80013ac:	4b15      	ldr	r3, [pc, #84]	; (8001404 <init_OLED+0x78>)
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	2300      	movs	r3, #0
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80013b8:	2280      	movs	r2, #128	; 0x80
 80013ba:	2180      	movs	r1, #128	; 0x80
 80013bc:	f009 faea 	bl	800a994 <Paint_NewImage>
	Paint_SetScale(16);
 80013c0:	2010      	movs	r0, #16
 80013c2:	f009 fb4d 	bl	800aa60 <Paint_SetScale>
	Paint_SelectImage(black_image);
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <init_OLED+0x78>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f009 fb38 	bl	800aa40 <Paint_SelectImage>
	Driver_Delay_ms(100);
 80013d0:	2064      	movs	r0, #100	; 0x64
 80013d2:	f009 fad3 	bl	800a97c <Driver_Delay_ms>
	Paint_Clear(BLACK);
 80013d6:	2000      	movs	r0, #0
 80013d8:	f009 fd2c 	bl	800ae34 <Paint_Clear>

	// Show image
	OLED_1in5_Display(black_image);
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <init_OLED+0x78>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f00a fb74 	bl	800bace <OLED_1in5_Display>

	OLED_1in5_Init();
 80013e6:	f00a fb0b 	bl	800ba00 <OLED_1in5_Init>
	Driver_Delay_ms(500);
 80013ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013ee:	f009 fac5 	bl	800a97c <Driver_Delay_ms>
	OLED_1in5_Clear();
 80013f2:	f00a fb51 	bl	800ba98 <OLED_1in5_Clear>
 80013f6:	e000      	b.n	80013fa <init_OLED+0x6e>
		return;
 80013f8:	bf00      	nop
}
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000000 	.word	0x20000000
 8001404:	20000240 	.word	0x20000240

08001408 <update_OLED>:

void update_OLED(){
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af04      	add	r7, sp, #16
	Paint_DrawString_EN(0, 0, " AxxSolder ", &Font16, 0x00, 0xff);
 800140e:	23ff      	movs	r3, #255	; 0xff
 8001410:	9301      	str	r3, [sp, #4]
 8001412:	2300      	movs	r3, #0
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	4ba9      	ldr	r3, [pc, #676]	; (80016bc <update_OLED+0x2b4>)
 8001418:	4aa9      	ldr	r2, [pc, #676]	; (80016c0 <update_OLED+0x2b8>)
 800141a:	2100      	movs	r1, #0
 800141c:	2000      	movs	r0, #0
 800141e:	f00a f9d3 	bl	800b7c8 <Paint_DrawString_EN>
    Paint_DrawLine(0, 16, 127, 16, WHITE , 2, LINE_STYLE_SOLID);
 8001422:	2300      	movs	r3, #0
 8001424:	9302      	str	r3, [sp, #8]
 8001426:	2302      	movs	r3, #2
 8001428:	9301      	str	r3, [sp, #4]
 800142a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2310      	movs	r3, #16
 8001432:	227f      	movs	r2, #127	; 0x7f
 8001434:	2110      	movs	r1, #16
 8001436:	2000      	movs	r0, #0
 8001438:	f009 fe52 	bl	800b0e0 <Paint_DrawLine>

	Paint_DrawString_EN(3, 20, "Set temp", &Font16, 0x00, 0xff);
 800143c:	23ff      	movs	r3, #255	; 0xff
 800143e:	9301      	str	r3, [sp, #4]
 8001440:	2300      	movs	r3, #0
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	4b9d      	ldr	r3, [pc, #628]	; (80016bc <update_OLED+0x2b4>)
 8001446:	4a9f      	ldr	r2, [pc, #636]	; (80016c4 <update_OLED+0x2bc>)
 8001448:	2114      	movs	r1, #20
 800144a:	2003      	movs	r0, #3
 800144c:	f00a f9bc 	bl	800b7c8 <Paint_DrawString_EN>
	memset(&buffer, '\0', sizeof(buffer));
 8001450:	2228      	movs	r2, #40	; 0x28
 8001452:	2100      	movs	r1, #0
 8001454:	489c      	ldr	r0, [pc, #624]	; (80016c8 <update_OLED+0x2c0>)
 8001456:	f00b faab 	bl	800c9b0 <memset>
	sprintf(buffer, "%.f", sensor_values.set_temperature);
 800145a:	4b9c      	ldr	r3, [pc, #624]	; (80016cc <update_OLED+0x2c4>)
 800145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001460:	499b      	ldr	r1, [pc, #620]	; (80016d0 <update_OLED+0x2c8>)
 8001462:	4899      	ldr	r0, [pc, #612]	; (80016c8 <update_OLED+0x2c0>)
 8001464:	f00b f9ac 	bl	800c7c0 <siprintf>
	Paint_DrawString_EN(3, 32, buffer, &Font24,  0x0, 0xff);
 8001468:	23ff      	movs	r3, #255	; 0xff
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	2300      	movs	r3, #0
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	4b98      	ldr	r3, [pc, #608]	; (80016d4 <update_OLED+0x2cc>)
 8001472:	4a95      	ldr	r2, [pc, #596]	; (80016c8 <update_OLED+0x2c0>)
 8001474:	2120      	movs	r1, #32
 8001476:	2003      	movs	r0, #3
 8001478:	f00a f9a6 	bl	800b7c8 <Paint_DrawString_EN>
	Paint_DrawCircle(67, 37, 2, WHITE, 1, DRAW_FILL_EMPTY);
 800147c:	2300      	movs	r3, #0
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	2301      	movs	r3, #1
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001488:	2202      	movs	r2, #2
 800148a:	2125      	movs	r1, #37	; 0x25
 800148c:	2043      	movs	r0, #67	; 0x43
 800148e:	f009 ff65 	bl	800b35c <Paint_DrawCircle>
	Paint_DrawString_EN(70, 32, "C", &Font24,  0x0, 0xff);
 8001492:	23ff      	movs	r3, #255	; 0xff
 8001494:	9301      	str	r3, [sp, #4]
 8001496:	2300      	movs	r3, #0
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	4b8e      	ldr	r3, [pc, #568]	; (80016d4 <update_OLED+0x2cc>)
 800149c:	4a8e      	ldr	r2, [pc, #568]	; (80016d8 <update_OLED+0x2d0>)
 800149e:	2120      	movs	r1, #32
 80014a0:	2046      	movs	r0, #70	; 0x46
 80014a2:	f00a f991 	bl	800b7c8 <Paint_DrawString_EN>

	Paint_DrawString_EN(3, 58, "Act temp", &Font16, 0x00, 0xff);
 80014a6:	23ff      	movs	r3, #255	; 0xff
 80014a8:	9301      	str	r3, [sp, #4]
 80014aa:	2300      	movs	r3, #0
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	4b83      	ldr	r3, [pc, #524]	; (80016bc <update_OLED+0x2b4>)
 80014b0:	4a8a      	ldr	r2, [pc, #552]	; (80016dc <update_OLED+0x2d4>)
 80014b2:	213a      	movs	r1, #58	; 0x3a
 80014b4:	2003      	movs	r0, #3
 80014b6:	f00a f987 	bl	800b7c8 <Paint_DrawString_EN>
	memset(&buffer, '\0', sizeof(buffer));
 80014ba:	2228      	movs	r2, #40	; 0x28
 80014bc:	2100      	movs	r1, #0
 80014be:	4882      	ldr	r0, [pc, #520]	; (80016c8 <update_OLED+0x2c0>)
 80014c0:	f00b fa76 	bl	800c9b0 <memset>

	if(sensor_values.actual_temperature >= 600){
 80014c4:	4b81      	ldr	r3, [pc, #516]	; (80016cc <update_OLED+0x2c4>)
 80014c6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	4b84      	ldr	r3, [pc, #528]	; (80016e0 <update_OLED+0x2d8>)
 80014d0:	f7ff fb40 	bl	8000b54 <__aeabi_dcmpge>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d00a      	beq.n	80014f0 <update_OLED+0xe8>
		Paint_DrawString_EN(3, 70, "---", &Font24, 0x0, 0xff);
 80014da:	23ff      	movs	r3, #255	; 0xff
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	2300      	movs	r3, #0
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	4b7c      	ldr	r3, [pc, #496]	; (80016d4 <update_OLED+0x2cc>)
 80014e4:	4a7f      	ldr	r2, [pc, #508]	; (80016e4 <update_OLED+0x2dc>)
 80014e6:	2146      	movs	r1, #70	; 0x46
 80014e8:	2003      	movs	r0, #3
 80014ea:	f00a f96d 	bl	800b7c8 <Paint_DrawString_EN>
 80014ee:	e010      	b.n	8001512 <update_OLED+0x10a>
	}
	else{
		sprintf(buffer, "%.f", sensor_values.actual_temperature);
 80014f0:	4b76      	ldr	r3, [pc, #472]	; (80016cc <update_OLED+0x2c4>)
 80014f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80014f6:	4976      	ldr	r1, [pc, #472]	; (80016d0 <update_OLED+0x2c8>)
 80014f8:	4873      	ldr	r0, [pc, #460]	; (80016c8 <update_OLED+0x2c0>)
 80014fa:	f00b f961 	bl	800c7c0 <siprintf>
		Paint_DrawString_EN(3, 70, buffer, &Font24, 0x0, 0xff);
 80014fe:	23ff      	movs	r3, #255	; 0xff
 8001500:	9301      	str	r3, [sp, #4]
 8001502:	2300      	movs	r3, #0
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	4b73      	ldr	r3, [pc, #460]	; (80016d4 <update_OLED+0x2cc>)
 8001508:	4a6f      	ldr	r2, [pc, #444]	; (80016c8 <update_OLED+0x2c0>)
 800150a:	2146      	movs	r1, #70	; 0x46
 800150c:	2003      	movs	r0, #3
 800150e:	f00a f95b 	bl	800b7c8 <Paint_DrawString_EN>
	}

	Paint_DrawCircle(67, 75, 2, WHITE, 1, DRAW_FILL_EMPTY);
 8001512:	2300      	movs	r3, #0
 8001514:	9301      	str	r3, [sp, #4]
 8001516:	2301      	movs	r3, #1
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800151e:	2202      	movs	r2, #2
 8001520:	214b      	movs	r1, #75	; 0x4b
 8001522:	2043      	movs	r0, #67	; 0x43
 8001524:	f009 ff1a 	bl	800b35c <Paint_DrawCircle>
	Paint_DrawString_EN(70, 70, "C", &Font24, 0x0, 0xff);
 8001528:	23ff      	movs	r3, #255	; 0xff
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	2300      	movs	r3, #0
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	4b68      	ldr	r3, [pc, #416]	; (80016d4 <update_OLED+0x2cc>)
 8001532:	4a69      	ldr	r2, [pc, #420]	; (80016d8 <update_OLED+0x2d0>)
 8001534:	2146      	movs	r1, #70	; 0x46
 8001536:	2046      	movs	r0, #70	; 0x46
 8001538:	f00a f946 	bl	800b7c8 <Paint_DrawString_EN>
	Paint_DrawRectangle(1, 56, 100, 93 , WHITE, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 800153c:	2300      	movs	r3, #0
 800153e:	9302      	str	r3, [sp, #8]
 8001540:	2301      	movs	r3, #1
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	235d      	movs	r3, #93	; 0x5d
 800154c:	2264      	movs	r2, #100	; 0x64
 800154e:	2138      	movs	r1, #56	; 0x38
 8001550:	2001      	movs	r0, #1
 8001552:	f009 fe7f 	bl	800b254 <Paint_DrawRectangle>

	Paint_DrawString_EN(0, 96, "HANDLE:", &Font12, 0x00, 0xff);
 8001556:	23ff      	movs	r3, #255	; 0xff
 8001558:	9301      	str	r3, [sp, #4]
 800155a:	2300      	movs	r3, #0
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	4b62      	ldr	r3, [pc, #392]	; (80016e8 <update_OLED+0x2e0>)
 8001560:	4a62      	ldr	r2, [pc, #392]	; (80016ec <update_OLED+0x2e4>)
 8001562:	2160      	movs	r1, #96	; 0x60
 8001564:	2000      	movs	r0, #0
 8001566:	f00a f92f 	bl	800b7c8 <Paint_DrawString_EN>
	if(handle == T210){
 800156a:	4b61      	ldr	r3, [pc, #388]	; (80016f0 <update_OLED+0x2e8>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d10a      	bne.n	8001588 <update_OLED+0x180>
		Paint_DrawString_EN(60, 96, "T210", &Font12, 0x00, 0xff);
 8001572:	23ff      	movs	r3, #255	; 0xff
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	2300      	movs	r3, #0
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	4b5b      	ldr	r3, [pc, #364]	; (80016e8 <update_OLED+0x2e0>)
 800157c:	4a5d      	ldr	r2, [pc, #372]	; (80016f4 <update_OLED+0x2ec>)
 800157e:	2160      	movs	r1, #96	; 0x60
 8001580:	203c      	movs	r0, #60	; 0x3c
 8001582:	f00a f921 	bl	800b7c8 <Paint_DrawString_EN>
 8001586:	e00d      	b.n	80015a4 <update_OLED+0x19c>
	}
	else if(handle == T245){
 8001588:	4b59      	ldr	r3, [pc, #356]	; (80016f0 <update_OLED+0x2e8>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d109      	bne.n	80015a4 <update_OLED+0x19c>
		Paint_DrawString_EN(60, 96, "T245", &Font12, 0x00, 0xff);
 8001590:	23ff      	movs	r3, #255	; 0xff
 8001592:	9301      	str	r3, [sp, #4]
 8001594:	2300      	movs	r3, #0
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <update_OLED+0x2e0>)
 800159a:	4a57      	ldr	r2, [pc, #348]	; (80016f8 <update_OLED+0x2f0>)
 800159c:	2160      	movs	r1, #96	; 0x60
 800159e:	203c      	movs	r0, #60	; 0x3c
 80015a0:	f00a f912 	bl	800b7c8 <Paint_DrawString_EN>
	}

	Paint_DrawString_EN(0, 109, "INPUT VOLTAGE:", &Font8, 0x00, 0xff);
 80015a4:	23ff      	movs	r3, #255	; 0xff
 80015a6:	9301      	str	r3, [sp, #4]
 80015a8:	2300      	movs	r3, #0
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	4b53      	ldr	r3, [pc, #332]	; (80016fc <update_OLED+0x2f4>)
 80015ae:	4a54      	ldr	r2, [pc, #336]	; (8001700 <update_OLED+0x2f8>)
 80015b0:	216d      	movs	r1, #109	; 0x6d
 80015b2:	2000      	movs	r0, #0
 80015b4:	f00a f908 	bl	800b7c8 <Paint_DrawString_EN>
	Paint_DrawString_EN(0, 118, "AMB TEMP:     POWER ->", &Font8, 0x00, 0xff);
 80015b8:	23ff      	movs	r3, #255	; 0xff
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	2300      	movs	r3, #0
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	4b4e      	ldr	r3, [pc, #312]	; (80016fc <update_OLED+0x2f4>)
 80015c2:	4a50      	ldr	r2, [pc, #320]	; (8001704 <update_OLED+0x2fc>)
 80015c4:	2176      	movs	r1, #118	; 0x76
 80015c6:	2000      	movs	r0, #0
 80015c8:	f00a f8fe 	bl	800b7c8 <Paint_DrawString_EN>

	memset(&buffer, '\0', sizeof(buffer));
 80015cc:	2228      	movs	r2, #40	; 0x28
 80015ce:	2100      	movs	r1, #0
 80015d0:	483d      	ldr	r0, [pc, #244]	; (80016c8 <update_OLED+0x2c0>)
 80015d2:	f00b f9ed 	bl	800c9b0 <memset>
	sprintf(buffer, "%.1f", sensor_values.bus_voltage);
 80015d6:	4b3d      	ldr	r3, [pc, #244]	; (80016cc <update_OLED+0x2c4>)
 80015d8:	691b      	ldr	r3, [r3, #16]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7fe ffdc 	bl	8000598 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	4948      	ldr	r1, [pc, #288]	; (8001708 <update_OLED+0x300>)
 80015e6:	4838      	ldr	r0, [pc, #224]	; (80016c8 <update_OLED+0x2c0>)
 80015e8:	f00b f8ea 	bl	800c7c0 <siprintf>
	Paint_DrawString_EN(75, 109, buffer, &Font8, 0x0, 0xff);
 80015ec:	23ff      	movs	r3, #255	; 0xff
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	2300      	movs	r3, #0
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	4b41      	ldr	r3, [pc, #260]	; (80016fc <update_OLED+0x2f4>)
 80015f6:	4a34      	ldr	r2, [pc, #208]	; (80016c8 <update_OLED+0x2c0>)
 80015f8:	216d      	movs	r1, #109	; 0x6d
 80015fa:	204b      	movs	r0, #75	; 0x4b
 80015fc:	f00a f8e4 	bl	800b7c8 <Paint_DrawString_EN>

	memset(&buffer, '\0', sizeof(buffer));
 8001600:	2228      	movs	r2, #40	; 0x28
 8001602:	2100      	movs	r1, #0
 8001604:	4830      	ldr	r0, [pc, #192]	; (80016c8 <update_OLED+0x2c0>)
 8001606:	f00b f9d3 	bl	800c9b0 <memset>
	sprintf(buffer, "%.1f", sensor_values.ambient_temperature);
 800160a:	4b30      	ldr	r3, [pc, #192]	; (80016cc <update_OLED+0x2c4>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ffc2 	bl	8000598 <__aeabi_f2d>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	493b      	ldr	r1, [pc, #236]	; (8001708 <update_OLED+0x300>)
 800161a:	482b      	ldr	r0, [pc, #172]	; (80016c8 <update_OLED+0x2c0>)
 800161c:	f00b f8d0 	bl	800c7c0 <siprintf>
	Paint_DrawString_EN(45, 118, buffer, &Font8, 0x0, 0xff);
 8001620:	23ff      	movs	r3, #255	; 0xff
 8001622:	9301      	str	r3, [sp, #4]
 8001624:	2300      	movs	r3, #0
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	4b34      	ldr	r3, [pc, #208]	; (80016fc <update_OLED+0x2f4>)
 800162a:	4a27      	ldr	r2, [pc, #156]	; (80016c8 <update_OLED+0x2c0>)
 800162c:	2176      	movs	r1, #118	; 0x76
 800162e:	202d      	movs	r0, #45	; 0x2d
 8001630:	f00a f8ca 	bl	800b7c8 <Paint_DrawString_EN>

	Paint_DrawRectangle(116, 25, 128, 128, WHITE, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8001634:	2300      	movs	r3, #0
 8001636:	9302      	str	r3, [sp, #8]
 8001638:	2301      	movs	r3, #1
 800163a:	9301      	str	r3, [sp, #4]
 800163c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001640:	9300      	str	r3, [sp, #0]
 8001642:	2380      	movs	r3, #128	; 0x80
 8001644:	2280      	movs	r2, #128	; 0x80
 8001646:	2119      	movs	r1, #25
 8001648:	2074      	movs	r0, #116	; 0x74
 800164a:	f009 fe03 	bl	800b254 <Paint_DrawRectangle>
	if(sensor_values.in_stand){
 800164e:	4b1f      	ldr	r3, [pc, #124]	; (80016cc <update_OLED+0x2c4>)
 8001650:	7e1b      	ldrb	r3, [r3, #24]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d05e      	beq.n	8001714 <update_OLED+0x30c>
		Paint_DrawString_EN(116, 30,  "Z", &Font16, 0x00, 0xff);
 8001656:	23ff      	movs	r3, #255	; 0xff
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	2300      	movs	r3, #0
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	4b17      	ldr	r3, [pc, #92]	; (80016bc <update_OLED+0x2b4>)
 8001660:	4a2a      	ldr	r2, [pc, #168]	; (800170c <update_OLED+0x304>)
 8001662:	211e      	movs	r1, #30
 8001664:	2074      	movs	r0, #116	; 0x74
 8001666:	f00a f8af 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawString_EN(116, 50,  "z", &Font16, 0x00, 0xff);
 800166a:	23ff      	movs	r3, #255	; 0xff
 800166c:	9301      	str	r3, [sp, #4]
 800166e:	2300      	movs	r3, #0
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	4b12      	ldr	r3, [pc, #72]	; (80016bc <update_OLED+0x2b4>)
 8001674:	4a26      	ldr	r2, [pc, #152]	; (8001710 <update_OLED+0x308>)
 8001676:	2132      	movs	r1, #50	; 0x32
 8001678:	2074      	movs	r0, #116	; 0x74
 800167a:	f00a f8a5 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawString_EN(116, 70,  "Z", &Font16, 0x00, 0xff);
 800167e:	23ff      	movs	r3, #255	; 0xff
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	2300      	movs	r3, #0
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	4b0d      	ldr	r3, [pc, #52]	; (80016bc <update_OLED+0x2b4>)
 8001688:	4a20      	ldr	r2, [pc, #128]	; (800170c <update_OLED+0x304>)
 800168a:	2146      	movs	r1, #70	; 0x46
 800168c:	2074      	movs	r0, #116	; 0x74
 800168e:	f00a f89b 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawString_EN(116, 90,  "z", &Font16, 0x00, 0xff);
 8001692:	23ff      	movs	r3, #255	; 0xff
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	2300      	movs	r3, #0
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <update_OLED+0x2b4>)
 800169c:	4a1c      	ldr	r2, [pc, #112]	; (8001710 <update_OLED+0x308>)
 800169e:	215a      	movs	r1, #90	; 0x5a
 80016a0:	2074      	movs	r0, #116	; 0x74
 80016a2:	f00a f891 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawString_EN(116, 110, "z", &Font16, 0x00, 0xff);
 80016a6:	23ff      	movs	r3, #255	; 0xff
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	2300      	movs	r3, #0
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	4b03      	ldr	r3, [pc, #12]	; (80016bc <update_OLED+0x2b4>)
 80016b0:	4a17      	ldr	r2, [pc, #92]	; (8001710 <update_OLED+0x308>)
 80016b2:	216e      	movs	r1, #110	; 0x6e
 80016b4:	2074      	movs	r0, #116	; 0x74
 80016b6:	f00a f887 	bl	800b7c8 <Paint_DrawString_EN>
 80016ba:	e04e      	b.n	800175a <update_OLED+0x352>
 80016bc:	20000030 	.word	0x20000030
 80016c0:	0800f798 	.word	0x0800f798
 80016c4:	0800f7a4 	.word	0x0800f7a4
 80016c8:	20000260 	.word	0x20000260
 80016cc:	200005b0 	.word	0x200005b0
 80016d0:	0800f7b0 	.word	0x0800f7b0
 80016d4:	20000038 	.word	0x20000038
 80016d8:	0800f7b4 	.word	0x0800f7b4
 80016dc:	0800f7b8 	.word	0x0800f7b8
 80016e0:	4082c000 	.word	0x4082c000
 80016e4:	0800f7c4 	.word	0x0800f7c4
 80016e8:	20000028 	.word	0x20000028
 80016ec:	0800f7c8 	.word	0x0800f7c8
 80016f0:	2000023c 	.word	0x2000023c
 80016f4:	0800f7d0 	.word	0x0800f7d0
 80016f8:	0800f7d8 	.word	0x0800f7d8
 80016fc:	20000040 	.word	0x20000040
 8001700:	0800f7e0 	.word	0x0800f7e0
 8001704:	0800f7f0 	.word	0x0800f7f0
 8001708:	0800f808 	.word	0x0800f808
 800170c:	0800f810 	.word	0x0800f810
 8001710:	0800f814 	.word	0x0800f814

	}
	else{
		Paint_DrawRectangle(116, 125-heater_power/10, 128, 128, WHITE, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 8001714:	4b16      	ldr	r3, [pc, #88]	; (8001770 <update_OLED+0x368>)
 8001716:	e9d3 0100 	ldrd	r0, r1, [r3]
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <update_OLED+0x36c>)
 8001720:	f7ff f8bc 	bl	800089c <__aeabi_ddiv>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	f04f 0000 	mov.w	r0, #0
 800172c:	4912      	ldr	r1, [pc, #72]	; (8001778 <update_OLED+0x370>)
 800172e:	f7fe fdd3 	bl	80002d8 <__aeabi_dsub>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f7ff fa5d 	bl	8000bf8 <__aeabi_d2uiz>
 800173e:	4603      	mov	r3, r0
 8001740:	b299      	uxth	r1, r3
 8001742:	2301      	movs	r3, #1
 8001744:	9302      	str	r3, [sp, #8]
 8001746:	2301      	movs	r3, #1
 8001748:	9301      	str	r3, [sp, #4]
 800174a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	2280      	movs	r2, #128	; 0x80
 8001754:	2074      	movs	r0, #116	; 0x74
 8001756:	f009 fd7d 	bl	800b254 <Paint_DrawRectangle>
	}
	// Show image on page
	OLED_1in5_Display(black_image);
 800175a:	4b08      	ldr	r3, [pc, #32]	; (800177c <update_OLED+0x374>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f00a f9b5 	bl	800bace <OLED_1in5_Display>
	Paint_Clear(BLACK);
 8001764:	2000      	movs	r0, #0
 8001766:	f009 fb65 	bl	800ae34 <Paint_Clear>
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	200005d0 	.word	0x200005d0
 8001774:	40240000 	.word	0x40240000
 8001778:	405f4000 	.word	0x405f4000
 800177c:	20000240 	.word	0x20000240

08001780 <get_set_temperature>:

/* Get encoder value (Set temp.) and limit */
void get_set_temperature(){
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	if (TIM3->CNT <= MIN_SELECTABLE_TEMPERTURE) {TIM3->CNT = MIN_SELECTABLE_TEMPERTURE; }
 8001784:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <get_set_temperature+0x3c>)
 8001786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001788:	2b14      	cmp	r3, #20
 800178a:	d802      	bhi.n	8001792 <get_set_temperature+0x12>
 800178c:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <get_set_temperature+0x3c>)
 800178e:	2214      	movs	r2, #20
 8001790:	625a      	str	r2, [r3, #36]	; 0x24
	if (TIM3->CNT >= MAX_SELECTABLE_TEMPERTURE) {TIM3->CNT = MAX_SELECTABLE_TEMPERTURE; }
 8001792:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <get_set_temperature+0x3c>)
 8001794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001796:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800179a:	d303      	bcc.n	80017a4 <get_set_temperature+0x24>
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <get_set_temperature+0x3c>)
 800179e:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80017a2:	625a      	str	r2, [r3, #36]	; 0x24
	sensor_values.set_temperature = TIM3->CNT;
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <get_set_temperature+0x3c>)
 80017a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fed3 	bl	8000554 <__aeabi_ui2d>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4903      	ldr	r1, [pc, #12]	; (80017c0 <get_set_temperature+0x40>)
 80017b4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40000400 	.word	0x40000400
 80017c0:	200005b0 	.word	0x200005b0

080017c4 <get_stand_status>:

void get_stand_status(){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
	if((HAL_GPIO_ReadPin (GPIOA, INPUT0_Pin) == 0) || (HAL_GPIO_ReadPin (GPIOA, INPUT1_Pin) == 0)){
 80017c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d0:	f004 fe3c 	bl	800644c <HAL_GPIO_ReadPin>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d008      	beq.n	80017ec <get_stand_status+0x28>
 80017da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e2:	f004 fe33 	bl	800644c <HAL_GPIO_ReadPin>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d103      	bne.n	80017f4 <get_stand_status+0x30>
		sensor_values.in_stand = 1;
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <get_stand_status+0x3c>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	761a      	strb	r2, [r3, #24]
 80017f2:	e003      	b.n	80017fc <get_stand_status+0x38>
	}
	else{
		sensor_values.in_stand = 0;
 80017f4:	4b02      	ldr	r3, [pc, #8]	; (8001800 <get_stand_status+0x3c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	761a      	strb	r2, [r3, #24]
	}
}
 80017fa:	bf00      	nop
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200005b0 	.word	0x200005b0

08001804 <beep_ms>:

void beep_ms(int beep_time){
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  	TIM2->CCR1 = 50;
 800180c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001810:	2232      	movs	r2, #50	; 0x32
 8001812:	635a      	str	r2, [r3, #52]	; 0x34
  	HAL_Delay(beep_time);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4618      	mov	r0, r3
 8001818:	f001 ff94 	bl	8003744 <HAL_Delay>
  	TIM2->CCR1 = 0;
 800181c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001820:	2200      	movs	r2, #0
 8001822:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <HAL_TIM_IC_CaptureCallback>:
//void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
//    //HAL_GPIO_TogglePin(GPIOF, DEBUG_SIGNAL_A_Pin);
//}

/* Interrupts at every encoder increment */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	7f1b      	ldrb	r3, [r3, #28]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d102      	bne.n	8001842 <HAL_TIM_IC_CaptureCallback+0x16>
		beep_requested = 1;
 800183c:	4b04      	ldr	r3, [pc, #16]	; (8001850 <HAL_TIM_IC_CaptureCallback+0x24>)
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]
	}
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	2000023d 	.word	0x2000023d

08001854 <set_heater_duty>:

/* Sets the duty cycle of timer controlling the heater */
void set_heater_duty(uint16_t dutycycle){
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	80fb      	strh	r3, [r7, #6]
	TIM17->CCR1 = dutycycle;
 800185e:	4a04      	ldr	r2, [pc, #16]	; (8001870 <set_heater_duty+0x1c>)
 8001860:	88fb      	ldrh	r3, [r7, #6]
 8001862:	6353      	str	r3, [r2, #52]	; 0x34
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	40014800 	.word	0x40014800
 8001874:	00000000 	.word	0x00000000

08001878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800187c:	ed2d 8b04 	vpush	{d8-d9}
 8001880:	b08c      	sub	sp, #48	; 0x30
 8001882:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001884:	f001 feed 	bl	8003662 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001888:	f000 fac0 	bl	8001e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188c:	f000 fe3a 	bl	8002504 <MX_GPIO_Init>
  MX_DMA_Init();
 8001890:	f000 fe0e 	bl	80024b0 <MX_DMA_Init>
  MX_TIM2_Init();
 8001894:	f000 fc52 	bl	800213c <MX_TIM2_Init>
  MX_SPI1_Init();
 8001898:	f000 fc12 	bl	80020c0 <MX_SPI1_Init>
  MX_ADC1_Init();
 800189c:	f000 fb02 	bl	8001ea4 <MX_ADC1_Init>
  MX_TIM17_Init();
 80018a0:	f000 fd40 	bl	8002324 <MX_TIM17_Init>
  MX_USART2_UART_Init();
 80018a4:	f000 fdb8 	bl	8002418 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80018a8:	f000 fcbe 	bl	8002228 <MX_TIM3_Init>
  MX_TIM16_Init();
 80018ac:	f000 fd12 	bl	80022d4 <MX_TIM16_Init>
  MX_I2C1_Init();
 80018b0:	f000 fbc6 	bl	8002040 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80018b4:	213c      	movs	r1, #60	; 0x3c
 80018b6:	4886      	ldr	r0, [pc, #536]	; (8001ad0 <main+0x258>)
 80018b8:	f006 fa00 	bl	8007cbc <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 80018bc:	2100      	movs	r1, #0
 80018be:	4885      	ldr	r0, [pc, #532]	; (8001ad4 <main+0x25c>)
 80018c0:	f006 f856 	bl	8007970 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80018c4:	2100      	movs	r1, #0
 80018c6:	4884      	ldr	r0, [pc, #528]	; (8001ad8 <main+0x260>)
 80018c8:	f006 f852 	bl	8007970 <HAL_TIM_PWM_Start>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80018cc:	217f      	movs	r1, #127	; 0x7f
 80018ce:	4883      	ldr	r0, [pc, #524]	; (8001adc <main+0x264>)
 80018d0:	f003 fec0 	bl	8005654 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_buffer, ADC_BUF_LEN);	//Start ADC DMA
 80018d4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80018d8:	4981      	ldr	r1, [pc, #516]	; (8001ae0 <main+0x268>)
 80018da:	4880      	ldr	r0, [pc, #512]	; (8001adc <main+0x264>)
 80018dc:	f002 fc20 	bl	8004120 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	/* Init and fill filter structures with initial values */
	handle = T210;		// Default handle
 80018e0:	4b80      	ldr	r3, [pc, #512]	; (8001ae4 <main+0x26c>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
	set_heater_duty(0);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f7ff ffb4 	bl	8001854 <set_heater_duty>
	for (int i = 0; i<40;i++){
 80018ec:	2300      	movs	r3, #0
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	e00b      	b.n	800190a <main+0x92>
		get_bus_voltage();
 80018f2:	f7ff fbb9 	bl	8001068 <get_bus_voltage>
		get_ambient_temp();
 80018f6:	f7ff fce7 	bl	80012c8 <get_ambient_temp>
		get_actual_temperature();
 80018fa:	f7ff fbdd 	bl	80010b8 <get_actual_temperature>
		HAL_Delay(1);
 80018fe:	2001      	movs	r0, #1
 8001900:	f001 ff20 	bl	8003744 <HAL_Delay>
	for (int i = 0; i<40;i++){
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3301      	adds	r3, #1
 8001908:	607b      	str	r3, [r7, #4]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b27      	cmp	r3, #39	; 0x27
 800190e:	ddf0      	ble.n	80018f2 <main+0x7a>
	}

	/* Start-up beep */
	beep_ms(10);
 8001910:	200a      	movs	r0, #10
 8001912:	f7ff ff77 	bl	8001804 <beep_ms>
	HAL_Delay(100);
 8001916:	2064      	movs	r0, #100	; 0x64
 8001918:	f001 ff14 	bl	8003744 <HAL_Delay>
	beep_ms(10);
 800191c:	200a      	movs	r0, #10
 800191e:	f7ff ff71 	bl	8001804 <beep_ms>

	/* Initiate OLED display */
	init_OLED();
 8001922:	f7ff fd33 	bl	800138c <init_OLED>

	/* If button is pressed during startup - Show SETTINGS and allow to release button. Then the user can choose between T210 and T245 handle */
	if (HAL_GPIO_ReadPin (GPIOA, ENC_BUTTON_Pin) == 0){
 8001926:	f44f 7100 	mov.w	r1, #512	; 0x200
 800192a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800192e:	f004 fd8d 	bl	800644c <HAL_GPIO_ReadPin>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	f040 80aa 	bne.w	8001a8e <main+0x216>
		Paint_DrawString_EN(0, 0, " SETTINGS ", &Font16, 0x00, 0xff);
 800193a:	23ff      	movs	r3, #255	; 0xff
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	2300      	movs	r3, #0
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	4b69      	ldr	r3, [pc, #420]	; (8001ae8 <main+0x270>)
 8001944:	4a69      	ldr	r2, [pc, #420]	; (8001aec <main+0x274>)
 8001946:	2100      	movs	r1, #0
 8001948:	2000      	movs	r0, #0
 800194a:	f009 ff3d 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawLine(0, 16, 127, 16, WHITE , 2, LINE_STYLE_SOLID);
 800194e:	2300      	movs	r3, #0
 8001950:	9302      	str	r3, [sp, #8]
 8001952:	2302      	movs	r3, #2
 8001954:	9301      	str	r3, [sp, #4]
 8001956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2310      	movs	r3, #16
 800195e:	227f      	movs	r2, #127	; 0x7f
 8001960:	2110      	movs	r1, #16
 8001962:	2000      	movs	r0, #0
 8001964:	f009 fbbc 	bl	800b0e0 <Paint_DrawLine>
		Paint_DrawString_EN(3, 20, "Handle:", &Font12, 0x00, 0xff);
 8001968:	23ff      	movs	r3, #255	; 0xff
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	2300      	movs	r3, #0
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	4b5f      	ldr	r3, [pc, #380]	; (8001af0 <main+0x278>)
 8001972:	4a60      	ldr	r2, [pc, #384]	; (8001af4 <main+0x27c>)
 8001974:	2114      	movs	r1, #20
 8001976:	2003      	movs	r0, #3
 8001978:	f009 ff26 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawString_EN(55, 20, "T210", &Font12, 0xff, 0x00);
 800197c:	2300      	movs	r3, #0
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	23ff      	movs	r3, #255	; 0xff
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	4b5a      	ldr	r3, [pc, #360]	; (8001af0 <main+0x278>)
 8001986:	4a5c      	ldr	r2, [pc, #368]	; (8001af8 <main+0x280>)
 8001988:	2114      	movs	r1, #20
 800198a:	2037      	movs	r0, #55	; 0x37
 800198c:	f009 ff1c 	bl	800b7c8 <Paint_DrawString_EN>
		Paint_DrawString_EN(90, 20, "T245", &Font12, 0x00, 0xff);
 8001990:	23ff      	movs	r3, #255	; 0xff
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	2300      	movs	r3, #0
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4b55      	ldr	r3, [pc, #340]	; (8001af0 <main+0x278>)
 800199a:	4a58      	ldr	r2, [pc, #352]	; (8001afc <main+0x284>)
 800199c:	2114      	movs	r1, #20
 800199e:	205a      	movs	r0, #90	; 0x5a
 80019a0:	f009 ff12 	bl	800b7c8 <Paint_DrawString_EN>
		OLED_1in5_Display(black_image);
 80019a4:	4b56      	ldr	r3, [pc, #344]	; (8001b00 <main+0x288>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f00a f890 	bl	800bace <OLED_1in5_Display>
		Paint_Clear(BLACK);
 80019ae:	2000      	movs	r0, #0
 80019b0:	f009 fa40 	bl	800ae34 <Paint_Clear>
		HAL_Delay(1000);
 80019b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019b8:	f001 fec4 	bl	8003744 <HAL_Delay>

		while(HAL_GPIO_ReadPin (GPIOA, ENC_BUTTON_Pin) == 1){
 80019bc:	e05e      	b.n	8001a7c <main+0x204>
			Paint_DrawString_EN(0, 0, " SETTINGS ", &Font16, 0x00, 0xff);
 80019be:	23ff      	movs	r3, #255	; 0xff
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	2300      	movs	r3, #0
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	4b48      	ldr	r3, [pc, #288]	; (8001ae8 <main+0x270>)
 80019c8:	4a48      	ldr	r2, [pc, #288]	; (8001aec <main+0x274>)
 80019ca:	2100      	movs	r1, #0
 80019cc:	2000      	movs	r0, #0
 80019ce:	f009 fefb 	bl	800b7c8 <Paint_DrawString_EN>
			Paint_DrawLine(0, 16, 127, 16, WHITE , 2, LINE_STYLE_SOLID);
 80019d2:	2300      	movs	r3, #0
 80019d4:	9302      	str	r3, [sp, #8]
 80019d6:	2302      	movs	r3, #2
 80019d8:	9301      	str	r3, [sp, #4]
 80019da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	2310      	movs	r3, #16
 80019e2:	227f      	movs	r2, #127	; 0x7f
 80019e4:	2110      	movs	r1, #16
 80019e6:	2000      	movs	r0, #0
 80019e8:	f009 fb7a 	bl	800b0e0 <Paint_DrawLine>

			Paint_DrawString_EN(3, 20, "Handle:", &Font12, 0x00, 0xff);
 80019ec:	23ff      	movs	r3, #255	; 0xff
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	2300      	movs	r3, #0
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	4b3e      	ldr	r3, [pc, #248]	; (8001af0 <main+0x278>)
 80019f6:	4a3f      	ldr	r2, [pc, #252]	; (8001af4 <main+0x27c>)
 80019f8:	2114      	movs	r1, #20
 80019fa:	2003      	movs	r0, #3
 80019fc:	f009 fee4 	bl	800b7c8 <Paint_DrawString_EN>
			if(((TIM3->CNT)/2 % 2) == 0){
 8001a00:	4b40      	ldr	r3, [pc, #256]	; (8001b04 <main+0x28c>)
 8001a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a04:	085b      	lsrs	r3, r3, #1
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d117      	bne.n	8001a3e <main+0x1c6>
				Paint_DrawString_EN(55, 20, "T210", &Font12, 0xff, 0x00);
 8001a0e:	2300      	movs	r3, #0
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	23ff      	movs	r3, #255	; 0xff
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	4b36      	ldr	r3, [pc, #216]	; (8001af0 <main+0x278>)
 8001a18:	4a37      	ldr	r2, [pc, #220]	; (8001af8 <main+0x280>)
 8001a1a:	2114      	movs	r1, #20
 8001a1c:	2037      	movs	r0, #55	; 0x37
 8001a1e:	f009 fed3 	bl	800b7c8 <Paint_DrawString_EN>
				Paint_DrawString_EN(90, 20, "T245", &Font12, 0x00, 0xff);
 8001a22:	23ff      	movs	r3, #255	; 0xff
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	2300      	movs	r3, #0
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	4b31      	ldr	r3, [pc, #196]	; (8001af0 <main+0x278>)
 8001a2c:	4a33      	ldr	r2, [pc, #204]	; (8001afc <main+0x284>)
 8001a2e:	2114      	movs	r1, #20
 8001a30:	205a      	movs	r0, #90	; 0x5a
 8001a32:	f009 fec9 	bl	800b7c8 <Paint_DrawString_EN>
				handle = T210;
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <main+0x26c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	701a      	strb	r2, [r3, #0]
 8001a3c:	e016      	b.n	8001a6c <main+0x1f4>
			}
			else{
				Paint_DrawString_EN(55, 20, "T210", &Font12, 0x00, 0xff);
 8001a3e:	23ff      	movs	r3, #255	; 0xff
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	2300      	movs	r3, #0
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <main+0x278>)
 8001a48:	4a2b      	ldr	r2, [pc, #172]	; (8001af8 <main+0x280>)
 8001a4a:	2114      	movs	r1, #20
 8001a4c:	2037      	movs	r0, #55	; 0x37
 8001a4e:	f009 febb 	bl	800b7c8 <Paint_DrawString_EN>
				Paint_DrawString_EN(90, 20, "T245", &Font12, 0xff, 0x00);
 8001a52:	2300      	movs	r3, #0
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	23ff      	movs	r3, #255	; 0xff
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <main+0x278>)
 8001a5c:	4a27      	ldr	r2, [pc, #156]	; (8001afc <main+0x284>)
 8001a5e:	2114      	movs	r1, #20
 8001a60:	205a      	movs	r0, #90	; 0x5a
 8001a62:	f009 feb1 	bl	800b7c8 <Paint_DrawString_EN>
				handle = T245;
 8001a66:	4b1f      	ldr	r3, [pc, #124]	; (8001ae4 <main+0x26c>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	701a      	strb	r2, [r3, #0]
			}
			OLED_1in5_Display(black_image);
 8001a6c:	4b24      	ldr	r3, [pc, #144]	; (8001b00 <main+0x288>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f00a f82c 	bl	800bace <OLED_1in5_Display>
			Paint_Clear(BLACK);
 8001a76:	2000      	movs	r0, #0
 8001a78:	f009 f9dc 	bl	800ae34 <Paint_Clear>
		while(HAL_GPIO_ReadPin (GPIOA, ENC_BUTTON_Pin) == 1){
 8001a7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a84:	f004 fce2 	bl	800644c <HAL_GPIO_ReadPin>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d097      	beq.n	80019be <main+0x146>
		}
	}

	/* Set initial encoder timer value */
	TIM3->CNT = 330;
 8001a8e:	4b1d      	ldr	r3, [pc, #116]	; (8001b04 <main+0x28c>)
 8001a90:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8001a94:	625a      	str	r2, [r3, #36]	; 0x24

	/* Startup beep */
	beep_ms(10);
 8001a96:	200a      	movs	r0, #10
 8001a98:	f7ff feb4 	bl	8001804 <beep_ms>

	/* Set-up handle-specific constants */
	if(handle == T210){
 8001a9c:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <main+0x26c>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d141      	bne.n	8001b28 <main+0x2b0>
	max_power_watt = 60; //60W
 8001aa4:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <main+0x290>)
 8001aa6:	4a19      	ldr	r2, [pc, #100]	; (8001b0c <main+0x294>)
 8001aa8:	601a      	str	r2, [r3, #0]
	Kp = 20;
 8001aaa:	4919      	ldr	r1, [pc, #100]	; (8001b10 <main+0x298>)
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <main+0x29c>)
 8001ab2:	e9c1 2300 	strd	r2, r3, [r1]
	Ki = 60;
 8001ab6:	4918      	ldr	r1, [pc, #96]	; (8001b18 <main+0x2a0>)
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <main+0x2a4>)
 8001abe:	e9c1 2300 	strd	r2, r3, [r1]
	Kd = 0.5;
 8001ac2:	4917      	ldr	r1, [pc, #92]	; (8001b20 <main+0x2a8>)
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	4b16      	ldr	r3, [pc, #88]	; (8001b24 <main+0x2ac>)
 8001aca:	e9c1 2300 	strd	r2, r3, [r1]
 8001ace:	e044      	b.n	8001b5a <main+0x2e2>
 8001ad0:	200007fc 	.word	0x200007fc
 8001ad4:	20000894 	.word	0x20000894
 8001ad8:	200007b0 	.word	0x200007b0
 8001adc:	20000634 	.word	0x20000634
 8001ae0:	20000290 	.word	0x20000290
 8001ae4:	2000023c 	.word	0x2000023c
 8001ae8:	20000030 	.word	0x20000030
 8001aec:	0800f818 	.word	0x0800f818
 8001af0:	20000028 	.word	0x20000028
 8001af4:	0800f824 	.word	0x0800f824
 8001af8:	0800f7d0 	.word	0x0800f7d0
 8001afc:	0800f7d8 	.word	0x0800f7d8
 8001b00:	20000240 	.word	0x20000240
 8001b04:	40000400 	.word	0x40000400
 8001b08:	20000288 	.word	0x20000288
 8001b0c:	42700000 	.word	0x42700000
 8001b10:	20000010 	.word	0x20000010
 8001b14:	40340000 	.word	0x40340000
 8001b18:	20000250 	.word	0x20000250
 8001b1c:	404e0000 	.word	0x404e0000
 8001b20:	20000258 	.word	0x20000258
 8001b24:	3fe00000 	.word	0x3fe00000
	}
	else if(handle == T245){
 8001b28:	4b9f      	ldr	r3, [pc, #636]	; (8001da8 <main+0x530>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d114      	bne.n	8001b5a <main+0x2e2>
	max_power_watt = 120; //120W
 8001b30:	4b9e      	ldr	r3, [pc, #632]	; (8001dac <main+0x534>)
 8001b32:	4a9f      	ldr	r2, [pc, #636]	; (8001db0 <main+0x538>)
 8001b34:	601a      	str	r2, [r3, #0]
	Kp = 30;
 8001b36:	499f      	ldr	r1, [pc, #636]	; (8001db4 <main+0x53c>)
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	4b9e      	ldr	r3, [pc, #632]	; (8001db8 <main+0x540>)
 8001b3e:	e9c1 2300 	strd	r2, r3, [r1]
	Ki = 60;
 8001b42:	499e      	ldr	r1, [pc, #632]	; (8001dbc <main+0x544>)
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	4b9d      	ldr	r3, [pc, #628]	; (8001dc0 <main+0x548>)
 8001b4a:	e9c1 2300 	strd	r2, r3, [r1]
	Kd = 1;
 8001b4e:	499d      	ldr	r1, [pc, #628]	; (8001dc4 <main+0x54c>)
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	4b9c      	ldr	r3, [pc, #624]	; (8001dc8 <main+0x550>)
 8001b56:	e9c1 2300 	strd	r2, r3, [r1]
	}

	/* Initiate PID controller */
	PID(&TPID, &sensor_values.actual_temperature, &heater_power, &sensor_values.set_temperature, Kp, Ki, Kd, _PID_P_ON_E, _PID_CD_DIRECT);
 8001b5a:	4b96      	ldr	r3, [pc, #600]	; (8001db4 <main+0x53c>)
 8001b5c:	ed93 7b00 	vldr	d7, [r3]
 8001b60:	4b96      	ldr	r3, [pc, #600]	; (8001dbc <main+0x544>)
 8001b62:	ed93 6b00 	vldr	d6, [r3]
 8001b66:	4b97      	ldr	r3, [pc, #604]	; (8001dc4 <main+0x54c>)
 8001b68:	ed93 5b00 	vldr	d5, [r3]
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9301      	str	r3, [sp, #4]
 8001b70:	2301      	movs	r3, #1
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	eeb0 2a45 	vmov.f32	s4, s10
 8001b78:	eef0 2a65 	vmov.f32	s5, s11
 8001b7c:	eeb0 1a46 	vmov.f32	s2, s12
 8001b80:	eef0 1a66 	vmov.f32	s3, s13
 8001b84:	eeb0 0a47 	vmov.f32	s0, s14
 8001b88:	eef0 0a67 	vmov.f32	s1, s15
 8001b8c:	4b8f      	ldr	r3, [pc, #572]	; (8001dcc <main+0x554>)
 8001b8e:	4a90      	ldr	r2, [pc, #576]	; (8001dd0 <main+0x558>)
 8001b90:	4990      	ldr	r1, [pc, #576]	; (8001dd4 <main+0x55c>)
 8001b92:	4891      	ldr	r0, [pc, #580]	; (8001dd8 <main+0x560>)
 8001b94:	f000 fdbc 	bl	8002710 <PID>
	PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 8001b98:	2101      	movs	r1, #1
 8001b9a:	488f      	ldr	r0, [pc, #572]	; (8001dd8 <main+0x560>)
 8001b9c:	f000 ff47 	bl	8002a2e <PID_SetMode>
	PID_SetSampleTime(&TPID, 50);
 8001ba0:	2132      	movs	r1, #50	; 0x32
 8001ba2:	488d      	ldr	r0, [pc, #564]	; (8001dd8 <main+0x560>)
 8001ba4:	f001 f8d8 	bl	8002d58 <PID_SetSampleTime>
	PID_SetOutputLimits(&TPID, 0, 1000); 	// Set max and min output limit
 8001ba8:	ed9f 1b75 	vldr	d1, [pc, #468]	; 8001d80 <main+0x508>
 8001bac:	ed9f 0b76 	vldr	d0, [pc, #472]	; 8001d88 <main+0x510>
 8001bb0:	4889      	ldr	r0, [pc, #548]	; (8001dd8 <main+0x560>)
 8001bb2:	f000 ff5a 	bl	8002a6a <PID_SetOutputLimits>
	PID_SetILimits(&TPID, -200, 200); 		// Set max and min I limit
 8001bb6:	ed9f 1b76 	vldr	d1, [pc, #472]	; 8001d90 <main+0x518>
 8001bba:	ed9f 0b77 	vldr	d0, [pc, #476]	; 8001d98 <main+0x520>
 8001bbe:	4886      	ldr	r0, [pc, #536]	; (8001dd8 <main+0x560>)
 8001bc0:	f000 ffc1 	bl	8002b46 <PID_SetILimits>

	while (1){
	/* beep if encoder value is changed */
	if(beep_requested){
 8001bc4:	4b85      	ldr	r3, [pc, #532]	; (8001ddc <main+0x564>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d005      	beq.n	8001bd8 <main+0x360>
		beep_ms(5);
 8001bcc:	2005      	movs	r0, #5
 8001bce:	f7ff fe19 	bl	8001804 <beep_ms>
		beep_requested = 0;
 8001bd2:	4b82      	ldr	r3, [pc, #520]	; (8001ddc <main+0x564>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_GetTick() - previous_millis_PID_update >= interval_PID_update){
 8001bd8:	f001 fda8 	bl	800372c <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	4b80      	ldr	r3, [pc, #512]	; (8001de0 <main+0x568>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	1ad2      	subs	r2, r2, r3
 8001be4:	4b7f      	ldr	r3, [pc, #508]	; (8001de4 <main+0x56c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d354      	bcc.n	8001c96 <main+0x41e>
		get_set_temperature();
 8001bec:	f7ff fdc8 	bl	8001780 <get_set_temperature>
		get_stand_status();
 8001bf0:	f7ff fde8 	bl	80017c4 <get_stand_status>
		get_bus_voltage();
 8001bf4:	f7ff fa38 	bl	8001068 <get_bus_voltage>
		// ----------------------------------------------
		//PID_SetTunings(&TPID, Kp, Ki, Kd);
		//sensor_values.set_temperature = custom_temperature;
		// ----------------------------------------------

		set_heater_duty(0);
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	f7ff fe2b 	bl	8001854 <set_heater_duty>
		HAL_Delay(10); // Wait to let the thermocouple voltage stabilize before taking measurement
 8001bfe:	200a      	movs	r0, #10
 8001c00:	f001 fda0 	bl	8003744 <HAL_Delay>
		get_actual_temperature();
 8001c04:	f7ff fa58 	bl	80010b8 <get_actual_temperature>
		PID_Compute(&TPID);
 8001c08:	4873      	ldr	r0, [pc, #460]	; (8001dd8 <main+0x560>)
 8001c0a:	f000 fdcd 	bl	80027a8 <PID_Compute>

		/* If handle is not in stand - calculate duty cycle for PWM */
		if(!sensor_values.in_stand){
 8001c0e:	4b6f      	ldr	r3, [pc, #444]	; (8001dcc <main+0x554>)
 8001c10:	7e1b      	ldrb	r3, [r3, #24]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d127      	bne.n	8001c66 <main+0x3ee>
			heater_power_duty_cycle = heater_power*(max_power_watt*POWER_REDUCTION_FACTOR/sensor_values.bus_voltage);
 8001c16:	4b65      	ldr	r3, [pc, #404]	; (8001dac <main+0x534>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fcbc 	bl	8000598 <__aeabi_f2d>
 8001c20:	a35f      	add	r3, pc, #380	; (adr r3, 8001da0 <main+0x528>)
 8001c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c26:	f7fe fd0f 	bl	8000648 <__aeabi_dmul>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4614      	mov	r4, r2
 8001c30:	461d      	mov	r5, r3
 8001c32:	4b66      	ldr	r3, [pc, #408]	; (8001dcc <main+0x554>)
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe fcae 	bl	8000598 <__aeabi_f2d>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4620      	mov	r0, r4
 8001c42:	4629      	mov	r1, r5
 8001c44:	f7fe fe2a 	bl	800089c <__aeabi_ddiv>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4610      	mov	r0, r2
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4b5f      	ldr	r3, [pc, #380]	; (8001dd0 <main+0x558>)
 8001c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c56:	f7fe fcf7 	bl	8000648 <__aeabi_dmul>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4962      	ldr	r1, [pc, #392]	; (8001de8 <main+0x570>)
 8001c60:	e9c1 2300 	strd	r2, r3, [r1]
 8001c64:	e006      	b.n	8001c74 <main+0x3fc>
		}
		/* If handle is in stand - set duty cycle for PWM to zero */
		else{
			heater_power_duty_cycle = 0;
 8001c66:	4960      	ldr	r1, [pc, #384]	; (8001de8 <main+0x570>)
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	f04f 0300 	mov.w	r3, #0
 8001c70:	e9c1 2300 	strd	r2, r3, [r1]
		}
		set_heater_duty(heater_power_duty_cycle);
 8001c74:	4b5c      	ldr	r3, [pc, #368]	; (8001de8 <main+0x570>)
 8001c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f7fe ffbb 	bl	8000bf8 <__aeabi_d2uiz>
 8001c82:	4603      	mov	r3, r0
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fde4 	bl	8001854 <set_heater_duty>
		previous_millis_PID_update = HAL_GetTick();
 8001c8c:	f001 fd4e 	bl	800372c <HAL_GetTick>
 8001c90:	4603      	mov	r3, r0
 8001c92:	4a53      	ldr	r2, [pc, #332]	; (8001de0 <main+0x568>)
 8001c94:	6013      	str	r3, [r2, #0]
	}


	/* Send debug information over serial */
	if(HAL_GetTick() - previous_millis_debug >= interval_debug){
 8001c96:	f001 fd49 	bl	800372c <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	4b53      	ldr	r3, [pc, #332]	; (8001dec <main+0x574>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	1ad2      	subs	r2, r2, r3
 8001ca2:	4b53      	ldr	r3, [pc, #332]	; (8001df0 <main+0x578>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d352      	bcc.n	8001d50 <main+0x4d8>
		memset(&buffer, '\0', sizeof(buffer));
 8001caa:	2228      	movs	r2, #40	; 0x28
 8001cac:	2100      	movs	r1, #0
 8001cae:	4851      	ldr	r0, [pc, #324]	; (8001df4 <main+0x57c>)
 8001cb0:	f00a fe7e 	bl	800c9b0 <memset>
		sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n", sensor_values.actual_temperature, sensor_values.set_temperature, heater_power/10, PID_GetPpart(&TPID)/10, PID_GetIpart(&TPID)/10, PID_GetDpart(&TPID))/10;
 8001cb4:	4b45      	ldr	r3, [pc, #276]	; (8001dcc <main+0x554>)
 8001cb6:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8001cba:	4b44      	ldr	r3, [pc, #272]	; (8001dcc <main+0x554>)
 8001cbc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cc0:	4b43      	ldr	r3, [pc, #268]	; (8001dd0 <main+0x558>)
 8001cc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	4b4b      	ldr	r3, [pc, #300]	; (8001df8 <main+0x580>)
 8001ccc:	f7fe fde6 	bl	800089c <__aeabi_ddiv>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4692      	mov	sl, r2
 8001cd6:	469b      	mov	fp, r3
 8001cd8:	483f      	ldr	r0, [pc, #252]	; (8001dd8 <main+0x560>)
 8001cda:	f001 f878 	bl	8002dce <PID_GetPpart>
 8001cde:	ec51 0b10 	vmov	r0, r1, d0
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	4b44      	ldr	r3, [pc, #272]	; (8001df8 <main+0x580>)
 8001ce8:	f7fe fdd8 	bl	800089c <__aeabi_ddiv>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	ec43 2b18 	vmov	d8, r2, r3
 8001cf4:	4838      	ldr	r0, [pc, #224]	; (8001dd8 <main+0x560>)
 8001cf6:	f001 f87c 	bl	8002df2 <PID_GetIpart>
 8001cfa:	ec51 0b10 	vmov	r0, r1, d0
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	4b3d      	ldr	r3, [pc, #244]	; (8001df8 <main+0x580>)
 8001d04:	f7fe fdca 	bl	800089c <__aeabi_ddiv>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	ec43 2b19 	vmov	d9, r2, r3
 8001d10:	4831      	ldr	r0, [pc, #196]	; (8001dd8 <main+0x560>)
 8001d12:	f001 f880 	bl	8002e16 <PID_GetDpart>
 8001d16:	eeb0 7a40 	vmov.f32	s14, s0
 8001d1a:	eef0 7a60 	vmov.f32	s15, s1
 8001d1e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001d22:	ed8d 9b06 	vstr	d9, [sp, #24]
 8001d26:	ed8d 8b04 	vstr	d8, [sp, #16]
 8001d2a:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001d2e:	e9cd 4500 	strd	r4, r5, [sp]
 8001d32:	4642      	mov	r2, r8
 8001d34:	464b      	mov	r3, r9
 8001d36:	4931      	ldr	r1, [pc, #196]	; (8001dfc <main+0x584>)
 8001d38:	482e      	ldr	r0, [pc, #184]	; (8001df4 <main+0x57c>)
 8001d3a:	f00a fd41 	bl	800c7c0 <siprintf>
		debugPrint(&huart2,buffer);
 8001d3e:	492d      	ldr	r1, [pc, #180]	; (8001df4 <main+0x57c>)
 8001d40:	482f      	ldr	r0, [pc, #188]	; (8001e00 <main+0x588>)
 8001d42:	f7ff fb05 	bl	8001350 <debugPrint>
		previous_millis_debug = HAL_GetTick();
 8001d46:	f001 fcf1 	bl	800372c <HAL_GetTick>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4a27      	ldr	r2, [pc, #156]	; (8001dec <main+0x574>)
 8001d4e:	6013      	str	r3, [r2, #0]
	}

	/* Update display */
	if(HAL_GetTick() - previous_millis_display >= interval_display){
 8001d50:	f001 fcec 	bl	800372c <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4b2b      	ldr	r3, [pc, #172]	; (8001e04 <main+0x58c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	1ad2      	subs	r2, r2, r3
 8001d5c:	4b2a      	ldr	r3, [pc, #168]	; (8001e08 <main+0x590>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	f4ff af2f 	bcc.w	8001bc4 <main+0x34c>
		get_ambient_temp();
 8001d66:	f7ff faaf 	bl	80012c8 <get_ambient_temp>
		update_OLED();
 8001d6a:	f7ff fb4d 	bl	8001408 <update_OLED>
		previous_millis_display = HAL_GetTick();
 8001d6e:	f001 fcdd 	bl	800372c <HAL_GetTick>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a23      	ldr	r2, [pc, #140]	; (8001e04 <main+0x58c>)
 8001d76:	6013      	str	r3, [r2, #0]
	if(beep_requested){
 8001d78:	e724      	b.n	8001bc4 <main+0x34c>
 8001d7a:	bf00      	nop
 8001d7c:	f3af 8000 	nop.w
 8001d80:	00000000 	.word	0x00000000
 8001d84:	408f4000 	.word	0x408f4000
	...
 8001d94:	40690000 	.word	0x40690000
 8001d98:	00000000 	.word	0x00000000
 8001d9c:	c0690000 	.word	0xc0690000
 8001da0:	eb851eb8 	.word	0xeb851eb8
 8001da4:	3fbeb851 	.word	0x3fbeb851
 8001da8:	2000023c 	.word	0x2000023c
 8001dac:	20000288 	.word	0x20000288
 8001db0:	42f00000 	.word	0x42f00000
 8001db4:	20000010 	.word	0x20000010
 8001db8:	403e0000 	.word	0x403e0000
 8001dbc:	20000250 	.word	0x20000250
 8001dc0:	404e0000 	.word	0x404e0000
 8001dc4:	20000258 	.word	0x20000258
 8001dc8:	3ff00000 	.word	0x3ff00000
 8001dcc:	200005b0 	.word	0x200005b0
 8001dd0:	200005d0 	.word	0x200005d0
 8001dd4:	200005b8 	.word	0x200005b8
 8001dd8:	20000970 	.word	0x20000970
 8001ddc:	2000023d 	.word	0x2000023d
 8001de0:	2000024c 	.word	0x2000024c
 8001de4:	2000000c 	.word	0x2000000c
 8001de8:	200005d8 	.word	0x200005d8
 8001dec:	20000248 	.word	0x20000248
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000260 	.word	0x20000260
 8001df8:	40240000 	.word	0x40240000
 8001dfc:	0800f82c 	.word	0x0800f82c
 8001e00:	200008e0 	.word	0x200008e0
 8001e04:	20000244 	.word	0x20000244
 8001e08:	20000004 	.word	0x20000004

08001e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b094      	sub	sp, #80	; 0x50
 8001e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e12:	f107 0318 	add.w	r3, r7, #24
 8001e16:	2238      	movs	r2, #56	; 0x38
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f00a fdc8 	bl	800c9b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	60da      	str	r2, [r3, #12]
 8001e2c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e2e:	2000      	movs	r0, #0
 8001e30:	f004 fc62 	bl	80066f8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e34:	2302      	movs	r3, #2
 8001e36:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e3c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e3e:	2340      	movs	r3, #64	; 0x40
 8001e40:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e42:	2302      	movs	r3, #2
 8001e44:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e46:	2302      	movs	r3, #2
 8001e48:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e4e:	2355      	movs	r3, #85	; 0x55
 8001e50:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e52:	2302      	movs	r3, #2
 8001e54:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e56:	2302      	movs	r3, #2
 8001e58:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e5e:	f107 0318 	add.w	r3, r7, #24
 8001e62:	4618      	mov	r0, r3
 8001e64:	f004 fcfc 	bl	8006860 <HAL_RCC_OscConfig>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e6e:	f000 fbcd 	bl	800260c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e72:	230f      	movs	r3, #15
 8001e74:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e76:	2303      	movs	r3, #3
 8001e78:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	2104      	movs	r1, #4
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f005 f800 	bl	8006e90 <HAL_RCC_ClockConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001e96:	f000 fbb9 	bl	800260c <Error_Handler>
  }
}
 8001e9a:	bf00      	nop
 8001e9c:	3750      	adds	r7, #80	; 0x50
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b092      	sub	sp, #72	; 0x48
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001eaa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001eb6:	f107 0320 	add.w	r3, r7, #32
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
 8001ec4:	611a      	str	r2, [r3, #16]
 8001ec6:	615a      	str	r2, [r3, #20]
 8001ec8:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001eca:	463b      	mov	r3, r7
 8001ecc:	2220      	movs	r2, #32
 8001ece:	2100      	movs	r1, #0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f00a fd6d 	bl	800c9b0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ed6:	4b54      	ldr	r3, [pc, #336]	; (8002028 <MX_ADC1_Init+0x184>)
 8001ed8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001edc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ede:	4b52      	ldr	r3, [pc, #328]	; (8002028 <MX_ADC1_Init+0x184>)
 8001ee0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ee4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ee6:	4b50      	ldr	r3, [pc, #320]	; (8002028 <MX_ADC1_Init+0x184>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001eec:	4b4e      	ldr	r3, [pc, #312]	; (8002028 <MX_ADC1_Init+0x184>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001ef2:	4b4d      	ldr	r3, [pc, #308]	; (8002028 <MX_ADC1_Init+0x184>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ef8:	4b4b      	ldr	r3, [pc, #300]	; (8002028 <MX_ADC1_Init+0x184>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001efe:	4b4a      	ldr	r3, [pc, #296]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f00:	2204      	movs	r2, #4
 8001f02:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001f04:	4b48      	ldr	r3, [pc, #288]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f0a:	4b47      	ldr	r3, [pc, #284]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 8001f10:	4b45      	ldr	r3, [pc, #276]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f12:	2204      	movs	r2, #4
 8001f14:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f16:	4b44      	ldr	r3, [pc, #272]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f1e:	4b42      	ldr	r3, [pc, #264]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f24:	4b40      	ldr	r3, [pc, #256]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f2a:	4b3f      	ldr	r3, [pc, #252]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f32:	4b3d      	ldr	r3, [pc, #244]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001f38:	4b3b      	ldr	r3, [pc, #236]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f40:	4839      	ldr	r0, [pc, #228]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f42:	f001 ff63 	bl	8003e0c <HAL_ADC_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001f4c:	f000 fb5e 	bl	800260c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f50:	2300      	movs	r3, #0
 8001f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f54:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4833      	ldr	r0, [pc, #204]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f5c:	f003 fc0e 	bl	800577c <HAL_ADCEx_MultiModeConfigChannel>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001f66:	f000 fb51 	bl	800260c <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8001f6a:	4b30      	ldr	r3, [pc, #192]	; (800202c <MX_ADC1_Init+0x188>)
 8001f6c:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8001f6e:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 8001f74:	4b2e      	ldr	r3, [pc, #184]	; (8002030 <MX_ADC1_Init+0x18c>)
 8001f76:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.ITMode = ENABLE;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.HighThreshold = 100;
 8001f7e:	2364      	movs	r3, #100	; 0x64
 8001f80:	633b      	str	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.LowThreshold = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8001f8a:	f107 0320 	add.w	r3, r7, #32
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4825      	ldr	r0, [pc, #148]	; (8002028 <MX_ADC1_Init+0x184>)
 8001f92:	f002 ffab 	bl	8004eec <HAL_ADC_AnalogWDGConfig>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001f9c:	f000 fb36 	bl	800260c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001fa0:	4b24      	ldr	r3, [pc, #144]	; (8002034 <MX_ADC1_Init+0x190>)
 8001fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001fa4:	2306      	movs	r3, #6
 8001fa6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001fa8:	2304      	movs	r3, #4
 8001faa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001fac:	237f      	movs	r3, #127	; 0x7f
 8001fae:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001fb0:	2304      	movs	r3, #4
 8001fb2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fb8:	463b      	mov	r3, r7
 8001fba:	4619      	mov	r1, r3
 8001fbc:	481a      	ldr	r0, [pc, #104]	; (8002028 <MX_ADC1_Init+0x184>)
 8001fbe:	f002 fba5 	bl	800470c <HAL_ADC_ConfigChannel>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8001fc8:	f000 fb20 	bl	800260c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001fcc:	4b18      	ldr	r3, [pc, #96]	; (8002030 <MX_ADC1_Init+0x18c>)
 8001fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001fd0:	230c      	movs	r3, #12
 8001fd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4813      	ldr	r0, [pc, #76]	; (8002028 <MX_ADC1_Init+0x184>)
 8001fda:	f002 fb97 	bl	800470c <HAL_ADC_ConfigChannel>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 8001fe4:	f000 fb12 	bl	800260c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001fe8:	4b13      	ldr	r3, [pc, #76]	; (8002038 <MX_ADC1_Init+0x194>)
 8001fea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001fec:	2312      	movs	r3, #18
 8001fee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ff0:	463b      	mov	r3, r7
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	480c      	ldr	r0, [pc, #48]	; (8002028 <MX_ADC1_Init+0x184>)
 8001ff6:	f002 fb89 	bl	800470c <HAL_ADC_ConfigChannel>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 8002000:	f000 fb04 	bl	800260c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002004:	4b0d      	ldr	r3, [pc, #52]	; (800203c <MX_ADC1_Init+0x198>)
 8002006:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002008:	2318      	movs	r3, #24
 800200a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800200c:	463b      	mov	r3, r7
 800200e:	4619      	mov	r1, r3
 8002010:	4805      	ldr	r0, [pc, #20]	; (8002028 <MX_ADC1_Init+0x184>)
 8002012:	f002 fb7b 	bl	800470c <HAL_ADC_ConfigChannel>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_ADC1_Init+0x17c>
  {
    Error_Handler();
 800201c:	f000 faf6 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002020:	bf00      	nop
 8002022:	3748      	adds	r7, #72	; 0x48
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000634 	.word	0x20000634
 800202c:	7dc00000 	.word	0x7dc00000
 8002030:	08600004 	.word	0x08600004
 8002034:	04300002 	.word	0x04300002
 8002038:	10c00010 	.word	0x10c00010
 800203c:	3ef08000 	.word	0x3ef08000

08002040 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002044:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <MX_I2C1_Init+0x74>)
 8002046:	4a1c      	ldr	r2, [pc, #112]	; (80020b8 <MX_I2C1_Init+0x78>)
 8002048:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 800204a:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <MX_I2C1_Init+0x74>)
 800204c:	4a1b      	ldr	r2, [pc, #108]	; (80020bc <MX_I2C1_Init+0x7c>)
 800204e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002050:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <MX_I2C1_Init+0x74>)
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002056:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <MX_I2C1_Init+0x74>)
 8002058:	2201      	movs	r2, #1
 800205a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800205c:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <MX_I2C1_Init+0x74>)
 800205e:	2200      	movs	r2, #0
 8002060:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002062:	4b14      	ldr	r3, [pc, #80]	; (80020b4 <MX_I2C1_Init+0x74>)
 8002064:	2200      	movs	r2, #0
 8002066:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002068:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <MX_I2C1_Init+0x74>)
 800206a:	2200      	movs	r2, #0
 800206c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800206e:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <MX_I2C1_Init+0x74>)
 8002070:	2200      	movs	r2, #0
 8002072:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002074:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <MX_I2C1_Init+0x74>)
 8002076:	2200      	movs	r2, #0
 8002078:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800207a:	480e      	ldr	r0, [pc, #56]	; (80020b4 <MX_I2C1_Init+0x74>)
 800207c:	f004 fa16 	bl	80064ac <HAL_I2C_Init>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002086:	f000 fac1 	bl	800260c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800208a:	2100      	movs	r1, #0
 800208c:	4809      	ldr	r0, [pc, #36]	; (80020b4 <MX_I2C1_Init+0x74>)
 800208e:	f004 fa9c 	bl	80065ca <HAL_I2CEx_ConfigAnalogFilter>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002098:	f000 fab8 	bl	800260c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800209c:	2100      	movs	r1, #0
 800209e:	4805      	ldr	r0, [pc, #20]	; (80020b4 <MX_I2C1_Init+0x74>)
 80020a0:	f004 fade 	bl	8006660 <HAL_I2CEx_ConfigDigitalFilter>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020aa:	f000 faaf 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000700 	.word	0x20000700
 80020b8:	40005400 	.word	0x40005400
 80020bc:	30a0a7fb 	.word	0x30a0a7fb

080020c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020c4:	4b1b      	ldr	r3, [pc, #108]	; (8002134 <MX_SPI1_Init+0x74>)
 80020c6:	4a1c      	ldr	r2, [pc, #112]	; (8002138 <MX_SPI1_Init+0x78>)
 80020c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020ca:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <MX_SPI1_Init+0x74>)
 80020cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020d2:	4b18      	ldr	r3, [pc, #96]	; (8002134 <MX_SPI1_Init+0x74>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020d8:	4b16      	ldr	r3, [pc, #88]	; (8002134 <MX_SPI1_Init+0x74>)
 80020da:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80020de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80020e0:	4b14      	ldr	r3, [pc, #80]	; (8002134 <MX_SPI1_Init+0x74>)
 80020e2:	2202      	movs	r2, #2
 80020e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80020e6:	4b13      	ldr	r3, [pc, #76]	; (8002134 <MX_SPI1_Init+0x74>)
 80020e8:	2201      	movs	r2, #1
 80020ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020ec:	4b11      	ldr	r3, [pc, #68]	; (8002134 <MX_SPI1_Init+0x74>)
 80020ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80020f4:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <MX_SPI1_Init+0x74>)
 80020f6:	2218      	movs	r2, #24
 80020f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020fa:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <MX_SPI1_Init+0x74>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002100:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <MX_SPI1_Init+0x74>)
 8002102:	2200      	movs	r2, #0
 8002104:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <MX_SPI1_Init+0x74>)
 8002108:	2200      	movs	r2, #0
 800210a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800210c:	4b09      	ldr	r3, [pc, #36]	; (8002134 <MX_SPI1_Init+0x74>)
 800210e:	2207      	movs	r2, #7
 8002110:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <MX_SPI1_Init+0x74>)
 8002114:	2200      	movs	r2, #0
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <MX_SPI1_Init+0x74>)
 800211a:	2200      	movs	r2, #0
 800211c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800211e:	4805      	ldr	r0, [pc, #20]	; (8002134 <MX_SPI1_Init+0x74>)
 8002120:	f005 fac2 	bl	80076a8 <HAL_SPI_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800212a:	f000 fa6f 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	2000074c 	.word	0x2000074c
 8002138:	40013000 	.word	0x40013000

0800213c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08e      	sub	sp, #56	; 0x38
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002142:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
 800214c:	609a      	str	r2, [r3, #8]
 800214e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002150:	f107 031c 	add.w	r3, r7, #28
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800215c:	463b      	mov	r3, r7
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	609a      	str	r2, [r3, #8]
 8002166:	60da      	str	r2, [r3, #12]
 8002168:	611a      	str	r2, [r3, #16]
 800216a:	615a      	str	r2, [r3, #20]
 800216c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800216e:	4b2d      	ldr	r3, [pc, #180]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002170:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002174:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8002176:	4b2b      	ldr	r3, [pc, #172]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002178:	f240 321f 	movw	r2, #799	; 0x31f
 800217c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800217e:	4b29      	ldr	r3, [pc, #164]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8002184:	4b27      	ldr	r3, [pc, #156]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002186:	2264      	movs	r2, #100	; 0x64
 8002188:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800218a:	4b26      	ldr	r3, [pc, #152]	; (8002224 <MX_TIM2_Init+0xe8>)
 800218c:	2200      	movs	r2, #0
 800218e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002190:	4b24      	ldr	r3, [pc, #144]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002192:	2280      	movs	r2, #128	; 0x80
 8002194:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002196:	4823      	ldr	r0, [pc, #140]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002198:	f005 fb31 	bl	80077fe <HAL_TIM_Base_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80021a2:	f000 fa33 	bl	800260c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021aa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021b0:	4619      	mov	r1, r3
 80021b2:	481c      	ldr	r0, [pc, #112]	; (8002224 <MX_TIM2_Init+0xe8>)
 80021b4:	f006 f8c4 	bl	8008340 <HAL_TIM_ConfigClockSource>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80021be:	f000 fa25 	bl	800260c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021c2:	4818      	ldr	r0, [pc, #96]	; (8002224 <MX_TIM2_Init+0xe8>)
 80021c4:	f005 fb72 	bl	80078ac <HAL_TIM_PWM_Init>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80021ce:	f000 fa1d 	bl	800260c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	4619      	mov	r1, r3
 80021e0:	4810      	ldr	r0, [pc, #64]	; (8002224 <MX_TIM2_Init+0xe8>)
 80021e2:	f006 fe17 	bl	8008e14 <HAL_TIMEx_MasterConfigSynchronization>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80021ec:	f000 fa0e 	bl	800260c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021f0:	2360      	movs	r3, #96	; 0x60
 80021f2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021f8:	2300      	movs	r3, #0
 80021fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002200:	463b      	mov	r3, r7
 8002202:	2200      	movs	r2, #0
 8002204:	4619      	mov	r1, r3
 8002206:	4807      	ldr	r0, [pc, #28]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002208:	f005 ff86 	bl	8008118 <HAL_TIM_PWM_ConfigChannel>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002212:	f000 f9fb 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002216:	4803      	ldr	r0, [pc, #12]	; (8002224 <MX_TIM2_Init+0xe8>)
 8002218:	f001 f80c 	bl	8003234 <HAL_TIM_MspPostInit>

}
 800221c:	bf00      	nop
 800221e:	3738      	adds	r7, #56	; 0x38
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	200007b0 	.word	0x200007b0

08002228 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08c      	sub	sp, #48	; 0x30
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800222e:	f107 030c 	add.w	r3, r7, #12
 8002232:	2224      	movs	r2, #36	; 0x24
 8002234:	2100      	movs	r1, #0
 8002236:	4618      	mov	r0, r3
 8002238:	f00a fbba 	bl	800c9b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800223c:	463b      	mov	r3, r7
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	605a      	str	r2, [r3, #4]
 8002244:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002246:	4b21      	ldr	r3, [pc, #132]	; (80022cc <MX_TIM3_Init+0xa4>)
 8002248:	4a21      	ldr	r2, [pc, #132]	; (80022d0 <MX_TIM3_Init+0xa8>)
 800224a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800224c:	4b1f      	ldr	r3, [pc, #124]	; (80022cc <MX_TIM3_Init+0xa4>)
 800224e:	2200      	movs	r2, #0
 8002250:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002252:	4b1e      	ldr	r3, [pc, #120]	; (80022cc <MX_TIM3_Init+0xa4>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002258:	4b1c      	ldr	r3, [pc, #112]	; (80022cc <MX_TIM3_Init+0xa4>)
 800225a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800225e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <MX_TIM3_Init+0xa4>)
 8002262:	2200      	movs	r2, #0
 8002264:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002266:	4b19      	ldr	r3, [pc, #100]	; (80022cc <MX_TIM3_Init+0xa4>)
 8002268:	2280      	movs	r2, #128	; 0x80
 800226a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800226c:	2301      	movs	r3, #1
 800226e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002270:	2300      	movs	r3, #0
 8002272:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002274:	2301      	movs	r3, #1
 8002276:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002278:	2300      	movs	r3, #0
 800227a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800227c:	230a      	movs	r3, #10
 800227e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002280:	2300      	movs	r3, #0
 8002282:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002284:	2301      	movs	r3, #1
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002288:	2300      	movs	r3, #0
 800228a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800228c:	230a      	movs	r3, #10
 800228e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002290:	f107 030c 	add.w	r3, r7, #12
 8002294:	4619      	mov	r1, r3
 8002296:	480d      	ldr	r0, [pc, #52]	; (80022cc <MX_TIM3_Init+0xa4>)
 8002298:	f005 fc6a 	bl	8007b70 <HAL_TIM_Encoder_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80022a2:	f000 f9b3 	bl	800260c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a6:	2300      	movs	r3, #0
 80022a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022aa:	2300      	movs	r3, #0
 80022ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022ae:	463b      	mov	r3, r7
 80022b0:	4619      	mov	r1, r3
 80022b2:	4806      	ldr	r0, [pc, #24]	; (80022cc <MX_TIM3_Init+0xa4>)
 80022b4:	f006 fdae 	bl	8008e14 <HAL_TIMEx_MasterConfigSynchronization>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80022be:	f000 f9a5 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022c2:	bf00      	nop
 80022c4:	3730      	adds	r7, #48	; 0x30
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	200007fc 	.word	0x200007fc
 80022d0:	40000400 	.word	0x40000400

080022d4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80022d8:	4b10      	ldr	r3, [pc, #64]	; (800231c <MX_TIM16_Init+0x48>)
 80022da:	4a11      	ldr	r2, [pc, #68]	; (8002320 <MX_TIM16_Init+0x4c>)
 80022dc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16000-1;
 80022de:	4b0f      	ldr	r3, [pc, #60]	; (800231c <MX_TIM16_Init+0x48>)
 80022e0:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80022e4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e6:	4b0d      	ldr	r3, [pc, #52]	; (800231c <MX_TIM16_Init+0x48>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000;
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <MX_TIM16_Init+0x48>)
 80022ee:	f242 7210 	movw	r2, #10000	; 0x2710
 80022f2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f4:	4b09      	ldr	r3, [pc, #36]	; (800231c <MX_TIM16_Init+0x48>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80022fa:	4b08      	ldr	r3, [pc, #32]	; (800231c <MX_TIM16_Init+0x48>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <MX_TIM16_Init+0x48>)
 8002302:	2280      	movs	r2, #128	; 0x80
 8002304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	; (800231c <MX_TIM16_Init+0x48>)
 8002308:	f005 fa79 	bl	80077fe <HAL_TIM_Base_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8002312:	f000 f97b 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000848 	.word	0x20000848
 8002320:	40014400 	.word	0x40014400

08002324 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b094      	sub	sp, #80	; 0x50
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800232a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
 8002336:	60da      	str	r2, [r3, #12]
 8002338:	611a      	str	r2, [r3, #16]
 800233a:	615a      	str	r2, [r3, #20]
 800233c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800233e:	463b      	mov	r3, r7
 8002340:	2234      	movs	r2, #52	; 0x34
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f00a fb33 	bl	800c9b0 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800234a:	4b31      	ldr	r3, [pc, #196]	; (8002410 <MX_TIM17_Init+0xec>)
 800234c:	4a31      	ldr	r2, [pc, #196]	; (8002414 <MX_TIM17_Init+0xf0>)
 800234e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8-1;
 8002350:	4b2f      	ldr	r3, [pc, #188]	; (8002410 <MX_TIM17_Init+0xec>)
 8002352:	2207      	movs	r2, #7
 8002354:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002356:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <MX_TIM17_Init+0xec>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000;
 800235c:	4b2c      	ldr	r3, [pc, #176]	; (8002410 <MX_TIM17_Init+0xec>)
 800235e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002362:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002364:	4b2a      	ldr	r3, [pc, #168]	; (8002410 <MX_TIM17_Init+0xec>)
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800236a:	4b29      	ldr	r3, [pc, #164]	; (8002410 <MX_TIM17_Init+0xec>)
 800236c:	2200      	movs	r2, #0
 800236e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002370:	4b27      	ldr	r3, [pc, #156]	; (8002410 <MX_TIM17_Init+0xec>)
 8002372:	2280      	movs	r2, #128	; 0x80
 8002374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002376:	4826      	ldr	r0, [pc, #152]	; (8002410 <MX_TIM17_Init+0xec>)
 8002378:	f005 fa41 	bl	80077fe <HAL_TIM_Base_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8002382:	f000 f943 	bl	800260c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8002386:	4822      	ldr	r0, [pc, #136]	; (8002410 <MX_TIM17_Init+0xec>)
 8002388:	f005 fa90 	bl	80078ac <HAL_TIM_PWM_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8002392:	f000 f93b 	bl	800260c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002396:	2360      	movs	r3, #96	; 0x60
 8002398:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 800239a:	2300      	movs	r3, #0
 800239c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800239e:	2300      	movs	r3, #0
 80023a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023a2:	2300      	movs	r3, #0
 80023a4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023aa:	2300      	movs	r3, #0
 80023ac:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023ae:	2300      	movs	r3, #0
 80023b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023b6:	2200      	movs	r2, #0
 80023b8:	4619      	mov	r1, r3
 80023ba:	4815      	ldr	r0, [pc, #84]	; (8002410 <MX_TIM17_Init+0xec>)
 80023bc:	f005 feac 	bl	8008118 <HAL_TIM_PWM_ConfigChannel>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 80023c6:	f000 f921 	bl	800260c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023ca:	2300      	movs	r3, #0
 80023cc:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023ce:	2300      	movs	r3, #0
 80023d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023e8:	2300      	movs	r3, #0
 80023ea:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80023ec:	463b      	mov	r3, r7
 80023ee:	4619      	mov	r1, r3
 80023f0:	4807      	ldr	r0, [pc, #28]	; (8002410 <MX_TIM17_Init+0xec>)
 80023f2:	f006 fd91 	bl	8008f18 <HAL_TIMEx_ConfigBreakDeadTime>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 80023fc:	f000 f906 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8002400:	4803      	ldr	r0, [pc, #12]	; (8002410 <MX_TIM17_Init+0xec>)
 8002402:	f000 ff17 	bl	8003234 <HAL_TIM_MspPostInit>

}
 8002406:	bf00      	nop
 8002408:	3750      	adds	r7, #80	; 0x50
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000894 	.word	0x20000894
 8002414:	40014800 	.word	0x40014800

08002418 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800241c:	4b22      	ldr	r3, [pc, #136]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 800241e:	4a23      	ldr	r2, [pc, #140]	; (80024ac <MX_USART2_UART_Init+0x94>)
 8002420:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 256000;
 8002422:	4b21      	ldr	r3, [pc, #132]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002424:	f44f 327a 	mov.w	r2, #256000	; 0x3e800
 8002428:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800242a:	4b1f      	ldr	r3, [pc, #124]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 800242c:	2200      	movs	r2, #0
 800242e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002430:	4b1d      	ldr	r3, [pc, #116]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002432:	2200      	movs	r2, #0
 8002434:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002436:	4b1c      	ldr	r3, [pc, #112]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002438:	2200      	movs	r2, #0
 800243a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800243c:	4b1a      	ldr	r3, [pc, #104]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 800243e:	220c      	movs	r2, #12
 8002440:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002442:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002444:	2200      	movs	r2, #0
 8002446:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002448:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 800244a:	2200      	movs	r2, #0
 800244c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800244e:	4b16      	ldr	r3, [pc, #88]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002450:	2200      	movs	r2, #0
 8002452:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002454:	4b14      	ldr	r3, [pc, #80]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002456:	2200      	movs	r2, #0
 8002458:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 800245c:	2200      	movs	r2, #0
 800245e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002460:	4811      	ldr	r0, [pc, #68]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002462:	f006 fe3f 	bl	80090e4 <HAL_UART_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800246c:	f000 f8ce 	bl	800260c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002470:	2100      	movs	r1, #0
 8002472:	480d      	ldr	r0, [pc, #52]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002474:	f008 f97d 	bl	800a772 <HAL_UARTEx_SetTxFifoThreshold>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800247e:	f000 f8c5 	bl	800260c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002482:	2100      	movs	r1, #0
 8002484:	4808      	ldr	r0, [pc, #32]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002486:	f008 f9b2 	bl	800a7ee <HAL_UARTEx_SetRxFifoThreshold>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002490:	f000 f8bc 	bl	800260c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002494:	4804      	ldr	r0, [pc, #16]	; (80024a8 <MX_USART2_UART_Init+0x90>)
 8002496:	f008 f933 	bl	800a700 <HAL_UARTEx_DisableFifoMode>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80024a0:	f000 f8b4 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024a4:	bf00      	nop
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	200008e0 	.word	0x200008e0
 80024ac:	40004400 	.word	0x40004400

080024b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <MX_DMA_Init+0x50>)
 80024b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ba:	4a11      	ldr	r2, [pc, #68]	; (8002500 <MX_DMA_Init+0x50>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	6493      	str	r3, [r2, #72]	; 0x48
 80024c2:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <MX_DMA_Init+0x50>)
 80024c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	607b      	str	r3, [r7, #4]
 80024cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024ce:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <MX_DMA_Init+0x50>)
 80024d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d2:	4a0b      	ldr	r2, [pc, #44]	; (8002500 <MX_DMA_Init+0x50>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	6493      	str	r3, [r2, #72]	; 0x48
 80024da:	4b09      	ldr	r3, [pc, #36]	; (8002500 <MX_DMA_Init+0x50>)
 80024dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	603b      	str	r3, [r7, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80024e6:	2200      	movs	r2, #0
 80024e8:	2100      	movs	r1, #0
 80024ea:	200b      	movs	r0, #11
 80024ec:	f003 fac5 	bl	8005a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80024f0:	200b      	movs	r0, #11
 80024f2:	f003 fadc 	bl	8005aae <HAL_NVIC_EnableIRQ>

}
 80024f6:	bf00      	nop
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40021000 	.word	0x40021000

08002504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250a:	f107 030c 	add.w	r3, r7, #12
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
 8002518:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800251a:	4b39      	ldr	r3, [pc, #228]	; (8002600 <MX_GPIO_Init+0xfc>)
 800251c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251e:	4a38      	ldr	r2, [pc, #224]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002520:	f043 0320 	orr.w	r3, r3, #32
 8002524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002526:	4b36      	ldr	r3, [pc, #216]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	4b33      	ldr	r3, [pc, #204]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002536:	4a32      	ldr	r2, [pc, #200]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800253e:	4b30      	ldr	r3, [pc, #192]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800254a:	4b2d      	ldr	r3, [pc, #180]	; (8002600 <MX_GPIO_Init+0xfc>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	4a2c      	ldr	r2, [pc, #176]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002550:	f043 0302 	orr.w	r3, r3, #2
 8002554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002556:	4b2a      	ldr	r3, [pc, #168]	; (8002600 <MX_GPIO_Init+0xfc>)
 8002558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, DEBUG_SIGNAL_A_Pin|DEBUG_SIGNAL_B_Pin, GPIO_PIN_RESET);
 8002562:	2200      	movs	r2, #0
 8002564:	2103      	movs	r1, #3
 8002566:	4827      	ldr	r0, [pc, #156]	; (8002604 <MX_GPIO_Init+0x100>)
 8002568:	f003 ff88 	bl	800647c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_DC_GPIO_Port, SPI_DC_Pin, GPIO_PIN_RESET);
 800256c:	2200      	movs	r2, #0
 800256e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002572:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002576:	f003 ff81 	bl	800647c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_RST_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 800257a:	2200      	movs	r2, #0
 800257c:	2150      	movs	r1, #80	; 0x50
 800257e:	4822      	ldr	r0, [pc, #136]	; (8002608 <MX_GPIO_Init+0x104>)
 8002580:	f003 ff7c 	bl	800647c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_SIGNAL_A_Pin DEBUG_SIGNAL_B_Pin */
  GPIO_InitStruct.Pin = DEBUG_SIGNAL_A_Pin|DEBUG_SIGNAL_B_Pin;
 8002584:	2303      	movs	r3, #3
 8002586:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002588:	2301      	movs	r3, #1
 800258a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002590:	2300      	movs	r3, #0
 8002592:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002594:	f107 030c 	add.w	r3, r7, #12
 8002598:	4619      	mov	r1, r3
 800259a:	481a      	ldr	r0, [pc, #104]	; (8002604 <MX_GPIO_Init+0x100>)
 800259c:	f003 fdd4 	bl	8006148 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_BUTTON_Pin INPUT0_Pin INPUT1_Pin */
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin|INPUT0_Pin|INPUT1_Pin;
 80025a0:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80025a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ae:	f107 030c 	add.w	r3, r7, #12
 80025b2:	4619      	mov	r1, r3
 80025b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b8:	f003 fdc6 	bl	8006148 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_DC_Pin */
  GPIO_InitStruct.Pin = SPI_DC_Pin;
 80025bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025c2:	2301      	movs	r3, #1
 80025c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_DC_GPIO_Port, &GPIO_InitStruct);
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	4619      	mov	r1, r3
 80025d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d8:	f003 fdb6 	bl	8006148 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_RST_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_RST_Pin|SPI_CS_Pin;
 80025dc:	2350      	movs	r3, #80	; 0x50
 80025de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025e0:	2301      	movs	r3, #1
 80025e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ec:	f107 030c 	add.w	r3, r7, #12
 80025f0:	4619      	mov	r1, r3
 80025f2:	4805      	ldr	r0, [pc, #20]	; (8002608 <MX_GPIO_Init+0x104>)
 80025f4:	f003 fda8 	bl	8006148 <HAL_GPIO_Init>

}
 80025f8:	bf00      	nop
 80025fa:	3720      	adds	r7, #32
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40021000 	.word	0x40021000
 8002604:	48001400 	.word	0x48001400
 8002608:	48000400 	.word	0x48000400

0800260c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002610:	b672      	cpsid	i
}
 8002612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002614:	e7fe      	b.n	8002614 <Error_Handler+0x8>
	...

08002618 <Moving_Average_Compute>:
	* @param  raw_data : input raw sensor data.
	* @param  filter_struct : Data structure
  * @retval Filtered value.
  */
double Moving_Average_Compute(uint32_t raw_data, FilterTypeDef* filter_struct)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
	filter_struct->Sum += raw_data;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	441a      	add	r2, r3
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	615a      	str	r2, [r3, #20]
	filter_struct->Sum -= filter_struct->History[filter_struct->WindowPointer];
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	695a      	ldr	r2, [r3, #20]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	6999      	ldr	r1, [r3, #24]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800263c:	1ad2      	subs	r2, r2, r3
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	615a      	str	r2, [r3, #20]
	filter_struct->History[filter_struct->WindowPointer] = raw_data;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	699a      	ldr	r2, [r3, #24]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	if(filter_struct->WindowPointer < WindowLength - 1)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	2b03      	cmp	r3, #3
 8002654:	d805      	bhi.n	8002662 <Moving_Average_Compute+0x4a>
	{
		filter_struct->WindowPointer += 1;
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	619a      	str	r2, [r3, #24]
 8002660:	e002      	b.n	8002668 <Moving_Average_Compute+0x50>
	}
	else
	{
		filter_struct->WindowPointer = 0;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	2200      	movs	r2, #0
 8002666:	619a      	str	r2, [r3, #24]
	}
	return filter_struct->Sum/5.0;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	695b      	ldr	r3, [r3, #20]
 800266c:	4618      	mov	r0, r3
 800266e:	f7fd ff71 	bl	8000554 <__aeabi_ui2d>
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	4b07      	ldr	r3, [pc, #28]	; (8002694 <Moving_Average_Compute+0x7c>)
 8002678:	f7fe f910 	bl	800089c <__aeabi_ddiv>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	ec43 2b17 	vmov	d7, r2, r3
}
 8002684:	eeb0 0a47 	vmov.f32	s0, s14
 8002688:	eef0 0a67 	vmov.f32	s1, s15
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40140000 	.word	0x40140000

08002698 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	uPID->LastInput = *uPID->MyInput;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	if (uPID->OutputSum > uPID->OutMax)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80026c8:	f7fe fa4e 	bl	8000b68 <__aeabi_dcmpgt>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d006      	beq.n	80026e0 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 80026de:	e011      	b.n	8002704 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80026ec:	f7fe fa1e 	bl	8000b2c <__aeabi_dcmplt>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d100      	bne.n	80026f8 <PID_Init+0x60>
}
 80026f6:	e005      	b.n	8002704 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 8002704:	bf00      	nop
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	0000      	movs	r0, r0
	...

08002710 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b08a      	sub	sp, #40	; 0x28
 8002714:	af00      	add	r7, sp, #0
 8002716:	6278      	str	r0, [r7, #36]	; 0x24
 8002718:	6239      	str	r1, [r7, #32]
 800271a:	61fa      	str	r2, [r7, #28]
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002722:	ed87 1b02 	vstr	d1, [r7, #8]
 8002726:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	65da      	str	r2, [r3, #92]	; 0x5c
	uPID->MyInput    = Input;
 8002730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002732:	6a3a      	ldr	r2, [r7, #32]
 8002734:	659a      	str	r2, [r3, #88]	; 0x58
	uPID->MySetpoint = Setpoint;
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	661a      	str	r2, [r3, #96]	; 0x60
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800273c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273e:	2200      	movs	r2, #0
 8002740:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8002742:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002798 <PID+0x88>
 8002746:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80027a0 <PID+0x90>
 800274a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800274c:	f000 f98d 	bl	8002a6a <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	2264      	movs	r2, #100	; 0x64
 8002754:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8002756:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800275a:	4619      	mov	r1, r3
 800275c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800275e:	f000 fabb 	bl	8002cd8 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8002762:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002766:	4619      	mov	r1, r3
 8002768:	ed97 2b00 	vldr	d2, [r7]
 800276c:	ed97 1b02 	vldr	d1, [r7, #8]
 8002770:	ed97 0b04 	vldr	d0, [r7, #16]
 8002774:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002776:	f000 fa07 	bl	8002b88 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800277a:	f000 ffd7 	bl	800372c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	1ad2      	subs	r2, r2, r3
 8002786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002788:	605a      	str	r2, [r3, #4]

}
 800278a:	bf00      	nop
 800278c:	3728      	adds	r7, #40	; 0x28
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	f3af 8000 	nop.w
 8002798:	00000000 	.word	0x00000000
 800279c:	406fe000 	.word	0x406fe000
	...

080027a8 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80027a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027ac:	b08c      	sub	sp, #48	; 0x30
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	785b      	ldrb	r3, [r3, #1]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <PID_Compute+0x16>
	{
		return _FALSE;
 80027ba:	2300      	movs	r3, #0
 80027bc:	e132      	b.n	8002a24 <PID_Compute+0x27c>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80027be:	f000 ffb5 	bl	800372c <HAL_GetTick>
 80027c2:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	6a3a      	ldr	r2, [r7, #32]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	f0c0 8124 	bcc.w	8002a22 <PID_Compute+0x27a>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027f2:	f7fd fd71 	bl	80002d8 <__aeabi_dsub>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8002804:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002808:	f7fd fd66 	bl	80002d8 <__aeabi_dsub>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	e9c7 2302 	strd	r2, r3, [r7, #8]





		uPID->OutputSum     += (uPID->Ki * error);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	e9d3 ab1a 	ldrd	sl, fp, [r3, #104]	; 0x68
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002820:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002824:	f7fd ff10 	bl	8000648 <__aeabi_dmul>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	4650      	mov	r0, sl
 800282e:	4659      	mov	r1, fp
 8002830:	f7fd fd54 	bl	80002dc <__adddf3>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

		if (uPID->OutputSum > uPID->IMax)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800284a:	f7fe f98d 	bl	8000b68 <__aeabi_dcmpgt>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d006      	beq.n	8002862 <PID_Compute+0xba>
				{
					uPID->OutputSum = uPID->IMax;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8002860:	e010      	b.n	8002884 <PID_Compute+0xdc>
				}
		else if (uPID->OutputSum < uPID->IMin)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800286e:	f7fe f95d 	bl	8000b2c <__aeabi_dcmplt>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <PID_Compute+0xdc>
		{
			uPID->OutputSum = uPID->IMin;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68





		uPID->DispKi_part = uPID->OutputSum;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d114      	bne.n	80028c2 <PID_Compute+0x11a>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	e9d3 ab1a 	ldrd	sl, fp, [r3, #104]	; 0x68
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80028a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028a8:	f7fd fece 	bl	8000648 <__aeabi_dmul>
 80028ac:	4602      	mov	r2, r0
 80028ae:	460b      	mov	r3, r1
 80028b0:	4650      	mov	r0, sl
 80028b2:	4659      	mov	r1, fp
 80028b4:	f7fd fd10 	bl	80002d8 <__aeabi_dsub>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}

		if (uPID->OutputSum > uPID->OutMax)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80028ce:	f7fe f94b 	bl	8000b68 <__aeabi_dcmpgt>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <PID_Compute+0x13e>
		{
			uPID->OutputSum = uPID->OutMax;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 80028e4:	e010      	b.n	8002908 <PID_Compute+0x160>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80028f2:	f7fe f91b 	bl	8000b2c <__aeabi_dcmplt>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <PID_Compute+0x160>
		{
			uPID->OutputSum = uPID->OutMin;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}
		else { }
		uPID->DispKp_part = - uPID->Kp * dInput;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800290e:	4690      	mov	r8, r2
 8002910:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8002914:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002918:	4640      	mov	r0, r8
 800291a:	4649      	mov	r1, r9
 800291c:	f7fd fe94 	bl	8000648 <__aeabi_dmul>
 8002920:	4602      	mov	r2, r0
 8002922:	460b      	mov	r3, r1
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40


		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d017      	beq.n	8002962 <PID_Compute+0x1ba>
		{
			output = uPID->Kp * error;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002938:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800293c:	f7fd fe84 	bl	8000648 <__aeabi_dmul>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			uPID->DispKp_part = uPID->Kp * error;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800294e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002952:	f7fd fe79 	bl	8000648 <__aeabi_dmul>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 8002960:	e005      	b.n	800296e <PID_Compute+0x1c6>
		}
		else
		{
			output = 0;
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	e9d3 891a 	ldrd	r8, r9, [r3, #104]	; 0x68
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800297a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800297e:	f7fd fe63 	bl	8000648 <__aeabi_dmul>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4640      	mov	r0, r8
 8002988:	4649      	mov	r1, r9
 800298a:	f7fd fca5 	bl	80002d8 <__aeabi_dsub>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002996:	f7fd fca1 	bl	80002dc <__adddf3>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > uPID->OutMax)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80029a8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029ac:	f7fe f8dc 	bl	8000b68 <__aeabi_dcmpgt>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d005      	beq.n	80029c2 <PID_Compute+0x21a>
		{
			output = uPID->OutMax;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80029bc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80029c0:	e00e      	b.n	80029e0 <PID_Compute+0x238>
		}
		else if (output < uPID->OutMin)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80029c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029cc:	f7fe f8ae 	bl	8000b2c <__aeabi_dcmplt>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d004      	beq.n	80029e0 <PID_Compute+0x238>
		{
			output = uPID->OutMin;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80029dc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }
		uPID->DispKd_part = - uPID->Kd * dInput;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80029e6:	4614      	mov	r4, r2
 80029e8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80029ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029f0:	4620      	mov	r0, r4
 80029f2:	4629      	mov	r1, r5
 80029f4:	f7fd fe28 	bl	8000648 <__aeabi_dmul>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		*uPID->MyOutput = output;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002a06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a0a:	e9c1 2300 	strd	r2, r3, [r1]


		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a14:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		uPID->LastTime = now;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a1c:	605a      	str	r2, [r3, #4]

		return _TRUE;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e000      	b.n	8002a24 <PID_Compute+0x27c>

	}
	else
	{
		return _FALSE;
 8002a22:	2300      	movs	r3, #0
	}

}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3730      	adds	r7, #48	; 0x30
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002a2e <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	460b      	mov	r3, r1
 8002a38:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002a3a:	78fb      	ldrb	r3, [r7, #3]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d006      	beq.n	8002a5c <PID_SetMode+0x2e>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	785b      	ldrb	r3, [r3, #1]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d102      	bne.n	8002a5c <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff fe1e 	bl	8002698 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7bfa      	ldrb	r2, [r7, #15]
 8002a60:	705a      	strb	r2, [r3, #1]

}
 8002a62:	bf00      	nop
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b086      	sub	sp, #24
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6178      	str	r0, [r7, #20]
 8002a72:	ed87 0b02 	vstr	d0, [r7, #8]
 8002a76:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002a7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a82:	f7fe f867 	bl	8000b54 <__aeabi_dcmpge>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d158      	bne.n	8002b3e <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 8002a8c:	6979      	ldr	r1, [r7, #20]
 8002a8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a92:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	uPID->OutMax = Max;
 8002a96:	6979      	ldr	r1, [r7, #20]
 8002a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a9c:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	785b      	ldrb	r3, [r3, #1]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d04b      	beq.n	8002b40 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8002ab6:	f7fe f857 	bl	8000b68 <__aeabi_dcmpgt>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8002aca:	e9c1 2300 	strd	r2, r3, [r1]
 8002ace:	e012      	b.n	8002af6 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002ade:	f7fe f825 	bl	8000b2c <__aeabi_dcmplt>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d006      	beq.n	8002af6 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002af2:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8002b02:	f7fe f831 	bl	8000b68 <__aeabi_dcmpgt>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d006      	beq.n	8002b1a <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8002b12:	6979      	ldr	r1, [r7, #20]
 8002b14:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8002b18:	e012      	b.n	8002b40 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002b26:	f7fe f801 	bl	8000b2c <__aeabi_dcmplt>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002b36:	6979      	ldr	r1, [r7, #20]
 8002b38:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8002b3c:	e000      	b.n	8002b40 <PID_SetOutputLimits+0xd6>
		return;
 8002b3e:	bf00      	nop
		}
		else { }

	}

}
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <PID_SetILimits>:


/* ~~~~~~~~~~~~~~~~ PID I-windup Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetILimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b086      	sub	sp, #24
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6178      	str	r0, [r7, #20]
 8002b4e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002b52:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002b56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b5e:	f7fd fff9 	bl	8000b54 <__aeabi_dcmpge>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <PID_SetILimits+0x38>
	{
		return;
	}

	uPID->IMin = Min;
 8002b68:	6979      	ldr	r1, [r7, #20]
 8002b6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b6e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	uPID->IMax = Max;
 8002b72:	6979      	ldr	r1, [r7, #20]
 8002b74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b78:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 8002b7c:	e000      	b.n	8002b80 <PID_SetILimits+0x3a>
		return;
 8002b7e:	bf00      	nop
}
 8002b80:	3718      	adds	r7, #24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
	...

08002b88 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08a      	sub	sp, #40	; 0x28
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	61f8      	str	r0, [r7, #28]
 8002b90:	ed87 0b04 	vstr	d0, [r7, #16]
 8002b94:	ed87 1b02 	vstr	d1, [r7, #8]
 8002b98:	ed87 2b00 	vstr	d2, [r7]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	f04f 0300 	mov.w	r3, #0
 8002ba8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002bac:	f7fd ffbe 	bl	8000b2c <__aeabi_dcmplt>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f040 8089 	bne.w	8002cca <PID_SetTunings2+0x142>
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002bc4:	f7fd ffb2 	bl	8000b2c <__aeabi_dcmplt>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d17d      	bne.n	8002cca <PID_SetTunings2+0x142>
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	f04f 0300 	mov.w	r3, #0
 8002bd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002bda:	f7fd ffa7 	bl	8000b2c <__aeabi_dcmplt>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d172      	bne.n	8002cca <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	7efa      	ldrb	r2, [r7, #27]
 8002be8:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002bea:	7efb      	ldrb	r3, [r7, #27]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8002bfc:	69f9      	ldr	r1, [r7, #28]
 8002bfe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c02:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8002c06:	69f9      	ldr	r1, [r7, #28]
 8002c08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c0c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8002c10:	69f9      	ldr	r1, [r7, #28]
 8002c12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c16:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fd fc98 	bl	8000554 <__aeabi_ui2d>
 8002c24:	f04f 0200 	mov.w	r2, #0
 8002c28:	4b2a      	ldr	r3, [pc, #168]	; (8002cd4 <PID_SetTunings2+0x14c>)
 8002c2a:	f7fd fe37 	bl	800089c <__aeabi_ddiv>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 8002c36:	69f9      	ldr	r1, [r7, #28]
 8002c38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c3c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8002c40:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c48:	f7fd fcfe 	bl	8000648 <__aeabi_dmul>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	69f9      	ldr	r1, [r7, #28]
 8002c52:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8002c56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c5e:	f7fd fe1d 	bl	800089c <__aeabi_ddiv>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	69f9      	ldr	r1, [r7, #28]
 8002c68:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	78db      	ldrb	r3, [r3, #3]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d12b      	bne.n	8002ccc <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002c7a:	f04f 0000 	mov.w	r0, #0
 8002c7e:	f04f 0100 	mov.w	r1, #0
 8002c82:	f7fd fb29 	bl	80002d8 <__aeabi_dsub>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	69f9      	ldr	r1, [r7, #28]
 8002c8c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002c96:	f04f 0000 	mov.w	r0, #0
 8002c9a:	f04f 0100 	mov.w	r1, #0
 8002c9e:	f7fd fb1b 	bl	80002d8 <__aeabi_dsub>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	69f9      	ldr	r1, [r7, #28]
 8002ca8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002cb2:	f04f 0000 	mov.w	r0, #0
 8002cb6:	f04f 0100 	mov.w	r1, #0
 8002cba:	f7fd fb0d 	bl	80002d8 <__aeabi_dsub>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	69f9      	ldr	r1, [r7, #28]
 8002cc4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002cc8:	e000      	b.n	8002ccc <PID_SetTunings2+0x144>
		return;
 8002cca:	bf00      	nop

	}

}
 8002ccc:	3728      	adds	r7, #40	; 0x28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	408f4000 	.word	0x408f4000

08002cd8 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	785b      	ldrb	r3, [r3, #1]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d02e      	beq.n	8002d4a <PID_SetControllerDirection+0x72>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	78db      	ldrb	r3, [r3, #3]
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d029      	beq.n	8002d4a <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002cfc:	f04f 0000 	mov.w	r0, #0
 8002d00:	f04f 0100 	mov.w	r1, #0
 8002d04:	f7fd fae8 	bl	80002d8 <__aeabi_dsub>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002d18:	f04f 0000 	mov.w	r0, #0
 8002d1c:	f04f 0100 	mov.w	r1, #0
 8002d20:	f7fd fada 	bl	80002d8 <__aeabi_dsub>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	6879      	ldr	r1, [r7, #4]
 8002d2a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002d34:	f04f 0000 	mov.w	r0, #0
 8002d38:	f04f 0100 	mov.w	r1, #0
 8002d3c:	f7fd facc 	bl	80002d8 <__aeabi_dsub>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	6879      	ldr	r1, [r7, #4]
 8002d46:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	}

	uPID->ControllerDirection = Direction;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	70da      	strb	r2, [r3, #3]

}
 8002d50:	bf00      	nop
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8002d58:	b5b0      	push	{r4, r5, r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	dd2e      	ble.n	8002dc6 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8002d68:	6838      	ldr	r0, [r7, #0]
 8002d6a:	f7fd fc03 	bl	8000574 <__aeabi_i2d>
 8002d6e:	4604      	mov	r4, r0
 8002d70:	460d      	mov	r5, r1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fd fbec 	bl	8000554 <__aeabi_ui2d>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	460b      	mov	r3, r1
 8002d80:	4620      	mov	r0, r4
 8002d82:	4629      	mov	r1, r5
 8002d84:	f7fd fd8a 	bl	800089c <__aeabi_ddiv>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002d96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d9a:	f7fd fc55 	bl	8000648 <__aeabi_dmul>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	460b      	mov	r3, r1
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002dae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002db2:	f7fd fd73 	bl	800089c <__aeabi_ddiv>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	609a      	str	r2, [r3, #8]

	}

}
 8002dc6:	bf00      	nop
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bdb0      	pop	{r4, r5, r7, pc}

08002dce <PID_GetPpart>:
{
	return uPID->DispKd;
}

double PID_GetPpart(PID_TypeDef *uPID)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
	return uPID->DispKp_part;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002ddc:	ec43 2b17 	vmov	d7, r2, r3
}
 8002de0:	eeb0 0a47 	vmov.f32	s0, s14
 8002de4:	eef0 0a67 	vmov.f32	s1, s15
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <PID_GetIpart>:
double PID_GetIpart(PID_TypeDef *uPID)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
	return uPID->DispKi_part;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002e00:	ec43 2b17 	vmov	d7, r2, r3
}
 8002e04:	eeb0 0a47 	vmov.f32	s0, s14
 8002e08:	eef0 0a67 	vmov.f32	s1, s15
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <PID_GetDpart>:
double PID_GetDpart(PID_TypeDef *uPID)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
	return uPID->DispKd_part;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002e24:	ec43 2b17 	vmov	d7, r2, r3
}
 8002e28:	eeb0 0a47 	vmov.f32	s0, s14
 8002e2c:	eef0 0a67 	vmov.f32	s1, s15
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
	...

08002e3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e42:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <HAL_MspInit+0x44>)
 8002e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e46:	4a0e      	ldr	r2, [pc, #56]	; (8002e80 <HAL_MspInit+0x44>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e4e:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <HAL_MspInit+0x44>)
 8002e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	607b      	str	r3, [r7, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e5a:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <HAL_MspInit+0x44>)
 8002e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5e:	4a08      	ldr	r2, [pc, #32]	; (8002e80 <HAL_MspInit+0x44>)
 8002e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e64:	6593      	str	r3, [r2, #88]	; 0x58
 8002e66:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <HAL_MspInit+0x44>)
 8002e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6e:	603b      	str	r3, [r7, #0]
 8002e70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002e72:	f003 fce5 	bl	8006840 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40021000 	.word	0x40021000

08002e84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b09c      	sub	sp, #112	; 0x70
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]
 8002e96:	609a      	str	r2, [r3, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e9c:	f107 0318 	add.w	r3, r7, #24
 8002ea0:	2244      	movs	r2, #68	; 0x44
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f009 fd83 	bl	800c9b0 <memset>
  if(hadc->Instance==ADC1)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002eb2:	d17f      	bne.n	8002fb4 <HAL_ADC_MspInit+0x130>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002eb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002eb8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002eba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002ebe:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ec0:	f107 0318 	add.w	r3, r7, #24
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f004 f9ff 	bl	80072c8 <HAL_RCCEx_PeriphCLKConfig>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002ed0:	f7ff fb9c 	bl	800260c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002ed4:	4b39      	ldr	r3, [pc, #228]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed8:	4a38      	ldr	r2, [pc, #224]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002eda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ede:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ee0:	4b36      	ldr	r3, [pc, #216]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eec:	4b33      	ldr	r3, [pc, #204]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef0:	4a32      	ldr	r2, [pc, #200]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ef8:	4b30      	ldr	r3, [pc, #192]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f04:	4b2d      	ldr	r3, [pc, #180]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f08:	4a2c      	ldr	r2, [pc, #176]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002f0a:	f043 0302 	orr.w	r3, r3, #2
 8002f0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f10:	4b2a      	ldr	r3, [pc, #168]	; (8002fbc <HAL_ADC_MspInit+0x138>)
 8002f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = THERMOCOUPLE_Pin|CURRENT_Pin|AMBIENT_TEMP_Pin;
 8002f1c:	230b      	movs	r3, #11
 8002f1e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f20:	2303      	movs	r3, #3
 8002f22:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f28:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f32:	f003 f909 	bl	8006148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUSVOLTAGE_Pin;
 8002f36:	2301      	movs	r3, #1
 8002f38:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(BUSVOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8002f42:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002f46:	4619      	mov	r1, r3
 8002f48:	481d      	ldr	r0, [pc, #116]	; (8002fc0 <HAL_ADC_MspInit+0x13c>)
 8002f4a:	f003 f8fd 	bl	8006148 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002f4e:	4b1d      	ldr	r3, [pc, #116]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f50:	4a1d      	ldr	r2, [pc, #116]	; (8002fc8 <HAL_ADC_MspInit+0x144>)
 8002f52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002f54:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f56:	2205      	movs	r2, #5
 8002f58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f5a:	4b1a      	ldr	r3, [pc, #104]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f60:	4b18      	ldr	r3, [pc, #96]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002f66:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f68:	2280      	movs	r2, #128	; 0x80
 8002f6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f6c:	4b15      	ldr	r3, [pc, #84]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f74:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f7a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002f7c:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f7e:	2220      	movs	r2, #32
 8002f80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002f82:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002f88:	480e      	ldr	r0, [pc, #56]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f8a:	f002 fdab 	bl	8005ae4 <HAL_DMA_Init>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8002f94:	f7ff fb3a 	bl	800260c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a0a      	ldr	r2, [pc, #40]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002f9c:	655a      	str	r2, [r3, #84]	; 0x54
 8002f9e:	4a09      	ldr	r2, [pc, #36]	; (8002fc4 <HAL_ADC_MspInit+0x140>)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	2012      	movs	r0, #18
 8002faa:	f002 fd66 	bl	8005a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002fae:	2012      	movs	r0, #18
 8002fb0:	f002 fd7d 	bl	8005aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002fb4:	bf00      	nop
 8002fb6:	3770      	adds	r7, #112	; 0x70
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	48000400 	.word	0x48000400
 8002fc4:	200006a0 	.word	0x200006a0
 8002fc8:	40020008 	.word	0x40020008

08002fcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b09a      	sub	sp, #104	; 0x68
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fe4:	f107 0310 	add.w	r3, r7, #16
 8002fe8:	2244      	movs	r2, #68	; 0x44
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f009 fcdf 	bl	800c9b0 <memset>
  if(hi2c->Instance==I2C1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a1f      	ldr	r2, [pc, #124]	; (8003074 <HAL_I2C_MspInit+0xa8>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d136      	bne.n	800306a <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002ffc:	2340      	movs	r3, #64	; 0x40
 8002ffe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003000:	2300      	movs	r3, #0
 8003002:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003004:	f107 0310 	add.w	r3, r7, #16
 8003008:	4618      	mov	r0, r3
 800300a:	f004 f95d 	bl	80072c8 <HAL_RCCEx_PeriphCLKConfig>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003014:	f7ff fafa 	bl	800260c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003018:	4b17      	ldr	r3, [pc, #92]	; (8003078 <HAL_I2C_MspInit+0xac>)
 800301a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301c:	4a16      	ldr	r2, [pc, #88]	; (8003078 <HAL_I2C_MspInit+0xac>)
 800301e:	f043 0302 	orr.w	r3, r3, #2
 8003022:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003024:	4b14      	ldr	r3, [pc, #80]	; (8003078 <HAL_I2C_MspInit+0xac>)
 8003026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	60fb      	str	r3, [r7, #12]
 800302e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003030:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003034:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003036:	2312      	movs	r3, #18
 8003038:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303a:	2300      	movs	r3, #0
 800303c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303e:	2300      	movs	r3, #0
 8003040:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003042:	2304      	movs	r3, #4
 8003044:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003046:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800304a:	4619      	mov	r1, r3
 800304c:	480b      	ldr	r0, [pc, #44]	; (800307c <HAL_I2C_MspInit+0xb0>)
 800304e:	f003 f87b 	bl	8006148 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <HAL_I2C_MspInit+0xac>)
 8003054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003056:	4a08      	ldr	r2, [pc, #32]	; (8003078 <HAL_I2C_MspInit+0xac>)
 8003058:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800305c:	6593      	str	r3, [r2, #88]	; 0x58
 800305e:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_I2C_MspInit+0xac>)
 8003060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003062:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003066:	60bb      	str	r3, [r7, #8]
 8003068:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800306a:	bf00      	nop
 800306c:	3768      	adds	r7, #104	; 0x68
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40005400 	.word	0x40005400
 8003078:	40021000 	.word	0x40021000
 800307c:	48000400 	.word	0x48000400

08003080 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08a      	sub	sp, #40	; 0x28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003088:	f107 0314 	add.w	r3, r7, #20
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	605a      	str	r2, [r3, #4]
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	60da      	str	r2, [r3, #12]
 8003096:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a17      	ldr	r2, [pc, #92]	; (80030fc <HAL_SPI_MspInit+0x7c>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d127      	bne.n	80030f2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030a2:	4b17      	ldr	r3, [pc, #92]	; (8003100 <HAL_SPI_MspInit+0x80>)
 80030a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a6:	4a16      	ldr	r2, [pc, #88]	; (8003100 <HAL_SPI_MspInit+0x80>)
 80030a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030ac:	6613      	str	r3, [r2, #96]	; 0x60
 80030ae:	4b14      	ldr	r3, [pc, #80]	; (8003100 <HAL_SPI_MspInit+0x80>)
 80030b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ba:	4b11      	ldr	r3, [pc, #68]	; (8003100 <HAL_SPI_MspInit+0x80>)
 80030bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030be:	4a10      	ldr	r2, [pc, #64]	; (8003100 <HAL_SPI_MspInit+0x80>)
 80030c0:	f043 0302 	orr.w	r3, r3, #2
 80030c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030c6:	4b0e      	ldr	r3, [pc, #56]	; (8003100 <HAL_SPI_MspInit+0x80>)
 80030c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	60fb      	str	r3, [r7, #12]
 80030d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80030d2:	2328      	movs	r3, #40	; 0x28
 80030d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d6:	2302      	movs	r3, #2
 80030d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030de:	2300      	movs	r3, #0
 80030e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030e2:	2305      	movs	r3, #5
 80030e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	f107 0314 	add.w	r3, r7, #20
 80030ea:	4619      	mov	r1, r3
 80030ec:	4805      	ldr	r0, [pc, #20]	; (8003104 <HAL_SPI_MspInit+0x84>)
 80030ee:	f003 f82b 	bl	8006148 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80030f2:	bf00      	nop
 80030f4:	3728      	adds	r7, #40	; 0x28
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40013000 	.word	0x40013000
 8003100:	40021000 	.word	0x40021000
 8003104:	48000400 	.word	0x48000400

08003108 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003118:	d10c      	bne.n	8003134 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800311a:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 800311c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311e:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	6593      	str	r3, [r2, #88]	; 0x58
 8003126:	4b1b      	ldr	r3, [pc, #108]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8003132:	e02a      	b.n	800318a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM16)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a17      	ldr	r2, [pc, #92]	; (8003198 <HAL_TIM_Base_MspInit+0x90>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d114      	bne.n	8003168 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003140:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003142:	4a14      	ldr	r2, [pc, #80]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003148:	6613      	str	r3, [r2, #96]	; 0x60
 800314a:	4b12      	ldr	r3, [pc, #72]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 800314c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800314e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003152:	613b      	str	r3, [r7, #16]
 8003154:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003156:	2200      	movs	r2, #0
 8003158:	2100      	movs	r1, #0
 800315a:	2019      	movs	r0, #25
 800315c:	f002 fc8d 	bl	8005a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003160:	2019      	movs	r0, #25
 8003162:	f002 fca4 	bl	8005aae <HAL_NVIC_EnableIRQ>
}
 8003166:	e010      	b.n	800318a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM17)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0b      	ldr	r2, [pc, #44]	; (800319c <HAL_TIM_Base_MspInit+0x94>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d10b      	bne.n	800318a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003172:	4b08      	ldr	r3, [pc, #32]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003174:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003176:	4a07      	ldr	r2, [pc, #28]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003178:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800317c:	6613      	str	r3, [r2, #96]	; 0x60
 800317e:	4b05      	ldr	r3, [pc, #20]	; (8003194 <HAL_TIM_Base_MspInit+0x8c>)
 8003180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]
}
 800318a:	bf00      	nop
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000
 8003198:	40014400 	.word	0x40014400
 800319c:	40014800 	.word	0x40014800

080031a0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08a      	sub	sp, #40	; 0x28
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a8:	f107 0314 	add.w	r3, r7, #20
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	609a      	str	r2, [r3, #8]
 80031b4:	60da      	str	r2, [r3, #12]
 80031b6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a1b      	ldr	r2, [pc, #108]	; (800322c <HAL_TIM_Encoder_MspInit+0x8c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d130      	bne.n	8003224 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031c2:	4b1b      	ldr	r3, [pc, #108]	; (8003230 <HAL_TIM_Encoder_MspInit+0x90>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c6:	4a1a      	ldr	r2, [pc, #104]	; (8003230 <HAL_TIM_Encoder_MspInit+0x90>)
 80031c8:	f043 0302 	orr.w	r3, r3, #2
 80031cc:	6593      	str	r3, [r2, #88]	; 0x58
 80031ce:	4b18      	ldr	r3, [pc, #96]	; (8003230 <HAL_TIM_Encoder_MspInit+0x90>)
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031da:	4b15      	ldr	r3, [pc, #84]	; (8003230 <HAL_TIM_Encoder_MspInit+0x90>)
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	4a14      	ldr	r2, [pc, #80]	; (8003230 <HAL_TIM_Encoder_MspInit+0x90>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031e6:	4b12      	ldr	r3, [pc, #72]	; (8003230 <HAL_TIM_Encoder_MspInit+0x90>)
 80031e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80031f2:	2350      	movs	r3, #80	; 0x50
 80031f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f6:	2302      	movs	r3, #2
 80031f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fa:	2300      	movs	r3, #0
 80031fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fe:	2300      	movs	r3, #0
 8003200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003202:	2302      	movs	r3, #2
 8003204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003206:	f107 0314 	add.w	r3, r7, #20
 800320a:	4619      	mov	r1, r3
 800320c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003210:	f002 ff9a 	bl	8006148 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003214:	2200      	movs	r2, #0
 8003216:	2100      	movs	r1, #0
 8003218:	201d      	movs	r0, #29
 800321a:	f002 fc2e 	bl	8005a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800321e:	201d      	movs	r0, #29
 8003220:	f002 fc45 	bl	8005aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003224:	bf00      	nop
 8003226:	3728      	adds	r7, #40	; 0x28
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	40000400 	.word	0x40000400
 8003230:	40021000 	.word	0x40021000

08003234 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08a      	sub	sp, #40	; 0x28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 0314 	add.w	r3, r7, #20
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003254:	d11d      	bne.n	8003292 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003256:	4b22      	ldr	r3, [pc, #136]	; (80032e0 <HAL_TIM_MspPostInit+0xac>)
 8003258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325a:	4a21      	ldr	r2, [pc, #132]	; (80032e0 <HAL_TIM_MspPostInit+0xac>)
 800325c:	f043 0301 	orr.w	r3, r3, #1
 8003260:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003262:	4b1f      	ldr	r3, [pc, #124]	; (80032e0 <HAL_TIM_MspPostInit+0xac>)
 8003264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	613b      	str	r3, [r7, #16]
 800326c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800326e:	2320      	movs	r3, #32
 8003270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003272:	2302      	movs	r3, #2
 8003274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800327a:	2300      	movs	r3, #0
 800327c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800327e:	2301      	movs	r3, #1
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8003282:	f107 0314 	add.w	r3, r7, #20
 8003286:	4619      	mov	r1, r3
 8003288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800328c:	f002 ff5c 	bl	8006148 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8003290:	e021      	b.n	80032d6 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM17)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a13      	ldr	r2, [pc, #76]	; (80032e4 <HAL_TIM_MspPostInit+0xb0>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d11c      	bne.n	80032d6 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800329c:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <HAL_TIM_MspPostInit+0xac>)
 800329e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a0:	4a0f      	ldr	r2, [pc, #60]	; (80032e0 <HAL_TIM_MspPostInit+0xac>)
 80032a2:	f043 0301 	orr.w	r3, r3, #1
 80032a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032a8:	4b0d      	ldr	r3, [pc, #52]	; (80032e0 <HAL_TIM_MspPostInit+0xac>)
 80032aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HEATER_Pin;
 80032b4:	2380      	movs	r3, #128	; 0x80
 80032b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b8:	2302      	movs	r3, #2
 80032ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c0:	2300      	movs	r3, #0
 80032c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80032c4:	2301      	movs	r3, #1
 80032c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HEATER_GPIO_Port, &GPIO_InitStruct);
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	4619      	mov	r1, r3
 80032ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032d2:	f002 ff39 	bl	8006148 <HAL_GPIO_Init>
}
 80032d6:	bf00      	nop
 80032d8:	3728      	adds	r7, #40	; 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40021000 	.word	0x40021000
 80032e4:	40014800 	.word	0x40014800

080032e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b09a      	sub	sp, #104	; 0x68
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	605a      	str	r2, [r3, #4]
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	60da      	str	r2, [r3, #12]
 80032fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003300:	f107 0310 	add.w	r3, r7, #16
 8003304:	2244      	movs	r2, #68	; 0x44
 8003306:	2100      	movs	r1, #0
 8003308:	4618      	mov	r0, r3
 800330a:	f009 fb51 	bl	800c9b0 <memset>
  if(huart->Instance==USART2)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a23      	ldr	r2, [pc, #140]	; (80033a0 <HAL_UART_MspInit+0xb8>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d13f      	bne.n	8003398 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003318:	2302      	movs	r3, #2
 800331a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800331c:	2300      	movs	r3, #0
 800331e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003320:	f107 0310 	add.w	r3, r7, #16
 8003324:	4618      	mov	r0, r3
 8003326:	f003 ffcf 	bl	80072c8 <HAL_RCCEx_PeriphCLKConfig>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003330:	f7ff f96c 	bl	800260c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003334:	4b1b      	ldr	r3, [pc, #108]	; (80033a4 <HAL_UART_MspInit+0xbc>)
 8003336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003338:	4a1a      	ldr	r2, [pc, #104]	; (80033a4 <HAL_UART_MspInit+0xbc>)
 800333a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800333e:	6593      	str	r3, [r2, #88]	; 0x58
 8003340:	4b18      	ldr	r3, [pc, #96]	; (80033a4 <HAL_UART_MspInit+0xbc>)
 8003342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800334c:	4b15      	ldr	r3, [pc, #84]	; (80033a4 <HAL_UART_MspInit+0xbc>)
 800334e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003350:	4a14      	ldr	r2, [pc, #80]	; (80033a4 <HAL_UART_MspInit+0xbc>)
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003358:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <HAL_UART_MspInit+0xbc>)
 800335a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8003364:	f248 0304 	movw	r3, #32772	; 0x8004
 8003368:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336a:	2302      	movs	r3, #2
 800336c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	2300      	movs	r3, #0
 8003370:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003372:	2303      	movs	r3, #3
 8003374:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003376:	2307      	movs	r3, #7
 8003378:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800337a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800337e:	4619      	mov	r1, r3
 8003380:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003384:	f002 fee0 	bl	8006148 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003388:	2200      	movs	r2, #0
 800338a:	2100      	movs	r1, #0
 800338c:	2026      	movs	r0, #38	; 0x26
 800338e:	f002 fb74 	bl	8005a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003392:	2026      	movs	r0, #38	; 0x26
 8003394:	f002 fb8b 	bl	8005aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003398:	bf00      	nop
 800339a:	3768      	adds	r7, #104	; 0x68
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40004400 	.word	0x40004400
 80033a4:	40021000 	.word	0x40021000

080033a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033ac:	e7fe      	b.n	80033ac <NMI_Handler+0x4>

080033ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033ae:	b480      	push	{r7}
 80033b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033b2:	e7fe      	b.n	80033b2 <HardFault_Handler+0x4>

080033b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033b8:	e7fe      	b.n	80033b8 <MemManage_Handler+0x4>

080033ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033ba:	b480      	push	{r7}
 80033bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033be:	e7fe      	b.n	80033be <BusFault_Handler+0x4>

080033c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033c4:	e7fe      	b.n	80033c4 <UsageFault_Handler+0x4>

080033c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033c6:	b480      	push	{r7}
 80033c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033d8:	bf00      	nop
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033e2:	b480      	push	{r7}
 80033e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033f4:	f000 f988 	bl	8003708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033f8:	bf00      	nop
 80033fa:	bd80      	pop	{r7, pc}

080033fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003400:	4802      	ldr	r0, [pc, #8]	; (800340c <DMA1_Channel1_IRQHandler+0x10>)
 8003402:	f002 fd52 	bl	8005eaa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200006a0 	.word	0x200006a0

08003410 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003414:	4802      	ldr	r0, [pc, #8]	; (8003420 <ADC1_2_IRQHandler+0x10>)
 8003416:	f000 ff37 	bl	8004288 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20000634 	.word	0x20000634

08003424 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003428:	4802      	ldr	r0, [pc, #8]	; (8003434 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800342a:	f004 fcf5 	bl	8007e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	20000848 	.word	0x20000848

08003438 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800343c:	4802      	ldr	r0, [pc, #8]	; (8003448 <TIM3_IRQHandler+0x10>)
 800343e:	f004 fceb 	bl	8007e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	200007fc 	.word	0x200007fc

0800344c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003450:	4802      	ldr	r0, [pc, #8]	; (800345c <USART2_IRQHandler+0x10>)
 8003452:	f005 ff3f 	bl	80092d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	200008e0 	.word	0x200008e0

08003460 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
	return 1;
 8003464:	2301      	movs	r3, #1
}
 8003466:	4618      	mov	r0, r3
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <_kill>:

int _kill(int pid, int sig)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800347a:	f009 fafb 	bl	800ca74 <__errno>
 800347e:	4603      	mov	r3, r0
 8003480:	2216      	movs	r2, #22
 8003482:	601a      	str	r2, [r3, #0]
	return -1;
 8003484:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003488:	4618      	mov	r0, r3
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <_exit>:

void _exit (int status)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003498:	f04f 31ff 	mov.w	r1, #4294967295
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f7ff ffe7 	bl	8003470 <_kill>
	while (1) {}		/* Make sure we hang here */
 80034a2:	e7fe      	b.n	80034a2 <_exit+0x12>

080034a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034b0:	2300      	movs	r3, #0
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	e00a      	b.n	80034cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80034b6:	f3af 8000 	nop.w
 80034ba:	4601      	mov	r1, r0
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	1c5a      	adds	r2, r3, #1
 80034c0:	60ba      	str	r2, [r7, #8]
 80034c2:	b2ca      	uxtb	r2, r1
 80034c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	3301      	adds	r3, #1
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	dbf0      	blt.n	80034b6 <_read+0x12>
	}

return len;
 80034d4:	687b      	ldr	r3, [r7, #4]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3718      	adds	r7, #24
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b086      	sub	sp, #24
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	60f8      	str	r0, [r7, #12]
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	e009      	b.n	8003504 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	60ba      	str	r2, [r7, #8]
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	3301      	adds	r3, #1
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	429a      	cmp	r2, r3
 800350a:	dbf1      	blt.n	80034f0 <_write+0x12>
	}
	return len;
 800350c:	687b      	ldr	r3, [r7, #4]
}
 800350e:	4618      	mov	r0, r3
 8003510:	3718      	adds	r7, #24
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <_close>:

int _close(int file)
{
 8003516:	b480      	push	{r7}
 8003518:	b083      	sub	sp, #12
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
	return -1;
 800351e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800353e:	605a      	str	r2, [r3, #4]
	return 0;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <_isatty>:

int _isatty(int file)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
	return 1;
 8003556:	2301      	movs	r3, #1
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
	return 0;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
	...

08003580 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003588:	4a14      	ldr	r2, [pc, #80]	; (80035dc <_sbrk+0x5c>)
 800358a:	4b15      	ldr	r3, [pc, #84]	; (80035e0 <_sbrk+0x60>)
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003594:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <_sbrk+0x64>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d102      	bne.n	80035a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800359c:	4b11      	ldr	r3, [pc, #68]	; (80035e4 <_sbrk+0x64>)
 800359e:	4a12      	ldr	r2, [pc, #72]	; (80035e8 <_sbrk+0x68>)
 80035a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035a2:	4b10      	ldr	r3, [pc, #64]	; (80035e4 <_sbrk+0x64>)
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4413      	add	r3, r2
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d207      	bcs.n	80035c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035b0:	f009 fa60 	bl	800ca74 <__errno>
 80035b4:	4603      	mov	r3, r0
 80035b6:	220c      	movs	r2, #12
 80035b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ba:	f04f 33ff 	mov.w	r3, #4294967295
 80035be:	e009      	b.n	80035d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035c0:	4b08      	ldr	r3, [pc, #32]	; (80035e4 <_sbrk+0x64>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035c6:	4b07      	ldr	r3, [pc, #28]	; (80035e4 <_sbrk+0x64>)
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4413      	add	r3, r2
 80035ce:	4a05      	ldr	r2, [pc, #20]	; (80035e4 <_sbrk+0x64>)
 80035d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035d2:	68fb      	ldr	r3, [r7, #12]
	}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	20008000 	.word	0x20008000
 80035e0:	00000400 	.word	0x00000400
 80035e4:	20000a08 	.word	0x20000a08
 80035e8:	20000b78 	.word	0x20000b78

080035ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80035f0:	4b06      	ldr	r3, [pc, #24]	; (800360c <SystemInit+0x20>)
 80035f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f6:	4a05      	ldr	r2, [pc, #20]	; (800360c <SystemInit+0x20>)
 80035f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003600:	bf00      	nop
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	e000ed00 	.word	0xe000ed00

08003610 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	  ldr   r0, =_estack
 8003610:	480d      	ldr	r0, [pc, #52]	; (8003648 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003612:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003614:	480d      	ldr	r0, [pc, #52]	; (800364c <LoopForever+0x6>)
  ldr r1, =_edata
 8003616:	490e      	ldr	r1, [pc, #56]	; (8003650 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003618:	4a0e      	ldr	r2, [pc, #56]	; (8003654 <LoopForever+0xe>)
  movs r3, #0
 800361a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800361c:	e002      	b.n	8003624 <LoopCopyDataInit>

0800361e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800361e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003622:	3304      	adds	r3, #4

08003624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003628:	d3f9      	bcc.n	800361e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800362a:	4a0b      	ldr	r2, [pc, #44]	; (8003658 <LoopForever+0x12>)
  ldr r4, =_ebss
 800362c:	4c0b      	ldr	r4, [pc, #44]	; (800365c <LoopForever+0x16>)
  movs r3, #0
 800362e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003630:	e001      	b.n	8003636 <LoopFillZerobss>

08003632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003634:	3204      	adds	r2, #4

08003636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003638:	d3fb      	bcc.n	8003632 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800363a:	f7ff ffd7 	bl	80035ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800363e:	f009 fa1f 	bl	800ca80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003642:	f7fe f919 	bl	8001878 <main>

08003646 <LoopForever>:

LoopForever:
    b LoopForever
 8003646:	e7fe      	b.n	8003646 <LoopForever>
	  ldr   r0, =_estack
 8003648:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800364c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003650:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8003654:	08012da8 	.word	0x08012da8
  ldr r2, =_sbss
 8003658:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 800365c:	20000b74 	.word	0x20000b74

08003660 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003660:	e7fe      	b.n	8003660 <COMP1_2_3_IRQHandler>

08003662 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003668:	2300      	movs	r3, #0
 800366a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800366c:	2003      	movs	r0, #3
 800366e:	f002 f9f9 	bl	8005a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003672:	2000      	movs	r0, #0
 8003674:	f000 f80e 	bl	8003694 <HAL_InitTick>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	71fb      	strb	r3, [r7, #7]
 8003682:	e001      	b.n	8003688 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003684:	f7ff fbda 	bl	8002e3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003688:	79fb      	ldrb	r3, [r7, #7]

}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
	...

08003694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800369c:	2300      	movs	r3, #0
 800369e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80036a0:	4b16      	ldr	r3, [pc, #88]	; (80036fc <HAL_InitTick+0x68>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d022      	beq.n	80036ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80036a8:	4b15      	ldr	r3, [pc, #84]	; (8003700 <HAL_InitTick+0x6c>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	4b13      	ldr	r3, [pc, #76]	; (80036fc <HAL_InitTick+0x68>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80036b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036bc:	4618      	mov	r0, r3
 80036be:	f002 fa04 	bl	8005aca <HAL_SYSTICK_Config>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10f      	bne.n	80036e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b0f      	cmp	r3, #15
 80036cc:	d809      	bhi.n	80036e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036ce:	2200      	movs	r2, #0
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	f04f 30ff 	mov.w	r0, #4294967295
 80036d6:	f002 f9d0 	bl	8005a7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80036da:	4a0a      	ldr	r2, [pc, #40]	; (8003704 <HAL_InitTick+0x70>)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6013      	str	r3, [r2, #0]
 80036e0:	e007      	b.n	80036f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	73fb      	strb	r3, [r7, #15]
 80036e6:	e004      	b.n	80036f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	73fb      	strb	r3, [r7, #15]
 80036ec:	e001      	b.n	80036f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20000024 	.word	0x20000024
 8003700:	2000001c 	.word	0x2000001c
 8003704:	20000020 	.word	0x20000020

08003708 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800370c:	4b05      	ldr	r3, [pc, #20]	; (8003724 <HAL_IncTick+0x1c>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b05      	ldr	r3, [pc, #20]	; (8003728 <HAL_IncTick+0x20>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4413      	add	r3, r2
 8003716:	4a03      	ldr	r2, [pc, #12]	; (8003724 <HAL_IncTick+0x1c>)
 8003718:	6013      	str	r3, [r2, #0]
}
 800371a:	bf00      	nop
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	20000a0c 	.word	0x20000a0c
 8003728:	20000024 	.word	0x20000024

0800372c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  return uwTick;
 8003730:	4b03      	ldr	r3, [pc, #12]	; (8003740 <HAL_GetTick+0x14>)
 8003732:	681b      	ldr	r3, [r3, #0]
}
 8003734:	4618      	mov	r0, r3
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	20000a0c 	.word	0x20000a0c

08003744 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800374c:	f7ff ffee 	bl	800372c <HAL_GetTick>
 8003750:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375c:	d004      	beq.n	8003768 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800375e:	4b09      	ldr	r3, [pc, #36]	; (8003784 <HAL_Delay+0x40>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	4413      	add	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003768:	bf00      	nop
 800376a:	f7ff ffdf 	bl	800372c <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	429a      	cmp	r2, r3
 8003778:	d8f7      	bhi.n	800376a <HAL_Delay+0x26>
  {
  }
}
 800377a:	bf00      	nop
 800377c:	bf00      	nop
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	20000024 	.word	0x20000024

08003788 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	431a      	orrs	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	609a      	str	r2, [r3, #8]
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	609a      	str	r2, [r3, #8]
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b087      	sub	sp, #28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	3360      	adds	r3, #96	; 0x60
 8003802:	461a      	mov	r2, r3
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b08      	ldr	r3, [pc, #32]	; (8003834 <LL_ADC_SetOffset+0x44>)
 8003812:	4013      	ands	r3, r2
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	430a      	orrs	r2, r1
 800381e:	4313      	orrs	r3, r2
 8003820:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003828:	bf00      	nop
 800382a:	371c      	adds	r7, #28
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	03fff000 	.word	0x03fff000

08003838 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	3360      	adds	r3, #96	; 0x60
 8003846:	461a      	mov	r2, r3
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003858:	4618      	mov	r0, r3
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003864:	b480      	push	{r7}
 8003866:	b087      	sub	sp, #28
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	3360      	adds	r3, #96	; 0x60
 8003874:	461a      	mov	r2, r3
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	431a      	orrs	r2, r3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800388e:	bf00      	nop
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800389a:	b480      	push	{r7}
 800389c:	b087      	sub	sp, #28
 800389e:	af00      	add	r7, sp, #0
 80038a0:	60f8      	str	r0, [r7, #12]
 80038a2:	60b9      	str	r1, [r7, #8]
 80038a4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	3360      	adds	r3, #96	; 0x60
 80038aa:	461a      	mov	r2, r3
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	431a      	orrs	r2, r3
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80038c4:	bf00      	nop
 80038c6:	371c      	adds	r7, #28
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	3360      	adds	r3, #96	; 0x60
 80038e0:	461a      	mov	r2, r3
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	4413      	add	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	431a      	orrs	r2, r3
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80038fa:	bf00      	nop
 80038fc:	371c      	adds	r7, #28
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	615a      	str	r2, [r3, #20]
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003952:	b480      	push	{r7}
 8003954:	b087      	sub	sp, #28
 8003956:	af00      	add	r7, sp, #0
 8003958:	60f8      	str	r0, [r7, #12]
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	3330      	adds	r3, #48	; 0x30
 8003962:	461a      	mov	r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	0a1b      	lsrs	r3, r3, #8
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	4413      	add	r3, r2
 8003970:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	f003 031f 	and.w	r3, r3, #31
 800397c:	211f      	movs	r1, #31
 800397e:	fa01 f303 	lsl.w	r3, r1, r3
 8003982:	43db      	mvns	r3, r3
 8003984:	401a      	ands	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	0e9b      	lsrs	r3, r3, #26
 800398a:	f003 011f 	and.w	r1, r3, #31
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	f003 031f 	and.w	r3, r3, #31
 8003994:	fa01 f303 	lsl.w	r3, r1, r3
 8003998:	431a      	orrs	r2, r3
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800399e:	bf00      	nop
 80039a0:	371c      	adds	r7, #28
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	3314      	adds	r3, #20
 80039e0:	461a      	mov	r2, r3
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	0e5b      	lsrs	r3, r3, #25
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	4413      	add	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	0d1b      	lsrs	r3, r3, #20
 80039f8:	f003 031f 	and.w	r3, r3, #31
 80039fc:	2107      	movs	r1, #7
 80039fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003a02:	43db      	mvns	r3, r3
 8003a04:	401a      	ands	r2, r3
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	0d1b      	lsrs	r3, r3, #20
 8003a0a:	f003 031f 	and.w	r3, r3, #31
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	fa01 f303 	lsl.w	r3, r1, r3
 8003a14:	431a      	orrs	r2, r3
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003a1a:	bf00      	nop
 8003a1c:	371c      	adds	r7, #28
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
	...

08003a28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a0f      	ldr	r2, [pc, #60]	; (8003a74 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d10a      	bne.n	8003a52 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003a50:	e00a      	b.n	8003a68 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	401a      	ands	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	407f0000 	.word	0x407f0000

08003a78 <LL_ADC_SetAnalogWDMonitChannels>:
  *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
  *          -  On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	330c      	adds	r3, #12
 8003a88:	4618      	mov	r0, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	0d1b      	lsrs	r3, r3, #20
 8003a8e:	f003 0103 	and.w	r1, r3, #3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f003 0201 	and.w	r2, r3, #1
 8003a98:	4613      	mov	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4403      	add	r3, r0
 8003aa6:	617b      	str	r3, [r7, #20]
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 8003ab2:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	401a      	ands	r2, r3
 8003aba:	6879      	ldr	r1, [r7, #4]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	400b      	ands	r3, r1
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8003ac6:	bf00      	nop
 8003ac8:	371c      	adds	r7, #28
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b087      	sub	sp, #28
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	607a      	str	r2, [r7, #4]
 8003ade:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	3320      	adds	r3, #32
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	0d1b      	lsrs	r3, r3, #20
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	f003 030c 	and.w	r3, r3, #12
 8003af0:	4413      	add	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	0419      	lsls	r1, r3, #16
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	430b      	orrs	r3, r1
 8003b04:	431a      	orrs	r2, r3
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8003b0a:	bf00      	nop
 8003b0c:	371c      	adds	r7, #28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b083      	sub	sp, #12
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 031f 	and.w	r3, r3, #31
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003b5e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6093      	str	r3, [r2, #8]
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b083      	sub	sp, #12
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b86:	d101      	bne.n	8003b8c <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e000      	b.n	8003b8e <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003baa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003bae:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003bb6:	bf00      	nop
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b083      	sub	sp, #12
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bd6:	d101      	bne.n	8003bdc <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e000      	b.n	8003bde <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003bfa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003bfe:	f043 0201 	orr.w	r2, r3, #1
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr

08003c12 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c22:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c26:	f043 0202 	orr.w	r2, r3, #2
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <LL_ADC_IsEnabled+0x18>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <LL_ADC_IsEnabled+0x1a>
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d101      	bne.n	8003c78 <LL_ADC_IsDisableOngoing+0x18>
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <LL_ADC_IsDisableOngoing+0x1a>
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c96:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c9a:	f043 0204 	orr.w	r2, r3, #4
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d101      	bne.n	8003cc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	d101      	bne.n	8003cec <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e000      	b.n	8003cee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2280      	movs	r2, #128	; 0x80
 8003d06:	601a      	str	r2, [r3, #0]
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d22:	601a      	str	r2, [r3, #0]
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d3e:	601a      	str	r2, [r3, #0]
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	605a      	str	r2, [r3, #4]
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	605a      	str	r2, [r3, #4]
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	605a      	str	r2, [r3, #4]
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	605a      	str	r2, [r3, #4]
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	605a      	str	r2, [r3, #4]
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	605a      	str	r2, [r3, #4]
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e0c:	b590      	push	{r4, r7, lr}
 8003e0e:	b089      	sub	sp, #36	; 0x24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e177      	b.n	8004116 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d109      	bne.n	8003e48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff f825 	bl	8002e84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff fe90 	bl	8003b72 <LL_ADC_IsDeepPowerDownEnabled>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d004      	beq.n	8003e62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff fe76 	bl	8003b4e <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7ff feab 	bl	8003bc2 <LL_ADC_IsInternalRegulatorEnabled>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d115      	bne.n	8003e9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff fe8f 	bl	8003b9a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e7c:	4b9c      	ldr	r3, [pc, #624]	; (80040f0 <HAL_ADC_Init+0x2e4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	099b      	lsrs	r3, r3, #6
 8003e82:	4a9c      	ldr	r2, [pc, #624]	; (80040f4 <HAL_ADC_Init+0x2e8>)
 8003e84:	fba2 2303 	umull	r2, r3, r2, r3
 8003e88:	099b      	lsrs	r3, r3, #6
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e90:	e002      	b.n	8003e98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	3b01      	subs	r3, #1
 8003e96:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1f9      	bne.n	8003e92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff fe8d 	bl	8003bc2 <LL_ADC_IsInternalRegulatorEnabled>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10d      	bne.n	8003eca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb2:	f043 0210 	orr.w	r2, r3, #16
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ebe:	f043 0201 	orr.w	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff feed 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 8003ed4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eda:	f003 0310 	and.w	r3, r3, #16
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f040 8110 	bne.w	8004104 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f040 810c 	bne.w	8004104 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003ef4:	f043 0202 	orr.w	r2, r3, #2
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff fe9a 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d111      	bne.n	8003f30 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f0c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003f10:	f7ff fe93 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f14:	4604      	mov	r4, r0
 8003f16:	4878      	ldr	r0, [pc, #480]	; (80040f8 <HAL_ADC_Init+0x2ec>)
 8003f18:	f7ff fe8f 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	4323      	orrs	r3, r4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d105      	bne.n	8003f30 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	4619      	mov	r1, r3
 8003f2a:	4874      	ldr	r0, [pc, #464]	; (80040fc <HAL_ADC_Init+0x2f0>)
 8003f2c:	f7ff fc2c 	bl	8003788 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	7f5b      	ldrb	r3, [r3, #29]
 8003f34:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f3a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003f40:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003f46:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f4e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f50:	4313      	orrs	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d106      	bne.n	8003f6c <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f62:	3b01      	subs	r3, #1
 8003f64:	045b      	lsls	r3, r3, #17
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d009      	beq.n	8003f88 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f80:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	4b5c      	ldr	r3, [pc, #368]	; (8004100 <HAL_ADC_Init+0x2f4>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	69b9      	ldr	r1, [r7, #24]
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff fe79 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 8003fbc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7ff fe86 	bl	8003cd4 <LL_ADC_INJ_IsConversionOngoing>
 8003fc8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d16d      	bne.n	80040ac <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d16a      	bne.n	80040ac <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fda:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fe2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ff2:	f023 0302 	bic.w	r3, r3, #2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6812      	ldr	r2, [r2, #0]
 8003ffa:	69b9      	ldr	r1, [r7, #24]
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d017      	beq.n	8004038 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	691a      	ldr	r2, [r3, #16]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004016:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004020:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004024:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	6911      	ldr	r1, [r2, #16]
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6812      	ldr	r2, [r2, #0]
 8004030:	430b      	orrs	r3, r1
 8004032:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004036:	e013      	b.n	8004060 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691a      	ldr	r2, [r3, #16]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004046:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6812      	ldr	r2, [r2, #0]
 8004054:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004058:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800405c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004066:	2b01      	cmp	r3, #1
 8004068:	d118      	bne.n	800409c <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004074:	f023 0304 	bic.w	r3, r3, #4
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004080:	4311      	orrs	r1, r2
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004086:	4311      	orrs	r1, r2
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800408c:	430a      	orrs	r2, r1
 800408e:	431a      	orrs	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0201 	orr.w	r2, r2, #1
 8004098:	611a      	str	r2, [r3, #16]
 800409a:	e007      	b.n	80040ac <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 0201 	bic.w	r2, r2, #1
 80040aa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d10c      	bne.n	80040ce <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	f023 010f 	bic.w	r1, r3, #15
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	1e5a      	subs	r2, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	430a      	orrs	r2, r1
 80040ca:	631a      	str	r2, [r3, #48]	; 0x30
 80040cc:	e007      	b.n	80040de <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 020f 	bic.w	r2, r2, #15
 80040dc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e2:	f023 0303 	bic.w	r3, r3, #3
 80040e6:	f043 0201 	orr.w	r2, r3, #1
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	65da      	str	r2, [r3, #92]	; 0x5c
 80040ee:	e011      	b.n	8004114 <HAL_ADC_Init+0x308>
 80040f0:	2000001c 	.word	0x2000001c
 80040f4:	053e2d63 	.word	0x053e2d63
 80040f8:	50000100 	.word	0x50000100
 80040fc:	50000300 	.word	0x50000300
 8004100:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004108:	f043 0210 	orr.w	r2, r3, #16
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004114:	7ffb      	ldrb	r3, [r7, #31]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3724      	adds	r7, #36	; 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd90      	pop	{r4, r7, pc}
 800411e:	bf00      	nop

08004120 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800412c:	4851      	ldr	r0, [pc, #324]	; (8004274 <HAL_ADC_Start_DMA+0x154>)
 800412e:	f7ff fcf2 	bl	8003b16 <LL_ADC_GetMultimode>
 8004132:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff fdb8 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	f040 808f 	bne.w	8004264 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_ADC_Start_DMA+0x34>
 8004150:	2302      	movs	r3, #2
 8004152:	e08a      	b.n	800426a <HAL_ADC_Start_DMA+0x14a>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	2b05      	cmp	r3, #5
 8004166:	d002      	beq.n	800416e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b09      	cmp	r3, #9
 800416c:	d173      	bne.n	8004256 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f001 f8c8 	bl	8005304 <ADC_Enable>
 8004174:	4603      	mov	r3, r0
 8004176:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004178:	7dfb      	ldrb	r3, [r7, #23]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d166      	bne.n	800424c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004182:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004186:	f023 0301 	bic.w	r3, r3, #1
 800418a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a38      	ldr	r2, [pc, #224]	; (8004278 <HAL_ADC_Start_DMA+0x158>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d002      	beq.n	80041a2 <HAL_ADC_Start_DMA+0x82>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	e001      	b.n	80041a6 <HAL_ADC_Start_DMA+0x86>
 80041a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d002      	beq.n	80041b4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d105      	bne.n	80041c0 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d006      	beq.n	80041da <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d0:	f023 0206 	bic.w	r2, r3, #6
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	661a      	str	r2, [r3, #96]	; 0x60
 80041d8:	e002      	b.n	80041e0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e4:	4a25      	ldr	r2, [pc, #148]	; (800427c <HAL_ADC_Start_DMA+0x15c>)
 80041e6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ec:	4a24      	ldr	r2, [pc, #144]	; (8004280 <HAL_ADC_Start_DMA+0x160>)
 80041ee:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f4:	4a23      	ldr	r2, [pc, #140]	; (8004284 <HAL_ADC_Start_DMA+0x164>)
 80041f6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	221c      	movs	r2, #28
 80041fe:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0210 	orr.w	r2, r2, #16
 8004216:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	3340      	adds	r3, #64	; 0x40
 8004232:	4619      	mov	r1, r3
 8004234:	68ba      	ldr	r2, [r7, #8]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f001 fcfc 	bl	8005c34 <HAL_DMA_Start_IT>
 800423c:	4603      	mov	r3, r0
 800423e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f7ff fd1e 	bl	8003c86 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800424a:	e00d      	b.n	8004268 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004254:	e008      	b.n	8004268 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004262:	e001      	b.n	8004268 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004264:	2302      	movs	r3, #2
 8004266:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004268:	7dfb      	ldrb	r3, [r7, #23]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	50000300 	.word	0x50000300
 8004278:	50000100 	.word	0x50000100
 800427c:	08005487 	.word	0x08005487
 8004280:	0800555f 	.word	0x0800555f
 8004284:	0800557b 	.word	0x0800557b

08004288 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08a      	sub	sp, #40	; 0x28
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042a4:	4883      	ldr	r0, [pc, #524]	; (80044b4 <HAL_ADC_IRQHandler+0x22c>)
 80042a6:	f7ff fc36 	bl	8003b16 <LL_ADC_GetMultimode>
 80042aa:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d017      	beq.n	80042e6 <HAL_ADC_IRQHandler+0x5e>
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d012      	beq.n	80042e6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c4:	f003 0310 	and.w	r3, r3, #16
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d105      	bne.n	80042d8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d0:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f001 fa45 	bl	8005768 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2202      	movs	r2, #2
 80042e4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d004      	beq.n	80042fa <HAL_ADC_IRQHandler+0x72>
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10a      	bne.n	8004310 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 8085 	beq.w	8004410 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	f003 0308 	and.w	r3, r3, #8
 800430c:	2b00      	cmp	r3, #0
 800430e:	d07f      	beq.n	8004410 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004314:	f003 0310 	and.w	r3, r3, #16
 8004318:	2b00      	cmp	r3, #0
 800431a:	d105      	bne.n	8004328 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004320:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff fafd 	bl	800392c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d064      	beq.n	8004402 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a5e      	ldr	r2, [pc, #376]	; (80044b8 <HAL_ADC_IRQHandler+0x230>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d002      	beq.n	8004348 <HAL_ADC_IRQHandler+0xc0>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	e001      	b.n	800434c <HAL_ADC_IRQHandler+0xc4>
 8004348:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	4293      	cmp	r3, r2
 8004352:	d008      	beq.n	8004366 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d005      	beq.n	8004366 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b05      	cmp	r3, #5
 800435e:	d002      	beq.n	8004366 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	2b09      	cmp	r3, #9
 8004364:	d104      	bne.n	8004370 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	623b      	str	r3, [r7, #32]
 800436e:	e00d      	b.n	800438c <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a50      	ldr	r2, [pc, #320]	; (80044b8 <HAL_ADC_IRQHandler+0x230>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d002      	beq.n	8004380 <HAL_ADC_IRQHandler+0xf8>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	e001      	b.n	8004384 <HAL_ADC_IRQHandler+0xfc>
 8004380:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004384:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d135      	bne.n	8004402 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0308 	and.w	r3, r3, #8
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d12e      	bne.n	8004402 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff fc80 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d11a      	bne.n	80043ea <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 020c 	bic.w	r2, r2, #12
 80043c2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d112      	bne.n	8004402 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e0:	f043 0201 	orr.w	r2, r3, #1
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80043e8:	e00b      	b.n	8004402 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ee:	f043 0210 	orr.w	r2, r3, #16
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043fa:	f043 0201 	orr.w	r2, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 f95a 	bl	80046bc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	220c      	movs	r2, #12
 800440e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <HAL_ADC_IRQHandler+0x19c>
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	f003 0320 	and.w	r3, r3, #32
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10b      	bne.n	800443c <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 809e 	beq.w	800456c <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 8098 	beq.w	800456c <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	2b00      	cmp	r3, #0
 8004446:	d105      	bne.n	8004454 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800444c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff faa6 	bl	80039aa <LL_ADC_INJ_IsTriggerSourceSWStart>
 800445e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff fa61 	bl	800392c <LL_ADC_REG_IsTriggerSourceSWStart>
 800446a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a11      	ldr	r2, [pc, #68]	; (80044b8 <HAL_ADC_IRQHandler+0x230>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d002      	beq.n	800447c <HAL_ADC_IRQHandler+0x1f4>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	e001      	b.n	8004480 <HAL_ADC_IRQHandler+0x1f8>
 800447c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	4293      	cmp	r3, r2
 8004486:	d008      	beq.n	800449a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d005      	beq.n	800449a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	2b06      	cmp	r3, #6
 8004492:	d002      	beq.n	800449a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b07      	cmp	r3, #7
 8004498:	d104      	bne.n	80044a4 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	623b      	str	r3, [r7, #32]
 80044a2:	e011      	b.n	80044c8 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a03      	ldr	r2, [pc, #12]	; (80044b8 <HAL_ADC_IRQHandler+0x230>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d006      	beq.n	80044bc <HAL_ADC_IRQHandler+0x234>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	e005      	b.n	80044c0 <HAL_ADC_IRQHandler+0x238>
 80044b4:	50000300 	.word	0x50000300
 80044b8:	50000100 	.word	0x50000100
 80044bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80044c0:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d047      	beq.n	800455e <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <HAL_ADC_IRQHandler+0x260>
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d03f      	beq.n	800455e <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d13a      	bne.n	800455e <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f2:	2b40      	cmp	r3, #64	; 0x40
 80044f4:	d133      	bne.n	800455e <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d12e      	bne.n	800455e <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff fbe5 	bl	8003cd4 <LL_ADC_INJ_IsConversionOngoing>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d11a      	bne.n	8004546 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	685a      	ldr	r2, [r3, #4]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800451e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004524:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004534:	2b00      	cmp	r3, #0
 8004536:	d112      	bne.n	800455e <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800453c:	f043 0201 	orr.w	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	65da      	str	r2, [r3, #92]	; 0x5c
 8004544:	e00b      	b.n	800455e <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800454a:	f043 0210 	orr.w	r2, r3, #16
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004556:	f043 0201 	orr.w	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f001 f8da 	bl	8005718 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2260      	movs	r2, #96	; 0x60
 800456a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004572:	2b00      	cmp	r3, #0
 8004574:	d011      	beq.n	800459a <HAL_ADC_IRQHandler+0x312>
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00c      	beq.n	800459a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004584:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f8a9 	bl	80046e4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2280      	movs	r2, #128	; 0x80
 8004598:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d012      	beq.n	80045ca <HAL_ADC_IRQHandler+0x342>
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00d      	beq.n	80045ca <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f001 f8c0 	bl	8005740 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045c8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d012      	beq.n	80045fa <HAL_ADC_IRQHandler+0x372>
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00d      	beq.n	80045fa <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f001 f8b2 	bl	8005754 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045f8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	f003 0310 	and.w	r3, r3, #16
 8004600:	2b00      	cmp	r3, #0
 8004602:	d036      	beq.n	8004672 <HAL_ADC_IRQHandler+0x3ea>
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b00      	cmp	r3, #0
 800460c:	d031      	beq.n	8004672 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004612:	2b00      	cmp	r3, #0
 8004614:	d102      	bne.n	800461c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004616:	2301      	movs	r3, #1
 8004618:	627b      	str	r3, [r7, #36]	; 0x24
 800461a:	e014      	b.n	8004646 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004622:	4825      	ldr	r0, [pc, #148]	; (80046b8 <HAL_ADC_IRQHandler+0x430>)
 8004624:	f7ff fa85 	bl	8003b32 <LL_ADC_GetMultiDMATransfer>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00b      	beq.n	8004646 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800462e:	2301      	movs	r3, #1
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
 8004632:	e008      	b.n	8004646 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004642:	2301      	movs	r3, #1
 8004644:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004648:	2b01      	cmp	r3, #1
 800464a:	d10e      	bne.n	800466a <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004650:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800465c:	f043 0202 	orr.w	r2, r3, #2
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f847 	bl	80046f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2210      	movs	r2, #16
 8004670:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004678:	2b00      	cmp	r3, #0
 800467a:	d018      	beq.n	80046ae <HAL_ADC_IRQHandler+0x426>
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004682:	2b00      	cmp	r3, #0
 8004684:	d013      	beq.n	80046ae <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004696:	f043 0208 	orr.w	r2, r3, #8
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046a6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f001 f83f 	bl	800572c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80046ae:	bf00      	nop
 80046b0:	3728      	adds	r7, #40	; 0x28
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	50000300 	.word	0x50000300

080046bc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b0b6      	sub	sp, #216	; 0xd8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800471c:	2300      	movs	r3, #0
 800471e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_ADC_ConfigChannel+0x22>
 800472a:	2302      	movs	r3, #2
 800472c:	e3c8      	b.n	8004ec0 <HAL_ADC_ConfigChannel+0x7b4>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff fab7 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	f040 83ad 	bne.w	8004ea2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	6859      	ldr	r1, [r3, #4]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	461a      	mov	r2, r3
 8004756:	f7ff f8fc 	bl	8003952 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff faa5 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 8004764:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4618      	mov	r0, r3
 800476e:	f7ff fab1 	bl	8003cd4 <LL_ADC_INJ_IsConversionOngoing>
 8004772:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004776:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800477a:	2b00      	cmp	r3, #0
 800477c:	f040 81d9 	bne.w	8004b32 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004780:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004784:	2b00      	cmp	r3, #0
 8004786:	f040 81d4 	bne.w	8004b32 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004792:	d10f      	bne.n	80047b4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6818      	ldr	r0, [r3, #0]
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2200      	movs	r2, #0
 800479e:	4619      	mov	r1, r3
 80047a0:	f7ff f916 	bl	80039d0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff f8aa 	bl	8003906 <LL_ADC_SetSamplingTimeCommonConfig>
 80047b2:	e00e      	b.n	80047d2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6818      	ldr	r0, [r3, #0]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	6819      	ldr	r1, [r3, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	461a      	mov	r2, r3
 80047c2:	f7ff f905 	bl	80039d0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2100      	movs	r1, #0
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7ff f89a 	bl	8003906 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	695a      	ldr	r2, [r3, #20]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	08db      	lsrs	r3, r3, #3
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	fa02 f303 	lsl.w	r3, r2, r3
 80047e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	2b04      	cmp	r3, #4
 80047f2:	d022      	beq.n	800483a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6818      	ldr	r0, [r3, #0]
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	6919      	ldr	r1, [r3, #16]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004804:	f7fe fff4 	bl	80037f0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6818      	ldr	r0, [r3, #0]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6919      	ldr	r1, [r3, #16]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	461a      	mov	r2, r3
 8004816:	f7ff f840 	bl	800389a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6919      	ldr	r1, [r3, #16]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	7f1b      	ldrb	r3, [r3, #28]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d102      	bne.n	8004830 <HAL_ADC_ConfigChannel+0x124>
 800482a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800482e:	e000      	b.n	8004832 <HAL_ADC_ConfigChannel+0x126>
 8004830:	2300      	movs	r3, #0
 8004832:	461a      	mov	r2, r3
 8004834:	f7ff f84c 	bl	80038d0 <LL_ADC_SetOffsetSaturation>
 8004838:	e17b      	b.n	8004b32 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2100      	movs	r1, #0
 8004840:	4618      	mov	r0, r3
 8004842:	f7fe fff9 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004846:	4603      	mov	r3, r0
 8004848:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10a      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x15a>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2100      	movs	r1, #0
 8004856:	4618      	mov	r0, r3
 8004858:	f7fe ffee 	bl	8003838 <LL_ADC_GetOffsetChannel>
 800485c:	4603      	mov	r3, r0
 800485e:	0e9b      	lsrs	r3, r3, #26
 8004860:	f003 021f 	and.w	r2, r3, #31
 8004864:	e01e      	b.n	80048a4 <HAL_ADC_ConfigChannel+0x198>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2100      	movs	r1, #0
 800486c:	4618      	mov	r0, r3
 800486e:	f7fe ffe3 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004872:	4603      	mov	r3, r0
 8004874:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004878:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800487c:	fa93 f3a3 	rbit	r3, r3
 8004880:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004884:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004888:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800488c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004894:	2320      	movs	r3, #32
 8004896:	e004      	b.n	80048a2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004898:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800489c:	fab3 f383 	clz	r3, r3
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d105      	bne.n	80048bc <HAL_ADC_ConfigChannel+0x1b0>
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	0e9b      	lsrs	r3, r3, #26
 80048b6:	f003 031f 	and.w	r3, r3, #31
 80048ba:	e018      	b.n	80048ee <HAL_ADC_ConfigChannel+0x1e2>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80048c8:	fa93 f3a3 	rbit	r3, r3
 80048cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80048d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80048d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d101      	bne.n	80048e4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80048e0:	2320      	movs	r3, #32
 80048e2:	e004      	b.n	80048ee <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80048e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80048e8:	fab3 f383 	clz	r3, r3
 80048ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d106      	bne.n	8004900 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2200      	movs	r2, #0
 80048f8:	2100      	movs	r1, #0
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fe ffb2 	bl	8003864 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2101      	movs	r1, #1
 8004906:	4618      	mov	r0, r3
 8004908:	f7fe ff96 	bl	8003838 <LL_ADC_GetOffsetChannel>
 800490c:	4603      	mov	r3, r0
 800490e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10a      	bne.n	800492c <HAL_ADC_ConfigChannel+0x220>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2101      	movs	r1, #1
 800491c:	4618      	mov	r0, r3
 800491e:	f7fe ff8b 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004922:	4603      	mov	r3, r0
 8004924:	0e9b      	lsrs	r3, r3, #26
 8004926:	f003 021f 	and.w	r2, r3, #31
 800492a:	e01e      	b.n	800496a <HAL_ADC_ConfigChannel+0x25e>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2101      	movs	r1, #1
 8004932:	4618      	mov	r0, r3
 8004934:	f7fe ff80 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004938:	4603      	mov	r3, r0
 800493a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004942:	fa93 f3a3 	rbit	r3, r3
 8004946:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800494a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800494e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004952:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800495a:	2320      	movs	r3, #32
 800495c:	e004      	b.n	8004968 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800495e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004962:	fab3 f383 	clz	r3, r3
 8004966:	b2db      	uxtb	r3, r3
 8004968:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004972:	2b00      	cmp	r3, #0
 8004974:	d105      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x276>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	0e9b      	lsrs	r3, r3, #26
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	e018      	b.n	80049b4 <HAL_ADC_ConfigChannel+0x2a8>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800498e:	fa93 f3a3 	rbit	r3, r3
 8004992:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004996:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800499a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800499e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80049a6:	2320      	movs	r3, #32
 80049a8:	e004      	b.n	80049b4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80049aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049ae:	fab3 f383 	clz	r3, r3
 80049b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d106      	bne.n	80049c6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2200      	movs	r2, #0
 80049be:	2101      	movs	r1, #1
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7fe ff4f 	bl	8003864 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2102      	movs	r1, #2
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7fe ff33 	bl	8003838 <LL_ADC_GetOffsetChannel>
 80049d2:	4603      	mov	r3, r0
 80049d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10a      	bne.n	80049f2 <HAL_ADC_ConfigChannel+0x2e6>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2102      	movs	r1, #2
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fe ff28 	bl	8003838 <LL_ADC_GetOffsetChannel>
 80049e8:	4603      	mov	r3, r0
 80049ea:	0e9b      	lsrs	r3, r3, #26
 80049ec:	f003 021f 	and.w	r2, r3, #31
 80049f0:	e01e      	b.n	8004a30 <HAL_ADC_ConfigChannel+0x324>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2102      	movs	r1, #2
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7fe ff1d 	bl	8003838 <LL_ADC_GetOffsetChannel>
 80049fe:	4603      	mov	r3, r0
 8004a00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a08:	fa93 f3a3 	rbit	r3, r3
 8004a0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004a10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004a18:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004a20:	2320      	movs	r3, #32
 8004a22:	e004      	b.n	8004a2e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004a24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a28:	fab3 f383 	clz	r3, r3
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d105      	bne.n	8004a48 <HAL_ADC_ConfigChannel+0x33c>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	0e9b      	lsrs	r3, r3, #26
 8004a42:	f003 031f 	and.w	r3, r3, #31
 8004a46:	e016      	b.n	8004a76 <HAL_ADC_ConfigChannel+0x36a>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004a54:	fa93 f3a3 	rbit	r3, r3
 8004a58:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004a5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004a68:	2320      	movs	r3, #32
 8004a6a:	e004      	b.n	8004a76 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004a6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a70:	fab3 f383 	clz	r3, r3
 8004a74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d106      	bne.n	8004a88 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	2102      	movs	r1, #2
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fe feee 	bl	8003864 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2103      	movs	r1, #3
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fe fed2 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004a94:	4603      	mov	r3, r0
 8004a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10a      	bne.n	8004ab4 <HAL_ADC_ConfigChannel+0x3a8>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2103      	movs	r1, #3
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fe fec7 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	0e9b      	lsrs	r3, r3, #26
 8004aae:	f003 021f 	and.w	r2, r3, #31
 8004ab2:	e017      	b.n	8004ae4 <HAL_ADC_ConfigChannel+0x3d8>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2103      	movs	r1, #3
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7fe febc 	bl	8003838 <LL_ADC_GetOffsetChannel>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ac6:	fa93 f3a3 	rbit	r3, r3
 8004aca:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004acc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ace:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004ad0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004ad6:	2320      	movs	r3, #32
 8004ad8:	e003      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004ada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004adc:	fab3 f383 	clz	r3, r3
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d105      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x3f0>
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	0e9b      	lsrs	r3, r3, #26
 8004af6:	f003 031f 	and.w	r3, r3, #31
 8004afa:	e011      	b.n	8004b20 <HAL_ADC_ConfigChannel+0x414>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b04:	fa93 f3a3 	rbit	r3, r3
 8004b08:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004b0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004b0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8004b14:	2320      	movs	r3, #32
 8004b16:	e003      	b.n	8004b20 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b1a:	fab3 f383 	clz	r3, r3
 8004b1e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d106      	bne.n	8004b32 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2103      	movs	r1, #3
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7fe fe99 	bl	8003864 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff f87f 	bl	8003c3a <LL_ADC_IsEnabled>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	f040 8140 	bne.w	8004dc4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6818      	ldr	r0, [r3, #0]
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	6819      	ldr	r1, [r3, #0]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	461a      	mov	r2, r3
 8004b52:	f7fe ff69 	bl	8003a28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	4a8f      	ldr	r2, [pc, #572]	; (8004d98 <HAL_ADC_ConfigChannel+0x68c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	f040 8131 	bne.w	8004dc4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <HAL_ADC_ConfigChannel+0x47e>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	0e9b      	lsrs	r3, r3, #26
 8004b78:	3301      	adds	r3, #1
 8004b7a:	f003 031f 	and.w	r3, r3, #31
 8004b7e:	2b09      	cmp	r3, #9
 8004b80:	bf94      	ite	ls
 8004b82:	2301      	movls	r3, #1
 8004b84:	2300      	movhi	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	e019      	b.n	8004bbe <HAL_ADC_ConfigChannel+0x4b2>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b92:	fa93 f3a3 	rbit	r3, r3
 8004b96:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004b98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b9a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004b9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004ba2:	2320      	movs	r3, #32
 8004ba4:	e003      	b.n	8004bae <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8004ba6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ba8:	fab3 f383 	clz	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	3301      	adds	r3, #1
 8004bb0:	f003 031f 	and.w	r3, r3, #31
 8004bb4:	2b09      	cmp	r3, #9
 8004bb6:	bf94      	ite	ls
 8004bb8:	2301      	movls	r3, #1
 8004bba:	2300      	movhi	r3, #0
 8004bbc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d079      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d107      	bne.n	8004bde <HAL_ADC_ConfigChannel+0x4d2>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	0e9b      	lsrs	r3, r3, #26
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	069b      	lsls	r3, r3, #26
 8004bd8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bdc:	e015      	b.n	8004c0a <HAL_ADC_ConfigChannel+0x4fe>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be6:	fa93 f3a3 	rbit	r3, r3
 8004bea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004bec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bee:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004bf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d101      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004bf6:	2320      	movs	r3, #32
 8004bf8:	e003      	b.n	8004c02 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004bfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bfc:	fab3 f383 	clz	r3, r3
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	3301      	adds	r3, #1
 8004c04:	069b      	lsls	r3, r3, #26
 8004c06:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d109      	bne.n	8004c2a <HAL_ADC_ConfigChannel+0x51e>
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	0e9b      	lsrs	r3, r3, #26
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	2101      	movs	r1, #1
 8004c24:	fa01 f303 	lsl.w	r3, r1, r3
 8004c28:	e017      	b.n	8004c5a <HAL_ADC_ConfigChannel+0x54e>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c32:	fa93 f3a3 	rbit	r3, r3
 8004c36:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004c38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c3a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004c3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8004c42:	2320      	movs	r3, #32
 8004c44:	e003      	b.n	8004c4e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8004c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c48:	fab3 f383 	clz	r3, r3
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	3301      	adds	r3, #1
 8004c50:	f003 031f 	and.w	r3, r3, #31
 8004c54:	2101      	movs	r1, #1
 8004c56:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5a:	ea42 0103 	orr.w	r1, r2, r3
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10a      	bne.n	8004c80 <HAL_ADC_ConfigChannel+0x574>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	0e9b      	lsrs	r3, r3, #26
 8004c70:	3301      	adds	r3, #1
 8004c72:	f003 021f 	and.w	r2, r3, #31
 8004c76:	4613      	mov	r3, r2
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	4413      	add	r3, r2
 8004c7c:	051b      	lsls	r3, r3, #20
 8004c7e:	e018      	b.n	8004cb2 <HAL_ADC_ConfigChannel+0x5a6>
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c88:	fa93 f3a3 	rbit	r3, r3
 8004c8c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c90:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004c98:	2320      	movs	r3, #32
 8004c9a:	e003      	b.n	8004ca4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c9e:	fab3 f383 	clz	r3, r3
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	f003 021f 	and.w	r2, r3, #31
 8004caa:	4613      	mov	r3, r2
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	4413      	add	r3, r2
 8004cb0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cb2:	430b      	orrs	r3, r1
 8004cb4:	e081      	b.n	8004dba <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d107      	bne.n	8004cd2 <HAL_ADC_ConfigChannel+0x5c6>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	0e9b      	lsrs	r3, r3, #26
 8004cc8:	3301      	adds	r3, #1
 8004cca:	069b      	lsls	r3, r3, #26
 8004ccc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cd0:	e015      	b.n	8004cfe <HAL_ADC_ConfigChannel+0x5f2>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cda:	fa93 f3a3 	rbit	r3, r3
 8004cde:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004cea:	2320      	movs	r3, #32
 8004cec:	e003      	b.n	8004cf6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf0:	fab3 f383 	clz	r3, r3
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	069b      	lsls	r3, r3, #26
 8004cfa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d109      	bne.n	8004d1e <HAL_ADC_ConfigChannel+0x612>
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	0e9b      	lsrs	r3, r3, #26
 8004d10:	3301      	adds	r3, #1
 8004d12:	f003 031f 	and.w	r3, r3, #31
 8004d16:	2101      	movs	r1, #1
 8004d18:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1c:	e017      	b.n	8004d4e <HAL_ADC_ConfigChannel+0x642>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	fa93 f3a3 	rbit	r3, r3
 8004d2a:	61fb      	str	r3, [r7, #28]
  return result;
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8004d36:	2320      	movs	r3, #32
 8004d38:	e003      	b.n	8004d42 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3c:	fab3 f383 	clz	r3, r3
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	3301      	adds	r3, #1
 8004d44:	f003 031f 	and.w	r3, r3, #31
 8004d48:	2101      	movs	r1, #1
 8004d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4e:	ea42 0103 	orr.w	r1, r2, r3
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10d      	bne.n	8004d7a <HAL_ADC_ConfigChannel+0x66e>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	0e9b      	lsrs	r3, r3, #26
 8004d64:	3301      	adds	r3, #1
 8004d66:	f003 021f 	and.w	r2, r3, #31
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	4413      	add	r3, r2
 8004d70:	3b1e      	subs	r3, #30
 8004d72:	051b      	lsls	r3, r3, #20
 8004d74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d78:	e01e      	b.n	8004db8 <HAL_ADC_ConfigChannel+0x6ac>
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	fa93 f3a3 	rbit	r3, r3
 8004d86:	613b      	str	r3, [r7, #16]
  return result;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d104      	bne.n	8004d9c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004d92:	2320      	movs	r3, #32
 8004d94:	e006      	b.n	8004da4 <HAL_ADC_ConfigChannel+0x698>
 8004d96:	bf00      	nop
 8004d98:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	fab3 f383 	clz	r3, r3
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	3301      	adds	r3, #1
 8004da6:	f003 021f 	and.w	r2, r3, #31
 8004daa:	4613      	mov	r3, r2
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	4413      	add	r3, r2
 8004db0:	3b1e      	subs	r3, #30
 8004db2:	051b      	lsls	r3, r3, #20
 8004db4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004db8:	430b      	orrs	r3, r1
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	6892      	ldr	r2, [r2, #8]
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	f7fe fe06 	bl	80039d0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	4b3f      	ldr	r3, [pc, #252]	; (8004ec8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004dca:	4013      	ands	r3, r2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d071      	beq.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004dd0:	483e      	ldr	r0, [pc, #248]	; (8004ecc <HAL_ADC_ConfigChannel+0x7c0>)
 8004dd2:	f7fe fcff 	bl	80037d4 <LL_ADC_GetCommonPathInternalCh>
 8004dd6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a3c      	ldr	r2, [pc, #240]	; (8004ed0 <HAL_ADC_ConfigChannel+0x7c4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d004      	beq.n	8004dee <HAL_ADC_ConfigChannel+0x6e2>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a3a      	ldr	r2, [pc, #232]	; (8004ed4 <HAL_ADC_ConfigChannel+0x7c8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d127      	bne.n	8004e3e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004dee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004df2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d121      	bne.n	8004e3e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e02:	d157      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e08:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	482f      	ldr	r0, [pc, #188]	; (8004ecc <HAL_ADC_ConfigChannel+0x7c0>)
 8004e10:	f7fe fccd 	bl	80037ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e14:	4b30      	ldr	r3, [pc, #192]	; (8004ed8 <HAL_ADC_ConfigChannel+0x7cc>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	099b      	lsrs	r3, r3, #6
 8004e1a:	4a30      	ldr	r2, [pc, #192]	; (8004edc <HAL_ADC_ConfigChannel+0x7d0>)
 8004e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e20:	099b      	lsrs	r3, r3, #6
 8004e22:	1c5a      	adds	r2, r3, #1
 8004e24:	4613      	mov	r3, r2
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e2e:	e002      	b.n	8004e36 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1f9      	bne.n	8004e30 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e3c:	e03a      	b.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a27      	ldr	r2, [pc, #156]	; (8004ee0 <HAL_ADC_ConfigChannel+0x7d4>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d113      	bne.n	8004e70 <HAL_ADC_ConfigChannel+0x764>
 8004e48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10d      	bne.n	8004e70 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a22      	ldr	r2, [pc, #136]	; (8004ee4 <HAL_ADC_ConfigChannel+0x7d8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d02a      	beq.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e66:	4619      	mov	r1, r3
 8004e68:	4818      	ldr	r0, [pc, #96]	; (8004ecc <HAL_ADC_ConfigChannel+0x7c0>)
 8004e6a:	f7fe fca0 	bl	80037ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e6e:	e021      	b.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1c      	ldr	r2, [pc, #112]	; (8004ee8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d11c      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d116      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a16      	ldr	r2, [pc, #88]	; (8004ee4 <HAL_ADC_ConfigChannel+0x7d8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d011      	beq.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e94:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e98:	4619      	mov	r1, r3
 8004e9a:	480c      	ldr	r0, [pc, #48]	; (8004ecc <HAL_ADC_ConfigChannel+0x7c0>)
 8004e9c:	f7fe fc87 	bl	80037ae <LL_ADC_SetCommonPathInternalCh>
 8004ea0:	e008      	b.n	8004eb4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea6:	f043 0220 	orr.w	r2, r3, #32
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ebc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	37d8      	adds	r7, #216	; 0xd8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	80080000 	.word	0x80080000
 8004ecc:	50000300 	.word	0x50000300
 8004ed0:	c3210000 	.word	0xc3210000
 8004ed4:	90c00010 	.word	0x90c00010
 8004ed8:	2000001c 	.word	0x2000001c
 8004edc:	053e2d63 	.word	0x053e2d63
 8004ee0:	c7520000 	.word	0xc7520000
 8004ee4:	50000100 	.word	0x50000100
 8004ee8:	cb840000 	.word	0xcb840000

08004eec <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08e      	sub	sp, #56	; 0x38
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(AnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f04:	d003      	beq.n	8004f0e <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004f0a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d101      	bne.n	8004f1c <HAL_ADC_AnalogWDGConfig+0x30>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	e1ea      	b.n	80052f2 <HAL_ADC_AnalogWDGConfig+0x406>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7fe fec0 	bl	8003cae <LL_ADC_REG_IsConversionOngoing>
 8004f2e:	62b8      	str	r0, [r7, #40]	; 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7fe fecd 	bl	8003cd4 <LL_ADC_INJ_IsConversionOngoing>
 8004f3a:	6278      	str	r0, [r7, #36]	; 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f040 8175 	bne.w	800522e <HAL_ADC_AnalogWDGConfig+0x342>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	f040 8171 	bne.w	800522e <HAL_ADC_AnalogWDGConfig+0x342>
     )
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a90      	ldr	r2, [pc, #576]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	f040 808d 	bne.w	8005072 <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8004f60:	d034      	beq.n	8004fcc <HAL_ADC_AnalogWDGConfig+0xe0>
 8004f62:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8004f66:	d856      	bhi.n	8005016 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f6c:	d04b      	beq.n	8005006 <HAL_ADC_AnalogWDGConfig+0x11a>
 8004f6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f72:	d850      	bhi.n	8005016 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f74:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8004f78:	d01b      	beq.n	8004fb2 <HAL_ADC_AnalogWDGConfig+0xc6>
 8004f7a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8004f7e:	d84a      	bhi.n	8005016 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f84:	d037      	beq.n	8004ff6 <HAL_ADC_AnalogWDGConfig+0x10a>
 8004f86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f8a:	d844      	bhi.n	8005016 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f8c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f90:	d029      	beq.n	8004fe6 <HAL_ADC_AnalogWDGConfig+0xfa>
 8004f92:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f96:	d13e      	bne.n	8005016 <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6818      	ldr	r0, [r3, #0]
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8004fa4:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8004fa8:	461a      	mov	r2, r3
 8004faa:	497a      	ldr	r1, [pc, #488]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8004fac:	f7fe fd64 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 8004fb0:	e039      	b.n	8005026 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6818      	ldr	r0, [r3, #0]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8004fbe:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	4973      	ldr	r1, [pc, #460]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8004fc6:	f7fe fd57 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 8004fca:	e02c      	b.n	8005026 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6818      	ldr	r0, [r3, #0]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8004fd8:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 8004fdc:	461a      	mov	r2, r3
 8004fde:	496d      	ldr	r1, [pc, #436]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8004fe0:	f7fe fd4a 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8004fe4:	e01f      	b.n	8005026 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a6b      	ldr	r2, [pc, #428]	; (8005198 <HAL_ADC_AnalogWDGConfig+0x2ac>)
 8004fec:	4969      	ldr	r1, [pc, #420]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7fe fd42 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8004ff4:	e017      	b.n	8005026 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a68      	ldr	r2, [pc, #416]	; (800519c <HAL_ADC_AnalogWDGConfig+0x2b0>)
 8004ffc:	4965      	ldr	r1, [pc, #404]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fe fd3a 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005004:	e00f      	b.n	8005026 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a65      	ldr	r2, [pc, #404]	; (80051a0 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 800500c:	4961      	ldr	r1, [pc, #388]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800500e:	4618      	mov	r0, r3
 8005010:	f7fe fd32 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005014:	e007      	b.n	8005026 <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2200      	movs	r2, #0
 800501c:	495d      	ldr	r1, [pc, #372]	; (8005194 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800501e:	4618      	mov	r0, r3
 8005020:	f7fe fd2a 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005024:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	699a      	ldr	r2, [r3, #24]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 AnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005040:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4618      	mov	r0, r3
 800504e:	f7fe fe54 	bl	8003cfa <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	7b1b      	ldrb	r3, [r3, #12]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d105      	bne.n	8005066 <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4618      	mov	r0, r3
 8005060:	f7fe fe74 	bl	8003d4c <LL_ADC_EnableIT_AWD1>
 8005064:	e0e3      	b.n	800522e <HAL_ADC_AnalogWDGConfig+0x342>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f7fe fe9e 	bl	8003dac <LL_ADC_DisableIT_AWD1>
 8005070:	e0dd      	b.n	800522e <HAL_ADC_AnalogWDGConfig+0x342>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 800507a:	d01d      	beq.n	80050b8 <HAL_ADC_AnalogWDGConfig+0x1cc>
 800507c:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8005080:	f200 8092 	bhi.w	80051a8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8005084:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005088:	d07b      	beq.n	8005182 <HAL_ADC_AnalogWDGConfig+0x296>
 800508a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800508e:	f200 808b 	bhi.w	80051a8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 8005092:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005096:	d00f      	beq.n	80050b8 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8005098:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800509c:	f200 8084 	bhi.w	80051a8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80050a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050a4:	d06d      	beq.n	8005182 <HAL_ADC_AnalogWDGConfig+0x296>
 80050a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050aa:	d87d      	bhi.n	80051a8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80050ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050b0:	d067      	beq.n	8005182 <HAL_ADC_AnalogWDGConfig+0x296>
 80050b2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80050b6:	d177      	bne.n	80051a8 <HAL_ADC_AnalogWDGConfig+0x2bc>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a39      	ldr	r2, [pc, #228]	; (80051a4 <HAL_ADC_AnalogWDGConfig+0x2b8>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d12f      	bne.n	8005122 <HAL_ADC_AnalogWDGConfig+0x236>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d108      	bne.n	80050e0 <HAL_ADC_AnalogWDGConfig+0x1f4>
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	0e9b      	lsrs	r3, r3, #26
 80050d4:	f003 031f 	and.w	r3, r3, #31
 80050d8:	2201      	movs	r2, #1
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	e016      	b.n	800510e <HAL_ADC_AnalogWDGConfig+0x222>
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	fa93 f3a3 	rbit	r3, r3
 80050ec:	61bb      	str	r3, [r7, #24]
  return result;
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d101      	bne.n	80050fc <HAL_ADC_AnalogWDGConfig+0x210>
    return 32U;
 80050f8:	2320      	movs	r3, #32
 80050fa:	e003      	b.n	8005104 <HAL_ADC_AnalogWDGConfig+0x218>
  return __builtin_clz(value);
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	fab3 f383 	clz	r3, r3
 8005102:	b2db      	uxtb	r3, r3
 8005104:	f003 031f 	and.w	r3, r3, #31
 8005108:	2201      	movs	r2, #1
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	6812      	ldr	r2, [r2, #0]
 8005112:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	6812      	ldr	r2, [r2, #0]
 800511a:	430b      	orrs	r3, r1
 800511c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8005120:	e04b      	b.n	80051ba <HAL_ADC_AnalogWDGConfig+0x2ce>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800512a:	2b00      	cmp	r3, #0
 800512c:	d108      	bne.n	8005140 <HAL_ADC_AnalogWDGConfig+0x254>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	0e9b      	lsrs	r3, r3, #26
 8005134:	f003 031f 	and.w	r3, r3, #31
 8005138:	2201      	movs	r2, #1
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	e016      	b.n	800516e <HAL_ADC_AnalogWDGConfig+0x282>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	fa93 f3a3 	rbit	r3, r3
 800514c:	60fb      	str	r3, [r7, #12]
  return result;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <HAL_ADC_AnalogWDGConfig+0x270>
    return 32U;
 8005158:	2320      	movs	r3, #32
 800515a:	e003      	b.n	8005164 <HAL_ADC_AnalogWDGConfig+0x278>
  return __builtin_clz(value);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	fab3 f383 	clz	r3, r3
 8005162:	b2db      	uxtb	r3, r3
 8005164:	f003 031f 	and.w	r3, r3, #31
 8005168:	2201      	movs	r2, #1
 800516a:	fa02 f303 	lsl.w	r3, r2, r3
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6812      	ldr	r2, [r2, #0]
 800517a:	430b      	orrs	r3, r1
 800517c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8005180:	e01b      	b.n	80051ba <HAL_ADC_AnalogWDGConfig+0x2ce>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6818      	ldr	r0, [r3, #0]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a05      	ldr	r2, [pc, #20]	; (80051a0 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 800518c:	4619      	mov	r1, r3
 800518e:	f7fe fc73 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005192:	e012      	b.n	80051ba <HAL_ADC_AnalogWDGConfig+0x2ce>
 8005194:	7dc00000 	.word	0x7dc00000
 8005198:	0087ffff 	.word	0x0087ffff
 800519c:	0107ffff 	.word	0x0107ffff
 80051a0:	0187ffff 	.word	0x0187ffff
 80051a4:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6818      	ldr	r0, [r3, #0]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2200      	movs	r2, #0
 80051b2:	4619      	mov	r1, r3
 80051b4:	f7fe fc60 	bl	8003a78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80051b8:	bf00      	nop
      }

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a4f      	ldr	r2, [pc, #316]	; (80052fc <HAL_ADC_AnalogWDGConfig+0x410>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d11a      	bne.n	80051fa <HAL_ADC_AnalogWDGConfig+0x30e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051c8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fe fd9d 	bl	8003d14 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	7b1b      	ldrb	r3, [r3, #12]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d105      	bne.n	80051ee <HAL_ADC_AnalogWDGConfig+0x302>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f7fe fdc0 	bl	8003d6c <LL_ADC_EnableIT_AWD2>
 80051ec:	e01f      	b.n	800522e <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fe fdea 	bl	8003dcc <LL_ADC_DisableIT_AWD2>
 80051f8:	e019      	b.n	800522e <HAL_ADC_AnalogWDGConfig+0x342>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051fe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f7fe fd90 	bl	8003d30 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	7b1b      	ldrb	r3, [r3, #12]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d105      	bne.n	8005224 <HAL_ADC_AnalogWDGConfig+0x338>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4618      	mov	r0, r3
 800521e:	f7fe fdb5 	bl	8003d8c <LL_ADC_EnableIT_AWD3>
 8005222:	e004      	b.n	800522e <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4618      	mov	r0, r3
 800522a:	f7fe fddf 	bl	8003dec <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a33      	ldr	r2, [pc, #204]	; (8005300 <HAL_ADC_AnalogWDGConfig+0x414>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d118      	bne.n	800526a <HAL_ADC_AnalogWDGConfig+0x37e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	691a      	ldr	r2, [r3, #16]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	08db      	lsrs	r3, r3, #3
 8005244:	f003 0303 	and.w	r3, r3, #3
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	fa02 f303 	lsl.w	r3, r2, r3
 800524e:	637b      	str	r3, [r7, #52]	; 0x34
    tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	695a      	ldr	r2, [r3, #20]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	08db      	lsrs	r3, r3, #3
 800525c:	f003 0303 	and.w	r3, r3, #3
 8005260:	005b      	lsls	r3, r3, #1
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	633b      	str	r3, [r7, #48]	; 0x30
 8005268:	e035      	b.n	80052d6 <HAL_ADC_AnalogWDGConfig+0x3ea>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	f003 0318 	and.w	r3, r3, #24
 8005274:	2b18      	cmp	r3, #24
 8005276:	d00f      	beq.n	8005298 <HAL_ADC_AnalogWDGConfig+0x3ac>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	08db      	lsrs	r3, r3, #3
 8005284:	f003 0303 	and.w	r3, r3, #3
 8005288:	f1c3 0302 	rsb	r3, r3, #2
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	f003 031e 	and.w	r3, r3, #30
 8005292:	fa22 f303 	lsr.w	r3, r2, r3
 8005296:	e002      	b.n	800529e <HAL_ADC_AnalogWDGConfig+0x3b2>
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	637b      	str	r3, [r7, #52]	; 0x34
    tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	f003 0318 	and.w	r3, r3, #24
 80052aa:	2b18      	cmp	r3, #24
 80052ac:	d00f      	beq.n	80052ce <HAL_ADC_AnalogWDGConfig+0x3e2>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695a      	ldr	r2, [r3, #20]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	08db      	lsrs	r3, r3, #3
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	f1c3 0302 	rsb	r3, r3, #2
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	f003 031e 	and.w	r3, r3, #30
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
 80052cc:	e002      	b.n	80052d4 <HAL_ADC_AnalogWDGConfig+0x3e8>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted,
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	6819      	ldr	r1, [r3, #0]
 80052de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052e2:	f7fe fbf6 	bl	8003ad2 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmpAWDLowThresholdShifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80052ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3738      	adds	r7, #56	; 0x38
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	0017ffff 	.word	0x0017ffff
 8005300:	7dc00000 	.word	0x7dc00000

08005304 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f7fe fc92 	bl	8003c3a <LL_ADC_IsEnabled>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d14d      	bne.n	80053b8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	4b28      	ldr	r3, [pc, #160]	; (80053c4 <ADC_Enable+0xc0>)
 8005324:	4013      	ands	r3, r2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00d      	beq.n	8005346 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532e:	f043 0210 	orr.w	r2, r3, #16
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800533a:	f043 0201 	orr.w	r2, r3, #1
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e039      	b.n	80053ba <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4618      	mov	r0, r3
 800534c:	f7fe fc4d 	bl	8003bea <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005350:	f7fe f9ec 	bl	800372c <HAL_GetTick>
 8005354:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005356:	e028      	b.n	80053aa <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f7fe fc6c 	bl	8003c3a <LL_ADC_IsEnabled>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d104      	bne.n	8005372 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4618      	mov	r0, r3
 800536e:	f7fe fc3c 	bl	8003bea <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005372:	f7fe f9db 	bl	800372c <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d914      	bls.n	80053aa <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b01      	cmp	r3, #1
 800538c:	d00d      	beq.n	80053aa <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005392:	f043 0210 	orr.w	r2, r3, #16
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800539e:	f043 0201 	orr.w	r2, r3, #1
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e007      	b.n	80053ba <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0301 	and.w	r3, r3, #1
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d1cf      	bne.n	8005358 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	8000003f 	.word	0x8000003f

080053c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7fe fc43 	bl	8003c60 <LL_ADC_IsDisableOngoing>
 80053da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7fe fc2a 	bl	8003c3a <LL_ADC_IsEnabled>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d047      	beq.n	800547c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d144      	bne.n	800547c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 030d 	and.w	r3, r3, #13
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d10c      	bne.n	800541a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4618      	mov	r0, r3
 8005406:	f7fe fc04 	bl	8003c12 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2203      	movs	r2, #3
 8005410:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005412:	f7fe f98b 	bl	800372c <HAL_GetTick>
 8005416:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005418:	e029      	b.n	800546e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800541e:	f043 0210 	orr.w	r2, r3, #16
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800542a:	f043 0201 	orr.w	r2, r3, #1
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e023      	b.n	800547e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005436:	f7fe f979 	bl	800372c <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d914      	bls.n	800546e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00d      	beq.n	800546e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005456:	f043 0210 	orr.w	r2, r3, #16
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005462:	f043 0201 	orr.w	r2, r3, #1
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e007      	b.n	800547e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 0301 	and.w	r3, r3, #1
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1dc      	bne.n	8005436 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005486:	b580      	push	{r7, lr}
 8005488:	b084      	sub	sp, #16
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005492:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005498:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800549c:	2b00      	cmp	r3, #0
 800549e:	d14b      	bne.n	8005538 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0308 	and.w	r3, r3, #8
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d021      	beq.n	80054fe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fe fa34 	bl	800392c <LL_ADC_REG_IsTriggerSourceSWStart>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d032      	beq.n	8005530 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d12b      	bne.n	8005530 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d11f      	bne.n	8005530 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054f4:	f043 0201 	orr.w	r2, r3, #1
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80054fc:	e018      	b.n	8005530 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d111      	bne.n	8005530 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d105      	bne.n	8005530 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005528:	f043 0201 	orr.w	r2, r3, #1
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f7ff f8c3 	bl	80046bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005536:	e00e      	b.n	8005556 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f7ff f8d7 	bl	80046f8 <HAL_ADC_ErrorCallback>
}
 800554a:	e004      	b.n	8005556 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	4798      	blx	r3
}
 8005556:	bf00      	nop
 8005558:	3710      	adds	r7, #16
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800555e:	b580      	push	{r7, lr}
 8005560:	b084      	sub	sp, #16
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f7ff f8af 	bl	80046d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b084      	sub	sp, #16
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005586:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800558c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005598:	f043 0204 	orr.w	r2, r3, #4
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f7ff f8a9 	bl	80046f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80055a6:	bf00      	nop
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <LL_ADC_IsEnabled>:
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <LL_ADC_IsEnabled+0x18>
 80055c2:	2301      	movs	r3, #1
 80055c4:	e000      	b.n	80055c8 <LL_ADC_IsEnabled+0x1a>
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <LL_ADC_StartCalibration>:
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80055e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055ea:	683a      	ldr	r2, [r7, #0]
 80055ec:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	609a      	str	r2, [r3, #8]
}
 80055fa:	bf00      	nop
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <LL_ADC_IsCalibrationOnGoing>:
{
 8005606:	b480      	push	{r7}
 8005608:	b083      	sub	sp, #12
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005616:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800561a:	d101      	bne.n	8005620 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800561c:	2301      	movs	r3, #1
 800561e:	e000      	b.n	8005622 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <LL_ADC_REG_IsConversionOngoing>:
{
 800562e:	b480      	push	{r7}
 8005630:	b083      	sub	sp, #12
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 0304 	and.w	r3, r3, #4
 800563e:	2b04      	cmp	r3, #4
 8005640:	d101      	bne.n	8005646 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800565e:	2300      	movs	r3, #0
 8005660:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005668:	2b01      	cmp	r3, #1
 800566a:	d101      	bne.n	8005670 <HAL_ADCEx_Calibration_Start+0x1c>
 800566c:	2302      	movs	r3, #2
 800566e:	e04d      	b.n	800570c <HAL_ADCEx_Calibration_Start+0xb8>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f7ff fea5 	bl	80053c8 <ADC_Disable>
 800567e:	4603      	mov	r3, r0
 8005680:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005682:	7bfb      	ldrb	r3, [r7, #15]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d136      	bne.n	80056f6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800568c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005690:	f023 0302 	bic.w	r3, r3, #2
 8005694:	f043 0202 	orr.w	r2, r3, #2
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6839      	ldr	r1, [r7, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7ff ff96 	bl	80055d4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80056a8:	e014      	b.n	80056d4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	3301      	adds	r3, #1
 80056ae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	4a18      	ldr	r2, [pc, #96]	; (8005714 <HAL_ADCEx_Calibration_Start+0xc0>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d90d      	bls.n	80056d4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056bc:	f023 0312 	bic.w	r3, r3, #18
 80056c0:	f043 0210 	orr.w	r2, r3, #16
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e01b      	b.n	800570c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff ff94 	bl	8005606 <LL_ADC_IsCalibrationOnGoing>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e2      	bne.n	80056aa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e8:	f023 0303 	bic.w	r3, r3, #3
 80056ec:	f043 0201 	orr.w	r2, r3, #1
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	65da      	str	r2, [r3, #92]	; 0x5c
 80056f4:	e005      	b.n	8005702 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056fa:	f043 0210 	orr.w	r2, r3, #16
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800570a:	7bfb      	ldrb	r3, [r7, #15]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	0004de01 	.word	0x0004de01

08005718 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800577c:	b590      	push	{r4, r7, lr}
 800577e:	b0a1      	sub	sp, #132	; 0x84
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005792:	2b01      	cmp	r3, #1
 8005794:	d101      	bne.n	800579a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005796:	2302      	movs	r3, #2
 8005798:	e08b      	b.n	80058b2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80057a2:	2300      	movs	r3, #0
 80057a4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80057a6:	2300      	movs	r3, #0
 80057a8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80057b2:	d102      	bne.n	80057ba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80057b4:	4b41      	ldr	r3, [pc, #260]	; (80058bc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80057b6:	60bb      	str	r3, [r7, #8]
 80057b8:	e001      	b.n	80057be <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80057ba:	2300      	movs	r3, #0
 80057bc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10b      	bne.n	80057dc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057c8:	f043 0220 	orr.w	r2, r3, #32
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e06a      	b.n	80058b2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	4618      	mov	r0, r3
 80057e0:	f7ff ff25 	bl	800562e <LL_ADC_REG_IsConversionOngoing>
 80057e4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff ff1f 	bl	800562e <LL_ADC_REG_IsConversionOngoing>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d14c      	bne.n	8005890 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80057f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d149      	bne.n	8005890 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80057fc:	4b30      	ldr	r3, [pc, #192]	; (80058c0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80057fe:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d028      	beq.n	800585a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	6859      	ldr	r1, [r3, #4]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800581a:	035b      	lsls	r3, r3, #13
 800581c:	430b      	orrs	r3, r1
 800581e:	431a      	orrs	r2, r3
 8005820:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005822:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005824:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005828:	f7ff fec1 	bl	80055ae <LL_ADC_IsEnabled>
 800582c:	4604      	mov	r4, r0
 800582e:	4823      	ldr	r0, [pc, #140]	; (80058bc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005830:	f7ff febd 	bl	80055ae <LL_ADC_IsEnabled>
 8005834:	4603      	mov	r3, r0
 8005836:	4323      	orrs	r3, r4
 8005838:	2b00      	cmp	r3, #0
 800583a:	d133      	bne.n	80058a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800583c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005844:	f023 030f 	bic.w	r3, r3, #15
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	6811      	ldr	r1, [r2, #0]
 800584c:	683a      	ldr	r2, [r7, #0]
 800584e:	6892      	ldr	r2, [r2, #8]
 8005850:	430a      	orrs	r2, r1
 8005852:	431a      	orrs	r2, r3
 8005854:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005856:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005858:	e024      	b.n	80058a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800585a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005862:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005864:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005866:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800586a:	f7ff fea0 	bl	80055ae <LL_ADC_IsEnabled>
 800586e:	4604      	mov	r4, r0
 8005870:	4812      	ldr	r0, [pc, #72]	; (80058bc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005872:	f7ff fe9c 	bl	80055ae <LL_ADC_IsEnabled>
 8005876:	4603      	mov	r3, r0
 8005878:	4323      	orrs	r3, r4
 800587a:	2b00      	cmp	r3, #0
 800587c:	d112      	bne.n	80058a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800587e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005886:	f023 030f 	bic.w	r3, r3, #15
 800588a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800588c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800588e:	e009      	b.n	80058a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005894:	f043 0220 	orr.w	r2, r3, #32
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80058a2:	e000      	b.n	80058a6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80058a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80058ae:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3784      	adds	r7, #132	; 0x84
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd90      	pop	{r4, r7, pc}
 80058ba:	bf00      	nop
 80058bc:	50000100 	.word	0x50000100
 80058c0:	50000300 	.word	0x50000300

080058c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80058d4:	4b0c      	ldr	r3, [pc, #48]	; (8005908 <__NVIC_SetPriorityGrouping+0x44>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80058e0:	4013      	ands	r3, r2
 80058e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80058ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80058f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80058f6:	4a04      	ldr	r2, [pc, #16]	; (8005908 <__NVIC_SetPriorityGrouping+0x44>)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	60d3      	str	r3, [r2, #12]
}
 80058fc:	bf00      	nop
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	e000ed00 	.word	0xe000ed00

0800590c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005910:	4b04      	ldr	r3, [pc, #16]	; (8005924 <__NVIC_GetPriorityGrouping+0x18>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	0a1b      	lsrs	r3, r3, #8
 8005916:	f003 0307 	and.w	r3, r3, #7
}
 800591a:	4618      	mov	r0, r3
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	e000ed00 	.word	0xe000ed00

08005928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	4603      	mov	r3, r0
 8005930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005936:	2b00      	cmp	r3, #0
 8005938:	db0b      	blt.n	8005952 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800593a:	79fb      	ldrb	r3, [r7, #7]
 800593c:	f003 021f 	and.w	r2, r3, #31
 8005940:	4907      	ldr	r1, [pc, #28]	; (8005960 <__NVIC_EnableIRQ+0x38>)
 8005942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	2001      	movs	r0, #1
 800594a:	fa00 f202 	lsl.w	r2, r0, r2
 800594e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005952:	bf00      	nop
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	e000e100 	.word	0xe000e100

08005964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	4603      	mov	r3, r0
 800596c:	6039      	str	r1, [r7, #0]
 800596e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005974:	2b00      	cmp	r3, #0
 8005976:	db0a      	blt.n	800598e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	b2da      	uxtb	r2, r3
 800597c:	490c      	ldr	r1, [pc, #48]	; (80059b0 <__NVIC_SetPriority+0x4c>)
 800597e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005982:	0112      	lsls	r2, r2, #4
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	440b      	add	r3, r1
 8005988:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800598c:	e00a      	b.n	80059a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	b2da      	uxtb	r2, r3
 8005992:	4908      	ldr	r1, [pc, #32]	; (80059b4 <__NVIC_SetPriority+0x50>)
 8005994:	79fb      	ldrb	r3, [r7, #7]
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	3b04      	subs	r3, #4
 800599c:	0112      	lsls	r2, r2, #4
 800599e:	b2d2      	uxtb	r2, r2
 80059a0:	440b      	add	r3, r1
 80059a2:	761a      	strb	r2, [r3, #24]
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	e000e100 	.word	0xe000e100
 80059b4:	e000ed00 	.word	0xe000ed00

080059b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b089      	sub	sp, #36	; 0x24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f003 0307 	and.w	r3, r3, #7
 80059ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f1c3 0307 	rsb	r3, r3, #7
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	bf28      	it	cs
 80059d6:	2304      	movcs	r3, #4
 80059d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	3304      	adds	r3, #4
 80059de:	2b06      	cmp	r3, #6
 80059e0:	d902      	bls.n	80059e8 <NVIC_EncodePriority+0x30>
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	3b03      	subs	r3, #3
 80059e6:	e000      	b.n	80059ea <NVIC_EncodePriority+0x32>
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059ec:	f04f 32ff 	mov.w	r2, #4294967295
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	43da      	mvns	r2, r3
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	401a      	ands	r2, r3
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a00:	f04f 31ff 	mov.w	r1, #4294967295
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	fa01 f303 	lsl.w	r3, r1, r3
 8005a0a:	43d9      	mvns	r1, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a10:	4313      	orrs	r3, r2
         );
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3724      	adds	r7, #36	; 0x24
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
	...

08005a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a30:	d301      	bcc.n	8005a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a32:	2301      	movs	r3, #1
 8005a34:	e00f      	b.n	8005a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a36:	4a0a      	ldr	r2, [pc, #40]	; (8005a60 <SysTick_Config+0x40>)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a3e:	210f      	movs	r1, #15
 8005a40:	f04f 30ff 	mov.w	r0, #4294967295
 8005a44:	f7ff ff8e 	bl	8005964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a48:	4b05      	ldr	r3, [pc, #20]	; (8005a60 <SysTick_Config+0x40>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a4e:	4b04      	ldr	r3, [pc, #16]	; (8005a60 <SysTick_Config+0x40>)
 8005a50:	2207      	movs	r2, #7
 8005a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	e000e010 	.word	0xe000e010

08005a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7ff ff29 	bl	80058c4 <__NVIC_SetPriorityGrouping>
}
 8005a72:	bf00      	nop
 8005a74:	3708      	adds	r7, #8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b086      	sub	sp, #24
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	4603      	mov	r3, r0
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005a88:	f7ff ff40 	bl	800590c <__NVIC_GetPriorityGrouping>
 8005a8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	68b9      	ldr	r1, [r7, #8]
 8005a92:	6978      	ldr	r0, [r7, #20]
 8005a94:	f7ff ff90 	bl	80059b8 <NVIC_EncodePriority>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff ff5f 	bl	8005964 <__NVIC_SetPriority>
}
 8005aa6:	bf00      	nop
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b082      	sub	sp, #8
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff ff33 	bl	8005928 <__NVIC_EnableIRQ>
}
 8005ac2:	bf00      	nop
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7ff ffa4 	bl	8005a20 <SysTick_Config>
 8005ad8:	4603      	mov	r3, r0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3708      	adds	r7, #8
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
	...

08005ae4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e08d      	b.n	8005c12 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	4b47      	ldr	r3, [pc, #284]	; (8005c1c <HAL_DMA_Init+0x138>)
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d80f      	bhi.n	8005b22 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	461a      	mov	r2, r3
 8005b08:	4b45      	ldr	r3, [pc, #276]	; (8005c20 <HAL_DMA_Init+0x13c>)
 8005b0a:	4413      	add	r3, r2
 8005b0c:	4a45      	ldr	r2, [pc, #276]	; (8005c24 <HAL_DMA_Init+0x140>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	091b      	lsrs	r3, r3, #4
 8005b14:	009a      	lsls	r2, r3, #2
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a42      	ldr	r2, [pc, #264]	; (8005c28 <HAL_DMA_Init+0x144>)
 8005b1e:	641a      	str	r2, [r3, #64]	; 0x40
 8005b20:	e00e      	b.n	8005b40 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	461a      	mov	r2, r3
 8005b28:	4b40      	ldr	r3, [pc, #256]	; (8005c2c <HAL_DMA_Init+0x148>)
 8005b2a:	4413      	add	r3, r2
 8005b2c:	4a3d      	ldr	r2, [pc, #244]	; (8005c24 <HAL_DMA_Init+0x140>)
 8005b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b32:	091b      	lsrs	r3, r3, #4
 8005b34:	009a      	lsls	r2, r3, #2
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a3c      	ldr	r2, [pc, #240]	; (8005c30 <HAL_DMA_Init+0x14c>)
 8005b3e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 fa76 	bl	8006084 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ba0:	d102      	bne.n	8005ba8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005bbc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d010      	beq.n	8005be8 <HAL_DMA_Init+0x104>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	d80c      	bhi.n	8005be8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 fa96 	bl	8006100 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005be4:	605a      	str	r2, [r3, #4]
 8005be6:	e008      	b.n	8005bfa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	40020407 	.word	0x40020407
 8005c20:	bffdfff8 	.word	0xbffdfff8
 8005c24:	cccccccd 	.word	0xcccccccd
 8005c28:	40020000 	.word	0x40020000
 8005c2c:	bffdfbf8 	.word	0xbffdfbf8
 8005c30:	40020400 	.word	0x40020400

08005c34 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
 8005c40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d101      	bne.n	8005c54 <HAL_DMA_Start_IT+0x20>
 8005c50:	2302      	movs	r3, #2
 8005c52:	e066      	b.n	8005d22 <HAL_DMA_Start_IT+0xee>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d155      	bne.n	8005d14 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0201 	bic.w	r2, r2, #1
 8005c84:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	68b9      	ldr	r1, [r7, #8]
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f9bb 	bl	8006008 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 020e 	orr.w	r2, r2, #14
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	e00f      	b.n	8005ccc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0204 	bic.w	r2, r2, #4
 8005cba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 020a 	orr.w	r2, r2, #10
 8005cca:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d007      	beq.n	8005cea <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ce4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ce8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d00:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	e005      	b.n	8005d20 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3718      	adds	r7, #24
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b085      	sub	sp, #20
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d005      	beq.n	8005d4e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2204      	movs	r2, #4
 8005d46:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	73fb      	strb	r3, [r7, #15]
 8005d4c:	e037      	b.n	8005dbe <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 020e 	bic.w	r2, r2, #14
 8005d5c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d6c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0201 	bic.w	r2, r2, #1
 8005d7c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d82:	f003 021f 	and.w	r2, r3, #31
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d90:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005d9a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00c      	beq.n	8005dbe <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005db2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005dbc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8005dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005de4:	2300      	movs	r3, #0
 8005de6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d00d      	beq.n	8005e10 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2204      	movs	r2, #4
 8005df8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	73fb      	strb	r3, [r7, #15]
 8005e0e:	e047      	b.n	8005ea0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 020e 	bic.w	r2, r2, #14
 8005e1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 0201 	bic.w	r2, r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e44:	f003 021f 	and.w	r2, r3, #31
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e52:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005e5c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00c      	beq.n	8005e80 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e74:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005e7e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	4798      	blx	r3
    }
  }
  return status;
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b084      	sub	sp, #16
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec6:	f003 031f 	and.w	r3, r3, #31
 8005eca:	2204      	movs	r2, #4
 8005ecc:	409a      	lsls	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d026      	beq.n	8005f24 <HAL_DMA_IRQHandler+0x7a>
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d021      	beq.n	8005f24 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0320 	and.w	r3, r3, #32
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d107      	bne.n	8005efe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 0204 	bic.w	r2, r2, #4
 8005efc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f02:	f003 021f 	and.w	r2, r3, #31
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f0a:	2104      	movs	r1, #4
 8005f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8005f10:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d071      	beq.n	8005ffe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005f22:	e06c      	b.n	8005ffe <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f28:	f003 031f 	and.w	r3, r3, #31
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	409a      	lsls	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	4013      	ands	r3, r2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d02e      	beq.n	8005f96 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f003 0302 	and.w	r3, r3, #2
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d029      	beq.n	8005f96 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0320 	and.w	r3, r3, #32
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10b      	bne.n	8005f68 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f022 020a 	bic.w	r2, r2, #10
 8005f5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f6c:	f003 021f 	and.w	r2, r3, #31
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f74:	2102      	movs	r1, #2
 8005f76:	fa01 f202 	lsl.w	r2, r1, r2
 8005f7a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d038      	beq.n	8005ffe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005f94:	e033      	b.n	8005ffe <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9a:	f003 031f 	and.w	r3, r3, #31
 8005f9e:	2208      	movs	r2, #8
 8005fa0:	409a      	lsls	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d02a      	beq.n	8006000 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	f003 0308 	and.w	r3, r3, #8
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d025      	beq.n	8006000 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 020e 	bic.w	r2, r2, #14
 8005fc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc8:	f003 021f 	and.w	r2, r3, #31
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005fd6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ffe:	bf00      	nop
 8006000:	bf00      	nop
}
 8006002:	3710      	adds	r7, #16
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006008:	b480      	push	{r7}
 800600a:	b085      	sub	sp, #20
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
 8006014:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800601e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006024:	2b00      	cmp	r3, #0
 8006026:	d004      	beq.n	8006032 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006030:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006036:	f003 021f 	and.w	r2, r3, #31
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800603e:	2101      	movs	r1, #1
 8006040:	fa01 f202 	lsl.w	r2, r1, r2
 8006044:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	2b10      	cmp	r3, #16
 8006054:	d108      	bne.n	8006068 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006066:	e007      	b.n	8006078 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68ba      	ldr	r2, [r7, #8]
 800606e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	60da      	str	r2, [r3, #12]
}
 8006078:	bf00      	nop
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006084:	b480      	push	{r7}
 8006086:	b087      	sub	sp, #28
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	461a      	mov	r2, r3
 8006092:	4b16      	ldr	r3, [pc, #88]	; (80060ec <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006094:	429a      	cmp	r2, r3
 8006096:	d802      	bhi.n	800609e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006098:	4b15      	ldr	r3, [pc, #84]	; (80060f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	e001      	b.n	80060a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800609e:	4b15      	ldr	r3, [pc, #84]	; (80060f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80060a0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	3b08      	subs	r3, #8
 80060ae:	4a12      	ldr	r2, [pc, #72]	; (80060f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80060b0:	fba2 2303 	umull	r2, r3, r2, r3
 80060b4:	091b      	lsrs	r3, r3, #4
 80060b6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060bc:	089b      	lsrs	r3, r3, #2
 80060be:	009a      	lsls	r2, r3, #2
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	4413      	add	r3, r2
 80060c4:	461a      	mov	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a0b      	ldr	r2, [pc, #44]	; (80060fc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80060ce:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f003 031f 	and.w	r3, r3, #31
 80060d6:	2201      	movs	r2, #1
 80060d8:	409a      	lsls	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80060de:	bf00      	nop
 80060e0:	371c      	adds	r7, #28
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40020407 	.word	0x40020407
 80060f0:	40020800 	.word	0x40020800
 80060f4:	40020820 	.word	0x40020820
 80060f8:	cccccccd 	.word	0xcccccccd
 80060fc:	40020880 	.word	0x40020880

08006100 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	b2db      	uxtb	r3, r3
 800610e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	4b0b      	ldr	r3, [pc, #44]	; (8006140 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006114:	4413      	add	r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	461a      	mov	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a08      	ldr	r2, [pc, #32]	; (8006144 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006122:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	3b01      	subs	r3, #1
 8006128:	f003 031f 	and.w	r3, r3, #31
 800612c:	2201      	movs	r2, #1
 800612e:	409a      	lsls	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006134:	bf00      	nop
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	1000823f 	.word	0x1000823f
 8006144:	40020940 	.word	0x40020940

08006148 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006148:	b480      	push	{r7}
 800614a:	b087      	sub	sp, #28
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006152:	2300      	movs	r3, #0
 8006154:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006156:	e15a      	b.n	800640e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	2101      	movs	r1, #1
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	fa01 f303 	lsl.w	r3, r1, r3
 8006164:	4013      	ands	r3, r2
 8006166:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2b00      	cmp	r3, #0
 800616c:	f000 814c 	beq.w	8006408 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f003 0303 	and.w	r3, r3, #3
 8006178:	2b01      	cmp	r3, #1
 800617a:	d005      	beq.n	8006188 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006184:	2b02      	cmp	r3, #2
 8006186:	d130      	bne.n	80061ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	2203      	movs	r2, #3
 8006194:	fa02 f303 	lsl.w	r3, r2, r3
 8006198:	43db      	mvns	r3, r3
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4013      	ands	r3, r2
 800619e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80061be:	2201      	movs	r2, #1
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	43db      	mvns	r3, r3
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4013      	ands	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	091b      	lsrs	r3, r3, #4
 80061d4:	f003 0201 	and.w	r2, r3, #1
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	fa02 f303 	lsl.w	r3, r2, r3
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f003 0303 	and.w	r3, r3, #3
 80061f2:	2b03      	cmp	r3, #3
 80061f4:	d017      	beq.n	8006226 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	005b      	lsls	r3, r3, #1
 8006200:	2203      	movs	r2, #3
 8006202:	fa02 f303 	lsl.w	r3, r2, r3
 8006206:	43db      	mvns	r3, r3
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4013      	ands	r3, r2
 800620c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	689a      	ldr	r2, [r3, #8]
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	005b      	lsls	r3, r3, #1
 8006216:	fa02 f303 	lsl.w	r3, r2, r3
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	4313      	orrs	r3, r2
 800621e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	f003 0303 	and.w	r3, r3, #3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d123      	bne.n	800627a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	08da      	lsrs	r2, r3, #3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	3208      	adds	r2, #8
 800623a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800623e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	f003 0307 	and.w	r3, r3, #7
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	220f      	movs	r2, #15
 800624a:	fa02 f303 	lsl.w	r3, r2, r3
 800624e:	43db      	mvns	r3, r3
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4013      	ands	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	691a      	ldr	r2, [r3, #16]
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	fa02 f303 	lsl.w	r3, r2, r3
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	08da      	lsrs	r2, r3, #3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	3208      	adds	r2, #8
 8006274:	6939      	ldr	r1, [r7, #16]
 8006276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	005b      	lsls	r3, r3, #1
 8006284:	2203      	movs	r2, #3
 8006286:	fa02 f303 	lsl.w	r3, r2, r3
 800628a:	43db      	mvns	r3, r3
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	4013      	ands	r3, r2
 8006290:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f003 0203 	and.w	r2, r3, #3
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	fa02 f303 	lsl.w	r3, r2, r3
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	693a      	ldr	r2, [r7, #16]
 80062ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 80a6 	beq.w	8006408 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062bc:	4b5b      	ldr	r3, [pc, #364]	; (800642c <HAL_GPIO_Init+0x2e4>)
 80062be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062c0:	4a5a      	ldr	r2, [pc, #360]	; (800642c <HAL_GPIO_Init+0x2e4>)
 80062c2:	f043 0301 	orr.w	r3, r3, #1
 80062c6:	6613      	str	r3, [r2, #96]	; 0x60
 80062c8:	4b58      	ldr	r3, [pc, #352]	; (800642c <HAL_GPIO_Init+0x2e4>)
 80062ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062cc:	f003 0301 	and.w	r3, r3, #1
 80062d0:	60bb      	str	r3, [r7, #8]
 80062d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062d4:	4a56      	ldr	r2, [pc, #344]	; (8006430 <HAL_GPIO_Init+0x2e8>)
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	089b      	lsrs	r3, r3, #2
 80062da:	3302      	adds	r3, #2
 80062dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f003 0303 	and.w	r3, r3, #3
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	220f      	movs	r2, #15
 80062ec:	fa02 f303 	lsl.w	r3, r2, r3
 80062f0:	43db      	mvns	r3, r3
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4013      	ands	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80062fe:	d01f      	beq.n	8006340 <HAL_GPIO_Init+0x1f8>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a4c      	ldr	r2, [pc, #304]	; (8006434 <HAL_GPIO_Init+0x2ec>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d019      	beq.n	800633c <HAL_GPIO_Init+0x1f4>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a4b      	ldr	r2, [pc, #300]	; (8006438 <HAL_GPIO_Init+0x2f0>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d013      	beq.n	8006338 <HAL_GPIO_Init+0x1f0>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a4a      	ldr	r2, [pc, #296]	; (800643c <HAL_GPIO_Init+0x2f4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d00d      	beq.n	8006334 <HAL_GPIO_Init+0x1ec>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a49      	ldr	r2, [pc, #292]	; (8006440 <HAL_GPIO_Init+0x2f8>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d007      	beq.n	8006330 <HAL_GPIO_Init+0x1e8>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4a48      	ldr	r2, [pc, #288]	; (8006444 <HAL_GPIO_Init+0x2fc>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d101      	bne.n	800632c <HAL_GPIO_Init+0x1e4>
 8006328:	2305      	movs	r3, #5
 800632a:	e00a      	b.n	8006342 <HAL_GPIO_Init+0x1fa>
 800632c:	2306      	movs	r3, #6
 800632e:	e008      	b.n	8006342 <HAL_GPIO_Init+0x1fa>
 8006330:	2304      	movs	r3, #4
 8006332:	e006      	b.n	8006342 <HAL_GPIO_Init+0x1fa>
 8006334:	2303      	movs	r3, #3
 8006336:	e004      	b.n	8006342 <HAL_GPIO_Init+0x1fa>
 8006338:	2302      	movs	r3, #2
 800633a:	e002      	b.n	8006342 <HAL_GPIO_Init+0x1fa>
 800633c:	2301      	movs	r3, #1
 800633e:	e000      	b.n	8006342 <HAL_GPIO_Init+0x1fa>
 8006340:	2300      	movs	r3, #0
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	f002 0203 	and.w	r2, r2, #3
 8006348:	0092      	lsls	r2, r2, #2
 800634a:	4093      	lsls	r3, r2
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006352:	4937      	ldr	r1, [pc, #220]	; (8006430 <HAL_GPIO_Init+0x2e8>)
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	089b      	lsrs	r3, r3, #2
 8006358:	3302      	adds	r3, #2
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006360:	4b39      	ldr	r3, [pc, #228]	; (8006448 <HAL_GPIO_Init+0x300>)
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	43db      	mvns	r3, r3
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	4013      	ands	r3, r2
 800636e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800637c:	693a      	ldr	r2, [r7, #16]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	4313      	orrs	r3, r2
 8006382:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006384:	4a30      	ldr	r2, [pc, #192]	; (8006448 <HAL_GPIO_Init+0x300>)
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800638a:	4b2f      	ldr	r3, [pc, #188]	; (8006448 <HAL_GPIO_Init+0x300>)
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	43db      	mvns	r3, r3
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	4013      	ands	r3, r2
 8006398:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80063ae:	4a26      	ldr	r2, [pc, #152]	; (8006448 <HAL_GPIO_Init+0x300>)
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80063b4:	4b24      	ldr	r3, [pc, #144]	; (8006448 <HAL_GPIO_Init+0x300>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	43db      	mvns	r3, r3
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	4013      	ands	r3, r2
 80063c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80063d8:	4a1b      	ldr	r2, [pc, #108]	; (8006448 <HAL_GPIO_Init+0x300>)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80063de:	4b1a      	ldr	r3, [pc, #104]	; (8006448 <HAL_GPIO_Init+0x300>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	43db      	mvns	r3, r3
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4013      	ands	r3, r2
 80063ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	4313      	orrs	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006402:	4a11      	ldr	r2, [pc, #68]	; (8006448 <HAL_GPIO_Init+0x300>)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	3301      	adds	r3, #1
 800640c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	fa22 f303 	lsr.w	r3, r2, r3
 8006418:	2b00      	cmp	r3, #0
 800641a:	f47f ae9d 	bne.w	8006158 <HAL_GPIO_Init+0x10>
  }
}
 800641e:	bf00      	nop
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	40021000 	.word	0x40021000
 8006430:	40010000 	.word	0x40010000
 8006434:	48000400 	.word	0x48000400
 8006438:	48000800 	.word	0x48000800
 800643c:	48000c00 	.word	0x48000c00
 8006440:	48001000 	.word	0x48001000
 8006444:	48001400 	.word	0x48001400
 8006448:	40010400 	.word	0x40010400

0800644c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	460b      	mov	r3, r1
 8006456:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	691a      	ldr	r2, [r3, #16]
 800645c:	887b      	ldrh	r3, [r7, #2]
 800645e:	4013      	ands	r3, r2
 8006460:	2b00      	cmp	r3, #0
 8006462:	d002      	beq.n	800646a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006464:	2301      	movs	r3, #1
 8006466:	73fb      	strb	r3, [r7, #15]
 8006468:	e001      	b.n	800646e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800646a:	2300      	movs	r3, #0
 800646c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800646e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006470:	4618      	mov	r0, r3
 8006472:	3714      	adds	r7, #20
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	460b      	mov	r3, r1
 8006486:	807b      	strh	r3, [r7, #2]
 8006488:	4613      	mov	r3, r2
 800648a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800648c:	787b      	ldrb	r3, [r7, #1]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006492:	887a      	ldrh	r2, [r7, #2]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006498:	e002      	b.n	80064a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800649a:	887a      	ldrh	r2, [r7, #2]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d101      	bne.n	80064be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e081      	b.n	80065c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d106      	bne.n	80064d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7fc fd7a 	bl	8002fcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2224      	movs	r2, #36	; 0x24
 80064dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 0201 	bic.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80064fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689a      	ldr	r2, [r3, #8]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800650c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d107      	bne.n	8006526 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	689a      	ldr	r2, [r3, #8]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006522:	609a      	str	r2, [r3, #8]
 8006524:	e006      	b.n	8006534 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006532:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	2b02      	cmp	r3, #2
 800653a:	d104      	bne.n	8006546 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006544:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	6812      	ldr	r2, [r2, #0]
 8006550:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006554:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006558:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006568:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691a      	ldr	r2, [r3, #16]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	430a      	orrs	r2, r1
 8006582:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	69d9      	ldr	r1, [r3, #28]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a1a      	ldr	r2, [r3, #32]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	430a      	orrs	r2, r1
 8006592:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f042 0201 	orr.w	r2, r2, #1
 80065a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2220      	movs	r2, #32
 80065ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
 80065d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	2b20      	cmp	r3, #32
 80065de:	d138      	bne.n	8006652 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d101      	bne.n	80065ee <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80065ea:	2302      	movs	r3, #2
 80065ec:	e032      	b.n	8006654 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2224      	movs	r2, #36	; 0x24
 80065fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 0201 	bic.w	r2, r2, #1
 800660c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800661c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	6819      	ldr	r1, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	683a      	ldr	r2, [r7, #0]
 800662a:	430a      	orrs	r2, r1
 800662c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f042 0201 	orr.w	r2, r2, #1
 800663c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2220      	movs	r2, #32
 8006642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800664e:	2300      	movs	r3, #0
 8006650:	e000      	b.n	8006654 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006652:	2302      	movs	r3, #2
  }
}
 8006654:	4618      	mov	r0, r3
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b20      	cmp	r3, #32
 8006674:	d139      	bne.n	80066ea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800667c:	2b01      	cmp	r3, #1
 800667e:	d101      	bne.n	8006684 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006680:	2302      	movs	r3, #2
 8006682:	e033      	b.n	80066ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2224      	movs	r2, #36	; 0x24
 8006690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80066b2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	021b      	lsls	r3, r3, #8
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f042 0201 	orr.w	r2, r2, #1
 80066d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2220      	movs	r2, #32
 80066da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80066e6:	2300      	movs	r3, #0
 80066e8:	e000      	b.n	80066ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80066ea:	2302      	movs	r3, #2
  }
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3714      	adds	r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b085      	sub	sp, #20
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d141      	bne.n	800678a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006706:	4b4b      	ldr	r3, [pc, #300]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800670e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006712:	d131      	bne.n	8006778 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006714:	4b47      	ldr	r3, [pc, #284]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006716:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800671a:	4a46      	ldr	r2, [pc, #280]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800671c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006720:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006724:	4b43      	ldr	r3, [pc, #268]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800672c:	4a41      	ldr	r2, [pc, #260]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800672e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006732:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006734:	4b40      	ldr	r3, [pc, #256]	; (8006838 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2232      	movs	r2, #50	; 0x32
 800673a:	fb02 f303 	mul.w	r3, r2, r3
 800673e:	4a3f      	ldr	r2, [pc, #252]	; (800683c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006740:	fba2 2303 	umull	r2, r3, r2, r3
 8006744:	0c9b      	lsrs	r3, r3, #18
 8006746:	3301      	adds	r3, #1
 8006748:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800674a:	e002      	b.n	8006752 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	3b01      	subs	r3, #1
 8006750:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006752:	4b38      	ldr	r3, [pc, #224]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800675a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800675e:	d102      	bne.n	8006766 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1f2      	bne.n	800674c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006766:	4b33      	ldr	r3, [pc, #204]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800676e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006772:	d158      	bne.n	8006826 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e057      	b.n	8006828 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006778:	4b2e      	ldr	r3, [pc, #184]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800677a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800677e:	4a2d      	ldr	r2, [pc, #180]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006788:	e04d      	b.n	8006826 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006790:	d141      	bne.n	8006816 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006792:	4b28      	ldr	r3, [pc, #160]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800679a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800679e:	d131      	bne.n	8006804 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067a0:	4b24      	ldr	r3, [pc, #144]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067a6:	4a23      	ldr	r2, [pc, #140]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067b0:	4b20      	ldr	r3, [pc, #128]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80067b8:	4a1e      	ldr	r2, [pc, #120]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80067be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067c0:	4b1d      	ldr	r3, [pc, #116]	; (8006838 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2232      	movs	r2, #50	; 0x32
 80067c6:	fb02 f303 	mul.w	r3, r2, r3
 80067ca:	4a1c      	ldr	r2, [pc, #112]	; (800683c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067cc:	fba2 2303 	umull	r2, r3, r2, r3
 80067d0:	0c9b      	lsrs	r3, r3, #18
 80067d2:	3301      	adds	r3, #1
 80067d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067d6:	e002      	b.n	80067de <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	3b01      	subs	r3, #1
 80067dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067de:	4b15      	ldr	r3, [pc, #84]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ea:	d102      	bne.n	80067f2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1f2      	bne.n	80067d8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067f2:	4b10      	ldr	r3, [pc, #64]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067fe:	d112      	bne.n	8006826 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e011      	b.n	8006828 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006804:	4b0b      	ldr	r3, [pc, #44]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800680a:	4a0a      	ldr	r2, [pc, #40]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800680c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006810:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006814:	e007      	b.n	8006826 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006816:	4b07      	ldr	r3, [pc, #28]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800681e:	4a05      	ldr	r2, [pc, #20]	; (8006834 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006820:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006824:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	40007000 	.word	0x40007000
 8006838:	2000001c 	.word	0x2000001c
 800683c:	431bde83 	.word	0x431bde83

08006840 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006840:	b480      	push	{r7}
 8006842:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006844:	4b05      	ldr	r3, [pc, #20]	; (800685c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	4a04      	ldr	r2, [pc, #16]	; (800685c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800684a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800684e:	6093      	str	r3, [r2, #8]
}
 8006850:	bf00      	nop
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	40007000 	.word	0x40007000

08006860 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b088      	sub	sp, #32
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d101      	bne.n	8006872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e306      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d075      	beq.n	800696a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800687e:	4b97      	ldr	r3, [pc, #604]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 030c 	and.w	r3, r3, #12
 8006886:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006888:	4b94      	ldr	r3, [pc, #592]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	f003 0303 	and.w	r3, r3, #3
 8006890:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	2b0c      	cmp	r3, #12
 8006896:	d102      	bne.n	800689e <HAL_RCC_OscConfig+0x3e>
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	2b03      	cmp	r3, #3
 800689c:	d002      	beq.n	80068a4 <HAL_RCC_OscConfig+0x44>
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	2b08      	cmp	r3, #8
 80068a2:	d10b      	bne.n	80068bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068a4:	4b8d      	ldr	r3, [pc, #564]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d05b      	beq.n	8006968 <HAL_RCC_OscConfig+0x108>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d157      	bne.n	8006968 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e2e1      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068c4:	d106      	bne.n	80068d4 <HAL_RCC_OscConfig+0x74>
 80068c6:	4b85      	ldr	r3, [pc, #532]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a84      	ldr	r2, [pc, #528]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068d0:	6013      	str	r3, [r2, #0]
 80068d2:	e01d      	b.n	8006910 <HAL_RCC_OscConfig+0xb0>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80068dc:	d10c      	bne.n	80068f8 <HAL_RCC_OscConfig+0x98>
 80068de:	4b7f      	ldr	r3, [pc, #508]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a7e      	ldr	r2, [pc, #504]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068e8:	6013      	str	r3, [r2, #0]
 80068ea:	4b7c      	ldr	r3, [pc, #496]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a7b      	ldr	r2, [pc, #492]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068f4:	6013      	str	r3, [r2, #0]
 80068f6:	e00b      	b.n	8006910 <HAL_RCC_OscConfig+0xb0>
 80068f8:	4b78      	ldr	r3, [pc, #480]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a77      	ldr	r2, [pc, #476]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80068fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006902:	6013      	str	r3, [r2, #0]
 8006904:	4b75      	ldr	r3, [pc, #468]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a74      	ldr	r2, [pc, #464]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 800690a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800690e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d013      	beq.n	8006940 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006918:	f7fc ff08 	bl	800372c <HAL_GetTick>
 800691c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800691e:	e008      	b.n	8006932 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006920:	f7fc ff04 	bl	800372c <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b64      	cmp	r3, #100	; 0x64
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e2a6      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006932:	4b6a      	ldr	r3, [pc, #424]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d0f0      	beq.n	8006920 <HAL_RCC_OscConfig+0xc0>
 800693e:	e014      	b.n	800696a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006940:	f7fc fef4 	bl	800372c <HAL_GetTick>
 8006944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006946:	e008      	b.n	800695a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006948:	f7fc fef0 	bl	800372c <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	2b64      	cmp	r3, #100	; 0x64
 8006954:	d901      	bls.n	800695a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e292      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800695a:	4b60      	ldr	r3, [pc, #384]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1f0      	bne.n	8006948 <HAL_RCC_OscConfig+0xe8>
 8006966:	e000      	b.n	800696a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d075      	beq.n	8006a62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006976:	4b59      	ldr	r3, [pc, #356]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f003 030c 	and.w	r3, r3, #12
 800697e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006980:	4b56      	ldr	r3, [pc, #344]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f003 0303 	and.w	r3, r3, #3
 8006988:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2b0c      	cmp	r3, #12
 800698e:	d102      	bne.n	8006996 <HAL_RCC_OscConfig+0x136>
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2b02      	cmp	r3, #2
 8006994:	d002      	beq.n	800699c <HAL_RCC_OscConfig+0x13c>
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	2b04      	cmp	r3, #4
 800699a:	d11f      	bne.n	80069dc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800699c:	4b4f      	ldr	r3, [pc, #316]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d005      	beq.n	80069b4 <HAL_RCC_OscConfig+0x154>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d101      	bne.n	80069b4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e265      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069b4:	4b49      	ldr	r3, [pc, #292]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	061b      	lsls	r3, r3, #24
 80069c2:	4946      	ldr	r1, [pc, #280]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80069c8:	4b45      	ldr	r3, [pc, #276]	; (8006ae0 <HAL_RCC_OscConfig+0x280>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7fc fe61 	bl	8003694 <HAL_InitTick>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d043      	beq.n	8006a60 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e251      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d023      	beq.n	8006a2c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069e4:	4b3d      	ldr	r3, [pc, #244]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a3c      	ldr	r2, [pc, #240]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 80069ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069f0:	f7fc fe9c 	bl	800372c <HAL_GetTick>
 80069f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069f8:	f7fc fe98 	bl	800372c <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e23a      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a0a:	4b34      	ldr	r3, [pc, #208]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d0f0      	beq.n	80069f8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a16:	4b31      	ldr	r3, [pc, #196]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	691b      	ldr	r3, [r3, #16]
 8006a22:	061b      	lsls	r3, r3, #24
 8006a24:	492d      	ldr	r1, [pc, #180]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a26:	4313      	orrs	r3, r2
 8006a28:	604b      	str	r3, [r1, #4]
 8006a2a:	e01a      	b.n	8006a62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a2c:	4b2b      	ldr	r3, [pc, #172]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a2a      	ldr	r2, [pc, #168]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a38:	f7fc fe78 	bl	800372c <HAL_GetTick>
 8006a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a3e:	e008      	b.n	8006a52 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a40:	f7fc fe74 	bl	800372c <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d901      	bls.n	8006a52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e216      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a52:	4b22      	ldr	r3, [pc, #136]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1f0      	bne.n	8006a40 <HAL_RCC_OscConfig+0x1e0>
 8006a5e:	e000      	b.n	8006a62 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0308 	and.w	r3, r3, #8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d041      	beq.n	8006af2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d01c      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a76:	4b19      	ldr	r3, [pc, #100]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a7c:	4a17      	ldr	r2, [pc, #92]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006a7e:	f043 0301 	orr.w	r3, r3, #1
 8006a82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a86:	f7fc fe51 	bl	800372c <HAL_GetTick>
 8006a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a8c:	e008      	b.n	8006aa0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a8e:	f7fc fe4d 	bl	800372c <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d901      	bls.n	8006aa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e1ef      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006aa0:	4b0e      	ldr	r3, [pc, #56]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d0ef      	beq.n	8006a8e <HAL_RCC_OscConfig+0x22e>
 8006aae:	e020      	b.n	8006af2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ab0:	4b0a      	ldr	r3, [pc, #40]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006ab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ab6:	4a09      	ldr	r2, [pc, #36]	; (8006adc <HAL_RCC_OscConfig+0x27c>)
 8006ab8:	f023 0301 	bic.w	r3, r3, #1
 8006abc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ac0:	f7fc fe34 	bl	800372c <HAL_GetTick>
 8006ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ac6:	e00d      	b.n	8006ae4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ac8:	f7fc fe30 	bl	800372c <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d906      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e1d2      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
 8006ada:	bf00      	nop
 8006adc:	40021000 	.word	0x40021000
 8006ae0:	20000020 	.word	0x20000020
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ae4:	4b8c      	ldr	r3, [pc, #560]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1ea      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0304 	and.w	r3, r3, #4
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f000 80a6 	beq.w	8006c4c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b00:	2300      	movs	r3, #0
 8006b02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b04:	4b84      	ldr	r3, [pc, #528]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <HAL_RCC_OscConfig+0x2b4>
 8006b10:	2301      	movs	r3, #1
 8006b12:	e000      	b.n	8006b16 <HAL_RCC_OscConfig+0x2b6>
 8006b14:	2300      	movs	r3, #0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00d      	beq.n	8006b36 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b1a:	4b7f      	ldr	r3, [pc, #508]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b1e:	4a7e      	ldr	r2, [pc, #504]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b24:	6593      	str	r3, [r2, #88]	; 0x58
 8006b26:	4b7c      	ldr	r3, [pc, #496]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b32:	2301      	movs	r3, #1
 8006b34:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b36:	4b79      	ldr	r3, [pc, #484]	; (8006d1c <HAL_RCC_OscConfig+0x4bc>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d118      	bne.n	8006b74 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b42:	4b76      	ldr	r3, [pc, #472]	; (8006d1c <HAL_RCC_OscConfig+0x4bc>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a75      	ldr	r2, [pc, #468]	; (8006d1c <HAL_RCC_OscConfig+0x4bc>)
 8006b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b4e:	f7fc fded 	bl	800372c <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b56:	f7fc fde9 	bl	800372c <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e18b      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b68:	4b6c      	ldr	r3, [pc, #432]	; (8006d1c <HAL_RCC_OscConfig+0x4bc>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d0f0      	beq.n	8006b56 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d108      	bne.n	8006b8e <HAL_RCC_OscConfig+0x32e>
 8006b7c:	4b66      	ldr	r3, [pc, #408]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b82:	4a65      	ldr	r2, [pc, #404]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b84:	f043 0301 	orr.w	r3, r3, #1
 8006b88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b8c:	e024      	b.n	8006bd8 <HAL_RCC_OscConfig+0x378>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	2b05      	cmp	r3, #5
 8006b94:	d110      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x358>
 8006b96:	4b60      	ldr	r3, [pc, #384]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b9c:	4a5e      	ldr	r2, [pc, #376]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006b9e:	f043 0304 	orr.w	r3, r3, #4
 8006ba2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006ba6:	4b5c      	ldr	r3, [pc, #368]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bac:	4a5a      	ldr	r2, [pc, #360]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006bae:	f043 0301 	orr.w	r3, r3, #1
 8006bb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006bb6:	e00f      	b.n	8006bd8 <HAL_RCC_OscConfig+0x378>
 8006bb8:	4b57      	ldr	r3, [pc, #348]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bbe:	4a56      	ldr	r2, [pc, #344]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006bc0:	f023 0301 	bic.w	r3, r3, #1
 8006bc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006bc8:	4b53      	ldr	r3, [pc, #332]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bce:	4a52      	ldr	r2, [pc, #328]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006bd0:	f023 0304 	bic.w	r3, r3, #4
 8006bd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d016      	beq.n	8006c0e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006be0:	f7fc fda4 	bl	800372c <HAL_GetTick>
 8006be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006be6:	e00a      	b.n	8006bfe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006be8:	f7fc fda0 	bl	800372c <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e140      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bfe:	4b46      	ldr	r3, [pc, #280]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0ed      	beq.n	8006be8 <HAL_RCC_OscConfig+0x388>
 8006c0c:	e015      	b.n	8006c3a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c0e:	f7fc fd8d 	bl	800372c <HAL_GetTick>
 8006c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c14:	e00a      	b.n	8006c2c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c16:	f7fc fd89 	bl	800372c <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d901      	bls.n	8006c2c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e129      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c2c:	4b3a      	ldr	r3, [pc, #232]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c32:	f003 0302 	and.w	r3, r3, #2
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1ed      	bne.n	8006c16 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c3a:	7ffb      	ldrb	r3, [r7, #31]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d105      	bne.n	8006c4c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c40:	4b35      	ldr	r3, [pc, #212]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c44:	4a34      	ldr	r2, [pc, #208]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c4a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 0320 	and.w	r3, r3, #32
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d03c      	beq.n	8006cd2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d01c      	beq.n	8006c9a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c60:	4b2d      	ldr	r3, [pc, #180]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c66:	4a2c      	ldr	r2, [pc, #176]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c68:	f043 0301 	orr.w	r3, r3, #1
 8006c6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c70:	f7fc fd5c 	bl	800372c <HAL_GetTick>
 8006c74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c76:	e008      	b.n	8006c8a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c78:	f7fc fd58 	bl	800372c <HAL_GetTick>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	2b02      	cmp	r3, #2
 8006c84:	d901      	bls.n	8006c8a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e0fa      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c8a:	4b23      	ldr	r3, [pc, #140]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c90:	f003 0302 	and.w	r3, r3, #2
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d0ef      	beq.n	8006c78 <HAL_RCC_OscConfig+0x418>
 8006c98:	e01b      	b.n	8006cd2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c9a:	4b1f      	ldr	r3, [pc, #124]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006c9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ca0:	4a1d      	ldr	r2, [pc, #116]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006ca2:	f023 0301 	bic.w	r3, r3, #1
 8006ca6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006caa:	f7fc fd3f 	bl	800372c <HAL_GetTick>
 8006cae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006cb0:	e008      	b.n	8006cc4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cb2:	f7fc fd3b 	bl	800372c <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d901      	bls.n	8006cc4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e0dd      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006cc4:	4b14      	ldr	r3, [pc, #80]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006cc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cca:	f003 0302 	and.w	r3, r3, #2
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1ef      	bne.n	8006cb2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f000 80d1 	beq.w	8006e7e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cdc:	4b0e      	ldr	r3, [pc, #56]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	f003 030c 	and.w	r3, r3, #12
 8006ce4:	2b0c      	cmp	r3, #12
 8006ce6:	f000 808b 	beq.w	8006e00 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	69db      	ldr	r3, [r3, #28]
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d15e      	bne.n	8006db0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cf2:	4b09      	ldr	r3, [pc, #36]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a08      	ldr	r2, [pc, #32]	; (8006d18 <HAL_RCC_OscConfig+0x4b8>)
 8006cf8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cfe:	f7fc fd15 	bl	800372c <HAL_GetTick>
 8006d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d04:	e00c      	b.n	8006d20 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d06:	f7fc fd11 	bl	800372c <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d905      	bls.n	8006d20 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e0b3      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
 8006d18:	40021000 	.word	0x40021000
 8006d1c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d20:	4b59      	ldr	r3, [pc, #356]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d1ec      	bne.n	8006d06 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d2c:	4b56      	ldr	r3, [pc, #344]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d2e:	68da      	ldr	r2, [r3, #12]
 8006d30:	4b56      	ldr	r3, [pc, #344]	; (8006e8c <HAL_RCC_OscConfig+0x62c>)
 8006d32:	4013      	ands	r3, r2
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6a11      	ldr	r1, [r2, #32]
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d3c:	3a01      	subs	r2, #1
 8006d3e:	0112      	lsls	r2, r2, #4
 8006d40:	4311      	orrs	r1, r2
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006d46:	0212      	lsls	r2, r2, #8
 8006d48:	4311      	orrs	r1, r2
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006d4e:	0852      	lsrs	r2, r2, #1
 8006d50:	3a01      	subs	r2, #1
 8006d52:	0552      	lsls	r2, r2, #21
 8006d54:	4311      	orrs	r1, r2
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d5a:	0852      	lsrs	r2, r2, #1
 8006d5c:	3a01      	subs	r2, #1
 8006d5e:	0652      	lsls	r2, r2, #25
 8006d60:	4311      	orrs	r1, r2
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006d66:	06d2      	lsls	r2, r2, #27
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	4947      	ldr	r1, [pc, #284]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d70:	4b45      	ldr	r3, [pc, #276]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a44      	ldr	r2, [pc, #272]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d7a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006d7c:	4b42      	ldr	r3, [pc, #264]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	4a41      	ldr	r2, [pc, #260]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006d82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d86:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d88:	f7fc fcd0 	bl	800372c <HAL_GetTick>
 8006d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d8e:	e008      	b.n	8006da2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d90:	f7fc fccc 	bl	800372c <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d901      	bls.n	8006da2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e06e      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006da2:	4b39      	ldr	r3, [pc, #228]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d0f0      	beq.n	8006d90 <HAL_RCC_OscConfig+0x530>
 8006dae:	e066      	b.n	8006e7e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006db0:	4b35      	ldr	r3, [pc, #212]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a34      	ldr	r2, [pc, #208]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006db6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dba:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006dbc:	4b32      	ldr	r3, [pc, #200]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	4a31      	ldr	r2, [pc, #196]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006dc2:	f023 0303 	bic.w	r3, r3, #3
 8006dc6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006dc8:	4b2f      	ldr	r3, [pc, #188]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	4a2e      	ldr	r2, [pc, #184]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006dce:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dd6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd8:	f7fc fca8 	bl	800372c <HAL_GetTick>
 8006ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dde:	e008      	b.n	8006df2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006de0:	f7fc fca4 	bl	800372c <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d901      	bls.n	8006df2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e046      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006df2:	4b25      	ldr	r3, [pc, #148]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1f0      	bne.n	8006de0 <HAL_RCC_OscConfig+0x580>
 8006dfe:	e03e      	b.n	8006e7e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	69db      	ldr	r3, [r3, #28]
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d101      	bne.n	8006e0c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e039      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006e0c:	4b1e      	ldr	r3, [pc, #120]	; (8006e88 <HAL_RCC_OscConfig+0x628>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f003 0203 	and.w	r2, r3, #3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d12c      	bne.n	8006e7a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d123      	bne.n	8006e7a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d11b      	bne.n	8006e7a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d113      	bne.n	8006e7a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e5c:	085b      	lsrs	r3, r3, #1
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d109      	bne.n	8006e7a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e70:	085b      	lsrs	r3, r3, #1
 8006e72:	3b01      	subs	r3, #1
 8006e74:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d001      	beq.n	8006e7e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e000      	b.n	8006e80 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3720      	adds	r7, #32
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	40021000 	.word	0x40021000
 8006e8c:	019f800c 	.word	0x019f800c

08006e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d101      	bne.n	8006ea8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e11e      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ea8:	4b91      	ldr	r3, [pc, #580]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 030f 	and.w	r3, r3, #15
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d910      	bls.n	8006ed8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eb6:	4b8e      	ldr	r3, [pc, #568]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f023 020f 	bic.w	r2, r3, #15
 8006ebe:	498c      	ldr	r1, [pc, #560]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ec6:	4b8a      	ldr	r3, [pc, #552]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 030f 	and.w	r3, r3, #15
 8006ece:	683a      	ldr	r2, [r7, #0]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d001      	beq.n	8006ed8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e106      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 0301 	and.w	r3, r3, #1
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d073      	beq.n	8006fcc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d129      	bne.n	8006f40 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006eec:	4b81      	ldr	r3, [pc, #516]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d101      	bne.n	8006efc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e0f4      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006efc:	f000 f99e 	bl	800723c <RCC_GetSysClockFreqFromPLLSource>
 8006f00:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	4a7c      	ldr	r2, [pc, #496]	; (80070f8 <HAL_RCC_ClockConfig+0x268>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d93f      	bls.n	8006f8a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f0a:	4b7a      	ldr	r3, [pc, #488]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d009      	beq.n	8006f2a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d033      	beq.n	8006f8a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d12f      	bne.n	8006f8a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f2a:	4b72      	ldr	r3, [pc, #456]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f32:	4a70      	ldr	r2, [pc, #448]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f38:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006f3a:	2380      	movs	r3, #128	; 0x80
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	e024      	b.n	8006f8a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d107      	bne.n	8006f58 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f48:	4b6a      	ldr	r3, [pc, #424]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d109      	bne.n	8006f68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e0c6      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f58:	4b66      	ldr	r3, [pc, #408]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e0be      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006f68:	f000 f8ce 	bl	8007108 <HAL_RCC_GetSysClockFreq>
 8006f6c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	4a61      	ldr	r2, [pc, #388]	; (80070f8 <HAL_RCC_ClockConfig+0x268>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d909      	bls.n	8006f8a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f76:	4b5f      	ldr	r3, [pc, #380]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f7e:	4a5d      	ldr	r2, [pc, #372]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f84:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006f86:	2380      	movs	r3, #128	; 0x80
 8006f88:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f8a:	4b5a      	ldr	r3, [pc, #360]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f023 0203 	bic.w	r2, r3, #3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	4957      	ldr	r1, [pc, #348]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f9c:	f7fc fbc6 	bl	800372c <HAL_GetTick>
 8006fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fa2:	e00a      	b.n	8006fba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fa4:	f7fc fbc2 	bl	800372c <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e095      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fba:	4b4e      	ldr	r3, [pc, #312]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f003 020c 	and.w	r2, r3, #12
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d1eb      	bne.n	8006fa4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 0302 	and.w	r3, r3, #2
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d023      	beq.n	8007020 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0304 	and.w	r3, r3, #4
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d005      	beq.n	8006ff0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fe4:	4b43      	ldr	r3, [pc, #268]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	4a42      	ldr	r2, [pc, #264]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006fea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006fee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0308 	and.w	r3, r3, #8
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d007      	beq.n	800700c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006ffc:	4b3d      	ldr	r3, [pc, #244]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007004:	4a3b      	ldr	r2, [pc, #236]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8007006:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800700a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800700c:	4b39      	ldr	r3, [pc, #228]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	4936      	ldr	r1, [pc, #216]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 800701a:	4313      	orrs	r3, r2
 800701c:	608b      	str	r3, [r1, #8]
 800701e:	e008      	b.n	8007032 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	2b80      	cmp	r3, #128	; 0x80
 8007024:	d105      	bne.n	8007032 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007026:	4b33      	ldr	r3, [pc, #204]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	4a32      	ldr	r2, [pc, #200]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 800702c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007030:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007032:	4b2f      	ldr	r3, [pc, #188]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 030f 	and.w	r3, r3, #15
 800703a:	683a      	ldr	r2, [r7, #0]
 800703c:	429a      	cmp	r2, r3
 800703e:	d21d      	bcs.n	800707c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007040:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f023 020f 	bic.w	r2, r3, #15
 8007048:	4929      	ldr	r1, [pc, #164]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	4313      	orrs	r3, r2
 800704e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007050:	f7fc fb6c 	bl	800372c <HAL_GetTick>
 8007054:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007056:	e00a      	b.n	800706e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007058:	f7fc fb68 	bl	800372c <HAL_GetTick>
 800705c:	4602      	mov	r2, r0
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	f241 3288 	movw	r2, #5000	; 0x1388
 8007066:	4293      	cmp	r3, r2
 8007068:	d901      	bls.n	800706e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e03b      	b.n	80070e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800706e:	4b20      	ldr	r3, [pc, #128]	; (80070f0 <HAL_RCC_ClockConfig+0x260>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 030f 	and.w	r3, r3, #15
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	429a      	cmp	r2, r3
 800707a:	d1ed      	bne.n	8007058 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0304 	and.w	r3, r3, #4
 8007084:	2b00      	cmp	r3, #0
 8007086:	d008      	beq.n	800709a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007088:	4b1a      	ldr	r3, [pc, #104]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	4917      	ldr	r1, [pc, #92]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 8007096:	4313      	orrs	r3, r2
 8007098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0308 	and.w	r3, r3, #8
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d009      	beq.n	80070ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070a6:	4b13      	ldr	r3, [pc, #76]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	00db      	lsls	r3, r3, #3
 80070b4:	490f      	ldr	r1, [pc, #60]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070ba:	f000 f825 	bl	8007108 <HAL_RCC_GetSysClockFreq>
 80070be:	4602      	mov	r2, r0
 80070c0:	4b0c      	ldr	r3, [pc, #48]	; (80070f4 <HAL_RCC_ClockConfig+0x264>)
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	091b      	lsrs	r3, r3, #4
 80070c6:	f003 030f 	and.w	r3, r3, #15
 80070ca:	490c      	ldr	r1, [pc, #48]	; (80070fc <HAL_RCC_ClockConfig+0x26c>)
 80070cc:	5ccb      	ldrb	r3, [r1, r3]
 80070ce:	f003 031f 	and.w	r3, r3, #31
 80070d2:	fa22 f303 	lsr.w	r3, r2, r3
 80070d6:	4a0a      	ldr	r2, [pc, #40]	; (8007100 <HAL_RCC_ClockConfig+0x270>)
 80070d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80070da:	4b0a      	ldr	r3, [pc, #40]	; (8007104 <HAL_RCC_ClockConfig+0x274>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fc fad8 	bl	8003694 <HAL_InitTick>
 80070e4:	4603      	mov	r3, r0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	40022000 	.word	0x40022000
 80070f4:	40021000 	.word	0x40021000
 80070f8:	04c4b400 	.word	0x04c4b400
 80070fc:	0800fbb0 	.word	0x0800fbb0
 8007100:	2000001c 	.word	0x2000001c
 8007104:	20000020 	.word	0x20000020

08007108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800710e:	4b2c      	ldr	r3, [pc, #176]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f003 030c 	and.w	r3, r3, #12
 8007116:	2b04      	cmp	r3, #4
 8007118:	d102      	bne.n	8007120 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800711a:	4b2a      	ldr	r3, [pc, #168]	; (80071c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800711c:	613b      	str	r3, [r7, #16]
 800711e:	e047      	b.n	80071b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007120:	4b27      	ldr	r3, [pc, #156]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f003 030c 	and.w	r3, r3, #12
 8007128:	2b08      	cmp	r3, #8
 800712a:	d102      	bne.n	8007132 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800712c:	4b26      	ldr	r3, [pc, #152]	; (80071c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	e03e      	b.n	80071b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007132:	4b23      	ldr	r3, [pc, #140]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f003 030c 	and.w	r3, r3, #12
 800713a:	2b0c      	cmp	r3, #12
 800713c:	d136      	bne.n	80071ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800713e:	4b20      	ldr	r3, [pc, #128]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007140:	68db      	ldr	r3, [r3, #12]
 8007142:	f003 0303 	and.w	r3, r3, #3
 8007146:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007148:	4b1d      	ldr	r3, [pc, #116]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	091b      	lsrs	r3, r3, #4
 800714e:	f003 030f 	and.w	r3, r3, #15
 8007152:	3301      	adds	r3, #1
 8007154:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2b03      	cmp	r3, #3
 800715a:	d10c      	bne.n	8007176 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800715c:	4a1a      	ldr	r2, [pc, #104]	; (80071c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	fbb2 f3f3 	udiv	r3, r2, r3
 8007164:	4a16      	ldr	r2, [pc, #88]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007166:	68d2      	ldr	r2, [r2, #12]
 8007168:	0a12      	lsrs	r2, r2, #8
 800716a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800716e:	fb02 f303 	mul.w	r3, r2, r3
 8007172:	617b      	str	r3, [r7, #20]
      break;
 8007174:	e00c      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007176:	4a13      	ldr	r2, [pc, #76]	; (80071c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	fbb2 f3f3 	udiv	r3, r2, r3
 800717e:	4a10      	ldr	r2, [pc, #64]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007180:	68d2      	ldr	r2, [r2, #12]
 8007182:	0a12      	lsrs	r2, r2, #8
 8007184:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007188:	fb02 f303 	mul.w	r3, r2, r3
 800718c:	617b      	str	r3, [r7, #20]
      break;
 800718e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007190:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	0e5b      	lsrs	r3, r3, #25
 8007196:	f003 0303 	and.w	r3, r3, #3
 800719a:	3301      	adds	r3, #1
 800719c:	005b      	lsls	r3, r3, #1
 800719e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a8:	613b      	str	r3, [r7, #16]
 80071aa:	e001      	b.n	80071b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80071b0:	693b      	ldr	r3, [r7, #16]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	40021000 	.word	0x40021000
 80071c4:	00f42400 	.word	0x00f42400
 80071c8:	007a1200 	.word	0x007a1200

080071cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071cc:	b480      	push	{r7}
 80071ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071d0:	4b03      	ldr	r3, [pc, #12]	; (80071e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80071d2:	681b      	ldr	r3, [r3, #0]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	2000001c 	.word	0x2000001c

080071e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80071e8:	f7ff fff0 	bl	80071cc <HAL_RCC_GetHCLKFreq>
 80071ec:	4602      	mov	r2, r0
 80071ee:	4b06      	ldr	r3, [pc, #24]	; (8007208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	0a1b      	lsrs	r3, r3, #8
 80071f4:	f003 0307 	and.w	r3, r3, #7
 80071f8:	4904      	ldr	r1, [pc, #16]	; (800720c <HAL_RCC_GetPCLK1Freq+0x28>)
 80071fa:	5ccb      	ldrb	r3, [r1, r3]
 80071fc:	f003 031f 	and.w	r3, r3, #31
 8007200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007204:	4618      	mov	r0, r3
 8007206:	bd80      	pop	{r7, pc}
 8007208:	40021000 	.word	0x40021000
 800720c:	0800fbc0 	.word	0x0800fbc0

08007210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007214:	f7ff ffda 	bl	80071cc <HAL_RCC_GetHCLKFreq>
 8007218:	4602      	mov	r2, r0
 800721a:	4b06      	ldr	r3, [pc, #24]	; (8007234 <HAL_RCC_GetPCLK2Freq+0x24>)
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	0adb      	lsrs	r3, r3, #11
 8007220:	f003 0307 	and.w	r3, r3, #7
 8007224:	4904      	ldr	r1, [pc, #16]	; (8007238 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007226:	5ccb      	ldrb	r3, [r1, r3]
 8007228:	f003 031f 	and.w	r3, r3, #31
 800722c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007230:	4618      	mov	r0, r3
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40021000 	.word	0x40021000
 8007238:	0800fbc0 	.word	0x0800fbc0

0800723c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800723c:	b480      	push	{r7}
 800723e:	b087      	sub	sp, #28
 8007240:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007242:	4b1e      	ldr	r3, [pc, #120]	; (80072bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f003 0303 	and.w	r3, r3, #3
 800724a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800724c:	4b1b      	ldr	r3, [pc, #108]	; (80072bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	091b      	lsrs	r3, r3, #4
 8007252:	f003 030f 	and.w	r3, r3, #15
 8007256:	3301      	adds	r3, #1
 8007258:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	2b03      	cmp	r3, #3
 800725e:	d10c      	bne.n	800727a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007260:	4a17      	ldr	r2, [pc, #92]	; (80072c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	fbb2 f3f3 	udiv	r3, r2, r3
 8007268:	4a14      	ldr	r2, [pc, #80]	; (80072bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800726a:	68d2      	ldr	r2, [r2, #12]
 800726c:	0a12      	lsrs	r2, r2, #8
 800726e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007272:	fb02 f303 	mul.w	r3, r2, r3
 8007276:	617b      	str	r3, [r7, #20]
    break;
 8007278:	e00c      	b.n	8007294 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800727a:	4a12      	ldr	r2, [pc, #72]	; (80072c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007282:	4a0e      	ldr	r2, [pc, #56]	; (80072bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007284:	68d2      	ldr	r2, [r2, #12]
 8007286:	0a12      	lsrs	r2, r2, #8
 8007288:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800728c:	fb02 f303 	mul.w	r3, r2, r3
 8007290:	617b      	str	r3, [r7, #20]
    break;
 8007292:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007294:	4b09      	ldr	r3, [pc, #36]	; (80072bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	0e5b      	lsrs	r3, r3, #25
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	3301      	adds	r3, #1
 80072a0:	005b      	lsls	r3, r3, #1
 80072a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80072ae:	687b      	ldr	r3, [r7, #4]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	371c      	adds	r7, #28
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr
 80072bc:	40021000 	.word	0x40021000
 80072c0:	007a1200 	.word	0x007a1200
 80072c4:	00f42400 	.word	0x00f42400

080072c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072d0:	2300      	movs	r3, #0
 80072d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072d4:	2300      	movs	r3, #0
 80072d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 8098 	beq.w	8007416 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072e6:	2300      	movs	r3, #0
 80072e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072ea:	4b43      	ldr	r3, [pc, #268]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10d      	bne.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072f6:	4b40      	ldr	r3, [pc, #256]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072fa:	4a3f      	ldr	r2, [pc, #252]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007300:	6593      	str	r3, [r2, #88]	; 0x58
 8007302:	4b3d      	ldr	r3, [pc, #244]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800730a:	60bb      	str	r3, [r7, #8]
 800730c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800730e:	2301      	movs	r3, #1
 8007310:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007312:	4b3a      	ldr	r3, [pc, #232]	; (80073fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a39      	ldr	r2, [pc, #228]	; (80073fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800731c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800731e:	f7fc fa05 	bl	800372c <HAL_GetTick>
 8007322:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007324:	e009      	b.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007326:	f7fc fa01 	bl	800372c <HAL_GetTick>
 800732a:	4602      	mov	r2, r0
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	1ad3      	subs	r3, r2, r3
 8007330:	2b02      	cmp	r3, #2
 8007332:	d902      	bls.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007334:	2303      	movs	r3, #3
 8007336:	74fb      	strb	r3, [r7, #19]
        break;
 8007338:	e005      	b.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800733a:	4b30      	ldr	r3, [pc, #192]	; (80073fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007342:	2b00      	cmp	r3, #0
 8007344:	d0ef      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007346:	7cfb      	ldrb	r3, [r7, #19]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d159      	bne.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800734c:	4b2a      	ldr	r3, [pc, #168]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800734e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007356:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d01e      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007362:	697a      	ldr	r2, [r7, #20]
 8007364:	429a      	cmp	r2, r3
 8007366:	d019      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007368:	4b23      	ldr	r3, [pc, #140]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800736a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800736e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007372:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007374:	4b20      	ldr	r3, [pc, #128]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800737a:	4a1f      	ldr	r2, [pc, #124]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800737c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007380:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007384:	4b1c      	ldr	r3, [pc, #112]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800738a:	4a1b      	ldr	r2, [pc, #108]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800738c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007390:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007394:	4a18      	ldr	r2, [pc, #96]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	f003 0301 	and.w	r3, r3, #1
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d016      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073a6:	f7fc f9c1 	bl	800372c <HAL_GetTick>
 80073aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073ac:	e00b      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073ae:	f7fc f9bd 	bl	800372c <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80073bc:	4293      	cmp	r3, r2
 80073be:	d902      	bls.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	74fb      	strb	r3, [r7, #19]
            break;
 80073c4:	e006      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073c6:	4b0c      	ldr	r3, [pc, #48]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073cc:	f003 0302 	and.w	r3, r3, #2
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d0ec      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80073d4:	7cfb      	ldrb	r3, [r7, #19]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073da:	4b07      	ldr	r3, [pc, #28]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e8:	4903      	ldr	r1, [pc, #12]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80073f0:	e008      	b.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073f2:	7cfb      	ldrb	r3, [r7, #19]
 80073f4:	74bb      	strb	r3, [r7, #18]
 80073f6:	e005      	b.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80073f8:	40021000 	.word	0x40021000
 80073fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007400:	7cfb      	ldrb	r3, [r7, #19]
 8007402:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007404:	7c7b      	ldrb	r3, [r7, #17]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d105      	bne.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800740a:	4ba6      	ldr	r3, [pc, #664]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800740c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800740e:	4aa5      	ldr	r2, [pc, #660]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007410:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007414:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0301 	and.w	r3, r3, #1
 800741e:	2b00      	cmp	r3, #0
 8007420:	d00a      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007422:	4ba0      	ldr	r3, [pc, #640]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007428:	f023 0203 	bic.w	r2, r3, #3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	499c      	ldr	r1, [pc, #624]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007432:	4313      	orrs	r3, r2
 8007434:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0302 	and.w	r3, r3, #2
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00a      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007444:	4b97      	ldr	r3, [pc, #604]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800744a:	f023 020c 	bic.w	r2, r3, #12
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	4994      	ldr	r1, [pc, #592]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007454:	4313      	orrs	r3, r2
 8007456:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0304 	and.w	r3, r3, #4
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00a      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007466:	4b8f      	ldr	r3, [pc, #572]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800746c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	498b      	ldr	r1, [pc, #556]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007476:	4313      	orrs	r3, r2
 8007478:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0308 	and.w	r3, r3, #8
 8007484:	2b00      	cmp	r3, #0
 8007486:	d00a      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007488:	4b86      	ldr	r3, [pc, #536]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800748a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800748e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	4983      	ldr	r1, [pc, #524]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007498:	4313      	orrs	r3, r2
 800749a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 0320 	and.w	r3, r3, #32
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00a      	beq.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074aa:	4b7e      	ldr	r3, [pc, #504]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	497a      	ldr	r1, [pc, #488]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ba:	4313      	orrs	r3, r2
 80074bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00a      	beq.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074cc:	4b75      	ldr	r3, [pc, #468]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074d2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	4972      	ldr	r1, [pc, #456]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074dc:	4313      	orrs	r3, r2
 80074de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00a      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80074ee:	4b6d      	ldr	r3, [pc, #436]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074f4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	4969      	ldr	r1, [pc, #420]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00a      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007510:	4b64      	ldr	r3, [pc, #400]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007516:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a1b      	ldr	r3, [r3, #32]
 800751e:	4961      	ldr	r1, [pc, #388]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007520:	4313      	orrs	r3, r2
 8007522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00a      	beq.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007532:	4b5c      	ldr	r3, [pc, #368]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007538:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007540:	4958      	ldr	r1, [pc, #352]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007542:	4313      	orrs	r3, r2
 8007544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007550:	2b00      	cmp	r3, #0
 8007552:	d015      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007554:	4b53      	ldr	r3, [pc, #332]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800755a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007562:	4950      	ldr	r1, [pc, #320]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007564:	4313      	orrs	r3, r2
 8007566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007572:	d105      	bne.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007574:	4b4b      	ldr	r3, [pc, #300]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	4a4a      	ldr	r2, [pc, #296]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800757a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800757e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007588:	2b00      	cmp	r3, #0
 800758a:	d015      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800758c:	4b45      	ldr	r3, [pc, #276]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800758e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007592:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800759a:	4942      	ldr	r1, [pc, #264]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800759c:	4313      	orrs	r3, r2
 800759e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80075aa:	d105      	bne.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ac:	4b3d      	ldr	r3, [pc, #244]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	4a3c      	ldr	r2, [pc, #240]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075b6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d015      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80075c4:	4b37      	ldr	r3, [pc, #220]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ca:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d2:	4934      	ldr	r1, [pc, #208]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075d4:	4313      	orrs	r3, r2
 80075d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80075e2:	d105      	bne.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075e4:	4b2f      	ldr	r3, [pc, #188]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	4a2e      	ldr	r2, [pc, #184]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d015      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075fc:	4b29      	ldr	r3, [pc, #164]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007602:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800760a:	4926      	ldr	r1, [pc, #152]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800760c:	4313      	orrs	r3, r2
 800760e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007616:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800761a:	d105      	bne.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800761c:	4b21      	ldr	r3, [pc, #132]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	4a20      	ldr	r2, [pc, #128]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007626:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d015      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007634:	4b1b      	ldr	r3, [pc, #108]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800763a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007642:	4918      	ldr	r1, [pc, #96]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007644:	4313      	orrs	r3, r2
 8007646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007652:	d105      	bne.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007654:	4b13      	ldr	r3, [pc, #76]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	4a12      	ldr	r2, [pc, #72]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800765a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800765e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007668:	2b00      	cmp	r3, #0
 800766a:	d015      	beq.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800766c:	4b0d      	ldr	r3, [pc, #52]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800766e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007672:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800767a:	490a      	ldr	r1, [pc, #40]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800767c:	4313      	orrs	r3, r2
 800767e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007686:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800768a:	d105      	bne.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800768c:	4b05      	ldr	r3, [pc, #20]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	4a04      	ldr	r2, [pc, #16]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007696:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007698:	7cbb      	ldrb	r3, [r7, #18]
}
 800769a:	4618      	mov	r0, r3
 800769c:	3718      	adds	r7, #24
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	40021000 	.word	0x40021000

080076a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d101      	bne.n	80076ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e09d      	b.n	80077f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d108      	bne.n	80076d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076ca:	d009      	beq.n	80076e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	61da      	str	r2, [r3, #28]
 80076d2:	e005      	b.n	80076e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d106      	bne.n	8007700 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f7fb fcc0 	bl	8003080 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2202      	movs	r2, #2
 8007704:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007716:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007720:	d902      	bls.n	8007728 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	e002      	b.n	800772e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007728:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800772c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007736:	d007      	beq.n	8007748 <HAL_SPI_Init+0xa0>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007740:	d002      	beq.n	8007748 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007758:	431a      	orrs	r2, r3
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f003 0302 	and.w	r3, r3, #2
 8007762:	431a      	orrs	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	f003 0301 	and.w	r3, r3, #1
 800776c:	431a      	orrs	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007776:	431a      	orrs	r2, r3
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	69db      	ldr	r3, [r3, #28]
 800777c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007780:	431a      	orrs	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a1b      	ldr	r3, [r3, #32]
 8007786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800778a:	ea42 0103 	orr.w	r1, r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007792:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	430a      	orrs	r2, r1
 800779c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	0c1b      	lsrs	r3, r3, #16
 80077a4:	f003 0204 	and.w	r2, r3, #4
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ac:	f003 0310 	and.w	r3, r3, #16
 80077b0:	431a      	orrs	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b6:	f003 0308 	and.w	r3, r3, #8
 80077ba:	431a      	orrs	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80077c4:	ea42 0103 	orr.w	r1, r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	69da      	ldr	r2, [r3, #28]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}

080077fe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b082      	sub	sp, #8
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d101      	bne.n	8007810 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e049      	b.n	80078a4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007816:	b2db      	uxtb	r3, r3
 8007818:	2b00      	cmp	r3, #0
 800781a:	d106      	bne.n	800782a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7fb fc6f 	bl	8003108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2202      	movs	r2, #2
 800782e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	3304      	adds	r3, #4
 800783a:	4619      	mov	r1, r3
 800783c:	4610      	mov	r0, r2
 800783e:	f000 fea1 	bl	8008584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2201      	movs	r2, #1
 8007846:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2201      	movs	r2, #1
 800785e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2201      	movs	r2, #1
 800786e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2201      	movs	r2, #1
 8007876:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2201      	movs	r2, #1
 800787e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2201      	movs	r2, #1
 800788e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078a2:	2300      	movs	r3, #0
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3708      	adds	r7, #8
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e049      	b.n	8007952 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d106      	bne.n	80078d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f841 	bl	800795a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2202      	movs	r2, #2
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	3304      	adds	r3, #4
 80078e8:	4619      	mov	r1, r3
 80078ea:	4610      	mov	r0, r2
 80078ec:	f000 fe4a 	bl	8008584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3708      	adds	r7, #8
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800795a:	b480      	push	{r7}
 800795c:	b083      	sub	sp, #12
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007962:	bf00      	nop
 8007964:	370c      	adds	r7, #12
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr
	...

08007970 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d109      	bne.n	8007994 <HAL_TIM_PWM_Start+0x24>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007986:	b2db      	uxtb	r3, r3
 8007988:	2b01      	cmp	r3, #1
 800798a:	bf14      	ite	ne
 800798c:	2301      	movne	r3, #1
 800798e:	2300      	moveq	r3, #0
 8007990:	b2db      	uxtb	r3, r3
 8007992:	e03c      	b.n	8007a0e <HAL_TIM_PWM_Start+0x9e>
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	2b04      	cmp	r3, #4
 8007998:	d109      	bne.n	80079ae <HAL_TIM_PWM_Start+0x3e>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	bf14      	ite	ne
 80079a6:	2301      	movne	r3, #1
 80079a8:	2300      	moveq	r3, #0
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	e02f      	b.n	8007a0e <HAL_TIM_PWM_Start+0x9e>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b08      	cmp	r3, #8
 80079b2:	d109      	bne.n	80079c8 <HAL_TIM_PWM_Start+0x58>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	2b01      	cmp	r3, #1
 80079be:	bf14      	ite	ne
 80079c0:	2301      	movne	r3, #1
 80079c2:	2300      	moveq	r3, #0
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	e022      	b.n	8007a0e <HAL_TIM_PWM_Start+0x9e>
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	2b0c      	cmp	r3, #12
 80079cc:	d109      	bne.n	80079e2 <HAL_TIM_PWM_Start+0x72>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	bf14      	ite	ne
 80079da:	2301      	movne	r3, #1
 80079dc:	2300      	moveq	r3, #0
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	e015      	b.n	8007a0e <HAL_TIM_PWM_Start+0x9e>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b10      	cmp	r3, #16
 80079e6:	d109      	bne.n	80079fc <HAL_TIM_PWM_Start+0x8c>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	bf14      	ite	ne
 80079f4:	2301      	movne	r3, #1
 80079f6:	2300      	moveq	r3, #0
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	e008      	b.n	8007a0e <HAL_TIM_PWM_Start+0x9e>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	bf14      	ite	ne
 8007a08:	2301      	movne	r3, #1
 8007a0a:	2300      	moveq	r3, #0
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e097      	b.n	8007b46 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d104      	bne.n	8007a26 <HAL_TIM_PWM_Start+0xb6>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2202      	movs	r2, #2
 8007a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a24:	e023      	b.n	8007a6e <HAL_TIM_PWM_Start+0xfe>
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b04      	cmp	r3, #4
 8007a2a:	d104      	bne.n	8007a36 <HAL_TIM_PWM_Start+0xc6>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a34:	e01b      	b.n	8007a6e <HAL_TIM_PWM_Start+0xfe>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d104      	bne.n	8007a46 <HAL_TIM_PWM_Start+0xd6>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2202      	movs	r2, #2
 8007a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a44:	e013      	b.n	8007a6e <HAL_TIM_PWM_Start+0xfe>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b0c      	cmp	r3, #12
 8007a4a:	d104      	bne.n	8007a56 <HAL_TIM_PWM_Start+0xe6>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2202      	movs	r2, #2
 8007a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007a54:	e00b      	b.n	8007a6e <HAL_TIM_PWM_Start+0xfe>
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b10      	cmp	r3, #16
 8007a5a:	d104      	bne.n	8007a66 <HAL_TIM_PWM_Start+0xf6>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a64:	e003      	b.n	8007a6e <HAL_TIM_PWM_Start+0xfe>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2202      	movs	r2, #2
 8007a6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2201      	movs	r2, #1
 8007a74:	6839      	ldr	r1, [r7, #0]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f001 f9a6 	bl	8008dc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a33      	ldr	r2, [pc, #204]	; (8007b50 <HAL_TIM_PWM_Start+0x1e0>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d013      	beq.n	8007aae <HAL_TIM_PWM_Start+0x13e>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a32      	ldr	r2, [pc, #200]	; (8007b54 <HAL_TIM_PWM_Start+0x1e4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d00e      	beq.n	8007aae <HAL_TIM_PWM_Start+0x13e>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a30      	ldr	r2, [pc, #192]	; (8007b58 <HAL_TIM_PWM_Start+0x1e8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d009      	beq.n	8007aae <HAL_TIM_PWM_Start+0x13e>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a2f      	ldr	r2, [pc, #188]	; (8007b5c <HAL_TIM_PWM_Start+0x1ec>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d004      	beq.n	8007aae <HAL_TIM_PWM_Start+0x13e>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a2d      	ldr	r2, [pc, #180]	; (8007b60 <HAL_TIM_PWM_Start+0x1f0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d101      	bne.n	8007ab2 <HAL_TIM_PWM_Start+0x142>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e000      	b.n	8007ab4 <HAL_TIM_PWM_Start+0x144>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d007      	beq.n	8007ac8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ac6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a20      	ldr	r2, [pc, #128]	; (8007b50 <HAL_TIM_PWM_Start+0x1e0>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d018      	beq.n	8007b04 <HAL_TIM_PWM_Start+0x194>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ada:	d013      	beq.n	8007b04 <HAL_TIM_PWM_Start+0x194>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a20      	ldr	r2, [pc, #128]	; (8007b64 <HAL_TIM_PWM_Start+0x1f4>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d00e      	beq.n	8007b04 <HAL_TIM_PWM_Start+0x194>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a1f      	ldr	r2, [pc, #124]	; (8007b68 <HAL_TIM_PWM_Start+0x1f8>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d009      	beq.n	8007b04 <HAL_TIM_PWM_Start+0x194>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a17      	ldr	r2, [pc, #92]	; (8007b54 <HAL_TIM_PWM_Start+0x1e4>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d004      	beq.n	8007b04 <HAL_TIM_PWM_Start+0x194>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a16      	ldr	r2, [pc, #88]	; (8007b58 <HAL_TIM_PWM_Start+0x1e8>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d115      	bne.n	8007b30 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	689a      	ldr	r2, [r3, #8]
 8007b0a:	4b18      	ldr	r3, [pc, #96]	; (8007b6c <HAL_TIM_PWM_Start+0x1fc>)
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2b06      	cmp	r3, #6
 8007b14:	d015      	beq.n	8007b42 <HAL_TIM_PWM_Start+0x1d2>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b1c:	d011      	beq.n	8007b42 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f042 0201 	orr.w	r2, r2, #1
 8007b2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b2e:	e008      	b.n	8007b42 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f042 0201 	orr.w	r2, r2, #1
 8007b3e:	601a      	str	r2, [r3, #0]
 8007b40:	e000      	b.n	8007b44 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3710      	adds	r7, #16
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	40012c00 	.word	0x40012c00
 8007b54:	40013400 	.word	0x40013400
 8007b58:	40014000 	.word	0x40014000
 8007b5c:	40014400 	.word	0x40014400
 8007b60:	40014800 	.word	0x40014800
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	00010007 	.word	0x00010007

08007b70 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b086      	sub	sp, #24
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e097      	b.n	8007cb4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d106      	bne.n	8007b9e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f7fb fb01 	bl	80031a0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2202      	movs	r2, #2
 8007ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	6812      	ldr	r2, [r2, #0]
 8007bb0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007bb4:	f023 0307 	bic.w	r3, r3, #7
 8007bb8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	3304      	adds	r3, #4
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	4610      	mov	r0, r2
 8007bc6:	f000 fcdd 	bl	8008584 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	6a1b      	ldr	r3, [r3, #32]
 8007be0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bf2:	f023 0303 	bic.w	r3, r3, #3
 8007bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	689a      	ldr	r2, [r3, #8]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	021b      	lsls	r3, r3, #8
 8007c02:	4313      	orrs	r3, r2
 8007c04:	693a      	ldr	r2, [r7, #16]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007c10:	f023 030c 	bic.w	r3, r3, #12
 8007c14:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68da      	ldr	r2, [r3, #12]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	69db      	ldr	r3, [r3, #28]
 8007c2a:	021b      	lsls	r3, r3, #8
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	691b      	ldr	r3, [r3, #16]
 8007c38:	011a      	lsls	r2, r3, #4
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	031b      	lsls	r3, r3, #12
 8007c40:	4313      	orrs	r3, r2
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007c4e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007c56:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	685a      	ldr	r2, [r3, #4]
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	695b      	ldr	r3, [r3, #20]
 8007c60:	011b      	lsls	r3, r3, #4
 8007c62:	4313      	orrs	r3, r2
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	693a      	ldr	r2, [r7, #16]
 8007c78:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3718      	adds	r7, #24
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ccc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007cd4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007cdc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ce4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d110      	bne.n	8007d0e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cec:	7bfb      	ldrb	r3, [r7, #15]
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d102      	bne.n	8007cf8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007cf2:	7b7b      	ldrb	r3, [r7, #13]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d001      	beq.n	8007cfc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e089      	b.n	8007e10 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2202      	movs	r2, #2
 8007d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2202      	movs	r2, #2
 8007d08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d0c:	e031      	b.n	8007d72 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	2b04      	cmp	r3, #4
 8007d12:	d110      	bne.n	8007d36 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d14:	7bbb      	ldrb	r3, [r7, #14]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d102      	bne.n	8007d20 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d1a:	7b3b      	ldrb	r3, [r7, #12]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d001      	beq.n	8007d24 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e075      	b.n	8007e10 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2202      	movs	r2, #2
 8007d28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2202      	movs	r2, #2
 8007d30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d34:	e01d      	b.n	8007d72 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d108      	bne.n	8007d4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d3c:	7bbb      	ldrb	r3, [r7, #14]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d105      	bne.n	8007d4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d42:	7b7b      	ldrb	r3, [r7, #13]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d102      	bne.n	8007d4e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d48:	7b3b      	ldrb	r3, [r7, #12]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d001      	beq.n	8007d52 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e05e      	b.n	8007e10 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2202      	movs	r2, #2
 8007d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2202      	movs	r2, #2
 8007d5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2202      	movs	r2, #2
 8007d66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d003      	beq.n	8007d80 <HAL_TIM_Encoder_Start_IT+0xc4>
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	d010      	beq.n	8007da0 <HAL_TIM_Encoder_Start_IT+0xe4>
 8007d7e:	e01f      	b.n	8007dc0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2201      	movs	r2, #1
 8007d86:	2100      	movs	r1, #0
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f001 f81d 	bl	8008dc8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68da      	ldr	r2, [r3, #12]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f042 0202 	orr.w	r2, r2, #2
 8007d9c:	60da      	str	r2, [r3, #12]
      break;
 8007d9e:	e02e      	b.n	8007dfe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2201      	movs	r2, #1
 8007da6:	2104      	movs	r1, #4
 8007da8:	4618      	mov	r0, r3
 8007daa:	f001 f80d 	bl	8008dc8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68da      	ldr	r2, [r3, #12]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f042 0204 	orr.w	r2, r2, #4
 8007dbc:	60da      	str	r2, [r3, #12]
      break;
 8007dbe:	e01e      	b.n	8007dfe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 fffd 	bl	8008dc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	2104      	movs	r1, #4
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f000 fff6 	bl	8008dc8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68da      	ldr	r2, [r3, #12]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f042 0202 	orr.w	r2, r2, #2
 8007dea:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68da      	ldr	r2, [r3, #12]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f042 0204 	orr.w	r2, r2, #4
 8007dfa:	60da      	str	r2, [r3, #12]
      break;
 8007dfc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f042 0201 	orr.w	r2, r2, #1
 8007e0c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3710      	adds	r7, #16
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	f003 0302 	and.w	r3, r3, #2
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d122      	bne.n	8007e74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	f003 0302 	and.w	r3, r3, #2
 8007e38:	2b02      	cmp	r3, #2
 8007e3a:	d11b      	bne.n	8007e74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f06f 0202 	mvn.w	r2, #2
 8007e44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	f003 0303 	and.w	r3, r3, #3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d003      	beq.n	8007e62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f7f9 fce6 	bl	800182c <HAL_TIM_IC_CaptureCallback>
 8007e60:	e005      	b.n	8007e6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 fb70 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 fb77 	bl	800855c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	f003 0304 	and.w	r3, r3, #4
 8007e7e:	2b04      	cmp	r3, #4
 8007e80:	d122      	bne.n	8007ec8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	f003 0304 	and.w	r3, r3, #4
 8007e8c:	2b04      	cmp	r3, #4
 8007e8e:	d11b      	bne.n	8007ec8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f06f 0204 	mvn.w	r2, #4
 8007e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2202      	movs	r2, #2
 8007e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7f9 fcbc 	bl	800182c <HAL_TIM_IC_CaptureCallback>
 8007eb4:	e005      	b.n	8007ec2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 fb46 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 fb4d 	bl	800855c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	f003 0308 	and.w	r3, r3, #8
 8007ed2:	2b08      	cmp	r3, #8
 8007ed4:	d122      	bne.n	8007f1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f003 0308 	and.w	r3, r3, #8
 8007ee0:	2b08      	cmp	r3, #8
 8007ee2:	d11b      	bne.n	8007f1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f06f 0208 	mvn.w	r2, #8
 8007eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2204      	movs	r2, #4
 8007ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	69db      	ldr	r3, [r3, #28]
 8007efa:	f003 0303 	and.w	r3, r3, #3
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d003      	beq.n	8007f0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f7f9 fc92 	bl	800182c <HAL_TIM_IC_CaptureCallback>
 8007f08:	e005      	b.n	8007f16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fb1c 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fb23 	bl	800855c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	f003 0310 	and.w	r3, r3, #16
 8007f26:	2b10      	cmp	r3, #16
 8007f28:	d122      	bne.n	8007f70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	f003 0310 	and.w	r3, r3, #16
 8007f34:	2b10      	cmp	r3, #16
 8007f36:	d11b      	bne.n	8007f70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f06f 0210 	mvn.w	r2, #16
 8007f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2208      	movs	r2, #8
 8007f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f7f9 fc68 	bl	800182c <HAL_TIM_IC_CaptureCallback>
 8007f5c:	e005      	b.n	8007f6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 faf2 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 faf9 	bl	800855c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	f003 0301 	and.w	r3, r3, #1
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d10e      	bne.n	8007f9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	f003 0301 	and.w	r3, r3, #1
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d107      	bne.n	8007f9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f06f 0201 	mvn.w	r2, #1
 8007f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 facc 	bl	8008534 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fa6:	2b80      	cmp	r3, #128	; 0x80
 8007fa8:	d10e      	bne.n	8007fc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fb4:	2b80      	cmp	r3, #128	; 0x80
 8007fb6:	d107      	bne.n	8007fc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f001 f852 	bl	800906c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fd6:	d10e      	bne.n	8007ff6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fe2:	2b80      	cmp	r3, #128	; 0x80
 8007fe4:	d107      	bne.n	8007ff6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f001 f845 	bl	8009080 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008000:	2b40      	cmp	r3, #64	; 0x40
 8008002:	d10e      	bne.n	8008022 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800800e:	2b40      	cmp	r3, #64	; 0x40
 8008010:	d107      	bne.n	8008022 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800801a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 faa7 	bl	8008570 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	f003 0320 	and.w	r3, r3, #32
 800802c:	2b20      	cmp	r3, #32
 800802e:	d10e      	bne.n	800804e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	f003 0320 	and.w	r3, r3, #32
 800803a:	2b20      	cmp	r3, #32
 800803c:	d107      	bne.n	800804e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f06f 0220 	mvn.w	r2, #32
 8008046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f001 f805 	bl	8009058 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800805c:	d10f      	bne.n	800807e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008068:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800806c:	d107      	bne.n	800807e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f001 f80b 	bl	8009094 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008088:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800808c:	d10f      	bne.n	80080ae <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008098:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800809c:	d107      	bne.n	80080ae <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80080a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 fffd 	bl	80090a8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080bc:	d10f      	bne.n	80080de <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080cc:	d107      	bne.n	80080de <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80080d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 ffef 	bl	80090bc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80080ec:	d10f      	bne.n	800810e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80080fc:	d107      	bne.n	800810e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8008106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 ffe1 	bl	80090d0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800810e:	bf00      	nop
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
	...

08008118 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800812e:	2b01      	cmp	r3, #1
 8008130:	d101      	bne.n	8008136 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008132:	2302      	movs	r3, #2
 8008134:	e0ff      	b.n	8008336 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2201      	movs	r2, #1
 800813a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2b14      	cmp	r3, #20
 8008142:	f200 80f0 	bhi.w	8008326 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008146:	a201      	add	r2, pc, #4	; (adr r2, 800814c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800814c:	080081a1 	.word	0x080081a1
 8008150:	08008327 	.word	0x08008327
 8008154:	08008327 	.word	0x08008327
 8008158:	08008327 	.word	0x08008327
 800815c:	080081e1 	.word	0x080081e1
 8008160:	08008327 	.word	0x08008327
 8008164:	08008327 	.word	0x08008327
 8008168:	08008327 	.word	0x08008327
 800816c:	08008223 	.word	0x08008223
 8008170:	08008327 	.word	0x08008327
 8008174:	08008327 	.word	0x08008327
 8008178:	08008327 	.word	0x08008327
 800817c:	08008263 	.word	0x08008263
 8008180:	08008327 	.word	0x08008327
 8008184:	08008327 	.word	0x08008327
 8008188:	08008327 	.word	0x08008327
 800818c:	080082a5 	.word	0x080082a5
 8008190:	08008327 	.word	0x08008327
 8008194:	08008327 	.word	0x08008327
 8008198:	08008327 	.word	0x08008327
 800819c:	080082e5 	.word	0x080082e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68b9      	ldr	r1, [r7, #8]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 fa7c 	bl	80086a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	699a      	ldr	r2, [r3, #24]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f042 0208 	orr.w	r2, r2, #8
 80081ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699a      	ldr	r2, [r3, #24]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f022 0204 	bic.w	r2, r2, #4
 80081ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6999      	ldr	r1, [r3, #24]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	430a      	orrs	r2, r1
 80081dc:	619a      	str	r2, [r3, #24]
      break;
 80081de:	e0a5      	b.n	800832c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68b9      	ldr	r1, [r7, #8]
 80081e6:	4618      	mov	r0, r3
 80081e8:	f000 faec 	bl	80087c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699a      	ldr	r2, [r3, #24]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	699a      	ldr	r2, [r3, #24]
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800820a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6999      	ldr	r1, [r3, #24]
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	021a      	lsls	r2, r3, #8
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	430a      	orrs	r2, r1
 800821e:	619a      	str	r2, [r3, #24]
      break;
 8008220:	e084      	b.n	800832c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68b9      	ldr	r1, [r7, #8]
 8008228:	4618      	mov	r0, r3
 800822a:	f000 fb55 	bl	80088d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69da      	ldr	r2, [r3, #28]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0208 	orr.w	r2, r2, #8
 800823c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69da      	ldr	r2, [r3, #28]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0204 	bic.w	r2, r2, #4
 800824c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	69d9      	ldr	r1, [r3, #28]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	691a      	ldr	r2, [r3, #16]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	430a      	orrs	r2, r1
 800825e:	61da      	str	r2, [r3, #28]
      break;
 8008260:	e064      	b.n	800832c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68b9      	ldr	r1, [r7, #8]
 8008268:	4618      	mov	r0, r3
 800826a:	f000 fbbd 	bl	80089e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	69da      	ldr	r2, [r3, #28]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800827c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	69da      	ldr	r2, [r3, #28]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800828c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	69d9      	ldr	r1, [r3, #28]
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	021a      	lsls	r2, r3, #8
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	430a      	orrs	r2, r1
 80082a0:	61da      	str	r2, [r3, #28]
      break;
 80082a2:	e043      	b.n	800832c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	68b9      	ldr	r1, [r7, #8]
 80082aa:	4618      	mov	r0, r3
 80082ac:	f000 fc26 	bl	8008afc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f042 0208 	orr.w	r2, r2, #8
 80082be:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f022 0204 	bic.w	r2, r2, #4
 80082ce:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	691a      	ldr	r2, [r3, #16]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	430a      	orrs	r2, r1
 80082e0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80082e2:	e023      	b.n	800832c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68b9      	ldr	r1, [r7, #8]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 fc6a 	bl	8008bc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800830e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	021a      	lsls	r2, r3, #8
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	430a      	orrs	r2, r1
 8008322:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008324:	e002      	b.n	800832c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	75fb      	strb	r3, [r7, #23]
      break;
 800832a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2200      	movs	r2, #0
 8008330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008334:	7dfb      	ldrb	r3, [r7, #23]
}
 8008336:	4618      	mov	r0, r3
 8008338:	3718      	adds	r7, #24
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop

08008340 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800834a:	2300      	movs	r3, #0
 800834c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008354:	2b01      	cmp	r3, #1
 8008356:	d101      	bne.n	800835c <HAL_TIM_ConfigClockSource+0x1c>
 8008358:	2302      	movs	r3, #2
 800835a:	e0de      	b.n	800851a <HAL_TIM_ConfigClockSource+0x1da>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2202      	movs	r2, #2
 8008368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800837a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800837e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008386:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a63      	ldr	r2, [pc, #396]	; (8008524 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008396:	4293      	cmp	r3, r2
 8008398:	f000 80a9 	beq.w	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 800839c:	4a61      	ldr	r2, [pc, #388]	; (8008524 <HAL_TIM_ConfigClockSource+0x1e4>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	f200 80ae 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 80083a4:	4a60      	ldr	r2, [pc, #384]	; (8008528 <HAL_TIM_ConfigClockSource+0x1e8>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	f000 80a1 	beq.w	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 80083ac:	4a5e      	ldr	r2, [pc, #376]	; (8008528 <HAL_TIM_ConfigClockSource+0x1e8>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	f200 80a6 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 80083b4:	4a5d      	ldr	r2, [pc, #372]	; (800852c <HAL_TIM_ConfigClockSource+0x1ec>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	f000 8099 	beq.w	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 80083bc:	4a5b      	ldr	r2, [pc, #364]	; (800852c <HAL_TIM_ConfigClockSource+0x1ec>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	f200 809e 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 80083c4:	4a5a      	ldr	r2, [pc, #360]	; (8008530 <HAL_TIM_ConfigClockSource+0x1f0>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	f000 8091 	beq.w	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 80083cc:	4a58      	ldr	r2, [pc, #352]	; (8008530 <HAL_TIM_ConfigClockSource+0x1f0>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	f200 8096 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 80083d4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80083d8:	f000 8089 	beq.w	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 80083dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80083e0:	f200 808e 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 80083e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e8:	d03e      	beq.n	8008468 <HAL_TIM_ConfigClockSource+0x128>
 80083ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083ee:	f200 8087 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 80083f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083f6:	f000 8086 	beq.w	8008506 <HAL_TIM_ConfigClockSource+0x1c6>
 80083fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083fe:	d87f      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008400:	2b70      	cmp	r3, #112	; 0x70
 8008402:	d01a      	beq.n	800843a <HAL_TIM_ConfigClockSource+0xfa>
 8008404:	2b70      	cmp	r3, #112	; 0x70
 8008406:	d87b      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008408:	2b60      	cmp	r3, #96	; 0x60
 800840a:	d050      	beq.n	80084ae <HAL_TIM_ConfigClockSource+0x16e>
 800840c:	2b60      	cmp	r3, #96	; 0x60
 800840e:	d877      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008410:	2b50      	cmp	r3, #80	; 0x50
 8008412:	d03c      	beq.n	800848e <HAL_TIM_ConfigClockSource+0x14e>
 8008414:	2b50      	cmp	r3, #80	; 0x50
 8008416:	d873      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008418:	2b40      	cmp	r3, #64	; 0x40
 800841a:	d058      	beq.n	80084ce <HAL_TIM_ConfigClockSource+0x18e>
 800841c:	2b40      	cmp	r3, #64	; 0x40
 800841e:	d86f      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008420:	2b30      	cmp	r3, #48	; 0x30
 8008422:	d064      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 8008424:	2b30      	cmp	r3, #48	; 0x30
 8008426:	d86b      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008428:	2b20      	cmp	r3, #32
 800842a:	d060      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 800842c:	2b20      	cmp	r3, #32
 800842e:	d867      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
 8008430:	2b00      	cmp	r3, #0
 8008432:	d05c      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 8008434:	2b10      	cmp	r3, #16
 8008436:	d05a      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x1ae>
 8008438:	e062      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	6899      	ldr	r1, [r3, #8]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685a      	ldr	r2, [r3, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	f000 fc9d 	bl	8008d88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800845c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	609a      	str	r2, [r3, #8]
      break;
 8008466:	e04f      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6818      	ldr	r0, [r3, #0]
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	6899      	ldr	r1, [r3, #8]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	685a      	ldr	r2, [r3, #4]
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f000 fc86 	bl	8008d88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689a      	ldr	r2, [r3, #8]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800848a:	609a      	str	r2, [r3, #8]
      break;
 800848c:	e03c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6818      	ldr	r0, [r3, #0]
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	6859      	ldr	r1, [r3, #4]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	461a      	mov	r2, r3
 800849c:	f000 fbf8 	bl	8008c90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2150      	movs	r1, #80	; 0x50
 80084a6:	4618      	mov	r0, r3
 80084a8:	f000 fc51 	bl	8008d4e <TIM_ITRx_SetConfig>
      break;
 80084ac:	e02c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	6859      	ldr	r1, [r3, #4]
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	461a      	mov	r2, r3
 80084bc:	f000 fc17 	bl	8008cee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2160      	movs	r1, #96	; 0x60
 80084c6:	4618      	mov	r0, r3
 80084c8:	f000 fc41 	bl	8008d4e <TIM_ITRx_SetConfig>
      break;
 80084cc:	e01c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6818      	ldr	r0, [r3, #0]
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	6859      	ldr	r1, [r3, #4]
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	461a      	mov	r2, r3
 80084dc:	f000 fbd8 	bl	8008c90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2140      	movs	r1, #64	; 0x40
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 fc31 	bl	8008d4e <TIM_ITRx_SetConfig>
      break;
 80084ec:	e00c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4619      	mov	r1, r3
 80084f8:	4610      	mov	r0, r2
 80084fa:	f000 fc28 	bl	8008d4e <TIM_ITRx_SetConfig>
      break;
 80084fe:	e003      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	73fb      	strb	r3, [r7, #15]
      break;
 8008504:	e000      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8008506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008518:	7bfb      	ldrb	r3, [r7, #15]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3710      	adds	r7, #16
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	00100070 	.word	0x00100070
 8008528:	00100040 	.word	0x00100040
 800852c:	00100030 	.word	0x00100030
 8008530:	00100020 	.word	0x00100020

08008534 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800853c:	bf00      	nop
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a3c      	ldr	r2, [pc, #240]	; (8008688 <TIM_Base_SetConfig+0x104>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d00f      	beq.n	80085bc <TIM_Base_SetConfig+0x38>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085a2:	d00b      	beq.n	80085bc <TIM_Base_SetConfig+0x38>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a39      	ldr	r2, [pc, #228]	; (800868c <TIM_Base_SetConfig+0x108>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d007      	beq.n	80085bc <TIM_Base_SetConfig+0x38>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	4a38      	ldr	r2, [pc, #224]	; (8008690 <TIM_Base_SetConfig+0x10c>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d003      	beq.n	80085bc <TIM_Base_SetConfig+0x38>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a37      	ldr	r2, [pc, #220]	; (8008694 <TIM_Base_SetConfig+0x110>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d108      	bne.n	80085ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	4313      	orrs	r3, r2
 80085cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a2d      	ldr	r2, [pc, #180]	; (8008688 <TIM_Base_SetConfig+0x104>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d01b      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085dc:	d017      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a2a      	ldr	r2, [pc, #168]	; (800868c <TIM_Base_SetConfig+0x108>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d013      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a29      	ldr	r2, [pc, #164]	; (8008690 <TIM_Base_SetConfig+0x10c>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d00f      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a28      	ldr	r2, [pc, #160]	; (8008694 <TIM_Base_SetConfig+0x110>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d00b      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a27      	ldr	r2, [pc, #156]	; (8008698 <TIM_Base_SetConfig+0x114>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d007      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a26      	ldr	r2, [pc, #152]	; (800869c <TIM_Base_SetConfig+0x118>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d003      	beq.n	800860e <TIM_Base_SetConfig+0x8a>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a25      	ldr	r2, [pc, #148]	; (80086a0 <TIM_Base_SetConfig+0x11c>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d108      	bne.n	8008620 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008614:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	4313      	orrs	r3, r2
 800861e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	4313      	orrs	r3, r2
 800862c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	689a      	ldr	r2, [r3, #8]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	4a10      	ldr	r2, [pc, #64]	; (8008688 <TIM_Base_SetConfig+0x104>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d00f      	beq.n	800866c <TIM_Base_SetConfig+0xe8>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	4a11      	ldr	r2, [pc, #68]	; (8008694 <TIM_Base_SetConfig+0x110>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d00b      	beq.n	800866c <TIM_Base_SetConfig+0xe8>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4a10      	ldr	r2, [pc, #64]	; (8008698 <TIM_Base_SetConfig+0x114>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d007      	beq.n	800866c <TIM_Base_SetConfig+0xe8>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	4a0f      	ldr	r2, [pc, #60]	; (800869c <TIM_Base_SetConfig+0x118>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d003      	beq.n	800866c <TIM_Base_SetConfig+0xe8>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a0e      	ldr	r2, [pc, #56]	; (80086a0 <TIM_Base_SetConfig+0x11c>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d103      	bne.n	8008674 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	691a      	ldr	r2, [r3, #16]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	615a      	str	r2, [r3, #20]
}
 800867a:	bf00      	nop
 800867c:	3714      	adds	r7, #20
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	40012c00 	.word	0x40012c00
 800868c:	40000400 	.word	0x40000400
 8008690:	40000800 	.word	0x40000800
 8008694:	40013400 	.word	0x40013400
 8008698:	40014000 	.word	0x40014000
 800869c:	40014400 	.word	0x40014400
 80086a0:	40014800 	.word	0x40014800

080086a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b087      	sub	sp, #28
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6a1b      	ldr	r3, [r3, #32]
 80086b2:	f023 0201 	bic.w	r2, r3, #1
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	699b      	ldr	r3, [r3, #24]
 80086ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f023 0303 	bic.w	r3, r3, #3
 80086de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f023 0302 	bic.w	r3, r3, #2
 80086f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	697a      	ldr	r2, [r7, #20]
 80086f8:	4313      	orrs	r3, r2
 80086fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	4a2c      	ldr	r2, [pc, #176]	; (80087b0 <TIM_OC1_SetConfig+0x10c>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d00f      	beq.n	8008724 <TIM_OC1_SetConfig+0x80>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a2b      	ldr	r2, [pc, #172]	; (80087b4 <TIM_OC1_SetConfig+0x110>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d00b      	beq.n	8008724 <TIM_OC1_SetConfig+0x80>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a2a      	ldr	r2, [pc, #168]	; (80087b8 <TIM_OC1_SetConfig+0x114>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d007      	beq.n	8008724 <TIM_OC1_SetConfig+0x80>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	4a29      	ldr	r2, [pc, #164]	; (80087bc <TIM_OC1_SetConfig+0x118>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d003      	beq.n	8008724 <TIM_OC1_SetConfig+0x80>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4a28      	ldr	r2, [pc, #160]	; (80087c0 <TIM_OC1_SetConfig+0x11c>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d10c      	bne.n	800873e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	f023 0308 	bic.w	r3, r3, #8
 800872a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	4313      	orrs	r3, r2
 8008734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	f023 0304 	bic.w	r3, r3, #4
 800873c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a1b      	ldr	r2, [pc, #108]	; (80087b0 <TIM_OC1_SetConfig+0x10c>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d00f      	beq.n	8008766 <TIM_OC1_SetConfig+0xc2>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a1a      	ldr	r2, [pc, #104]	; (80087b4 <TIM_OC1_SetConfig+0x110>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d00b      	beq.n	8008766 <TIM_OC1_SetConfig+0xc2>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a19      	ldr	r2, [pc, #100]	; (80087b8 <TIM_OC1_SetConfig+0x114>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d007      	beq.n	8008766 <TIM_OC1_SetConfig+0xc2>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a18      	ldr	r2, [pc, #96]	; (80087bc <TIM_OC1_SetConfig+0x118>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d003      	beq.n	8008766 <TIM_OC1_SetConfig+0xc2>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	4a17      	ldr	r2, [pc, #92]	; (80087c0 <TIM_OC1_SetConfig+0x11c>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d111      	bne.n	800878a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800876c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	695b      	ldr	r3, [r3, #20]
 800877a:	693a      	ldr	r2, [r7, #16]
 800877c:	4313      	orrs	r3, r2
 800877e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	4313      	orrs	r3, r2
 8008788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	693a      	ldr	r2, [r7, #16]
 800878e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	685a      	ldr	r2, [r3, #4]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	697a      	ldr	r2, [r7, #20]
 80087a2:	621a      	str	r2, [r3, #32]
}
 80087a4:	bf00      	nop
 80087a6:	371c      	adds	r7, #28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr
 80087b0:	40012c00 	.word	0x40012c00
 80087b4:	40013400 	.word	0x40013400
 80087b8:	40014000 	.word	0x40014000
 80087bc:	40014400 	.word	0x40014400
 80087c0:	40014800 	.word	0x40014800

080087c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b087      	sub	sp, #28
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	f023 0210 	bic.w	r2, r3, #16
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a1b      	ldr	r3, [r3, #32]
 80087de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80087f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	021b      	lsls	r3, r3, #8
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	4313      	orrs	r3, r2
 800880a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	f023 0320 	bic.w	r3, r3, #32
 8008812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	011b      	lsls	r3, r3, #4
 800881a:	697a      	ldr	r2, [r7, #20]
 800881c:	4313      	orrs	r3, r2
 800881e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a28      	ldr	r2, [pc, #160]	; (80088c4 <TIM_OC2_SetConfig+0x100>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d003      	beq.n	8008830 <TIM_OC2_SetConfig+0x6c>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a27      	ldr	r2, [pc, #156]	; (80088c8 <TIM_OC2_SetConfig+0x104>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d10d      	bne.n	800884c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	011b      	lsls	r3, r3, #4
 800883e:	697a      	ldr	r2, [r7, #20]
 8008840:	4313      	orrs	r3, r2
 8008842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800884a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a1d      	ldr	r2, [pc, #116]	; (80088c4 <TIM_OC2_SetConfig+0x100>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d00f      	beq.n	8008874 <TIM_OC2_SetConfig+0xb0>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a1c      	ldr	r2, [pc, #112]	; (80088c8 <TIM_OC2_SetConfig+0x104>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d00b      	beq.n	8008874 <TIM_OC2_SetConfig+0xb0>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a1b      	ldr	r2, [pc, #108]	; (80088cc <TIM_OC2_SetConfig+0x108>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d007      	beq.n	8008874 <TIM_OC2_SetConfig+0xb0>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a1a      	ldr	r2, [pc, #104]	; (80088d0 <TIM_OC2_SetConfig+0x10c>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d003      	beq.n	8008874 <TIM_OC2_SetConfig+0xb0>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a19      	ldr	r2, [pc, #100]	; (80088d4 <TIM_OC2_SetConfig+0x110>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d113      	bne.n	800889c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800887a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	695b      	ldr	r3, [r3, #20]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	4313      	orrs	r3, r2
 800888e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	699b      	ldr	r3, [r3, #24]
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	693a      	ldr	r2, [r7, #16]
 8008898:	4313      	orrs	r3, r2
 800889a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	697a      	ldr	r2, [r7, #20]
 80088b4:	621a      	str	r2, [r3, #32]
}
 80088b6:	bf00      	nop
 80088b8:	371c      	adds	r7, #28
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	40012c00 	.word	0x40012c00
 80088c8:	40013400 	.word	0x40013400
 80088cc:	40014000 	.word	0x40014000
 80088d0:	40014400 	.word	0x40014400
 80088d4:	40014800 	.word	0x40014800

080088d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088d8:	b480      	push	{r7}
 80088da:	b087      	sub	sp, #28
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a1b      	ldr	r3, [r3, #32]
 80088e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a1b      	ldr	r3, [r3, #32]
 80088f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	69db      	ldr	r3, [r3, #28]
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800890a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f023 0303 	bic.w	r3, r3, #3
 8008912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	68fa      	ldr	r2, [r7, #12]
 800891a:	4313      	orrs	r3, r2
 800891c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	021b      	lsls	r3, r3, #8
 800892c:	697a      	ldr	r2, [r7, #20]
 800892e:	4313      	orrs	r3, r2
 8008930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a27      	ldr	r2, [pc, #156]	; (80089d4 <TIM_OC3_SetConfig+0xfc>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d003      	beq.n	8008942 <TIM_OC3_SetConfig+0x6a>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a26      	ldr	r2, [pc, #152]	; (80089d8 <TIM_OC3_SetConfig+0x100>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d10d      	bne.n	800895e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	021b      	lsls	r3, r3, #8
 8008950:	697a      	ldr	r2, [r7, #20]
 8008952:	4313      	orrs	r3, r2
 8008954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800895c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	4a1c      	ldr	r2, [pc, #112]	; (80089d4 <TIM_OC3_SetConfig+0xfc>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d00f      	beq.n	8008986 <TIM_OC3_SetConfig+0xae>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4a1b      	ldr	r2, [pc, #108]	; (80089d8 <TIM_OC3_SetConfig+0x100>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d00b      	beq.n	8008986 <TIM_OC3_SetConfig+0xae>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a1a      	ldr	r2, [pc, #104]	; (80089dc <TIM_OC3_SetConfig+0x104>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d007      	beq.n	8008986 <TIM_OC3_SetConfig+0xae>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a19      	ldr	r2, [pc, #100]	; (80089e0 <TIM_OC3_SetConfig+0x108>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d003      	beq.n	8008986 <TIM_OC3_SetConfig+0xae>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a18      	ldr	r2, [pc, #96]	; (80089e4 <TIM_OC3_SetConfig+0x10c>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d113      	bne.n	80089ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800898c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	011b      	lsls	r3, r3, #4
 800899c:	693a      	ldr	r2, [r7, #16]
 800899e:	4313      	orrs	r3, r2
 80089a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	699b      	ldr	r3, [r3, #24]
 80089a6:	011b      	lsls	r3, r3, #4
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	693a      	ldr	r2, [r7, #16]
 80089b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	621a      	str	r2, [r3, #32]
}
 80089c8:	bf00      	nop
 80089ca:	371c      	adds	r7, #28
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	40012c00 	.word	0x40012c00
 80089d8:	40013400 	.word	0x40013400
 80089dc:	40014000 	.word	0x40014000
 80089e0:	40014400 	.word	0x40014400
 80089e4:	40014800 	.word	0x40014800

080089e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b087      	sub	sp, #28
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a1b      	ldr	r3, [r3, #32]
 80089f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6a1b      	ldr	r3, [r3, #32]
 8008a02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	69db      	ldr	r3, [r3, #28]
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	021b      	lsls	r3, r3, #8
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	031b      	lsls	r3, r3, #12
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	4a28      	ldr	r2, [pc, #160]	; (8008ae8 <TIM_OC4_SetConfig+0x100>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d003      	beq.n	8008a54 <TIM_OC4_SetConfig+0x6c>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a27      	ldr	r2, [pc, #156]	; (8008aec <TIM_OC4_SetConfig+0x104>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d10d      	bne.n	8008a70 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	031b      	lsls	r3, r3, #12
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4a1d      	ldr	r2, [pc, #116]	; (8008ae8 <TIM_OC4_SetConfig+0x100>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d00f      	beq.n	8008a98 <TIM_OC4_SetConfig+0xb0>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4a1c      	ldr	r2, [pc, #112]	; (8008aec <TIM_OC4_SetConfig+0x104>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d00b      	beq.n	8008a98 <TIM_OC4_SetConfig+0xb0>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a1b      	ldr	r2, [pc, #108]	; (8008af0 <TIM_OC4_SetConfig+0x108>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d007      	beq.n	8008a98 <TIM_OC4_SetConfig+0xb0>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a1a      	ldr	r2, [pc, #104]	; (8008af4 <TIM_OC4_SetConfig+0x10c>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d003      	beq.n	8008a98 <TIM_OC4_SetConfig+0xb0>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a19      	ldr	r2, [pc, #100]	; (8008af8 <TIM_OC4_SetConfig+0x110>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d113      	bne.n	8008ac0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a9e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008aa6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	695b      	ldr	r3, [r3, #20]
 8008aac:	019b      	lsls	r3, r3, #6
 8008aae:	693a      	ldr	r2, [r7, #16]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	019b      	lsls	r3, r3, #6
 8008aba:	693a      	ldr	r2, [r7, #16]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	693a      	ldr	r2, [r7, #16]
 8008ac4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	685a      	ldr	r2, [r3, #4]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	697a      	ldr	r2, [r7, #20]
 8008ad8:	621a      	str	r2, [r3, #32]
}
 8008ada:	bf00      	nop
 8008adc:	371c      	adds	r7, #28
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop
 8008ae8:	40012c00 	.word	0x40012c00
 8008aec:	40013400 	.word	0x40013400
 8008af0:	40014000 	.word	0x40014000
 8008af4:	40014400 	.word	0x40014400
 8008af8:	40014800 	.word	0x40014800

08008afc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b087      	sub	sp, #28
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a1b      	ldr	r3, [r3, #32]
 8008b0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4313      	orrs	r3, r2
 8008b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008b40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	041b      	lsls	r3, r3, #16
 8008b48:	693a      	ldr	r2, [r7, #16]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4a17      	ldr	r2, [pc, #92]	; (8008bb0 <TIM_OC5_SetConfig+0xb4>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d00f      	beq.n	8008b76 <TIM_OC5_SetConfig+0x7a>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a16      	ldr	r2, [pc, #88]	; (8008bb4 <TIM_OC5_SetConfig+0xb8>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d00b      	beq.n	8008b76 <TIM_OC5_SetConfig+0x7a>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a15      	ldr	r2, [pc, #84]	; (8008bb8 <TIM_OC5_SetConfig+0xbc>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d007      	beq.n	8008b76 <TIM_OC5_SetConfig+0x7a>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a14      	ldr	r2, [pc, #80]	; (8008bbc <TIM_OC5_SetConfig+0xc0>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d003      	beq.n	8008b76 <TIM_OC5_SetConfig+0x7a>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4a13      	ldr	r2, [pc, #76]	; (8008bc0 <TIM_OC5_SetConfig+0xc4>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d109      	bne.n	8008b8a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	021b      	lsls	r3, r3, #8
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	685a      	ldr	r2, [r3, #4]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	693a      	ldr	r2, [r7, #16]
 8008ba2:	621a      	str	r2, [r3, #32]
}
 8008ba4:	bf00      	nop
 8008ba6:	371c      	adds	r7, #28
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr
 8008bb0:	40012c00 	.word	0x40012c00
 8008bb4:	40013400 	.word	0x40013400
 8008bb8:	40014000 	.word	0x40014000
 8008bbc:	40014400 	.word	0x40014400
 8008bc0:	40014800 	.word	0x40014800

08008bc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b087      	sub	sp, #28
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a1b      	ldr	r3, [r3, #32]
 8008bd2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6a1b      	ldr	r3, [r3, #32]
 8008bde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008bf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	021b      	lsls	r3, r3, #8
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	051b      	lsls	r3, r3, #20
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a18      	ldr	r2, [pc, #96]	; (8008c7c <TIM_OC6_SetConfig+0xb8>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d00f      	beq.n	8008c40 <TIM_OC6_SetConfig+0x7c>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	4a17      	ldr	r2, [pc, #92]	; (8008c80 <TIM_OC6_SetConfig+0xbc>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d00b      	beq.n	8008c40 <TIM_OC6_SetConfig+0x7c>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	4a16      	ldr	r2, [pc, #88]	; (8008c84 <TIM_OC6_SetConfig+0xc0>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d007      	beq.n	8008c40 <TIM_OC6_SetConfig+0x7c>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	4a15      	ldr	r2, [pc, #84]	; (8008c88 <TIM_OC6_SetConfig+0xc4>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d003      	beq.n	8008c40 <TIM_OC6_SetConfig+0x7c>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	4a14      	ldr	r2, [pc, #80]	; (8008c8c <TIM_OC6_SetConfig+0xc8>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d109      	bne.n	8008c54 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	695b      	ldr	r3, [r3, #20]
 8008c4c:	029b      	lsls	r3, r3, #10
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	693a      	ldr	r2, [r7, #16]
 8008c6c:	621a      	str	r2, [r3, #32]
}
 8008c6e:	bf00      	nop
 8008c70:	371c      	adds	r7, #28
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	40012c00 	.word	0x40012c00
 8008c80:	40013400 	.word	0x40013400
 8008c84:	40014000 	.word	0x40014000
 8008c88:	40014400 	.word	0x40014400
 8008c8c:	40014800 	.word	0x40014800

08008c90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b087      	sub	sp, #28
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6a1b      	ldr	r3, [r3, #32]
 8008ca6:	f023 0201 	bic.w	r2, r3, #1
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	699b      	ldr	r3, [r3, #24]
 8008cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	f023 030a 	bic.w	r3, r3, #10
 8008ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cce:	697a      	ldr	r2, [r7, #20]
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	697a      	ldr	r2, [r7, #20]
 8008ce0:	621a      	str	r2, [r3, #32]
}
 8008ce2:	bf00      	nop
 8008ce4:	371c      	adds	r7, #28
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr

08008cee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cee:	b480      	push	{r7}
 8008cf0:	b087      	sub	sp, #28
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	60f8      	str	r0, [r7, #12]
 8008cf6:	60b9      	str	r1, [r7, #8]
 8008cf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6a1b      	ldr	r3, [r3, #32]
 8008cfe:	f023 0210 	bic.w	r2, r3, #16
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	699b      	ldr	r3, [r3, #24]
 8008d0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6a1b      	ldr	r3, [r3, #32]
 8008d10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	031b      	lsls	r3, r3, #12
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008d2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	011b      	lsls	r3, r3, #4
 8008d30:	693a      	ldr	r2, [r7, #16]
 8008d32:	4313      	orrs	r3, r2
 8008d34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	697a      	ldr	r2, [r7, #20]
 8008d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	693a      	ldr	r2, [r7, #16]
 8008d40:	621a      	str	r2, [r3, #32]
}
 8008d42:	bf00      	nop
 8008d44:	371c      	adds	r7, #28
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr

08008d4e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	b085      	sub	sp, #20
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d6a:	683a      	ldr	r2, [r7, #0]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	f043 0307 	orr.w	r3, r3, #7
 8008d74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	609a      	str	r2, [r3, #8]
}
 8008d7c:	bf00      	nop
 8008d7e:	3714      	adds	r7, #20
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b087      	sub	sp, #28
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	607a      	str	r2, [r7, #4]
 8008d94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008da2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	021a      	lsls	r2, r3, #8
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	431a      	orrs	r2, r3
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	697a      	ldr	r2, [r7, #20]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	697a      	ldr	r2, [r7, #20]
 8008dba:	609a      	str	r2, [r3, #8]
}
 8008dbc:	bf00      	nop
 8008dbe:	371c      	adds	r7, #28
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b087      	sub	sp, #28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	f003 031f 	and.w	r3, r3, #31
 8008dda:	2201      	movs	r2, #1
 8008ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8008de0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	6a1a      	ldr	r2, [r3, #32]
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	43db      	mvns	r3, r3
 8008dea:	401a      	ands	r2, r3
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	6a1a      	ldr	r2, [r3, #32]
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	f003 031f 	and.w	r3, r3, #31
 8008dfa:	6879      	ldr	r1, [r7, #4]
 8008dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8008e00:	431a      	orrs	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	621a      	str	r2, [r3, #32]
}
 8008e06:	bf00      	nop
 8008e08:	371c      	adds	r7, #28
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr
	...

08008e14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d101      	bne.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e28:	2302      	movs	r3, #2
 8008e2a:	e065      	b.n	8008ef8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2202      	movs	r2, #2
 8008e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a2c      	ldr	r2, [pc, #176]	; (8008f04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d004      	beq.n	8008e60 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a2b      	ldr	r2, [pc, #172]	; (8008f08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d108      	bne.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008e66:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008e78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a1b      	ldr	r2, [pc, #108]	; (8008f04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d018      	beq.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea2:	d013      	beq.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a18      	ldr	r2, [pc, #96]	; (8008f0c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d00e      	beq.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a17      	ldr	r2, [pc, #92]	; (8008f10 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d009      	beq.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a12      	ldr	r2, [pc, #72]	; (8008f08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d004      	beq.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a13      	ldr	r2, [pc, #76]	; (8008f14 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d10c      	bne.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ed2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr
 8008f04:	40012c00 	.word	0x40012c00
 8008f08:	40013400 	.word	0x40013400
 8008f0c:	40000400 	.word	0x40000400
 8008f10:	40000800 	.word	0x40000800
 8008f14:	40014000 	.word	0x40014000

08008f18 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008f22:	2300      	movs	r3, #0
 8008f24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d101      	bne.n	8008f34 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008f30:	2302      	movs	r3, #2
 8008f32:	e087      	b.n	8009044 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	4313      	orrs	r3, r2
 8008f64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	695b      	ldr	r3, [r3, #20]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	699b      	ldr	r3, [r3, #24]
 8008fa8:	041b      	lsls	r3, r3, #16
 8008faa:	4313      	orrs	r3, r2
 8008fac:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a27      	ldr	r2, [pc, #156]	; (8009050 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d004      	beq.n	8008fc2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a25      	ldr	r2, [pc, #148]	; (8009054 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d106      	bne.n	8008fd0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	69db      	ldr	r3, [r3, #28]
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a1e      	ldr	r2, [pc, #120]	; (8009050 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d004      	beq.n	8008fe4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a1d      	ldr	r2, [pc, #116]	; (8009054 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d126      	bne.n	8009032 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fee:	051b      	lsls	r3, r3, #20
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	6a1b      	ldr	r3, [r3, #32]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900c:	4313      	orrs	r3, r2
 800900e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a0e      	ldr	r2, [pc, #56]	; (8009050 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d004      	beq.n	8009024 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a0d      	ldr	r2, [pc, #52]	; (8009054 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d106      	bne.n	8009032 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800902e:	4313      	orrs	r3, r2
 8009030:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3714      	adds	r7, #20
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr
 8009050:	40012c00 	.word	0x40012c00
 8009054:	40013400 	.word	0x40013400

08009058 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009074:	bf00      	nop
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009088:	bf00      	nop
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800909c:	bf00      	nop
 800909e:	370c      	adds	r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80090c4:	bf00      	nop
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr

080090d0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d101      	bne.n	80090f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e042      	b.n	800917c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d106      	bne.n	800910e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f7fa f8ed 	bl	80032e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2224      	movs	r2, #36	; 0x24
 8009112:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f022 0201 	bic.w	r2, r2, #1
 8009124:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fc02 	bl	8009930 <UART_SetConfig>
 800912c:	4603      	mov	r3, r0
 800912e:	2b01      	cmp	r3, #1
 8009130:	d101      	bne.n	8009136 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009132:	2301      	movs	r3, #1
 8009134:	e022      	b.n	800917c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800913a:	2b00      	cmp	r3, #0
 800913c:	d002      	beq.n	8009144 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 fec2 	bl	8009ec8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009152:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	689a      	ldr	r2, [r3, #8]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009162:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	681a      	ldr	r2, [r3, #0]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f042 0201 	orr.w	r2, r2, #1
 8009172:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f000 ff49 	bl	800a00c <UART_CheckIdleState>
 800917a:	4603      	mov	r3, r0
}
 800917c:	4618      	mov	r0, r3
 800917e:	3708      	adds	r7, #8
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009184:	b480      	push	{r7}
 8009186:	b091      	sub	sp, #68	; 0x44
 8009188:	af00      	add	r7, sp, #0
 800918a:	60f8      	str	r0, [r7, #12]
 800918c:	60b9      	str	r1, [r7, #8]
 800918e:	4613      	mov	r3, r2
 8009190:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009198:	2b20      	cmp	r3, #32
 800919a:	f040 808c 	bne.w	80092b6 <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d002      	beq.n	80091aa <HAL_UART_Transmit_IT+0x26>
 80091a4:	88fb      	ldrh	r3, [r7, #6]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d101      	bne.n	80091ae <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e084      	b.n	80092b8 <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d101      	bne.n	80091bc <HAL_UART_Transmit_IT+0x38>
 80091b8:	2302      	movs	r3, #2
 80091ba:	e07d      	b.n	80092b8 <HAL_UART_Transmit_IT+0x134>
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	68ba      	ldr	r2, [r7, #8]
 80091c8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	88fa      	ldrh	r2, [r7, #6]
 80091ce:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	88fa      	ldrh	r2, [r7, #6]
 80091d6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2221      	movs	r2, #33	; 0x21
 80091ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80091f8:	d12e      	bne.n	8009258 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009202:	d107      	bne.n	8009214 <HAL_UART_Transmit_IT+0x90>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	691b      	ldr	r3, [r3, #16]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d103      	bne.n	8009214 <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	4a2d      	ldr	r2, [pc, #180]	; (80092c4 <HAL_UART_Transmit_IT+0x140>)
 8009210:	675a      	str	r2, [r3, #116]	; 0x74
 8009212:	e002      	b.n	800921a <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	4a2c      	ldr	r2, [pc, #176]	; (80092c8 <HAL_UART_Transmit_IT+0x144>)
 8009218:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3308      	adds	r3, #8
 8009228:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800922a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922c:	e853 3f00 	ldrex	r3, [r3]
 8009230:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009234:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009238:	63bb      	str	r3, [r7, #56]	; 0x38
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	3308      	adds	r3, #8
 8009240:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009242:	637a      	str	r2, [r7, #52]	; 0x34
 8009244:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009246:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009248:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800924a:	e841 2300 	strex	r3, r2, [r1]
 800924e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009252:	2b00      	cmp	r3, #0
 8009254:	d1e5      	bne.n	8009222 <HAL_UART_Transmit_IT+0x9e>
 8009256:	e02c      	b.n	80092b2 <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009260:	d107      	bne.n	8009272 <HAL_UART_Transmit_IT+0xee>
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d103      	bne.n	8009272 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	4a17      	ldr	r2, [pc, #92]	; (80092cc <HAL_UART_Transmit_IT+0x148>)
 800926e:	675a      	str	r2, [r3, #116]	; 0x74
 8009270:	e002      	b.n	8009278 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	4a16      	ldr	r2, [pc, #88]	; (80092d0 <HAL_UART_Transmit_IT+0x14c>)
 8009276:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2200      	movs	r2, #0
 800927c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	613b      	str	r3, [r7, #16]
   return(result);
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009294:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	461a      	mov	r2, r3
 800929c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800929e:	623b      	str	r3, [r7, #32]
 80092a0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a2:	69f9      	ldr	r1, [r7, #28]
 80092a4:	6a3a      	ldr	r2, [r7, #32]
 80092a6:	e841 2300 	strex	r3, r2, [r1]
 80092aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1e6      	bne.n	8009280 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	e000      	b.n	80092b8 <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 80092b6:	2302      	movs	r3, #2
  }
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3744      	adds	r7, #68	; 0x44
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr
 80092c4:	0800a585 	.word	0x0800a585
 80092c8:	0800a4a5 	.word	0x0800a4a5
 80092cc:	0800a3e3 	.word	0x0800a3e3
 80092d0:	0800a32b 	.word	0x0800a32b

080092d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b0ba      	sub	sp, #232	; 0xe8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	69db      	ldr	r3, [r3, #28]
 80092e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80092fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80092fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8009302:	4013      	ands	r3, r2
 8009304:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009308:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800930c:	2b00      	cmp	r3, #0
 800930e:	d11b      	bne.n	8009348 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009314:	f003 0320 	and.w	r3, r3, #32
 8009318:	2b00      	cmp	r3, #0
 800931a:	d015      	beq.n	8009348 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800931c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009320:	f003 0320 	and.w	r3, r3, #32
 8009324:	2b00      	cmp	r3, #0
 8009326:	d105      	bne.n	8009334 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009328:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800932c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009330:	2b00      	cmp	r3, #0
 8009332:	d009      	beq.n	8009348 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 82d6 	beq.w	80098ea <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	4798      	blx	r3
      }
      return;
 8009346:	e2d0      	b.n	80098ea <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009348:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 811f 	beq.w	8009590 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009352:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8009356:	4b8b      	ldr	r3, [pc, #556]	; (8009584 <HAL_UART_IRQHandler+0x2b0>)
 8009358:	4013      	ands	r3, r2
 800935a:	2b00      	cmp	r3, #0
 800935c:	d106      	bne.n	800936c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800935e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009362:	4b89      	ldr	r3, [pc, #548]	; (8009588 <HAL_UART_IRQHandler+0x2b4>)
 8009364:	4013      	ands	r3, r2
 8009366:	2b00      	cmp	r3, #0
 8009368:	f000 8112 	beq.w	8009590 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800936c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009370:	f003 0301 	and.w	r3, r3, #1
 8009374:	2b00      	cmp	r3, #0
 8009376:	d011      	beq.n	800939c <HAL_UART_IRQHandler+0xc8>
 8009378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800937c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009380:	2b00      	cmp	r3, #0
 8009382:	d00b      	beq.n	800939c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2201      	movs	r2, #1
 800938a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009392:	f043 0201 	orr.w	r2, r3, #1
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800939c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a0:	f003 0302 	and.w	r3, r3, #2
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d011      	beq.n	80093cc <HAL_UART_IRQHandler+0xf8>
 80093a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093ac:	f003 0301 	and.w	r3, r3, #1
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00b      	beq.n	80093cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2202      	movs	r2, #2
 80093ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093c2:	f043 0204 	orr.w	r2, r3, #4
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093d0:	f003 0304 	and.w	r3, r3, #4
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d011      	beq.n	80093fc <HAL_UART_IRQHandler+0x128>
 80093d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093dc:	f003 0301 	and.w	r3, r3, #1
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00b      	beq.n	80093fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2204      	movs	r2, #4
 80093ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093f2:	f043 0202 	orr.w	r2, r3, #2
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80093fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009400:	f003 0308 	and.w	r3, r3, #8
 8009404:	2b00      	cmp	r3, #0
 8009406:	d017      	beq.n	8009438 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800940c:	f003 0320 	and.w	r3, r3, #32
 8009410:	2b00      	cmp	r3, #0
 8009412:	d105      	bne.n	8009420 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009414:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8009418:	4b5a      	ldr	r3, [pc, #360]	; (8009584 <HAL_UART_IRQHandler+0x2b0>)
 800941a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800941c:	2b00      	cmp	r3, #0
 800941e:	d00b      	beq.n	8009438 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2208      	movs	r2, #8
 8009426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800942e:	f043 0208 	orr.w	r2, r3, #8
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800943c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009440:	2b00      	cmp	r3, #0
 8009442:	d012      	beq.n	800946a <HAL_UART_IRQHandler+0x196>
 8009444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009448:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00c      	beq.n	800946a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009458:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009460:	f043 0220 	orr.w	r2, r3, #32
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009470:	2b00      	cmp	r3, #0
 8009472:	f000 823c 	beq.w	80098ee <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800947a:	f003 0320 	and.w	r3, r3, #32
 800947e:	2b00      	cmp	r3, #0
 8009480:	d013      	beq.n	80094aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009486:	f003 0320 	and.w	r3, r3, #32
 800948a:	2b00      	cmp	r3, #0
 800948c:	d105      	bne.n	800949a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800948e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009496:	2b00      	cmp	r3, #0
 8009498:	d007      	beq.n	80094aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d003      	beq.n	80094aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094be:	2b40      	cmp	r3, #64	; 0x40
 80094c0:	d005      	beq.n	80094ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80094c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80094c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d04f      	beq.n	800956e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 feaf 	bl	800a232 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094de:	2b40      	cmp	r3, #64	; 0x40
 80094e0:	d141      	bne.n	8009566 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3308      	adds	r3, #8
 80094e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80094f0:	e853 3f00 	ldrex	r3, [r3]
 80094f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80094f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80094fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009500:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	3308      	adds	r3, #8
 800950a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800950e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009512:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009516:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800951a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800951e:	e841 2300 	strex	r3, r2, [r1]
 8009522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d1d9      	bne.n	80094e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009532:	2b00      	cmp	r3, #0
 8009534:	d013      	beq.n	800955e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800953a:	4a14      	ldr	r2, [pc, #80]	; (800958c <HAL_UART_IRQHandler+0x2b8>)
 800953c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009542:	4618      	mov	r0, r3
 8009544:	f7fc fc4a 	bl	8005ddc <HAL_DMA_Abort_IT>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d017      	beq.n	800957e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009558:	4610      	mov	r0, r2
 800955a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800955c:	e00f      	b.n	800957e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f9d0 	bl	8009904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009564:	e00b      	b.n	800957e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f000 f9cc 	bl	8009904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800956c:	e007      	b.n	800957e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 f9c8 	bl	8009904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2200      	movs	r2, #0
 8009578:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800957c:	e1b7      	b.n	80098ee <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800957e:	bf00      	nop
    return;
 8009580:	e1b5      	b.n	80098ee <HAL_UART_IRQHandler+0x61a>
 8009582:	bf00      	nop
 8009584:	10000001 	.word	0x10000001
 8009588:	04000120 	.word	0x04000120
 800958c:	0800a2ff 	.word	0x0800a2ff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009594:	2b01      	cmp	r3, #1
 8009596:	f040 814a 	bne.w	800982e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800959a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800959e:	f003 0310 	and.w	r3, r3, #16
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 8143 	beq.w	800982e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80095a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095ac:	f003 0310 	and.w	r3, r3, #16
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 813c 	beq.w	800982e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2210      	movs	r2, #16
 80095bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095c8:	2b40      	cmp	r3, #64	; 0x40
 80095ca:	f040 80b5 	bne.w	8009738 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80095da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f000 8187 	beq.w	80098f2 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80095ee:	429a      	cmp	r2, r3
 80095f0:	f080 817f 	bcs.w	80098f2 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80095fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f003 0320 	and.w	r3, r3, #32
 800960a:	2b00      	cmp	r3, #0
 800960c:	f040 8086 	bne.w	800971c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009618:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800961c:	e853 3f00 	ldrex	r3, [r3]
 8009620:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009624:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009628:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800962c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	461a      	mov	r2, r3
 8009636:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800963a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800963e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009642:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009646:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800964a:	e841 2300 	strex	r3, r2, [r1]
 800964e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009652:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1da      	bne.n	8009610 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3308      	adds	r3, #8
 8009660:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009662:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009664:	e853 3f00 	ldrex	r3, [r3]
 8009668:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800966a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800966c:	f023 0301 	bic.w	r3, r3, #1
 8009670:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	3308      	adds	r3, #8
 800967a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800967e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009682:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009684:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009686:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800968a:	e841 2300 	strex	r3, r2, [r1]
 800968e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009690:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1e1      	bne.n	800965a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	3308      	adds	r3, #8
 800969c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096a0:	e853 3f00 	ldrex	r3, [r3]
 80096a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80096a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80096a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	3308      	adds	r3, #8
 80096b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80096ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80096bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80096c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80096c2:	e841 2300 	strex	r3, r2, [r1]
 80096c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80096c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1e3      	bne.n	8009696 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2220      	movs	r2, #32
 80096d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096e4:	e853 3f00 	ldrex	r3, [r3]
 80096e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80096ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096ec:	f023 0310 	bic.w	r3, r3, #16
 80096f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	461a      	mov	r2, r3
 80096fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80096fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8009700:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009702:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009704:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009706:	e841 2300 	strex	r3, r2, [r1]
 800970a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800970c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800970e:	2b00      	cmp	r3, #0
 8009710:	d1e4      	bne.n	80096dc <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009716:	4618      	mov	r0, r3
 8009718:	f7fc fb07 	bl	8005d2a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009728:	b29b      	uxth	r3, r3
 800972a:	1ad3      	subs	r3, r2, r3
 800972c:	b29b      	uxth	r3, r3
 800972e:	4619      	mov	r1, r3
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 f8f1 	bl	8009918 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009736:	e0dc      	b.n	80098f2 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009744:	b29b      	uxth	r3, r3
 8009746:	1ad3      	subs	r3, r2, r3
 8009748:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009752:	b29b      	uxth	r3, r3
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 80ce 	beq.w	80098f6 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800975a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800975e:	2b00      	cmp	r3, #0
 8009760:	f000 80c9 	beq.w	80098f6 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800976a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800976c:	e853 3f00 	ldrex	r3, [r3]
 8009770:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009774:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009778:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	461a      	mov	r2, r3
 8009782:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009786:	647b      	str	r3, [r7, #68]	; 0x44
 8009788:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800978a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800978c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800978e:	e841 2300 	strex	r3, r2, [r1]
 8009792:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009794:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009796:	2b00      	cmp	r3, #0
 8009798:	d1e4      	bne.n	8009764 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	3308      	adds	r3, #8
 80097a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097a4:	e853 3f00 	ldrex	r3, [r3]
 80097a8:	623b      	str	r3, [r7, #32]
   return(result);
 80097aa:	6a3b      	ldr	r3, [r7, #32]
 80097ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097b0:	f023 0301 	bic.w	r3, r3, #1
 80097b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	3308      	adds	r3, #8
 80097be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80097c2:	633a      	str	r2, [r7, #48]	; 0x30
 80097c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80097c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ca:	e841 2300 	strex	r3, r2, [r1]
 80097ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80097d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d1e1      	bne.n	800979a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2220      	movs	r2, #32
 80097da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2200      	movs	r2, #0
 80097e8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	e853 3f00 	ldrex	r3, [r3]
 80097f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f023 0310 	bic.w	r3, r3, #16
 80097fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	461a      	mov	r2, r3
 8009808:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800980c:	61fb      	str	r3, [r7, #28]
 800980e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009810:	69b9      	ldr	r1, [r7, #24]
 8009812:	69fa      	ldr	r2, [r7, #28]
 8009814:	e841 2300 	strex	r3, r2, [r1]
 8009818:	617b      	str	r3, [r7, #20]
   return(result);
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d1e4      	bne.n	80097ea <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009820:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 f876 	bl	8009918 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800982c:	e063      	b.n	80098f6 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800982e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009832:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00e      	beq.n	8009858 <HAL_UART_IRQHandler+0x584>
 800983a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800983e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009842:	2b00      	cmp	r3, #0
 8009844:	d008      	beq.n	8009858 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800984e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 ff37 	bl	800a6c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009856:	e051      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800985c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009860:	2b00      	cmp	r3, #0
 8009862:	d014      	beq.n	800988e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800986c:	2b00      	cmp	r3, #0
 800986e:	d105      	bne.n	800987c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009874:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009878:	2b00      	cmp	r3, #0
 800987a:	d008      	beq.n	800988e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009880:	2b00      	cmp	r3, #0
 8009882:	d03a      	beq.n	80098fa <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	4798      	blx	r3
    }
    return;
 800988c:	e035      	b.n	80098fa <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800988e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009896:	2b00      	cmp	r3, #0
 8009898:	d009      	beq.n	80098ae <HAL_UART_IRQHandler+0x5da>
 800989a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800989e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d003      	beq.n	80098ae <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 fee1 	bl	800a66e <UART_EndTransmit_IT>
    return;
 80098ac:	e026      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80098ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d009      	beq.n	80098ce <HAL_UART_IRQHandler+0x5fa>
 80098ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098be:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d003      	beq.n	80098ce <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 ff10 	bl	800a6ec <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80098cc:	e016      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80098ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d010      	beq.n	80098fc <HAL_UART_IRQHandler+0x628>
 80098da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	da0c      	bge.n	80098fc <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 fef8 	bl	800a6d8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80098e8:	e008      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
      return;
 80098ea:	bf00      	nop
 80098ec:	e006      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
    return;
 80098ee:	bf00      	nop
 80098f0:	e004      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
      return;
 80098f2:	bf00      	nop
 80098f4:	e002      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
      return;
 80098f6:	bf00      	nop
 80098f8:	e000      	b.n	80098fc <HAL_UART_IRQHandler+0x628>
    return;
 80098fa:	bf00      	nop
  }
}
 80098fc:	37e8      	adds	r7, #232	; 0xe8
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
 8009902:	bf00      	nop

08009904 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	460b      	mov	r3, r1
 8009922:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009934:	b08c      	sub	sp, #48	; 0x30
 8009936:	af00      	add	r7, sp, #0
 8009938:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	689a      	ldr	r2, [r3, #8]
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	431a      	orrs	r2, r3
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	695b      	ldr	r3, [r3, #20]
 800994e:	431a      	orrs	r2, r3
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	69db      	ldr	r3, [r3, #28]
 8009954:	4313      	orrs	r3, r2
 8009956:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	4bab      	ldr	r3, [pc, #684]	; (8009c0c <UART_SetConfig+0x2dc>)
 8009960:	4013      	ands	r3, r2
 8009962:	697a      	ldr	r2, [r7, #20]
 8009964:	6812      	ldr	r2, [r2, #0]
 8009966:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009968:	430b      	orrs	r3, r1
 800996a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	68da      	ldr	r2, [r3, #12]
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	430a      	orrs	r2, r1
 8009980:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	699b      	ldr	r3, [r3, #24]
 8009986:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4aa0      	ldr	r2, [pc, #640]	; (8009c10 <UART_SetConfig+0x2e0>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d004      	beq.n	800999c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	6a1b      	ldr	r3, [r3, #32]
 8009996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009998:	4313      	orrs	r3, r2
 800999a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80099a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80099aa:	697a      	ldr	r2, [r7, #20]
 80099ac:	6812      	ldr	r2, [r2, #0]
 80099ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80099b0:	430b      	orrs	r3, r1
 80099b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ba:	f023 010f 	bic.w	r1, r3, #15
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	430a      	orrs	r2, r1
 80099c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a91      	ldr	r2, [pc, #580]	; (8009c14 <UART_SetConfig+0x2e4>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d125      	bne.n	8009a20 <UART_SetConfig+0xf0>
 80099d4:	4b90      	ldr	r3, [pc, #576]	; (8009c18 <UART_SetConfig+0x2e8>)
 80099d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099da:	f003 0303 	and.w	r3, r3, #3
 80099de:	2b03      	cmp	r3, #3
 80099e0:	d81a      	bhi.n	8009a18 <UART_SetConfig+0xe8>
 80099e2:	a201      	add	r2, pc, #4	; (adr r2, 80099e8 <UART_SetConfig+0xb8>)
 80099e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e8:	080099f9 	.word	0x080099f9
 80099ec:	08009a09 	.word	0x08009a09
 80099f0:	08009a01 	.word	0x08009a01
 80099f4:	08009a11 	.word	0x08009a11
 80099f8:	2301      	movs	r3, #1
 80099fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80099fe:	e0d6      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a00:	2302      	movs	r3, #2
 8009a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a06:	e0d2      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a08:	2304      	movs	r3, #4
 8009a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a0e:	e0ce      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a10:	2308      	movs	r3, #8
 8009a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a16:	e0ca      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a18:	2310      	movs	r3, #16
 8009a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a1e:	e0c6      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a7d      	ldr	r2, [pc, #500]	; (8009c1c <UART_SetConfig+0x2ec>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d138      	bne.n	8009a9c <UART_SetConfig+0x16c>
 8009a2a:	4b7b      	ldr	r3, [pc, #492]	; (8009c18 <UART_SetConfig+0x2e8>)
 8009a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a30:	f003 030c 	and.w	r3, r3, #12
 8009a34:	2b0c      	cmp	r3, #12
 8009a36:	d82d      	bhi.n	8009a94 <UART_SetConfig+0x164>
 8009a38:	a201      	add	r2, pc, #4	; (adr r2, 8009a40 <UART_SetConfig+0x110>)
 8009a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3e:	bf00      	nop
 8009a40:	08009a75 	.word	0x08009a75
 8009a44:	08009a95 	.word	0x08009a95
 8009a48:	08009a95 	.word	0x08009a95
 8009a4c:	08009a95 	.word	0x08009a95
 8009a50:	08009a85 	.word	0x08009a85
 8009a54:	08009a95 	.word	0x08009a95
 8009a58:	08009a95 	.word	0x08009a95
 8009a5c:	08009a95 	.word	0x08009a95
 8009a60:	08009a7d 	.word	0x08009a7d
 8009a64:	08009a95 	.word	0x08009a95
 8009a68:	08009a95 	.word	0x08009a95
 8009a6c:	08009a95 	.word	0x08009a95
 8009a70:	08009a8d 	.word	0x08009a8d
 8009a74:	2300      	movs	r3, #0
 8009a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a7a:	e098      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a82:	e094      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a84:	2304      	movs	r3, #4
 8009a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a8a:	e090      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a8c:	2308      	movs	r3, #8
 8009a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a92:	e08c      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a94:	2310      	movs	r3, #16
 8009a96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a9a:	e088      	b.n	8009bae <UART_SetConfig+0x27e>
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a5f      	ldr	r2, [pc, #380]	; (8009c20 <UART_SetConfig+0x2f0>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d125      	bne.n	8009af2 <UART_SetConfig+0x1c2>
 8009aa6:	4b5c      	ldr	r3, [pc, #368]	; (8009c18 <UART_SetConfig+0x2e8>)
 8009aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009ab0:	2b30      	cmp	r3, #48	; 0x30
 8009ab2:	d016      	beq.n	8009ae2 <UART_SetConfig+0x1b2>
 8009ab4:	2b30      	cmp	r3, #48	; 0x30
 8009ab6:	d818      	bhi.n	8009aea <UART_SetConfig+0x1ba>
 8009ab8:	2b20      	cmp	r3, #32
 8009aba:	d00a      	beq.n	8009ad2 <UART_SetConfig+0x1a2>
 8009abc:	2b20      	cmp	r3, #32
 8009abe:	d814      	bhi.n	8009aea <UART_SetConfig+0x1ba>
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d002      	beq.n	8009aca <UART_SetConfig+0x19a>
 8009ac4:	2b10      	cmp	r3, #16
 8009ac6:	d008      	beq.n	8009ada <UART_SetConfig+0x1aa>
 8009ac8:	e00f      	b.n	8009aea <UART_SetConfig+0x1ba>
 8009aca:	2300      	movs	r3, #0
 8009acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ad0:	e06d      	b.n	8009bae <UART_SetConfig+0x27e>
 8009ad2:	2302      	movs	r3, #2
 8009ad4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ad8:	e069      	b.n	8009bae <UART_SetConfig+0x27e>
 8009ada:	2304      	movs	r3, #4
 8009adc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ae0:	e065      	b.n	8009bae <UART_SetConfig+0x27e>
 8009ae2:	2308      	movs	r3, #8
 8009ae4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ae8:	e061      	b.n	8009bae <UART_SetConfig+0x27e>
 8009aea:	2310      	movs	r3, #16
 8009aec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009af0:	e05d      	b.n	8009bae <UART_SetConfig+0x27e>
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a4b      	ldr	r2, [pc, #300]	; (8009c24 <UART_SetConfig+0x2f4>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d125      	bne.n	8009b48 <UART_SetConfig+0x218>
 8009afc:	4b46      	ldr	r3, [pc, #280]	; (8009c18 <UART_SetConfig+0x2e8>)
 8009afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b02:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009b06:	2bc0      	cmp	r3, #192	; 0xc0
 8009b08:	d016      	beq.n	8009b38 <UART_SetConfig+0x208>
 8009b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8009b0c:	d818      	bhi.n	8009b40 <UART_SetConfig+0x210>
 8009b0e:	2b80      	cmp	r3, #128	; 0x80
 8009b10:	d00a      	beq.n	8009b28 <UART_SetConfig+0x1f8>
 8009b12:	2b80      	cmp	r3, #128	; 0x80
 8009b14:	d814      	bhi.n	8009b40 <UART_SetConfig+0x210>
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d002      	beq.n	8009b20 <UART_SetConfig+0x1f0>
 8009b1a:	2b40      	cmp	r3, #64	; 0x40
 8009b1c:	d008      	beq.n	8009b30 <UART_SetConfig+0x200>
 8009b1e:	e00f      	b.n	8009b40 <UART_SetConfig+0x210>
 8009b20:	2300      	movs	r3, #0
 8009b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b26:	e042      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b28:	2302      	movs	r3, #2
 8009b2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b2e:	e03e      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b30:	2304      	movs	r3, #4
 8009b32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b36:	e03a      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b38:	2308      	movs	r3, #8
 8009b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b3e:	e036      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b40:	2310      	movs	r3, #16
 8009b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b46:	e032      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a30      	ldr	r2, [pc, #192]	; (8009c10 <UART_SetConfig+0x2e0>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d12a      	bne.n	8009ba8 <UART_SetConfig+0x278>
 8009b52:	4b31      	ldr	r3, [pc, #196]	; (8009c18 <UART_SetConfig+0x2e8>)
 8009b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009b5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009b60:	d01a      	beq.n	8009b98 <UART_SetConfig+0x268>
 8009b62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009b66:	d81b      	bhi.n	8009ba0 <UART_SetConfig+0x270>
 8009b68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b6c:	d00c      	beq.n	8009b88 <UART_SetConfig+0x258>
 8009b6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b72:	d815      	bhi.n	8009ba0 <UART_SetConfig+0x270>
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d003      	beq.n	8009b80 <UART_SetConfig+0x250>
 8009b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b7c:	d008      	beq.n	8009b90 <UART_SetConfig+0x260>
 8009b7e:	e00f      	b.n	8009ba0 <UART_SetConfig+0x270>
 8009b80:	2300      	movs	r3, #0
 8009b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b86:	e012      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b88:	2302      	movs	r3, #2
 8009b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b8e:	e00e      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b90:	2304      	movs	r3, #4
 8009b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b96:	e00a      	b.n	8009bae <UART_SetConfig+0x27e>
 8009b98:	2308      	movs	r3, #8
 8009b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b9e:	e006      	b.n	8009bae <UART_SetConfig+0x27e>
 8009ba0:	2310      	movs	r3, #16
 8009ba2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ba6:	e002      	b.n	8009bae <UART_SetConfig+0x27e>
 8009ba8:	2310      	movs	r3, #16
 8009baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a17      	ldr	r2, [pc, #92]	; (8009c10 <UART_SetConfig+0x2e0>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	f040 80a8 	bne.w	8009d0a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009bba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009bbe:	2b08      	cmp	r3, #8
 8009bc0:	d834      	bhi.n	8009c2c <UART_SetConfig+0x2fc>
 8009bc2:	a201      	add	r2, pc, #4	; (adr r2, 8009bc8 <UART_SetConfig+0x298>)
 8009bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bc8:	08009bed 	.word	0x08009bed
 8009bcc:	08009c2d 	.word	0x08009c2d
 8009bd0:	08009bf5 	.word	0x08009bf5
 8009bd4:	08009c2d 	.word	0x08009c2d
 8009bd8:	08009bfb 	.word	0x08009bfb
 8009bdc:	08009c2d 	.word	0x08009c2d
 8009be0:	08009c2d 	.word	0x08009c2d
 8009be4:	08009c2d 	.word	0x08009c2d
 8009be8:	08009c03 	.word	0x08009c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bec:	f7fd fafa 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8009bf0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009bf2:	e021      	b.n	8009c38 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bf4:	4b0c      	ldr	r3, [pc, #48]	; (8009c28 <UART_SetConfig+0x2f8>)
 8009bf6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009bf8:	e01e      	b.n	8009c38 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bfa:	f7fd fa85 	bl	8007108 <HAL_RCC_GetSysClockFreq>
 8009bfe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009c00:	e01a      	b.n	8009c38 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009c08:	e016      	b.n	8009c38 <UART_SetConfig+0x308>
 8009c0a:	bf00      	nop
 8009c0c:	cfff69f3 	.word	0xcfff69f3
 8009c10:	40008000 	.word	0x40008000
 8009c14:	40013800 	.word	0x40013800
 8009c18:	40021000 	.word	0x40021000
 8009c1c:	40004400 	.word	0x40004400
 8009c20:	40004800 	.word	0x40004800
 8009c24:	40004c00 	.word	0x40004c00
 8009c28:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009c36:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	f000 812a 	beq.w	8009e94 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c44:	4a9e      	ldr	r2, [pc, #632]	; (8009ec0 <UART_SetConfig+0x590>)
 8009c46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c52:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	685a      	ldr	r2, [r3, #4]
 8009c58:	4613      	mov	r3, r2
 8009c5a:	005b      	lsls	r3, r3, #1
 8009c5c:	4413      	add	r3, r2
 8009c5e:	69ba      	ldr	r2, [r7, #24]
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d305      	bcc.n	8009c70 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c6a:	69ba      	ldr	r2, [r7, #24]
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	d903      	bls.n	8009c78 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009c76:	e10d      	b.n	8009e94 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	60bb      	str	r3, [r7, #8]
 8009c7e:	60fa      	str	r2, [r7, #12]
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c84:	4a8e      	ldr	r2, [pc, #568]	; (8009ec0 <UART_SetConfig+0x590>)
 8009c86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	603b      	str	r3, [r7, #0]
 8009c90:	607a      	str	r2, [r7, #4]
 8009c92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009c9a:	f7f7 f81d 	bl	8000cd8 <__aeabi_uldivmod>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	4610      	mov	r0, r2
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	f04f 0200 	mov.w	r2, #0
 8009caa:	f04f 0300 	mov.w	r3, #0
 8009cae:	020b      	lsls	r3, r1, #8
 8009cb0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009cb4:	0202      	lsls	r2, r0, #8
 8009cb6:	6979      	ldr	r1, [r7, #20]
 8009cb8:	6849      	ldr	r1, [r1, #4]
 8009cba:	0849      	lsrs	r1, r1, #1
 8009cbc:	2000      	movs	r0, #0
 8009cbe:	460c      	mov	r4, r1
 8009cc0:	4605      	mov	r5, r0
 8009cc2:	eb12 0804 	adds.w	r8, r2, r4
 8009cc6:	eb43 0905 	adc.w	r9, r3, r5
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	469a      	mov	sl, r3
 8009cd2:	4693      	mov	fp, r2
 8009cd4:	4652      	mov	r2, sl
 8009cd6:	465b      	mov	r3, fp
 8009cd8:	4640      	mov	r0, r8
 8009cda:	4649      	mov	r1, r9
 8009cdc:	f7f6 fffc 	bl	8000cd8 <__aeabi_uldivmod>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009ce8:	6a3b      	ldr	r3, [r7, #32]
 8009cea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009cee:	d308      	bcc.n	8009d02 <UART_SetConfig+0x3d2>
 8009cf0:	6a3b      	ldr	r3, [r7, #32]
 8009cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009cf6:	d204      	bcs.n	8009d02 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	6a3a      	ldr	r2, [r7, #32]
 8009cfe:	60da      	str	r2, [r3, #12]
 8009d00:	e0c8      	b.n	8009e94 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009d02:	2301      	movs	r3, #1
 8009d04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009d08:	e0c4      	b.n	8009e94 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	69db      	ldr	r3, [r3, #28]
 8009d0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d12:	d167      	bne.n	8009de4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009d14:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009d18:	2b08      	cmp	r3, #8
 8009d1a:	d828      	bhi.n	8009d6e <UART_SetConfig+0x43e>
 8009d1c:	a201      	add	r2, pc, #4	; (adr r2, 8009d24 <UART_SetConfig+0x3f4>)
 8009d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d22:	bf00      	nop
 8009d24:	08009d49 	.word	0x08009d49
 8009d28:	08009d51 	.word	0x08009d51
 8009d2c:	08009d59 	.word	0x08009d59
 8009d30:	08009d6f 	.word	0x08009d6f
 8009d34:	08009d5f 	.word	0x08009d5f
 8009d38:	08009d6f 	.word	0x08009d6f
 8009d3c:	08009d6f 	.word	0x08009d6f
 8009d40:	08009d6f 	.word	0x08009d6f
 8009d44:	08009d67 	.word	0x08009d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d48:	f7fd fa4c 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8009d4c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009d4e:	e014      	b.n	8009d7a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d50:	f7fd fa5e 	bl	8007210 <HAL_RCC_GetPCLK2Freq>
 8009d54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009d56:	e010      	b.n	8009d7a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d58:	4b5a      	ldr	r3, [pc, #360]	; (8009ec4 <UART_SetConfig+0x594>)
 8009d5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009d5c:	e00d      	b.n	8009d7a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d5e:	f7fd f9d3 	bl	8007108 <HAL_RCC_GetSysClockFreq>
 8009d62:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009d64:	e009      	b.n	8009d7a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009d6c:	e005      	b.n	8009d7a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009d78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	f000 8089 	beq.w	8009e94 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d86:	4a4e      	ldr	r2, [pc, #312]	; (8009ec0 <UART_SetConfig+0x590>)
 8009d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d90:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d94:	005a      	lsls	r2, r3, #1
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	085b      	lsrs	r3, r3, #1
 8009d9c:	441a      	add	r2, r3
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009da6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009da8:	6a3b      	ldr	r3, [r7, #32]
 8009daa:	2b0f      	cmp	r3, #15
 8009dac:	d916      	bls.n	8009ddc <UART_SetConfig+0x4ac>
 8009dae:	6a3b      	ldr	r3, [r7, #32]
 8009db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009db4:	d212      	bcs.n	8009ddc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009db6:	6a3b      	ldr	r3, [r7, #32]
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	f023 030f 	bic.w	r3, r3, #15
 8009dbe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	085b      	lsrs	r3, r3, #1
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	f003 0307 	and.w	r3, r3, #7
 8009dca:	b29a      	uxth	r2, r3
 8009dcc:	8bfb      	ldrh	r3, [r7, #30]
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	8bfa      	ldrh	r2, [r7, #30]
 8009dd8:	60da      	str	r2, [r3, #12]
 8009dda:	e05b      	b.n	8009e94 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009de2:	e057      	b.n	8009e94 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009de4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009de8:	2b08      	cmp	r3, #8
 8009dea:	d828      	bhi.n	8009e3e <UART_SetConfig+0x50e>
 8009dec:	a201      	add	r2, pc, #4	; (adr r2, 8009df4 <UART_SetConfig+0x4c4>)
 8009dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df2:	bf00      	nop
 8009df4:	08009e19 	.word	0x08009e19
 8009df8:	08009e21 	.word	0x08009e21
 8009dfc:	08009e29 	.word	0x08009e29
 8009e00:	08009e3f 	.word	0x08009e3f
 8009e04:	08009e2f 	.word	0x08009e2f
 8009e08:	08009e3f 	.word	0x08009e3f
 8009e0c:	08009e3f 	.word	0x08009e3f
 8009e10:	08009e3f 	.word	0x08009e3f
 8009e14:	08009e37 	.word	0x08009e37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e18:	f7fd f9e4 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8009e1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009e1e:	e014      	b.n	8009e4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e20:	f7fd f9f6 	bl	8007210 <HAL_RCC_GetPCLK2Freq>
 8009e24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009e26:	e010      	b.n	8009e4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e28:	4b26      	ldr	r3, [pc, #152]	; (8009ec4 <UART_SetConfig+0x594>)
 8009e2a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009e2c:	e00d      	b.n	8009e4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e2e:	f7fd f96b 	bl	8007108 <HAL_RCC_GetSysClockFreq>
 8009e32:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009e34:	e009      	b.n	8009e4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009e3c:	e005      	b.n	8009e4a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009e48:	bf00      	nop
    }

    if (pclk != 0U)
 8009e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d021      	beq.n	8009e94 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e54:	4a1a      	ldr	r2, [pc, #104]	; (8009ec0 <UART_SetConfig+0x590>)
 8009e56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	085b      	lsrs	r3, r3, #1
 8009e68:	441a      	add	r2, r3
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e74:	6a3b      	ldr	r3, [r7, #32]
 8009e76:	2b0f      	cmp	r3, #15
 8009e78:	d909      	bls.n	8009e8e <UART_SetConfig+0x55e>
 8009e7a:	6a3b      	ldr	r3, [r7, #32]
 8009e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e80:	d205      	bcs.n	8009e8e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e82:	6a3b      	ldr	r3, [r7, #32]
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	60da      	str	r2, [r3, #12]
 8009e8c:	e002      	b.n	8009e94 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	2200      	movs	r2, #0
 8009eae:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009eb0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3730      	adds	r7, #48	; 0x30
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ebe:	bf00      	nop
 8009ec0:	0800fbc8 	.word	0x0800fbc8
 8009ec4:	00f42400 	.word	0x00f42400

08009ec8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ed4:	f003 0301 	and.w	r3, r3, #1
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d00a      	beq.n	8009ef2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	430a      	orrs	r2, r1
 8009ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef6:	f003 0302 	and.w	r3, r3, #2
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d00a      	beq.n	8009f14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	430a      	orrs	r2, r1
 8009f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f18:	f003 0304 	and.w	r3, r3, #4
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d00a      	beq.n	8009f36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	430a      	orrs	r2, r1
 8009f34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f3a:	f003 0308 	and.w	r3, r3, #8
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d00a      	beq.n	8009f58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	430a      	orrs	r2, r1
 8009f56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f5c:	f003 0310 	and.w	r3, r3, #16
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d00a      	beq.n	8009f7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	430a      	orrs	r2, r1
 8009f78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f7e:	f003 0320 	and.w	r3, r3, #32
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00a      	beq.n	8009f9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	430a      	orrs	r2, r1
 8009f9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d01a      	beq.n	8009fde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	430a      	orrs	r2, r1
 8009fbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009fc6:	d10a      	bne.n	8009fde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	430a      	orrs	r2, r1
 8009fdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d00a      	beq.n	800a000 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	605a      	str	r2, [r3, #4]
  }
}
 800a000:	bf00      	nop
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr

0800a00c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b086      	sub	sp, #24
 800a010:	af02      	add	r7, sp, #8
 800a012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a01c:	f7f9 fb86 	bl	800372c <HAL_GetTick>
 800a020:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f003 0308 	and.w	r3, r3, #8
 800a02c:	2b08      	cmp	r3, #8
 800a02e:	d10e      	bne.n	800a04e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a030:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a034:	9300      	str	r3, [sp, #0]
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2200      	movs	r2, #0
 800a03a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 f82f 	bl	800a0a2 <UART_WaitOnFlagUntilTimeout>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d001      	beq.n	800a04e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a04a:	2303      	movs	r3, #3
 800a04c:	e025      	b.n	800a09a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f003 0304 	and.w	r3, r3, #4
 800a058:	2b04      	cmp	r3, #4
 800a05a:	d10e      	bne.n	800a07a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a05c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a060:	9300      	str	r3, [sp, #0]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2200      	movs	r2, #0
 800a066:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 f819 	bl	800a0a2 <UART_WaitOnFlagUntilTimeout>
 800a070:	4603      	mov	r3, r0
 800a072:	2b00      	cmp	r3, #0
 800a074:	d001      	beq.n	800a07a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a076:	2303      	movs	r3, #3
 800a078:	e00f      	b.n	800a09a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2220      	movs	r2, #32
 800a07e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2220      	movs	r2, #32
 800a086:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2200      	movs	r2, #0
 800a08e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2200      	movs	r2, #0
 800a094:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b09c      	sub	sp, #112	; 0x70
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	60f8      	str	r0, [r7, #12]
 800a0aa:	60b9      	str	r1, [r7, #8]
 800a0ac:	603b      	str	r3, [r7, #0]
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0b2:	e0a9      	b.n	800a208 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ba:	f000 80a5 	beq.w	800a208 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0be:	f7f9 fb35 	bl	800372c <HAL_GetTick>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	1ad3      	subs	r3, r2, r3
 800a0c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d302      	bcc.n	800a0d4 <UART_WaitOnFlagUntilTimeout+0x32>
 800a0ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d140      	bne.n	800a156 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a0dc:	e853 3f00 	ldrex	r3, [r3]
 800a0e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a0e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a0e8:	667b      	str	r3, [r7, #100]	; 0x64
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a0f4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a0f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a0fa:	e841 2300 	strex	r3, r2, [r1]
 800a0fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a100:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1e6      	bne.n	800a0d4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	3308      	adds	r3, #8
 800a10c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a110:	e853 3f00 	ldrex	r3, [r3]
 800a114:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a118:	f023 0301 	bic.w	r3, r3, #1
 800a11c:	663b      	str	r3, [r7, #96]	; 0x60
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	3308      	adds	r3, #8
 800a124:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a126:	64ba      	str	r2, [r7, #72]	; 0x48
 800a128:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a12a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a12c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a12e:	e841 2300 	strex	r3, r2, [r1]
 800a132:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a134:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a136:	2b00      	cmp	r3, #0
 800a138:	d1e5      	bne.n	800a106 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2220      	movs	r2, #32
 800a13e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2220      	movs	r2, #32
 800a146:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2200      	movs	r2, #0
 800a14e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a152:	2303      	movs	r3, #3
 800a154:	e069      	b.n	800a22a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f003 0304 	and.w	r3, r3, #4
 800a160:	2b00      	cmp	r3, #0
 800a162:	d051      	beq.n	800a208 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	69db      	ldr	r3, [r3, #28]
 800a16a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a16e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a172:	d149      	bne.n	800a208 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a17c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a186:	e853 3f00 	ldrex	r3, [r3]
 800a18a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a192:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	461a      	mov	r2, r3
 800a19a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a19c:	637b      	str	r3, [r7, #52]	; 0x34
 800a19e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1a4:	e841 2300 	strex	r3, r2, [r1]
 800a1a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1e6      	bne.n	800a17e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	3308      	adds	r3, #8
 800a1b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	e853 3f00 	ldrex	r3, [r3]
 800a1be:	613b      	str	r3, [r7, #16]
   return(result);
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	f023 0301 	bic.w	r3, r3, #1
 800a1c6:	66bb      	str	r3, [r7, #104]	; 0x68
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	3308      	adds	r3, #8
 800a1ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a1d0:	623a      	str	r2, [r7, #32]
 800a1d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d4:	69f9      	ldr	r1, [r7, #28]
 800a1d6:	6a3a      	ldr	r2, [r7, #32]
 800a1d8:	e841 2300 	strex	r3, r2, [r1]
 800a1dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1de:	69bb      	ldr	r3, [r7, #24]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d1e5      	bne.n	800a1b0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2220      	movs	r2, #32
 800a1e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	2220      	movs	r2, #32
 800a1f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2220      	movs	r2, #32
 800a1f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a204:	2303      	movs	r3, #3
 800a206:	e010      	b.n	800a22a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	69da      	ldr	r2, [r3, #28]
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	4013      	ands	r3, r2
 800a212:	68ba      	ldr	r2, [r7, #8]
 800a214:	429a      	cmp	r2, r3
 800a216:	bf0c      	ite	eq
 800a218:	2301      	moveq	r3, #1
 800a21a:	2300      	movne	r3, #0
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	79fb      	ldrb	r3, [r7, #7]
 800a222:	429a      	cmp	r2, r3
 800a224:	f43f af46 	beq.w	800a0b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3770      	adds	r7, #112	; 0x70
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}

0800a232 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a232:	b480      	push	{r7}
 800a234:	b095      	sub	sp, #84	; 0x54
 800a236:	af00      	add	r7, sp, #0
 800a238:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a242:	e853 3f00 	ldrex	r3, [r3]
 800a246:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a24a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a24e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	461a      	mov	r2, r3
 800a256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a258:	643b      	str	r3, [r7, #64]	; 0x40
 800a25a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a25e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a260:	e841 2300 	strex	r3, r2, [r1]
 800a264:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d1e6      	bne.n	800a23a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3308      	adds	r3, #8
 800a272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a274:	6a3b      	ldr	r3, [r7, #32]
 800a276:	e853 3f00 	ldrex	r3, [r3]
 800a27a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a27c:	69fb      	ldr	r3, [r7, #28]
 800a27e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a282:	f023 0301 	bic.w	r3, r3, #1
 800a286:	64bb      	str	r3, [r7, #72]	; 0x48
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	3308      	adds	r3, #8
 800a28e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a290:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a292:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a296:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a298:	e841 2300 	strex	r3, r2, [r1]
 800a29c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a29e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d1e3      	bne.n	800a26c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d118      	bne.n	800a2de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	e853 3f00 	ldrex	r3, [r3]
 800a2b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	f023 0310 	bic.w	r3, r3, #16
 800a2c0:	647b      	str	r3, [r7, #68]	; 0x44
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2ca:	61bb      	str	r3, [r7, #24]
 800a2cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ce:	6979      	ldr	r1, [r7, #20]
 800a2d0:	69ba      	ldr	r2, [r7, #24]
 800a2d2:	e841 2300 	strex	r3, r2, [r1]
 800a2d6:	613b      	str	r3, [r7, #16]
   return(result);
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d1e6      	bne.n	800a2ac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2220      	movs	r2, #32
 800a2e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a2f2:	bf00      	nop
 800a2f4:	3754      	adds	r7, #84	; 0x54
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr

0800a2fe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b084      	sub	sp, #16
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a30a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2200      	movs	r2, #0
 800a310:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2200      	movs	r2, #0
 800a318:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f7ff faf1 	bl	8009904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a322:	bf00      	nop
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a32a:	b480      	push	{r7}
 800a32c:	b08f      	sub	sp, #60	; 0x3c
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a338:	2b21      	cmp	r3, #33	; 0x21
 800a33a:	d14c      	bne.n	800a3d6 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a342:	b29b      	uxth	r3, r3
 800a344:	2b00      	cmp	r3, #0
 800a346:	d132      	bne.n	800a3ae <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a34e:	6a3b      	ldr	r3, [r7, #32]
 800a350:	e853 3f00 	ldrex	r3, [r3]
 800a354:	61fb      	str	r3, [r7, #28]
   return(result);
 800a356:	69fb      	ldr	r3, [r7, #28]
 800a358:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a35c:	637b      	str	r3, [r7, #52]	; 0x34
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	461a      	mov	r2, r3
 800a364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a366:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a368:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a36a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a36c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a36e:	e841 2300 	strex	r3, r2, [r1]
 800a372:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a376:	2b00      	cmp	r3, #0
 800a378:	d1e6      	bne.n	800a348 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	60bb      	str	r3, [r7, #8]
   return(result);
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a38e:	633b      	str	r3, [r7, #48]	; 0x30
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	461a      	mov	r2, r3
 800a396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a398:	61bb      	str	r3, [r7, #24]
 800a39a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39c:	6979      	ldr	r1, [r7, #20]
 800a39e:	69ba      	ldr	r2, [r7, #24]
 800a3a0:	e841 2300 	strex	r3, r2, [r1]
 800a3a4:	613b      	str	r3, [r7, #16]
   return(result);
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1e6      	bne.n	800a37a <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a3ac:	e013      	b.n	800a3d6 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3b2:	781a      	ldrb	r2, [r3, #0]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3be:	1c5a      	adds	r2, r3, #1
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800a3d6:	bf00      	nop
 800a3d8:	373c      	adds	r7, #60	; 0x3c
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr

0800a3e2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a3e2:	b480      	push	{r7}
 800a3e4:	b091      	sub	sp, #68	; 0x44
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a3f0:	2b21      	cmp	r3, #33	; 0x21
 800a3f2:	d151      	bne.n	800a498 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d132      	bne.n	800a466 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a408:	e853 3f00 	ldrex	r3, [r3]
 800a40c:	623b      	str	r3, [r7, #32]
   return(result);
 800a40e:	6a3b      	ldr	r3, [r7, #32]
 800a410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a414:	63bb      	str	r3, [r7, #56]	; 0x38
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	461a      	mov	r2, r3
 800a41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a41e:	633b      	str	r3, [r7, #48]	; 0x30
 800a420:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a422:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a426:	e841 2300 	strex	r3, r2, [r1]
 800a42a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a42c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1e6      	bne.n	800a400 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	e853 3f00 	ldrex	r3, [r3]
 800a43e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a446:	637b      	str	r3, [r7, #52]	; 0x34
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	461a      	mov	r2, r3
 800a44e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a450:	61fb      	str	r3, [r7, #28]
 800a452:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a454:	69b9      	ldr	r1, [r7, #24]
 800a456:	69fa      	ldr	r2, [r7, #28]
 800a458:	e841 2300 	strex	r3, r2, [r1]
 800a45c:	617b      	str	r3, [r7, #20]
   return(result);
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d1e6      	bne.n	800a432 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a464:	e018      	b.n	800a498 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a46a:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a46c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a46e:	881b      	ldrh	r3, [r3, #0]
 800a470:	461a      	mov	r2, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a47a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a480:	1c9a      	adds	r2, r3, #2
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	3b01      	subs	r3, #1
 800a490:	b29a      	uxth	r2, r3
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800a498:	bf00      	nop
 800a49a:	3744      	adds	r7, #68	; 0x44
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b091      	sub	sp, #68	; 0x44
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4b2:	2b21      	cmp	r3, #33	; 0x21
 800a4b4:	d160      	bne.n	800a578 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a4bc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a4be:	e057      	b.n	800a570 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d133      	bne.n	800a534 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	3308      	adds	r3, #8
 800a4d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4d6:	e853 3f00 	ldrex	r3, [r3]
 800a4da:	623b      	str	r3, [r7, #32]
   return(result);
 800a4dc:	6a3b      	ldr	r3, [r7, #32]
 800a4de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a4e2:	63bb      	str	r3, [r7, #56]	; 0x38
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	3308      	adds	r3, #8
 800a4ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a4ec:	633a      	str	r2, [r7, #48]	; 0x30
 800a4ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a4f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4f4:	e841 2300 	strex	r3, r2, [r1]
 800a4f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d1e5      	bne.n	800a4cc <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	e853 3f00 	ldrex	r3, [r3]
 800a50c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a514:	637b      	str	r3, [r7, #52]	; 0x34
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	461a      	mov	r2, r3
 800a51c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a51e:	61fb      	str	r3, [r7, #28]
 800a520:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a522:	69b9      	ldr	r1, [r7, #24]
 800a524:	69fa      	ldr	r2, [r7, #28]
 800a526:	e841 2300 	strex	r3, r2, [r1]
 800a52a:	617b      	str	r3, [r7, #20]
   return(result);
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1e6      	bne.n	800a500 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a532:	e021      	b.n	800a578 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	69db      	ldr	r3, [r3, #28]
 800a53a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d013      	beq.n	800a56a <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a546:	781a      	ldrb	r2, [r3, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a552:	1c5a      	adds	r2, r3, #1
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a55e:	b29b      	uxth	r3, r3
 800a560:	3b01      	subs	r3, #1
 800a562:	b29a      	uxth	r2, r3
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a56a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a56c:	3b01      	subs	r3, #1
 800a56e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a570:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a572:	2b00      	cmp	r3, #0
 800a574:	d1a4      	bne.n	800a4c0 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a576:	e7ff      	b.n	800a578 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a578:	bf00      	nop
 800a57a:	3744      	adds	r7, #68	; 0x44
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a584:	b480      	push	{r7}
 800a586:	b091      	sub	sp, #68	; 0x44
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a592:	2b21      	cmp	r3, #33	; 0x21
 800a594:	d165      	bne.n	800a662 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a59c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a59e:	e05c      	b.n	800a65a <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d133      	bne.n	800a614 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	3308      	adds	r3, #8
 800a5b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b4:	6a3b      	ldr	r3, [r7, #32]
 800a5b6:	e853 3f00 	ldrex	r3, [r3]
 800a5ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800a5bc:	69fb      	ldr	r3, [r7, #28]
 800a5be:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a5c2:	637b      	str	r3, [r7, #52]	; 0x34
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	3308      	adds	r3, #8
 800a5ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a5cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a5ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a5d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5d4:	e841 2300 	strex	r3, r2, [r1]
 800a5d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a5da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1e5      	bne.n	800a5ac <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	e853 3f00 	ldrex	r3, [r3]
 800a5ec:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5f4:	633b      	str	r3, [r7, #48]	; 0x30
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fe:	61bb      	str	r3, [r7, #24]
 800a600:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a602:	6979      	ldr	r1, [r7, #20]
 800a604:	69ba      	ldr	r2, [r7, #24]
 800a606:	e841 2300 	strex	r3, r2, [r1]
 800a60a:	613b      	str	r3, [r7, #16]
   return(result);
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d1e6      	bne.n	800a5e0 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a612:	e026      	b.n	800a662 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	69db      	ldr	r3, [r3, #28]
 800a61a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d018      	beq.n	800a654 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a626:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a62a:	881b      	ldrh	r3, [r3, #0]
 800a62c:	461a      	mov	r2, r3
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a636:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a63c:	1c9a      	adds	r2, r3, #2
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a648:	b29b      	uxth	r3, r3
 800a64a:	3b01      	subs	r3, #1
 800a64c:	b29a      	uxth	r2, r3
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a654:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a656:	3b01      	subs	r3, #1
 800a658:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a65a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d19f      	bne.n	800a5a0 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a660:	e7ff      	b.n	800a662 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a662:	bf00      	nop
 800a664:	3744      	adds	r7, #68	; 0x44
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a66e:	b580      	push	{r7, lr}
 800a670:	b088      	sub	sp, #32
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	e853 3f00 	ldrex	r3, [r3]
 800a682:	60bb      	str	r3, [r7, #8]
   return(result);
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a68a:	61fb      	str	r3, [r7, #28]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	461a      	mov	r2, r3
 800a692:	69fb      	ldr	r3, [r7, #28]
 800a694:	61bb      	str	r3, [r7, #24]
 800a696:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a698:	6979      	ldr	r1, [r7, #20]
 800a69a:	69ba      	ldr	r2, [r7, #24]
 800a69c:	e841 2300 	strex	r3, r2, [r1]
 800a6a0:	613b      	str	r3, [r7, #16]
   return(result);
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d1e6      	bne.n	800a676 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2220      	movs	r2, #32
 800a6ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f7f6 fc8c 	bl	8000fd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6bc:	bf00      	nop
 800a6be:	3720      	adds	r7, #32
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a6cc:	bf00      	nop
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a6e0:	bf00      	nop
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a6f4:	bf00      	nop
 800a6f6:	370c      	adds	r7, #12
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a700:	b480      	push	{r7}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a70e:	2b01      	cmp	r3, #1
 800a710:	d101      	bne.n	800a716 <HAL_UARTEx_DisableFifoMode+0x16>
 800a712:	2302      	movs	r3, #2
 800a714:	e027      	b.n	800a766 <HAL_UARTEx_DisableFifoMode+0x66>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2201      	movs	r2, #1
 800a71a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2224      	movs	r2, #36	; 0x24
 800a722:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	681a      	ldr	r2, [r3, #0]
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f022 0201 	bic.w	r2, r2, #1
 800a73c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a744:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2220      	movs	r2, #32
 800a758:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2200      	movs	r2, #0
 800a760:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3714      	adds	r7, #20
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr

0800a772 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a772:	b580      	push	{r7, lr}
 800a774:	b084      	sub	sp, #16
 800a776:	af00      	add	r7, sp, #0
 800a778:	6078      	str	r0, [r7, #4]
 800a77a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a782:	2b01      	cmp	r3, #1
 800a784:	d101      	bne.n	800a78a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a786:	2302      	movs	r3, #2
 800a788:	e02d      	b.n	800a7e6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2201      	movs	r2, #1
 800a78e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2224      	movs	r2, #36	; 0x24
 800a796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f022 0201 	bic.w	r2, r2, #1
 800a7b0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	683a      	ldr	r2, [r7, #0]
 800a7c2:	430a      	orrs	r2, r1
 800a7c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f850 	bl	800a86c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2220      	movs	r2, #32
 800a7d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3710      	adds	r7, #16
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b084      	sub	sp, #16
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
 800a7f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d101      	bne.n	800a806 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a802:	2302      	movs	r3, #2
 800a804:	e02d      	b.n	800a862 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2201      	movs	r2, #1
 800a80a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2224      	movs	r2, #36	; 0x24
 800a812:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	681a      	ldr	r2, [r3, #0]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f022 0201 	bic.w	r2, r2, #1
 800a82c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	683a      	ldr	r2, [r7, #0]
 800a83e:	430a      	orrs	r2, r1
 800a840:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 f812 	bl	800a86c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	68fa      	ldr	r2, [r7, #12]
 800a84e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2220      	movs	r2, #32
 800a854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a860:	2300      	movs	r3, #0
}
 800a862:	4618      	mov	r0, r3
 800a864:	3710      	adds	r7, #16
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
	...

0800a86c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d108      	bne.n	800a88e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2201      	movs	r2, #1
 800a880:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2201      	movs	r2, #1
 800a888:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a88c:	e031      	b.n	800a8f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a88e:	2308      	movs	r3, #8
 800a890:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a892:	2308      	movs	r3, #8
 800a894:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	0e5b      	lsrs	r3, r3, #25
 800a89e:	b2db      	uxtb	r3, r3
 800a8a0:	f003 0307 	and.w	r3, r3, #7
 800a8a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	0f5b      	lsrs	r3, r3, #29
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	f003 0307 	and.w	r3, r3, #7
 800a8b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8b6:	7bbb      	ldrb	r3, [r7, #14]
 800a8b8:	7b3a      	ldrb	r2, [r7, #12]
 800a8ba:	4911      	ldr	r1, [pc, #68]	; (800a900 <UARTEx_SetNbDataToProcess+0x94>)
 800a8bc:	5c8a      	ldrb	r2, [r1, r2]
 800a8be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a8c2:	7b3a      	ldrb	r2, [r7, #12]
 800a8c4:	490f      	ldr	r1, [pc, #60]	; (800a904 <UARTEx_SetNbDataToProcess+0x98>)
 800a8c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8cc:	b29a      	uxth	r2, r3
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a8d4:	7bfb      	ldrb	r3, [r7, #15]
 800a8d6:	7b7a      	ldrb	r2, [r7, #13]
 800a8d8:	4909      	ldr	r1, [pc, #36]	; (800a900 <UARTEx_SetNbDataToProcess+0x94>)
 800a8da:	5c8a      	ldrb	r2, [r1, r2]
 800a8dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a8e0:	7b7a      	ldrb	r2, [r7, #13]
 800a8e2:	4908      	ldr	r1, [pc, #32]	; (800a904 <UARTEx_SetNbDataToProcess+0x98>)
 800a8e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a8e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8ea:	b29a      	uxth	r2, r3
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a8f2:	bf00      	nop
 800a8f4:	3714      	adds	r7, #20
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	0800fbe0 	.word	0x0800fbe0
 800a904:	0800fbe8 	.word	0x0800fbe8

0800a908 <SPI4W_Write_Byte>:
		Gpio analog SPI
	I2C_Write_Byte(value, cmd):
		HAL library hardware I2C
********************************************************************************/
uint8_t SPI4W_Write_Byte(uint8_t value)
{
 800a908:	b480      	push	{r7}
 800a90a:	b083      	sub	sp, #12
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	4603      	mov	r3, r0
 800a910:	71fb      	strb	r3, [r7, #7]
        SPI_SCK_1;
        Driver_Delay_us(10);
        value = (value << 1);
    }
#else
    __HAL_SPI_ENABLE(&hspi1);
 800a912:	4b17      	ldr	r3, [pc, #92]	; (800a970 <SPI4W_Write_Byte+0x68>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	681a      	ldr	r2, [r3, #0]
 800a918:	4b15      	ldr	r3, [pc, #84]	; (800a970 <SPI4W_Write_Byte+0x68>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a920:	601a      	str	r2, [r3, #0]
    SPI1->CR2 |= (1) << 12;
 800a922:	4b14      	ldr	r3, [pc, #80]	; (800a974 <SPI4W_Write_Byte+0x6c>)
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	4a13      	ldr	r2, [pc, #76]	; (800a974 <SPI4W_Write_Byte+0x6c>)
 800a928:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a92c:	6053      	str	r3, [r2, #4]

    while((SPI1->SR & (1 << 1)) == 0)
 800a92e:	bf00      	nop
 800a930:	4b10      	ldr	r3, [pc, #64]	; (800a974 <SPI4W_Write_Byte+0x6c>)
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	f003 0302 	and.w	r3, r3, #2
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d0f9      	beq.n	800a930 <SPI4W_Write_Byte+0x28>
        ;

    *((__IO uint8_t *)(&SPI1->DR)) = value;
 800a93c:	4a0e      	ldr	r2, [pc, #56]	; (800a978 <SPI4W_Write_Byte+0x70>)
 800a93e:	79fb      	ldrb	r3, [r7, #7]
 800a940:	7013      	strb	r3, [r2, #0]

    while(SPI1->SR & (1 << 7)) ; //Wait for not busy
 800a942:	bf00      	nop
 800a944:	4b0b      	ldr	r3, [pc, #44]	; (800a974 <SPI4W_Write_Byte+0x6c>)
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d1f9      	bne.n	800a944 <SPI4W_Write_Byte+0x3c>

    while((SPI1->SR & (1 << 0)) == 0) ; // Wait for the receiving area to be empty
 800a950:	bf00      	nop
 800a952:	4b08      	ldr	r3, [pc, #32]	; (800a974 <SPI4W_Write_Byte+0x6c>)
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	f003 0301 	and.w	r3, r3, #1
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d0f9      	beq.n	800a952 <SPI4W_Write_Byte+0x4a>

    return *((__IO uint8_t *)(&SPI1->DR));
 800a95e:	4b06      	ldr	r3, [pc, #24]	; (800a978 <SPI4W_Write_Byte+0x70>)
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	b2db      	uxtb	r3, r3
#endif
}
 800a964:	4618      	mov	r0, r3
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr
 800a970:	2000074c 	.word	0x2000074c
 800a974:	40013000 	.word	0x40013000
 800a978:	4001300c 	.word	0x4001300c

0800a97c <Driver_Delay_ms>:
note:
	Driver_Delay_ms(xms) : Delay x ms
	Driver_Delay_us(xus) : Delay x us
********************************************************************************/
void Driver_Delay_ms(uint32_t xms)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b082      	sub	sp, #8
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
    HAL_Delay(xms);
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f7f8 fedd 	bl	8003744 <HAL_Delay>
}
 800a98a:	bf00      	nop
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}
	...

0800a994 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 800a994:	b480      	push	{r7}
 800a996:	b085      	sub	sp, #20
 800a998:	af00      	add	r7, sp, #0
 800a99a:	60f8      	str	r0, [r7, #12]
 800a99c:	4608      	mov	r0, r1
 800a99e:	4611      	mov	r1, r2
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	817b      	strh	r3, [r7, #10]
 800a9a6:	460b      	mov	r3, r1
 800a9a8:	813b      	strh	r3, [r7, #8]
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 800a9ae:	4b23      	ldr	r3, [pc, #140]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 800a9b4:	4a21      	ldr	r2, [pc, #132]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 800a9ba:	4a20      	ldr	r2, [pc, #128]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9bc:	897b      	ldrh	r3, [r7, #10]
 800a9be:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 800a9c0:	4a1e      	ldr	r2, [pc, #120]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9c2:	893b      	ldrh	r3, [r7, #8]
 800a9c4:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 800a9c6:	4a1d      	ldr	r2, [pc, #116]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9c8:	8b3b      	ldrh	r3, [r7, #24]
 800a9ca:	8193      	strh	r3, [r2, #12]
		Paint.Scale = 2;
 800a9cc:	4b1b      	ldr	r3, [pc, #108]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9ce:	2202      	movs	r2, #2
 800a9d0:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 800a9d2:	897b      	ldrh	r3, [r7, #10]
 800a9d4:	f003 0307 	and.w	r3, r3, #7
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d103      	bne.n	800a9e6 <Paint_NewImage+0x52>
 800a9de:	897b      	ldrh	r3, [r7, #10]
 800a9e0:	08db      	lsrs	r3, r3, #3
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	e004      	b.n	800a9f0 <Paint_NewImage+0x5c>
 800a9e6:	897b      	ldrh	r3, [r7, #10]
 800a9e8:	08db      	lsrs	r3, r3, #3
 800a9ea:	b29b      	uxth	r3, r3
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	4a12      	ldr	r2, [pc, #72]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9f2:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 800a9f4:	4a11      	ldr	r2, [pc, #68]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9f6:	893b      	ldrh	r3, [r7, #8]
 800a9f8:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 800a9fa:	4a10      	ldr	r2, [pc, #64]	; (800aa3c <Paint_NewImage+0xa8>)
 800a9fc:	88fb      	ldrh	r3, [r7, #6]
 800a9fe:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 800aa00:	4b0e      	ldr	r3, [pc, #56]	; (800aa3c <Paint_NewImage+0xa8>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 800aa06:	88fb      	ldrh	r3, [r7, #6]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d002      	beq.n	800aa12 <Paint_NewImage+0x7e>
 800aa0c:	88fb      	ldrh	r3, [r7, #6]
 800aa0e:	2bb4      	cmp	r3, #180	; 0xb4
 800aa10:	d106      	bne.n	800aa20 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 800aa12:	4a0a      	ldr	r2, [pc, #40]	; (800aa3c <Paint_NewImage+0xa8>)
 800aa14:	897b      	ldrh	r3, [r7, #10]
 800aa16:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 800aa18:	4a08      	ldr	r2, [pc, #32]	; (800aa3c <Paint_NewImage+0xa8>)
 800aa1a:	893b      	ldrh	r3, [r7, #8]
 800aa1c:	80d3      	strh	r3, [r2, #6]
 800aa1e:	e006      	b.n	800aa2e <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 800aa20:	4a06      	ldr	r2, [pc, #24]	; (800aa3c <Paint_NewImage+0xa8>)
 800aa22:	893b      	ldrh	r3, [r7, #8]
 800aa24:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 800aa26:	4a05      	ldr	r2, [pc, #20]	; (800aa3c <Paint_NewImage+0xa8>)
 800aa28:	897b      	ldrh	r3, [r7, #10]
 800aa2a:	80d3      	strh	r3, [r2, #6]
    }
}
 800aa2c:	bf00      	nop
 800aa2e:	bf00      	nop
 800aa30:	3714      	adds	r7, #20
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	20000a10 	.word	0x20000a10

0800aa40 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b083      	sub	sp, #12
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 800aa48:	4a04      	ldr	r2, [pc, #16]	; (800aa5c <Paint_SelectImage+0x1c>)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6013      	str	r3, [r2, #0]
}
 800aa4e:	bf00      	nop
 800aa50:	370c      	adds	r7, #12
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr
 800aa5a:	bf00      	nop
 800aa5c:	20000a10 	.word	0x20000a10

0800aa60 <Paint_SetScale>:
        Debug("rotate = 0, 90, 180, 270\r\n");
    }
}

void Paint_SetScale(UBYTE scale)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	4603      	mov	r3, r0
 800aa68:	71fb      	strb	r3, [r7, #7]
    if(scale == 2){
 800aa6a:	79fb      	ldrb	r3, [r7, #7]
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d118      	bne.n	800aaa2 <Paint_SetScale+0x42>
        Paint.Scale = scale;
 800aa70:	79fb      	ldrb	r3, [r7, #7]
 800aa72:	b29a      	uxth	r2, r3
 800aa74:	4b33      	ldr	r3, [pc, #204]	; (800ab44 <Paint_SetScale+0xe4>)
 800aa76:	82da      	strh	r2, [r3, #22]
        Paint.WidthByte = (Paint.WidthMemory % 8 == 0)? (Paint.WidthMemory / 8 ): (Paint.WidthMemory / 8 + 1);
 800aa78:	4b32      	ldr	r3, [pc, #200]	; (800ab44 <Paint_SetScale+0xe4>)
 800aa7a:	891b      	ldrh	r3, [r3, #8]
 800aa7c:	f003 0307 	and.w	r3, r3, #7
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d104      	bne.n	800aa90 <Paint_SetScale+0x30>
 800aa86:	4b2f      	ldr	r3, [pc, #188]	; (800ab44 <Paint_SetScale+0xe4>)
 800aa88:	891b      	ldrh	r3, [r3, #8]
 800aa8a:	08db      	lsrs	r3, r3, #3
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	e005      	b.n	800aa9c <Paint_SetScale+0x3c>
 800aa90:	4b2c      	ldr	r3, [pc, #176]	; (800ab44 <Paint_SetScale+0xe4>)
 800aa92:	891b      	ldrh	r3, [r3, #8]
 800aa94:	08db      	lsrs	r3, r3, #3
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	3301      	adds	r3, #1
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	4a29      	ldr	r2, [pc, #164]	; (800ab44 <Paint_SetScale+0xe4>)
 800aa9e:	8253      	strh	r3, [r2, #18]
        Paint.WidthByte = Paint.WidthMemory*2; 
    }else{
        Debug("Set Scale Input parameter error\r\n");
        Debug("Scale Only support: 2 4 16 65\r\n");
    }
}
 800aaa0:	e04b      	b.n	800ab3a <Paint_SetScale+0xda>
    }else if(scale == 4){
 800aaa2:	79fb      	ldrb	r3, [r7, #7]
 800aaa4:	2b04      	cmp	r3, #4
 800aaa6:	d118      	bne.n	800aada <Paint_SetScale+0x7a>
        Paint.Scale = scale;
 800aaa8:	79fb      	ldrb	r3, [r7, #7]
 800aaaa:	b29a      	uxth	r2, r3
 800aaac:	4b25      	ldr	r3, [pc, #148]	; (800ab44 <Paint_SetScale+0xe4>)
 800aaae:	82da      	strh	r2, [r3, #22]
        Paint.WidthByte = (Paint.WidthMemory % 4 == 0)? (Paint.WidthMemory / 4 ): (Paint.WidthMemory / 4 + 1);
 800aab0:	4b24      	ldr	r3, [pc, #144]	; (800ab44 <Paint_SetScale+0xe4>)
 800aab2:	891b      	ldrh	r3, [r3, #8]
 800aab4:	f003 0303 	and.w	r3, r3, #3
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d104      	bne.n	800aac8 <Paint_SetScale+0x68>
 800aabe:	4b21      	ldr	r3, [pc, #132]	; (800ab44 <Paint_SetScale+0xe4>)
 800aac0:	891b      	ldrh	r3, [r3, #8]
 800aac2:	089b      	lsrs	r3, r3, #2
 800aac4:	b29b      	uxth	r3, r3
 800aac6:	e005      	b.n	800aad4 <Paint_SetScale+0x74>
 800aac8:	4b1e      	ldr	r3, [pc, #120]	; (800ab44 <Paint_SetScale+0xe4>)
 800aaca:	891b      	ldrh	r3, [r3, #8]
 800aacc:	089b      	lsrs	r3, r3, #2
 800aace:	b29b      	uxth	r3, r3
 800aad0:	3301      	adds	r3, #1
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	4a1b      	ldr	r2, [pc, #108]	; (800ab44 <Paint_SetScale+0xe4>)
 800aad6:	8253      	strh	r3, [r2, #18]
}
 800aad8:	e02f      	b.n	800ab3a <Paint_SetScale+0xda>
    }else if(scale ==16) {
 800aada:	79fb      	ldrb	r3, [r7, #7]
 800aadc:	2b10      	cmp	r3, #16
 800aade:	d118      	bne.n	800ab12 <Paint_SetScale+0xb2>
        Paint.Scale = scale;
 800aae0:	79fb      	ldrb	r3, [r7, #7]
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	4b17      	ldr	r3, [pc, #92]	; (800ab44 <Paint_SetScale+0xe4>)
 800aae6:	82da      	strh	r2, [r3, #22]
        Paint.WidthByte = (Paint.WidthMemory%2==0) ? (Paint.WidthMemory/2) : (Paint.WidthMemory/2+1); 
 800aae8:	4b16      	ldr	r3, [pc, #88]	; (800ab44 <Paint_SetScale+0xe4>)
 800aaea:	891b      	ldrh	r3, [r3, #8]
 800aaec:	f003 0301 	and.w	r3, r3, #1
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d104      	bne.n	800ab00 <Paint_SetScale+0xa0>
 800aaf6:	4b13      	ldr	r3, [pc, #76]	; (800ab44 <Paint_SetScale+0xe4>)
 800aaf8:	891b      	ldrh	r3, [r3, #8]
 800aafa:	085b      	lsrs	r3, r3, #1
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	e005      	b.n	800ab0c <Paint_SetScale+0xac>
 800ab00:	4b10      	ldr	r3, [pc, #64]	; (800ab44 <Paint_SetScale+0xe4>)
 800ab02:	891b      	ldrh	r3, [r3, #8]
 800ab04:	085b      	lsrs	r3, r3, #1
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	3301      	adds	r3, #1
 800ab0a:	b29b      	uxth	r3, r3
 800ab0c:	4a0d      	ldr	r2, [pc, #52]	; (800ab44 <Paint_SetScale+0xe4>)
 800ab0e:	8253      	strh	r3, [r2, #18]
}
 800ab10:	e013      	b.n	800ab3a <Paint_SetScale+0xda>
    }else if(scale ==65) {
 800ab12:	79fb      	ldrb	r3, [r7, #7]
 800ab14:	2b41      	cmp	r3, #65	; 0x41
 800ab16:	d10a      	bne.n	800ab2e <Paint_SetScale+0xce>
        Paint.Scale = scale;
 800ab18:	79fb      	ldrb	r3, [r7, #7]
 800ab1a:	b29a      	uxth	r2, r3
 800ab1c:	4b09      	ldr	r3, [pc, #36]	; (800ab44 <Paint_SetScale+0xe4>)
 800ab1e:	82da      	strh	r2, [r3, #22]
        Paint.WidthByte = Paint.WidthMemory*2; 
 800ab20:	4b08      	ldr	r3, [pc, #32]	; (800ab44 <Paint_SetScale+0xe4>)
 800ab22:	891b      	ldrh	r3, [r3, #8]
 800ab24:	005b      	lsls	r3, r3, #1
 800ab26:	b29a      	uxth	r2, r3
 800ab28:	4b06      	ldr	r3, [pc, #24]	; (800ab44 <Paint_SetScale+0xe4>)
 800ab2a:	825a      	strh	r2, [r3, #18]
}
 800ab2c:	e005      	b.n	800ab3a <Paint_SetScale+0xda>
        Debug("Set Scale Input parameter error\r\n");
 800ab2e:	4806      	ldr	r0, [pc, #24]	; (800ab48 <Paint_SetScale+0xe8>)
 800ab30:	f001 fe3e 	bl	800c7b0 <puts>
        Debug("Scale Only support: 2 4 16 65\r\n");
 800ab34:	4805      	ldr	r0, [pc, #20]	; (800ab4c <Paint_SetScale+0xec>)
 800ab36:	f001 fe3b 	bl	800c7b0 <puts>
}
 800ab3a:	bf00      	nop
 800ab3c:	3708      	adds	r7, #8
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
 800ab42:	bf00      	nop
 800ab44:	20000a10 	.word	0x20000a10
 800ab48:	0800f898 	.word	0x0800f898
 800ab4c:	0800f8c0 	.word	0x0800f8c0

0800ab50 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b08a      	sub	sp, #40	; 0x28
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	4603      	mov	r3, r0
 800ab58:	80fb      	strh	r3, [r7, #6]
 800ab5a:	460b      	mov	r3, r1
 800ab5c:	80bb      	strh	r3, [r7, #4]
 800ab5e:	4613      	mov	r3, r2
 800ab60:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 800ab62:	4b9e      	ldr	r3, [pc, #632]	; (800addc <Paint_SetPixel+0x28c>)
 800ab64:	889b      	ldrh	r3, [r3, #4]
 800ab66:	88fa      	ldrh	r2, [r7, #6]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d804      	bhi.n	800ab76 <Paint_SetPixel+0x26>
 800ab6c:	4b9b      	ldr	r3, [pc, #620]	; (800addc <Paint_SetPixel+0x28c>)
 800ab6e:	88db      	ldrh	r3, [r3, #6]
 800ab70:	88ba      	ldrh	r2, [r7, #4]
 800ab72:	429a      	cmp	r2, r3
 800ab74:	d903      	bls.n	800ab7e <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 800ab76:	489a      	ldr	r0, [pc, #616]	; (800ade0 <Paint_SetPixel+0x290>)
 800ab78:	f001 fe1a 	bl	800c7b0 <puts>
        return;
 800ab7c:	e154      	b.n	800ae28 <Paint_SetPixel+0x2d8>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 800ab7e:	4b97      	ldr	r3, [pc, #604]	; (800addc <Paint_SetPixel+0x28c>)
 800ab80:	89db      	ldrh	r3, [r3, #14]
 800ab82:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800ab86:	d02b      	beq.n	800abe0 <Paint_SetPixel+0x90>
 800ab88:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800ab8c:	f300 8149 	bgt.w	800ae22 <Paint_SetPixel+0x2d2>
 800ab90:	2bb4      	cmp	r3, #180	; 0xb4
 800ab92:	d016      	beq.n	800abc2 <Paint_SetPixel+0x72>
 800ab94:	2bb4      	cmp	r3, #180	; 0xb4
 800ab96:	f300 8144 	bgt.w	800ae22 <Paint_SetPixel+0x2d2>
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d002      	beq.n	800aba4 <Paint_SetPixel+0x54>
 800ab9e:	2b5a      	cmp	r3, #90	; 0x5a
 800aba0:	d005      	beq.n	800abae <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 800aba2:	e13e      	b.n	800ae22 <Paint_SetPixel+0x2d2>
        X = Xpoint;
 800aba4:	88fb      	ldrh	r3, [r7, #6]
 800aba6:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Ypoint;  
 800aba8:	88bb      	ldrh	r3, [r7, #4]
 800abaa:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 800abac:	e022      	b.n	800abf4 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 800abae:	4b8b      	ldr	r3, [pc, #556]	; (800addc <Paint_SetPixel+0x28c>)
 800abb0:	891a      	ldrh	r2, [r3, #8]
 800abb2:	88bb      	ldrh	r3, [r7, #4]
 800abb4:	1ad3      	subs	r3, r2, r3
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	3b01      	subs	r3, #1
 800abba:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Xpoint;
 800abbc:	88fb      	ldrh	r3, [r7, #6]
 800abbe:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 800abc0:	e018      	b.n	800abf4 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 800abc2:	4b86      	ldr	r3, [pc, #536]	; (800addc <Paint_SetPixel+0x28c>)
 800abc4:	891a      	ldrh	r2, [r3, #8]
 800abc6:	88fb      	ldrh	r3, [r7, #6]
 800abc8:	1ad3      	subs	r3, r2, r3
 800abca:	b29b      	uxth	r3, r3
 800abcc:	3b01      	subs	r3, #1
 800abce:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 800abd0:	4b82      	ldr	r3, [pc, #520]	; (800addc <Paint_SetPixel+0x28c>)
 800abd2:	895a      	ldrh	r2, [r3, #10]
 800abd4:	88bb      	ldrh	r3, [r7, #4]
 800abd6:	1ad3      	subs	r3, r2, r3
 800abd8:	b29b      	uxth	r3, r3
 800abda:	3b01      	subs	r3, #1
 800abdc:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 800abde:	e009      	b.n	800abf4 <Paint_SetPixel+0xa4>
        X = Ypoint;
 800abe0:	88bb      	ldrh	r3, [r7, #4]
 800abe2:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 800abe4:	4b7d      	ldr	r3, [pc, #500]	; (800addc <Paint_SetPixel+0x28c>)
 800abe6:	895a      	ldrh	r2, [r3, #10]
 800abe8:	88fb      	ldrh	r3, [r7, #6]
 800abea:	1ad3      	subs	r3, r2, r3
 800abec:	b29b      	uxth	r3, r3
 800abee:	3b01      	subs	r3, #1
 800abf0:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 800abf2:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 800abf4:	4b79      	ldr	r3, [pc, #484]	; (800addc <Paint_SetPixel+0x28c>)
 800abf6:	8a1b      	ldrh	r3, [r3, #16]
 800abf8:	2b03      	cmp	r3, #3
 800abfa:	f200 8114 	bhi.w	800ae26 <Paint_SetPixel+0x2d6>
 800abfe:	a201      	add	r2, pc, #4	; (adr r2, 800ac04 <Paint_SetPixel+0xb4>)
 800ac00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac04:	0800ac53 	.word	0x0800ac53
 800ac08:	0800ac15 	.word	0x0800ac15
 800ac0c:	0800ac25 	.word	0x0800ac25
 800ac10:	0800ac35 	.word	0x0800ac35
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 800ac14:	4b71      	ldr	r3, [pc, #452]	; (800addc <Paint_SetPixel+0x28c>)
 800ac16:	891a      	ldrh	r2, [r3, #8]
 800ac18:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac1a:	1ad3      	subs	r3, r2, r3
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	3b01      	subs	r3, #1
 800ac20:	84fb      	strh	r3, [r7, #38]	; 0x26
        break;
 800ac22:	e017      	b.n	800ac54 <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 800ac24:	4b6d      	ldr	r3, [pc, #436]	; (800addc <Paint_SetPixel+0x28c>)
 800ac26:	895a      	ldrh	r2, [r3, #10]
 800ac28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac2a:	1ad3      	subs	r3, r2, r3
 800ac2c:	b29b      	uxth	r3, r3
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 800ac32:	e00f      	b.n	800ac54 <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 800ac34:	4b69      	ldr	r3, [pc, #420]	; (800addc <Paint_SetPixel+0x28c>)
 800ac36:	891a      	ldrh	r2, [r3, #8]
 800ac38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac3a:	1ad3      	subs	r3, r2, r3
 800ac3c:	b29b      	uxth	r3, r3
 800ac3e:	3b01      	subs	r3, #1
 800ac40:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Paint.HeightMemory - Y - 1;
 800ac42:	4b66      	ldr	r3, [pc, #408]	; (800addc <Paint_SetPixel+0x28c>)
 800ac44:	895a      	ldrh	r2, [r3, #10]
 800ac46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	3b01      	subs	r3, #1
 800ac4e:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 800ac50:	e000      	b.n	800ac54 <Paint_SetPixel+0x104>
        break;
 800ac52:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 800ac54:	4b61      	ldr	r3, [pc, #388]	; (800addc <Paint_SetPixel+0x28c>)
 800ac56:	891b      	ldrh	r3, [r3, #8]
 800ac58:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d804      	bhi.n	800ac68 <Paint_SetPixel+0x118>
 800ac5e:	4b5f      	ldr	r3, [pc, #380]	; (800addc <Paint_SetPixel+0x28c>)
 800ac60:	895b      	ldrh	r3, [r3, #10]
 800ac62:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d903      	bls.n	800ac70 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 800ac68:	485d      	ldr	r0, [pc, #372]	; (800ade0 <Paint_SetPixel+0x290>)
 800ac6a:	f001 fda1 	bl	800c7b0 <puts>
        return;
 800ac6e:	e0db      	b.n	800ae28 <Paint_SetPixel+0x2d8>
    }
    
    if(Paint.Scale == 2){
 800ac70:	4b5a      	ldr	r3, [pc, #360]	; (800addc <Paint_SetPixel+0x28c>)
 800ac72:	8adb      	ldrh	r3, [r3, #22]
 800ac74:	2b02      	cmp	r3, #2
 800ac76:	d139      	bne.n	800acec <Paint_SetPixel+0x19c>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800ac78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac7a:	08db      	lsrs	r3, r3, #3
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	4619      	mov	r1, r3
 800ac80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac82:	4a56      	ldr	r2, [pc, #344]	; (800addc <Paint_SetPixel+0x28c>)
 800ac84:	8a52      	ldrh	r2, [r2, #18]
 800ac86:	fb02 f303 	mul.w	r3, r2, r3
 800ac8a:	440b      	add	r3, r1
 800ac8c:	60fb      	str	r3, [r7, #12]
        UBYTE Rdata = Paint.Image[Addr];
 800ac8e:	4b53      	ldr	r3, [pc, #332]	; (800addc <Paint_SetPixel+0x28c>)
 800ac90:	681a      	ldr	r2, [r3, #0]
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	4413      	add	r3, r2
 800ac96:	781b      	ldrb	r3, [r3, #0]
 800ac98:	72fb      	strb	r3, [r7, #11]
        if(Color == BLACK)
 800ac9a:	887b      	ldrh	r3, [r7, #2]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d113      	bne.n	800acc8 <Paint_SetPixel+0x178>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800aca0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aca2:	f003 0307 	and.w	r3, r3, #7
 800aca6:	2280      	movs	r2, #128	; 0x80
 800aca8:	fa42 f303 	asr.w	r3, r2, r3
 800acac:	b25b      	sxtb	r3, r3
 800acae:	43db      	mvns	r3, r3
 800acb0:	b25a      	sxtb	r2, r3
 800acb2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800acb6:	4013      	ands	r3, r2
 800acb8:	b259      	sxtb	r1, r3
 800acba:	4b48      	ldr	r3, [pc, #288]	; (800addc <Paint_SetPixel+0x28c>)
 800acbc:	681a      	ldr	r2, [r3, #0]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	4413      	add	r3, r2
 800acc2:	b2ca      	uxtb	r2, r1
 800acc4:	701a      	strb	r2, [r3, #0]
 800acc6:	e0af      	b.n	800ae28 <Paint_SetPixel+0x2d8>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 800acc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800acca:	f003 0307 	and.w	r3, r3, #7
 800acce:	2280      	movs	r2, #128	; 0x80
 800acd0:	fa42 f303 	asr.w	r3, r2, r3
 800acd4:	b25a      	sxtb	r2, r3
 800acd6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800acda:	4313      	orrs	r3, r2
 800acdc:	b259      	sxtb	r1, r3
 800acde:	4b3f      	ldr	r3, [pc, #252]	; (800addc <Paint_SetPixel+0x28c>)
 800ace0:	681a      	ldr	r2, [r3, #0]
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	4413      	add	r3, r2
 800ace6:	b2ca      	uxtb	r2, r1
 800ace8:	701a      	strb	r2, [r3, #0]
 800acea:	e09d      	b.n	800ae28 <Paint_SetPixel+0x2d8>
    }else if(Paint.Scale == 4){
 800acec:	4b3b      	ldr	r3, [pc, #236]	; (800addc <Paint_SetPixel+0x28c>)
 800acee:	8adb      	ldrh	r3, [r3, #22]
 800acf0:	2b04      	cmp	r3, #4
 800acf2:	d137      	bne.n	800ad64 <Paint_SetPixel+0x214>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800acf4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800acf6:	089b      	lsrs	r3, r3, #2
 800acf8:	b29b      	uxth	r3, r3
 800acfa:	4619      	mov	r1, r3
 800acfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800acfe:	4a37      	ldr	r2, [pc, #220]	; (800addc <Paint_SetPixel+0x28c>)
 800ad00:	8a52      	ldrh	r2, [r2, #18]
 800ad02:	fb02 f303 	mul.w	r3, r2, r3
 800ad06:	440b      	add	r3, r1
 800ad08:	617b      	str	r3, [r7, #20]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 800ad0a:	887b      	ldrh	r3, [r7, #2]
 800ad0c:	f003 0303 	and.w	r3, r3, #3
 800ad10:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 800ad12:	4b32      	ldr	r3, [pc, #200]	; (800addc <Paint_SetPixel+0x28c>)
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	4413      	add	r3, r2
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	74fb      	strb	r3, [r7, #19]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 800ad1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ad20:	f003 0303 	and.w	r3, r3, #3
 800ad24:	005b      	lsls	r3, r3, #1
 800ad26:	22c0      	movs	r2, #192	; 0xc0
 800ad28:	fa42 f303 	asr.w	r3, r2, r3
 800ad2c:	b25b      	sxtb	r3, r3
 800ad2e:	43db      	mvns	r3, r3
 800ad30:	b25a      	sxtb	r2, r3
 800ad32:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ad36:	4013      	ands	r3, r2
 800ad38:	b25b      	sxtb	r3, r3
 800ad3a:	74fb      	strb	r3, [r7, #19]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 800ad3c:	887b      	ldrh	r3, [r7, #2]
 800ad3e:	019a      	lsls	r2, r3, #6
 800ad40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ad42:	f003 0303 	and.w	r3, r3, #3
 800ad46:	005b      	lsls	r3, r3, #1
 800ad48:	fa42 f303 	asr.w	r3, r2, r3
 800ad4c:	b25a      	sxtb	r2, r3
 800ad4e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ad52:	4313      	orrs	r3, r2
 800ad54:	b259      	sxtb	r1, r3
 800ad56:	4b21      	ldr	r3, [pc, #132]	; (800addc <Paint_SetPixel+0x28c>)
 800ad58:	681a      	ldr	r2, [r3, #0]
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	b2ca      	uxtb	r2, r1
 800ad60:	701a      	strb	r2, [r3, #0]
 800ad62:	e061      	b.n	800ae28 <Paint_SetPixel+0x2d8>
    }else if(Paint.Scale == 16) {
 800ad64:	4b1d      	ldr	r3, [pc, #116]	; (800addc <Paint_SetPixel+0x28c>)
 800ad66:	8adb      	ldrh	r3, [r3, #22]
 800ad68:	2b10      	cmp	r3, #16
 800ad6a:	d13b      	bne.n	800ade4 <Paint_SetPixel+0x294>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800ad6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ad6e:	085b      	lsrs	r3, r3, #1
 800ad70:	b29b      	uxth	r3, r3
 800ad72:	4619      	mov	r1, r3
 800ad74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad76:	4a19      	ldr	r2, [pc, #100]	; (800addc <Paint_SetPixel+0x28c>)
 800ad78:	8a52      	ldrh	r2, [r2, #18]
 800ad7a:	fb02 f303 	mul.w	r3, r2, r3
 800ad7e:	440b      	add	r3, r1
 800ad80:	61fb      	str	r3, [r7, #28]
        UBYTE Rdata = Paint.Image[Addr];
 800ad82:	4b16      	ldr	r3, [pc, #88]	; (800addc <Paint_SetPixel+0x28c>)
 800ad84:	681a      	ldr	r2, [r3, #0]
 800ad86:	69fb      	ldr	r3, [r7, #28]
 800ad88:	4413      	add	r3, r2
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	76fb      	strb	r3, [r7, #27]
        Color = Color % 16;
 800ad8e:	887b      	ldrh	r3, [r7, #2]
 800ad90:	f003 030f 	and.w	r3, r3, #15
 800ad94:	807b      	strh	r3, [r7, #2]
        Rdata = Rdata & (~(0xf0 >> ((X % 2)*4)));
 800ad96:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ad98:	f003 0301 	and.w	r3, r3, #1
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	22f0      	movs	r2, #240	; 0xf0
 800ada0:	fa42 f303 	asr.w	r3, r2, r3
 800ada4:	b25b      	sxtb	r3, r3
 800ada6:	43db      	mvns	r3, r3
 800ada8:	b25a      	sxtb	r2, r3
 800adaa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800adae:	4013      	ands	r3, r2
 800adb0:	b25b      	sxtb	r3, r3
 800adb2:	76fb      	strb	r3, [r7, #27]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 800adb4:	887b      	ldrh	r3, [r7, #2]
 800adb6:	011a      	lsls	r2, r3, #4
 800adb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800adba:	f003 0301 	and.w	r3, r3, #1
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	fa42 f303 	asr.w	r3, r2, r3
 800adc4:	b25a      	sxtb	r2, r3
 800adc6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800adca:	4313      	orrs	r3, r2
 800adcc:	b259      	sxtb	r1, r3
 800adce:	4b03      	ldr	r3, [pc, #12]	; (800addc <Paint_SetPixel+0x28c>)
 800add0:	681a      	ldr	r2, [r3, #0]
 800add2:	69fb      	ldr	r3, [r7, #28]
 800add4:	4413      	add	r3, r2
 800add6:	b2ca      	uxtb	r2, r1
 800add8:	701a      	strb	r2, [r3, #0]
 800adda:	e025      	b.n	800ae28 <Paint_SetPixel+0x2d8>
 800addc:	20000a10 	.word	0x20000a10
 800ade0:	0800f980 	.word	0x0800f980
    }else if(Paint.Scale == 65) {
 800ade4:	4b12      	ldr	r3, [pc, #72]	; (800ae30 <Paint_SetPixel+0x2e0>)
 800ade6:	8adb      	ldrh	r3, [r3, #22]
 800ade8:	2b41      	cmp	r3, #65	; 0x41
 800adea:	d11d      	bne.n	800ae28 <Paint_SetPixel+0x2d8>
        UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 800adec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800adee:	005a      	lsls	r2, r3, #1
 800adf0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adf2:	490f      	ldr	r1, [pc, #60]	; (800ae30 <Paint_SetPixel+0x2e0>)
 800adf4:	8a49      	ldrh	r1, [r1, #18]
 800adf6:	fb01 f303 	mul.w	r3, r1, r3
 800adfa:	4413      	add	r3, r2
 800adfc:	623b      	str	r3, [r7, #32]
        Paint.Image[Addr] = 0xff & (Color>>8);
 800adfe:	887b      	ldrh	r3, [r7, #2]
 800ae00:	0a1b      	lsrs	r3, r3, #8
 800ae02:	b299      	uxth	r1, r3
 800ae04:	4b0a      	ldr	r3, [pc, #40]	; (800ae30 <Paint_SetPixel+0x2e0>)
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	6a3b      	ldr	r3, [r7, #32]
 800ae0a:	4413      	add	r3, r2
 800ae0c:	b2ca      	uxtb	r2, r1
 800ae0e:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr+1] = 0xff & Color;
 800ae10:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <Paint_SetPixel+0x2e0>)
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	6a3b      	ldr	r3, [r7, #32]
 800ae16:	3301      	adds	r3, #1
 800ae18:	4413      	add	r3, r2
 800ae1a:	887a      	ldrh	r2, [r7, #2]
 800ae1c:	b2d2      	uxtb	r2, r2
 800ae1e:	701a      	strb	r2, [r3, #0]
 800ae20:	e002      	b.n	800ae28 <Paint_SetPixel+0x2d8>
        return;
 800ae22:	bf00      	nop
 800ae24:	e000      	b.n	800ae28 <Paint_SetPixel+0x2d8>
        return;
 800ae26:	bf00      	nop
    }
}
 800ae28:	3728      	adds	r7, #40	; 0x28
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	20000a10 	.word	0x20000a10

0800ae34 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b089      	sub	sp, #36	; 0x24
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	80fb      	strh	r3, [r7, #6]
    if(Paint.Scale == 2 || Paint.Scale == 4) {
 800ae3e:	4b51      	ldr	r3, [pc, #324]	; (800af84 <Paint_Clear+0x150>)
 800ae40:	8adb      	ldrh	r3, [r3, #22]
 800ae42:	2b02      	cmp	r3, #2
 800ae44:	d003      	beq.n	800ae4e <Paint_Clear+0x1a>
 800ae46:	4b4f      	ldr	r3, [pc, #316]	; (800af84 <Paint_Clear+0x150>)
 800ae48:	8adb      	ldrh	r3, [r3, #22]
 800ae4a:	2b04      	cmp	r3, #4
 800ae4c:	d125      	bne.n	800ae9a <Paint_Clear+0x66>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800ae4e:	2300      	movs	r3, #0
 800ae50:	83fb      	strh	r3, [r7, #30]
 800ae52:	e01c      	b.n	800ae8e <Paint_Clear+0x5a>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800ae54:	2300      	movs	r3, #0
 800ae56:	83bb      	strh	r3, [r7, #28]
 800ae58:	e011      	b.n	800ae7e <Paint_Clear+0x4a>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 800ae5a:	8bba      	ldrh	r2, [r7, #28]
 800ae5c:	8bfb      	ldrh	r3, [r7, #30]
 800ae5e:	4949      	ldr	r1, [pc, #292]	; (800af84 <Paint_Clear+0x150>)
 800ae60:	8a49      	ldrh	r1, [r1, #18]
 800ae62:	fb01 f303 	mul.w	r3, r1, r3
 800ae66:	4413      	add	r3, r2
 800ae68:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 800ae6a:	4b46      	ldr	r3, [pc, #280]	; (800af84 <Paint_Clear+0x150>)
 800ae6c:	681a      	ldr	r2, [r3, #0]
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	4413      	add	r3, r2
 800ae72:	88fa      	ldrh	r2, [r7, #6]
 800ae74:	b2d2      	uxtb	r2, r2
 800ae76:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800ae78:	8bbb      	ldrh	r3, [r7, #28]
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	83bb      	strh	r3, [r7, #28]
 800ae7e:	4b41      	ldr	r3, [pc, #260]	; (800af84 <Paint_Clear+0x150>)
 800ae80:	8a5b      	ldrh	r3, [r3, #18]
 800ae82:	8bba      	ldrh	r2, [r7, #28]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d3e8      	bcc.n	800ae5a <Paint_Clear+0x26>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800ae88:	8bfb      	ldrh	r3, [r7, #30]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	83fb      	strh	r3, [r7, #30]
 800ae8e:	4b3d      	ldr	r3, [pc, #244]	; (800af84 <Paint_Clear+0x150>)
 800ae90:	8a9b      	ldrh	r3, [r3, #20]
 800ae92:	8bfa      	ldrh	r2, [r7, #30]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d3dd      	bcc.n	800ae54 <Paint_Clear+0x20>
 800ae98:	e06e      	b.n	800af78 <Paint_Clear+0x144>
            }
        }
    }else if(Paint.Scale == 16) {
 800ae9a:	4b3a      	ldr	r3, [pc, #232]	; (800af84 <Paint_Clear+0x150>)
 800ae9c:	8adb      	ldrh	r3, [r3, #22]
 800ae9e:	2b10      	cmp	r3, #16
 800aea0:	d12f      	bne.n	800af02 <Paint_Clear+0xce>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800aea2:	2300      	movs	r3, #0
 800aea4:	837b      	strh	r3, [r7, #26]
 800aea6:	e026      	b.n	800aef6 <Paint_Clear+0xc2>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800aea8:	2300      	movs	r3, #0
 800aeaa:	833b      	strh	r3, [r7, #24]
 800aeac:	e01b      	b.n	800aee6 <Paint_Clear+0xb2>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 800aeae:	8b3a      	ldrh	r2, [r7, #24]
 800aeb0:	8b7b      	ldrh	r3, [r7, #26]
 800aeb2:	4934      	ldr	r1, [pc, #208]	; (800af84 <Paint_Clear+0x150>)
 800aeb4:	8a49      	ldrh	r1, [r1, #18]
 800aeb6:	fb01 f303 	mul.w	r3, r1, r3
 800aeba:	4413      	add	r3, r2
 800aebc:	60fb      	str	r3, [r7, #12]
                Color = Color & 0x0f;
 800aebe:	88fb      	ldrh	r3, [r7, #6]
 800aec0:	f003 030f 	and.w	r3, r3, #15
 800aec4:	80fb      	strh	r3, [r7, #6]
                Paint.Image[Addr] = (Color<<4) | Color;
 800aec6:	88fb      	ldrh	r3, [r7, #6]
 800aec8:	011b      	lsls	r3, r3, #4
 800aeca:	b25a      	sxtb	r2, r3
 800aecc:	88fb      	ldrh	r3, [r7, #6]
 800aece:	b25b      	sxtb	r3, r3
 800aed0:	4313      	orrs	r3, r2
 800aed2:	b259      	sxtb	r1, r3
 800aed4:	4b2b      	ldr	r3, [pc, #172]	; (800af84 <Paint_Clear+0x150>)
 800aed6:	681a      	ldr	r2, [r3, #0]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	4413      	add	r3, r2
 800aedc:	b2ca      	uxtb	r2, r1
 800aede:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800aee0:	8b3b      	ldrh	r3, [r7, #24]
 800aee2:	3301      	adds	r3, #1
 800aee4:	833b      	strh	r3, [r7, #24]
 800aee6:	4b27      	ldr	r3, [pc, #156]	; (800af84 <Paint_Clear+0x150>)
 800aee8:	8a5b      	ldrh	r3, [r3, #18]
 800aeea:	8b3a      	ldrh	r2, [r7, #24]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d3de      	bcc.n	800aeae <Paint_Clear+0x7a>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800aef0:	8b7b      	ldrh	r3, [r7, #26]
 800aef2:	3301      	adds	r3, #1
 800aef4:	837b      	strh	r3, [r7, #26]
 800aef6:	4b23      	ldr	r3, [pc, #140]	; (800af84 <Paint_Clear+0x150>)
 800aef8:	8a9b      	ldrh	r3, [r3, #20]
 800aefa:	8b7a      	ldrh	r2, [r7, #26]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d3d3      	bcc.n	800aea8 <Paint_Clear+0x74>
                Paint.Image[Addr] = 0x0f & (Color>>8);
                Paint.Image[Addr+1] = 0x0f & Color;
            }
        }
    }
}
 800af00:	e03a      	b.n	800af78 <Paint_Clear+0x144>
    }else if(Paint.Scale == 65) {
 800af02:	4b20      	ldr	r3, [pc, #128]	; (800af84 <Paint_Clear+0x150>)
 800af04:	8adb      	ldrh	r3, [r3, #22]
 800af06:	2b41      	cmp	r3, #65	; 0x41
 800af08:	d136      	bne.n	800af78 <Paint_Clear+0x144>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800af0a:	2300      	movs	r3, #0
 800af0c:	82fb      	strh	r3, [r7, #22]
 800af0e:	e02d      	b.n	800af6c <Paint_Clear+0x138>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800af10:	2300      	movs	r3, #0
 800af12:	82bb      	strh	r3, [r7, #20]
 800af14:	e022      	b.n	800af5c <Paint_Clear+0x128>
                UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 800af16:	8abb      	ldrh	r3, [r7, #20]
 800af18:	005a      	lsls	r2, r3, #1
 800af1a:	8afb      	ldrh	r3, [r7, #22]
 800af1c:	4919      	ldr	r1, [pc, #100]	; (800af84 <Paint_Clear+0x150>)
 800af1e:	8a49      	ldrh	r1, [r1, #18]
 800af20:	fb01 f303 	mul.w	r3, r1, r3
 800af24:	4413      	add	r3, r2
 800af26:	613b      	str	r3, [r7, #16]
                Paint.Image[Addr] = 0x0f & (Color>>8);
 800af28:	88fb      	ldrh	r3, [r7, #6]
 800af2a:	0a1b      	lsrs	r3, r3, #8
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	b2da      	uxtb	r2, r3
 800af30:	4b14      	ldr	r3, [pc, #80]	; (800af84 <Paint_Clear+0x150>)
 800af32:	6819      	ldr	r1, [r3, #0]
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	440b      	add	r3, r1
 800af38:	f002 020f 	and.w	r2, r2, #15
 800af3c:	b2d2      	uxtb	r2, r2
 800af3e:	701a      	strb	r2, [r3, #0]
                Paint.Image[Addr+1] = 0x0f & Color;
 800af40:	88fb      	ldrh	r3, [r7, #6]
 800af42:	b2da      	uxtb	r2, r3
 800af44:	4b0f      	ldr	r3, [pc, #60]	; (800af84 <Paint_Clear+0x150>)
 800af46:	6819      	ldr	r1, [r3, #0]
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	3301      	adds	r3, #1
 800af4c:	440b      	add	r3, r1
 800af4e:	f002 020f 	and.w	r2, r2, #15
 800af52:	b2d2      	uxtb	r2, r2
 800af54:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800af56:	8abb      	ldrh	r3, [r7, #20]
 800af58:	3301      	adds	r3, #1
 800af5a:	82bb      	strh	r3, [r7, #20]
 800af5c:	4b09      	ldr	r3, [pc, #36]	; (800af84 <Paint_Clear+0x150>)
 800af5e:	8a5b      	ldrh	r3, [r3, #18]
 800af60:	8aba      	ldrh	r2, [r7, #20]
 800af62:	429a      	cmp	r2, r3
 800af64:	d3d7      	bcc.n	800af16 <Paint_Clear+0xe2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800af66:	8afb      	ldrh	r3, [r7, #22]
 800af68:	3301      	adds	r3, #1
 800af6a:	82fb      	strh	r3, [r7, #22]
 800af6c:	4b05      	ldr	r3, [pc, #20]	; (800af84 <Paint_Clear+0x150>)
 800af6e:	8a9b      	ldrh	r3, [r3, #20]
 800af70:	8afa      	ldrh	r2, [r7, #22]
 800af72:	429a      	cmp	r2, r3
 800af74:	d3cc      	bcc.n	800af10 <Paint_Clear+0xdc>
}
 800af76:	e7ff      	b.n	800af78 <Paint_Clear+0x144>
 800af78:	bf00      	nop
 800af7a:	3724      	adds	r7, #36	; 0x24
 800af7c:	46bd      	mov	sp, r7
 800af7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af82:	4770      	bx	lr
 800af84:	20000a10 	.word	0x20000a10

0800af88 <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 800af88:	b590      	push	{r4, r7, lr}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	4604      	mov	r4, r0
 800af90:	4608      	mov	r0, r1
 800af92:	4611      	mov	r1, r2
 800af94:	461a      	mov	r2, r3
 800af96:	4623      	mov	r3, r4
 800af98:	80fb      	strh	r3, [r7, #6]
 800af9a:	4603      	mov	r3, r0
 800af9c:	80bb      	strh	r3, [r7, #4]
 800af9e:	460b      	mov	r3, r1
 800afa0:	807b      	strh	r3, [r7, #2]
 800afa2:	4613      	mov	r3, r2
 800afa4:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800afa6:	4b4a      	ldr	r3, [pc, #296]	; (800b0d0 <Paint_DrawPoint+0x148>)
 800afa8:	889b      	ldrh	r3, [r3, #4]
 800afaa:	88fa      	ldrh	r2, [r7, #6]
 800afac:	429a      	cmp	r2, r3
 800afae:	d804      	bhi.n	800afba <Paint_DrawPoint+0x32>
 800afb0:	4b47      	ldr	r3, [pc, #284]	; (800b0d0 <Paint_DrawPoint+0x148>)
 800afb2:	88db      	ldrh	r3, [r3, #6]
 800afb4:	88ba      	ldrh	r2, [r7, #4]
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d911      	bls.n	800afde <Paint_DrawPoint+0x56>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 800afba:	4846      	ldr	r0, [pc, #280]	; (800b0d4 <Paint_DrawPoint+0x14c>)
 800afbc:	f001 fbf8 	bl	800c7b0 <puts>
				printf("Xpoint = %d , Paint.Width = %d  \r\n ",Xpoint,Paint.Width);
 800afc0:	88fb      	ldrh	r3, [r7, #6]
 800afc2:	4a43      	ldr	r2, [pc, #268]	; (800b0d0 <Paint_DrawPoint+0x148>)
 800afc4:	8892      	ldrh	r2, [r2, #4]
 800afc6:	4619      	mov	r1, r3
 800afc8:	4843      	ldr	r0, [pc, #268]	; (800b0d8 <Paint_DrawPoint+0x150>)
 800afca:	f001 fb8b 	bl	800c6e4 <iprintf>
				printf("Ypoint = %d , Paint.Height = %d  \r\n ",Ypoint,Paint.Height);
 800afce:	88bb      	ldrh	r3, [r7, #4]
 800afd0:	4a3f      	ldr	r2, [pc, #252]	; (800b0d0 <Paint_DrawPoint+0x148>)
 800afd2:	88d2      	ldrh	r2, [r2, #6]
 800afd4:	4619      	mov	r1, r3
 800afd6:	4841      	ldr	r0, [pc, #260]	; (800b0dc <Paint_DrawPoint+0x154>)
 800afd8:	f001 fb84 	bl	800c6e4 <iprintf>
        return;
 800afdc:	e074      	b.n	800b0c8 <Paint_DrawPoint+0x140>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND) {
 800afde:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d144      	bne.n	800b070 <Paint_DrawPoint+0xe8>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 800afe6:	2300      	movs	r3, #0
 800afe8:	81fb      	strh	r3, [r7, #14]
 800afea:	e039      	b.n	800b060 <Paint_DrawPoint+0xd8>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 800afec:	2300      	movs	r3, #0
 800afee:	81bb      	strh	r3, [r7, #12]
 800aff0:	e029      	b.n	800b046 <Paint_DrawPoint+0xbe>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800aff2:	88fa      	ldrh	r2, [r7, #6]
 800aff4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800aff8:	441a      	add	r2, r3
 800affa:	787b      	ldrb	r3, [r7, #1]
 800affc:	1ad3      	subs	r3, r2, r3
 800affe:	2b00      	cmp	r3, #0
 800b000:	db28      	blt.n	800b054 <Paint_DrawPoint+0xcc>
 800b002:	88ba      	ldrh	r2, [r7, #4]
 800b004:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b008:	441a      	add	r2, r3
 800b00a:	787b      	ldrb	r3, [r7, #1]
 800b00c:	1ad3      	subs	r3, r2, r3
 800b00e:	2b00      	cmp	r3, #0
 800b010:	db20      	blt.n	800b054 <Paint_DrawPoint+0xcc>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 800b012:	89fa      	ldrh	r2, [r7, #14]
 800b014:	88fb      	ldrh	r3, [r7, #6]
 800b016:	4413      	add	r3, r2
 800b018:	b29a      	uxth	r2, r3
 800b01a:	787b      	ldrb	r3, [r7, #1]
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	1ad3      	subs	r3, r2, r3
 800b020:	b298      	uxth	r0, r3
 800b022:	89ba      	ldrh	r2, [r7, #12]
 800b024:	88bb      	ldrh	r3, [r7, #4]
 800b026:	4413      	add	r3, r2
 800b028:	b29a      	uxth	r2, r3
 800b02a:	787b      	ldrb	r3, [r7, #1]
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	1ad3      	subs	r3, r2, r3
 800b030:	b29b      	uxth	r3, r3
 800b032:	887a      	ldrh	r2, [r7, #2]
 800b034:	4619      	mov	r1, r3
 800b036:	f7ff fd8b 	bl	800ab50 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 800b03a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b03e:	b29b      	uxth	r3, r3
 800b040:	3301      	adds	r3, #1
 800b042:	b29b      	uxth	r3, r3
 800b044:	81bb      	strh	r3, [r7, #12]
 800b046:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800b04a:	787b      	ldrb	r3, [r7, #1]
 800b04c:	005b      	lsls	r3, r3, #1
 800b04e:	3b01      	subs	r3, #1
 800b050:	429a      	cmp	r2, r3
 800b052:	dbce      	blt.n	800aff2 <Paint_DrawPoint+0x6a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 800b054:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b058:	b29b      	uxth	r3, r3
 800b05a:	3301      	adds	r3, #1
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	81fb      	strh	r3, [r7, #14]
 800b060:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b064:	787b      	ldrb	r3, [r7, #1]
 800b066:	005b      	lsls	r3, r3, #1
 800b068:	3b01      	subs	r3, #1
 800b06a:	429a      	cmp	r2, r3
 800b06c:	dbbe      	blt.n	800afec <Paint_DrawPoint+0x64>
 800b06e:	e02b      	b.n	800b0c8 <Paint_DrawPoint+0x140>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 800b070:	2300      	movs	r3, #0
 800b072:	81fb      	strh	r3, [r7, #14]
 800b074:	e023      	b.n	800b0be <Paint_DrawPoint+0x136>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800b076:	2300      	movs	r3, #0
 800b078:	81bb      	strh	r3, [r7, #12]
 800b07a:	e015      	b.n	800b0a8 <Paint_DrawPoint+0x120>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 800b07c:	89fa      	ldrh	r2, [r7, #14]
 800b07e:	88fb      	ldrh	r3, [r7, #6]
 800b080:	4413      	add	r3, r2
 800b082:	b29b      	uxth	r3, r3
 800b084:	3b01      	subs	r3, #1
 800b086:	b298      	uxth	r0, r3
 800b088:	89ba      	ldrh	r2, [r7, #12]
 800b08a:	88bb      	ldrh	r3, [r7, #4]
 800b08c:	4413      	add	r3, r2
 800b08e:	b29b      	uxth	r3, r3
 800b090:	3b01      	subs	r3, #1
 800b092:	b29b      	uxth	r3, r3
 800b094:	887a      	ldrh	r2, [r7, #2]
 800b096:	4619      	mov	r1, r3
 800b098:	f7ff fd5a 	bl	800ab50 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800b09c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	b29b      	uxth	r3, r3
 800b0a6:	81bb      	strh	r3, [r7, #12]
 800b0a8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800b0ac:	787b      	ldrb	r3, [r7, #1]
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	dbe4      	blt.n	800b07c <Paint_DrawPoint+0xf4>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 800b0b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	81fb      	strh	r3, [r7, #14]
 800b0be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b0c2:	787b      	ldrb	r3, [r7, #1]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	dbd6      	blt.n	800b076 <Paint_DrawPoint+0xee>
            }
        }
    }
}
 800b0c8:	3714      	adds	r7, #20
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd90      	pop	{r4, r7, pc}
 800b0ce:	bf00      	nop
 800b0d0:	20000a10 	.word	0x20000a10
 800b0d4:	0800f9a8 	.word	0x0800f9a8
 800b0d8:	0800f9e8 	.word	0x0800f9e8
 800b0dc:	0800fa0c 	.word	0x0800fa0c

0800b0e0 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 800b0e0:	b590      	push	{r4, r7, lr}
 800b0e2:	b08d      	sub	sp, #52	; 0x34
 800b0e4:	af02      	add	r7, sp, #8
 800b0e6:	4604      	mov	r4, r0
 800b0e8:	4608      	mov	r0, r1
 800b0ea:	4611      	mov	r1, r2
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	4623      	mov	r3, r4
 800b0f0:	80fb      	strh	r3, [r7, #6]
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	80bb      	strh	r3, [r7, #4]
 800b0f6:	460b      	mov	r3, r1
 800b0f8:	807b      	strh	r3, [r7, #2]
 800b0fa:	4613      	mov	r3, r2
 800b0fc:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b0fe:	4b52      	ldr	r3, [pc, #328]	; (800b248 <Paint_DrawLine+0x168>)
 800b100:	889b      	ldrh	r3, [r3, #4]
 800b102:	88fa      	ldrh	r2, [r7, #6]
 800b104:	429a      	cmp	r2, r3
 800b106:	d80e      	bhi.n	800b126 <Paint_DrawLine+0x46>
 800b108:	4b4f      	ldr	r3, [pc, #316]	; (800b248 <Paint_DrawLine+0x168>)
 800b10a:	88db      	ldrh	r3, [r3, #6]
 800b10c:	88ba      	ldrh	r2, [r7, #4]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d809      	bhi.n	800b126 <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 800b112:	4b4d      	ldr	r3, [pc, #308]	; (800b248 <Paint_DrawLine+0x168>)
 800b114:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b116:	887a      	ldrh	r2, [r7, #2]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d804      	bhi.n	800b126 <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 800b11c:	4b4a      	ldr	r3, [pc, #296]	; (800b248 <Paint_DrawLine+0x168>)
 800b11e:	88db      	ldrh	r3, [r3, #6]
 800b120:	883a      	ldrh	r2, [r7, #0]
 800b122:	429a      	cmp	r2, r3
 800b124:	d903      	bls.n	800b12e <Paint_DrawLine+0x4e>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 800b126:	4849      	ldr	r0, [pc, #292]	; (800b24c <Paint_DrawLine+0x16c>)
 800b128:	f001 fb42 	bl	800c7b0 <puts>
        return;
 800b12c:	e088      	b.n	800b240 <Paint_DrawLine+0x160>
    }

    UWORD Xpoint = Xstart;
 800b12e:	88fb      	ldrh	r3, [r7, #6]
 800b130:	84fb      	strh	r3, [r7, #38]	; 0x26
    UWORD Ypoint = Ystart;
 800b132:	88bb      	ldrh	r3, [r7, #4]
 800b134:	84bb      	strh	r3, [r7, #36]	; 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800b136:	887a      	ldrh	r2, [r7, #2]
 800b138:	88fb      	ldrh	r3, [r7, #6]
 800b13a:	1ad3      	subs	r3, r2, r3
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	bfb8      	it	lt
 800b140:	425b      	neglt	r3, r3
 800b142:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800b144:	883a      	ldrh	r2, [r7, #0]
 800b146:	88bb      	ldrh	r3, [r7, #4]
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	bfb8      	it	lt
 800b14e:	425b      	neglt	r3, r3
 800b150:	425b      	negs	r3, r3
 800b152:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 800b154:	88fa      	ldrh	r2, [r7, #6]
 800b156:	887b      	ldrh	r3, [r7, #2]
 800b158:	429a      	cmp	r2, r3
 800b15a:	d201      	bcs.n	800b160 <Paint_DrawLine+0x80>
 800b15c:	2301      	movs	r3, #1
 800b15e:	e001      	b.n	800b164 <Paint_DrawLine+0x84>
 800b160:	f04f 33ff 	mov.w	r3, #4294967295
 800b164:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 800b166:	88ba      	ldrh	r2, [r7, #4]
 800b168:	883b      	ldrh	r3, [r7, #0]
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d201      	bcs.n	800b172 <Paint_DrawLine+0x92>
 800b16e:	2301      	movs	r3, #1
 800b170:	e001      	b.n	800b176 <Paint_DrawLine+0x96>
 800b172:	f04f 33ff 	mov.w	r3, #4294967295
 800b176:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 800b178:	69ba      	ldr	r2, [r7, #24]
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	4413      	add	r3, r2
 800b17e:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 800b180:	2300      	movs	r3, #0
 800b182:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 800b184:	7ffb      	ldrb	r3, [r7, #31]
 800b186:	3301      	adds	r3, #1
 800b188:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 800b18a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d125      	bne.n	800b1de <Paint_DrawLine+0xfe>
 800b192:	7ffa      	ldrb	r2, [r7, #31]
 800b194:	4b2e      	ldr	r3, [pc, #184]	; (800b250 <Paint_DrawLine+0x170>)
 800b196:	fba3 1302 	umull	r1, r3, r3, r2
 800b19a:	0859      	lsrs	r1, r3, #1
 800b19c:	460b      	mov	r3, r1
 800b19e:	005b      	lsls	r3, r3, #1
 800b1a0:	440b      	add	r3, r1
 800b1a2:	1ad3      	subs	r3, r2, r3
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d119      	bne.n	800b1de <Paint_DrawLine+0xfe>
            //Debug("LINE_DOTTED\r\n");
						if(Color)
 800b1aa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d009      	beq.n	800b1c4 <Paint_DrawLine+0xe4>
							Paint_DrawPoint(Xpoint, Ypoint, BLACK, Line_width, DOT_STYLE_DFT);
 800b1b0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b1b4:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800b1b6:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	9200      	str	r2, [sp, #0]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f7ff fee3 	bl	800af88 <Paint_DrawPoint>
 800b1c2:	e009      	b.n	800b1d8 <Paint_DrawLine+0xf8>
            else
							Paint_DrawPoint(Xpoint, Ypoint, WHITE, Line_width, DOT_STYLE_DFT);
 800b1c4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b1c8:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800b1ca:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	9200      	str	r2, [sp, #0]
 800b1d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1d4:	f7ff fed8 	bl	800af88 <Paint_DrawPoint>
            Dotted_Len = 0;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	77fb      	strb	r3, [r7, #31]
 800b1dc:	e008      	b.n	800b1f0 <Paint_DrawLine+0x110>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 800b1de:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b1e2:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800b1e4:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800b1e6:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800b1e8:	2401      	movs	r4, #1
 800b1ea:	9400      	str	r4, [sp, #0]
 800b1ec:	f7ff fecc 	bl	800af88 <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 800b1f0:	6a3b      	ldr	r3, [r7, #32]
 800b1f2:	005b      	lsls	r3, r3, #1
 800b1f4:	697a      	ldr	r2, [r7, #20]
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	dc0c      	bgt.n	800b214 <Paint_DrawLine+0x134>
            if (Xpoint == Xend)
 800b1fa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b1fc:	887b      	ldrh	r3, [r7, #2]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d01b      	beq.n	800b23a <Paint_DrawLine+0x15a>
                break;
            Esp += dy;
 800b202:	6a3a      	ldr	r2, [r7, #32]
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	4413      	add	r3, r2
 800b208:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	b29a      	uxth	r2, r3
 800b20e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b210:	4413      	add	r3, r2
 800b212:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
        if (2 * Esp <= dx) {
 800b214:	6a3b      	ldr	r3, [r7, #32]
 800b216:	005b      	lsls	r3, r3, #1
 800b218:	69ba      	ldr	r2, [r7, #24]
 800b21a:	429a      	cmp	r2, r3
 800b21c:	dbb2      	blt.n	800b184 <Paint_DrawLine+0xa4>
            if (Ypoint == Yend)
 800b21e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b220:	883b      	ldrh	r3, [r7, #0]
 800b222:	429a      	cmp	r2, r3
 800b224:	d00b      	beq.n	800b23e <Paint_DrawLine+0x15e>
                break;
            Esp += dx;
 800b226:	6a3a      	ldr	r2, [r7, #32]
 800b228:	69bb      	ldr	r3, [r7, #24]
 800b22a:	4413      	add	r3, r2
 800b22c:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	b29a      	uxth	r2, r3
 800b232:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b234:	4413      	add	r3, r2
 800b236:	84bb      	strh	r3, [r7, #36]	; 0x24
        Dotted_Len++;
 800b238:	e7a4      	b.n	800b184 <Paint_DrawLine+0xa4>
                break;
 800b23a:	bf00      	nop
 800b23c:	e000      	b.n	800b240 <Paint_DrawLine+0x160>
                break;
 800b23e:	bf00      	nop
        }
    }
}
 800b240:	372c      	adds	r7, #44	; 0x2c
 800b242:	46bd      	mov	sp, r7
 800b244:	bd90      	pop	{r4, r7, pc}
 800b246:	bf00      	nop
 800b248:	20000a10 	.word	0x20000a10
 800b24c:	0800fa34 	.word	0x0800fa34
 800b250:	aaaaaaab 	.word	0xaaaaaaab

0800b254 <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 800b254:	b590      	push	{r4, r7, lr}
 800b256:	b089      	sub	sp, #36	; 0x24
 800b258:	af04      	add	r7, sp, #16
 800b25a:	4604      	mov	r4, r0
 800b25c:	4608      	mov	r0, r1
 800b25e:	4611      	mov	r1, r2
 800b260:	461a      	mov	r2, r3
 800b262:	4623      	mov	r3, r4
 800b264:	80fb      	strh	r3, [r7, #6]
 800b266:	4603      	mov	r3, r0
 800b268:	80bb      	strh	r3, [r7, #4]
 800b26a:	460b      	mov	r3, r1
 800b26c:	807b      	strh	r3, [r7, #2]
 800b26e:	4613      	mov	r3, r2
 800b270:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b272:	4b38      	ldr	r3, [pc, #224]	; (800b354 <Paint_DrawRectangle+0x100>)
 800b274:	889b      	ldrh	r3, [r3, #4]
 800b276:	88fa      	ldrh	r2, [r7, #6]
 800b278:	429a      	cmp	r2, r3
 800b27a:	d80e      	bhi.n	800b29a <Paint_DrawRectangle+0x46>
 800b27c:	4b35      	ldr	r3, [pc, #212]	; (800b354 <Paint_DrawRectangle+0x100>)
 800b27e:	88db      	ldrh	r3, [r3, #6]
 800b280:	88ba      	ldrh	r2, [r7, #4]
 800b282:	429a      	cmp	r2, r3
 800b284:	d809      	bhi.n	800b29a <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 800b286:	4b33      	ldr	r3, [pc, #204]	; (800b354 <Paint_DrawRectangle+0x100>)
 800b288:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b28a:	887a      	ldrh	r2, [r7, #2]
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d804      	bhi.n	800b29a <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 800b290:	4b30      	ldr	r3, [pc, #192]	; (800b354 <Paint_DrawRectangle+0x100>)
 800b292:	88db      	ldrh	r3, [r3, #6]
 800b294:	883a      	ldrh	r2, [r7, #0]
 800b296:	429a      	cmp	r2, r3
 800b298:	d903      	bls.n	800b2a2 <Paint_DrawRectangle+0x4e>
        Debug("Input exceeds the normal display range\r\n");
 800b29a:	482f      	ldr	r0, [pc, #188]	; (800b358 <Paint_DrawRectangle+0x104>)
 800b29c:	f001 fa88 	bl	800c7b0 <puts>
        return;
 800b2a0:	e054      	b.n	800b34c <Paint_DrawRectangle+0xf8>
    }

    if (Draw_Fill) {
 800b2a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d018      	beq.n	800b2dc <Paint_DrawRectangle+0x88>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 800b2aa:	88bb      	ldrh	r3, [r7, #4]
 800b2ac:	81fb      	strh	r3, [r7, #14]
 800b2ae:	e010      	b.n	800b2d2 <Paint_DrawRectangle+0x7e>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color , Line_width, LINE_STYLE_SOLID);
 800b2b0:	89fc      	ldrh	r4, [r7, #14]
 800b2b2:	887a      	ldrh	r2, [r7, #2]
 800b2b4:	89f9      	ldrh	r1, [r7, #14]
 800b2b6:	88f8      	ldrh	r0, [r7, #6]
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	9302      	str	r3, [sp, #8]
 800b2bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b2c0:	9301      	str	r3, [sp, #4]
 800b2c2:	8c3b      	ldrh	r3, [r7, #32]
 800b2c4:	9300      	str	r3, [sp, #0]
 800b2c6:	4623      	mov	r3, r4
 800b2c8:	f7ff ff0a 	bl	800b0e0 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 800b2cc:	89fb      	ldrh	r3, [r7, #14]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	81fb      	strh	r3, [r7, #14]
 800b2d2:	89fa      	ldrh	r2, [r7, #14]
 800b2d4:	883b      	ldrh	r3, [r7, #0]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d3ea      	bcc.n	800b2b0 <Paint_DrawRectangle+0x5c>
 800b2da:	e037      	b.n	800b34c <Paint_DrawRectangle+0xf8>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800b2dc:	88bc      	ldrh	r4, [r7, #4]
 800b2de:	887a      	ldrh	r2, [r7, #2]
 800b2e0:	88b9      	ldrh	r1, [r7, #4]
 800b2e2:	88f8      	ldrh	r0, [r7, #6]
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	9302      	str	r3, [sp, #8]
 800b2e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b2ec:	9301      	str	r3, [sp, #4]
 800b2ee:	8c3b      	ldrh	r3, [r7, #32]
 800b2f0:	9300      	str	r3, [sp, #0]
 800b2f2:	4623      	mov	r3, r4
 800b2f4:	f7ff fef4 	bl	800b0e0 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800b2f8:	883c      	ldrh	r4, [r7, #0]
 800b2fa:	88fa      	ldrh	r2, [r7, #6]
 800b2fc:	88b9      	ldrh	r1, [r7, #4]
 800b2fe:	88f8      	ldrh	r0, [r7, #6]
 800b300:	2300      	movs	r3, #0
 800b302:	9302      	str	r3, [sp, #8]
 800b304:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b308:	9301      	str	r3, [sp, #4]
 800b30a:	8c3b      	ldrh	r3, [r7, #32]
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	4623      	mov	r3, r4
 800b310:	f7ff fee6 	bl	800b0e0 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800b314:	88bc      	ldrh	r4, [r7, #4]
 800b316:	887a      	ldrh	r2, [r7, #2]
 800b318:	8839      	ldrh	r1, [r7, #0]
 800b31a:	8878      	ldrh	r0, [r7, #2]
 800b31c:	2300      	movs	r3, #0
 800b31e:	9302      	str	r3, [sp, #8]
 800b320:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b324:	9301      	str	r3, [sp, #4]
 800b326:	8c3b      	ldrh	r3, [r7, #32]
 800b328:	9300      	str	r3, [sp, #0]
 800b32a:	4623      	mov	r3, r4
 800b32c:	f7ff fed8 	bl	800b0e0 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800b330:	883c      	ldrh	r4, [r7, #0]
 800b332:	88fa      	ldrh	r2, [r7, #6]
 800b334:	8839      	ldrh	r1, [r7, #0]
 800b336:	8878      	ldrh	r0, [r7, #2]
 800b338:	2300      	movs	r3, #0
 800b33a:	9302      	str	r3, [sp, #8]
 800b33c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b340:	9301      	str	r3, [sp, #4]
 800b342:	8c3b      	ldrh	r3, [r7, #32]
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	4623      	mov	r3, r4
 800b348:	f7ff feca 	bl	800b0e0 <Paint_DrawLine>
    }
}
 800b34c:	3714      	adds	r7, #20
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd90      	pop	{r4, r7, pc}
 800b352:	bf00      	nop
 800b354:	20000a10 	.word	0x20000a10
 800b358:	0800fa74 	.word	0x0800fa74

0800b35c <Paint_DrawCircle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the Circle
******************************************************************************/
void Paint_DrawCircle(UWORD X_Center, UWORD Y_Center, UWORD Radius,
                      UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 800b35c:	b590      	push	{r4, r7, lr}
 800b35e:	b087      	sub	sp, #28
 800b360:	af02      	add	r7, sp, #8
 800b362:	4604      	mov	r4, r0
 800b364:	4608      	mov	r0, r1
 800b366:	4611      	mov	r1, r2
 800b368:	461a      	mov	r2, r3
 800b36a:	4623      	mov	r3, r4
 800b36c:	80fb      	strh	r3, [r7, #6]
 800b36e:	4603      	mov	r3, r0
 800b370:	80bb      	strh	r3, [r7, #4]
 800b372:	460b      	mov	r3, r1
 800b374:	807b      	strh	r3, [r7, #2]
 800b376:	4613      	mov	r3, r2
 800b378:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 800b37a:	4b67      	ldr	r3, [pc, #412]	; (800b518 <Paint_DrawCircle+0x1bc>)
 800b37c:	889b      	ldrh	r3, [r3, #4]
 800b37e:	88fa      	ldrh	r2, [r7, #6]
 800b380:	429a      	cmp	r2, r3
 800b382:	d804      	bhi.n	800b38e <Paint_DrawCircle+0x32>
 800b384:	4b64      	ldr	r3, [pc, #400]	; (800b518 <Paint_DrawCircle+0x1bc>)
 800b386:	88db      	ldrh	r3, [r3, #6]
 800b388:	88ba      	ldrh	r2, [r7, #4]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d303      	bcc.n	800b396 <Paint_DrawCircle+0x3a>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 800b38e:	4863      	ldr	r0, [pc, #396]	; (800b51c <Paint_DrawCircle+0x1c0>)
 800b390:	f001 fa0e 	bl	800c7b0 <puts>
        return;
 800b394:	e16b      	b.n	800b66e <Paint_DrawCircle+0x312>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 800b396:	2300      	movs	r3, #0
 800b398:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 800b39a:	887b      	ldrh	r3, [r7, #2]
 800b39c:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 800b39e:	887b      	ldrh	r3, [r7, #2]
 800b3a0:	005b      	lsls	r3, r3, #1
 800b3a2:	b29b      	uxth	r3, r3
 800b3a4:	f1c3 0303 	rsb	r3, r3, #3
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 800b3ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	f040 8155 	bne.w	800b660 <Paint_DrawCircle+0x304>
        while (XCurrent <= YCurrent ) { //Realistic circles
 800b3b6:	e0a6      	b.n	800b506 <Paint_DrawCircle+0x1aa>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 800b3b8:	89fb      	ldrh	r3, [r7, #14]
 800b3ba:	813b      	strh	r3, [r7, #8]
 800b3bc:	e075      	b.n	800b4aa <Paint_DrawCircle+0x14e>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 800b3be:	89fa      	ldrh	r2, [r7, #14]
 800b3c0:	88fb      	ldrh	r3, [r7, #6]
 800b3c2:	4413      	add	r3, r2
 800b3c4:	b298      	uxth	r0, r3
 800b3c6:	893a      	ldrh	r2, [r7, #8]
 800b3c8:	88bb      	ldrh	r3, [r7, #4]
 800b3ca:	4413      	add	r3, r2
 800b3cc:	b299      	uxth	r1, r3
 800b3ce:	883a      	ldrh	r2, [r7, #0]
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	9300      	str	r3, [sp, #0]
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	f7ff fdd7 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 800b3da:	89fb      	ldrh	r3, [r7, #14]
 800b3dc:	88fa      	ldrh	r2, [r7, #6]
 800b3de:	1ad3      	subs	r3, r2, r3
 800b3e0:	b298      	uxth	r0, r3
 800b3e2:	893a      	ldrh	r2, [r7, #8]
 800b3e4:	88bb      	ldrh	r3, [r7, #4]
 800b3e6:	4413      	add	r3, r2
 800b3e8:	b299      	uxth	r1, r3
 800b3ea:	883a      	ldrh	r2, [r7, #0]
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	9300      	str	r3, [sp, #0]
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	f7ff fdc9 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 800b3f6:	893b      	ldrh	r3, [r7, #8]
 800b3f8:	88fa      	ldrh	r2, [r7, #6]
 800b3fa:	1ad3      	subs	r3, r2, r3
 800b3fc:	b298      	uxth	r0, r3
 800b3fe:	89fa      	ldrh	r2, [r7, #14]
 800b400:	88bb      	ldrh	r3, [r7, #4]
 800b402:	4413      	add	r3, r2
 800b404:	b299      	uxth	r1, r3
 800b406:	883a      	ldrh	r2, [r7, #0]
 800b408:	2301      	movs	r3, #1
 800b40a:	9300      	str	r3, [sp, #0]
 800b40c:	2301      	movs	r3, #1
 800b40e:	f7ff fdbb 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 800b412:	893b      	ldrh	r3, [r7, #8]
 800b414:	88fa      	ldrh	r2, [r7, #6]
 800b416:	1ad3      	subs	r3, r2, r3
 800b418:	b298      	uxth	r0, r3
 800b41a:	89fb      	ldrh	r3, [r7, #14]
 800b41c:	88ba      	ldrh	r2, [r7, #4]
 800b41e:	1ad3      	subs	r3, r2, r3
 800b420:	b299      	uxth	r1, r3
 800b422:	883a      	ldrh	r2, [r7, #0]
 800b424:	2301      	movs	r3, #1
 800b426:	9300      	str	r3, [sp, #0]
 800b428:	2301      	movs	r3, #1
 800b42a:	f7ff fdad 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 800b42e:	89fb      	ldrh	r3, [r7, #14]
 800b430:	88fa      	ldrh	r2, [r7, #6]
 800b432:	1ad3      	subs	r3, r2, r3
 800b434:	b298      	uxth	r0, r3
 800b436:	893b      	ldrh	r3, [r7, #8]
 800b438:	88ba      	ldrh	r2, [r7, #4]
 800b43a:	1ad3      	subs	r3, r2, r3
 800b43c:	b299      	uxth	r1, r3
 800b43e:	883a      	ldrh	r2, [r7, #0]
 800b440:	2301      	movs	r3, #1
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	2301      	movs	r3, #1
 800b446:	f7ff fd9f 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 800b44a:	89fa      	ldrh	r2, [r7, #14]
 800b44c:	88fb      	ldrh	r3, [r7, #6]
 800b44e:	4413      	add	r3, r2
 800b450:	b298      	uxth	r0, r3
 800b452:	893b      	ldrh	r3, [r7, #8]
 800b454:	88ba      	ldrh	r2, [r7, #4]
 800b456:	1ad3      	subs	r3, r2, r3
 800b458:	b299      	uxth	r1, r3
 800b45a:	883a      	ldrh	r2, [r7, #0]
 800b45c:	2301      	movs	r3, #1
 800b45e:	9300      	str	r3, [sp, #0]
 800b460:	2301      	movs	r3, #1
 800b462:	f7ff fd91 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 800b466:	893a      	ldrh	r2, [r7, #8]
 800b468:	88fb      	ldrh	r3, [r7, #6]
 800b46a:	4413      	add	r3, r2
 800b46c:	b298      	uxth	r0, r3
 800b46e:	89fb      	ldrh	r3, [r7, #14]
 800b470:	88ba      	ldrh	r2, [r7, #4]
 800b472:	1ad3      	subs	r3, r2, r3
 800b474:	b299      	uxth	r1, r3
 800b476:	883a      	ldrh	r2, [r7, #0]
 800b478:	2301      	movs	r3, #1
 800b47a:	9300      	str	r3, [sp, #0]
 800b47c:	2301      	movs	r3, #1
 800b47e:	f7ff fd83 	bl	800af88 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 800b482:	893a      	ldrh	r2, [r7, #8]
 800b484:	88fb      	ldrh	r3, [r7, #6]
 800b486:	4413      	add	r3, r2
 800b488:	b298      	uxth	r0, r3
 800b48a:	89fa      	ldrh	r2, [r7, #14]
 800b48c:	88bb      	ldrh	r3, [r7, #4]
 800b48e:	4413      	add	r3, r2
 800b490:	b299      	uxth	r1, r3
 800b492:	883a      	ldrh	r2, [r7, #0]
 800b494:	2301      	movs	r3, #1
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	2301      	movs	r3, #1
 800b49a:	f7ff fd75 	bl	800af88 <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 800b49e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800b4a2:	b29b      	uxth	r3, r3
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	b29b      	uxth	r3, r3
 800b4a8:	813b      	strh	r3, [r7, #8]
 800b4aa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800b4ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b4b2:	429a      	cmp	r2, r3
 800b4b4:	dd83      	ble.n	800b3be <Paint_DrawCircle+0x62>
            }
            if (Esp < 0 )
 800b4b6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	da09      	bge.n	800b4d2 <Paint_DrawCircle+0x176>
                Esp += 4 * XCurrent + 6;
 800b4be:	89fb      	ldrh	r3, [r7, #14]
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	b29a      	uxth	r2, r3
 800b4c4:	897b      	ldrh	r3, [r7, #10]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	3306      	adds	r3, #6
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	817b      	strh	r3, [r7, #10]
 800b4d0:	e013      	b.n	800b4fa <Paint_DrawCircle+0x19e>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 800b4d2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b4d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b4da:	1ad3      	subs	r3, r2, r3
 800b4dc:	b29b      	uxth	r3, r3
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	b29a      	uxth	r2, r3
 800b4e2:	897b      	ldrh	r3, [r7, #10]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	330a      	adds	r3, #10
 800b4ea:	b29b      	uxth	r3, r3
 800b4ec:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 800b4ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b4f2:	b29b      	uxth	r3, r3
 800b4f4:	3b01      	subs	r3, #1
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 800b4fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b4fe:	b29b      	uxth	r3, r3
 800b500:	3301      	adds	r3, #1
 800b502:	b29b      	uxth	r3, r3
 800b504:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 800b506:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b50a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b50e:	429a      	cmp	r2, r3
 800b510:	f77f af52 	ble.w	800b3b8 <Paint_DrawCircle+0x5c>
 800b514:	e0ab      	b.n	800b66e <Paint_DrawCircle+0x312>
 800b516:	bf00      	nop
 800b518:	20000a10 	.word	0x20000a10
 800b51c:	0800faa4 	.word	0x0800faa4
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 800b520:	89fa      	ldrh	r2, [r7, #14]
 800b522:	88fb      	ldrh	r3, [r7, #6]
 800b524:	4413      	add	r3, r2
 800b526:	b298      	uxth	r0, r3
 800b528:	89ba      	ldrh	r2, [r7, #12]
 800b52a:	88bb      	ldrh	r3, [r7, #4]
 800b52c:	4413      	add	r3, r2
 800b52e:	b299      	uxth	r1, r3
 800b530:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b534:	883a      	ldrh	r2, [r7, #0]
 800b536:	2401      	movs	r4, #1
 800b538:	9400      	str	r4, [sp, #0]
 800b53a:	f7ff fd25 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 800b53e:	89fb      	ldrh	r3, [r7, #14]
 800b540:	88fa      	ldrh	r2, [r7, #6]
 800b542:	1ad3      	subs	r3, r2, r3
 800b544:	b298      	uxth	r0, r3
 800b546:	89ba      	ldrh	r2, [r7, #12]
 800b548:	88bb      	ldrh	r3, [r7, #4]
 800b54a:	4413      	add	r3, r2
 800b54c:	b299      	uxth	r1, r3
 800b54e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b552:	883a      	ldrh	r2, [r7, #0]
 800b554:	2401      	movs	r4, #1
 800b556:	9400      	str	r4, [sp, #0]
 800b558:	f7ff fd16 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 800b55c:	89bb      	ldrh	r3, [r7, #12]
 800b55e:	88fa      	ldrh	r2, [r7, #6]
 800b560:	1ad3      	subs	r3, r2, r3
 800b562:	b298      	uxth	r0, r3
 800b564:	89fa      	ldrh	r2, [r7, #14]
 800b566:	88bb      	ldrh	r3, [r7, #4]
 800b568:	4413      	add	r3, r2
 800b56a:	b299      	uxth	r1, r3
 800b56c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b570:	883a      	ldrh	r2, [r7, #0]
 800b572:	2401      	movs	r4, #1
 800b574:	9400      	str	r4, [sp, #0]
 800b576:	f7ff fd07 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 800b57a:	89bb      	ldrh	r3, [r7, #12]
 800b57c:	88fa      	ldrh	r2, [r7, #6]
 800b57e:	1ad3      	subs	r3, r2, r3
 800b580:	b298      	uxth	r0, r3
 800b582:	89fb      	ldrh	r3, [r7, #14]
 800b584:	88ba      	ldrh	r2, [r7, #4]
 800b586:	1ad3      	subs	r3, r2, r3
 800b588:	b299      	uxth	r1, r3
 800b58a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b58e:	883a      	ldrh	r2, [r7, #0]
 800b590:	2401      	movs	r4, #1
 800b592:	9400      	str	r4, [sp, #0]
 800b594:	f7ff fcf8 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 800b598:	89fb      	ldrh	r3, [r7, #14]
 800b59a:	88fa      	ldrh	r2, [r7, #6]
 800b59c:	1ad3      	subs	r3, r2, r3
 800b59e:	b298      	uxth	r0, r3
 800b5a0:	89bb      	ldrh	r3, [r7, #12]
 800b5a2:	88ba      	ldrh	r2, [r7, #4]
 800b5a4:	1ad3      	subs	r3, r2, r3
 800b5a6:	b299      	uxth	r1, r3
 800b5a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b5ac:	883a      	ldrh	r2, [r7, #0]
 800b5ae:	2401      	movs	r4, #1
 800b5b0:	9400      	str	r4, [sp, #0]
 800b5b2:	f7ff fce9 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 800b5b6:	89fa      	ldrh	r2, [r7, #14]
 800b5b8:	88fb      	ldrh	r3, [r7, #6]
 800b5ba:	4413      	add	r3, r2
 800b5bc:	b298      	uxth	r0, r3
 800b5be:	89bb      	ldrh	r3, [r7, #12]
 800b5c0:	88ba      	ldrh	r2, [r7, #4]
 800b5c2:	1ad3      	subs	r3, r2, r3
 800b5c4:	b299      	uxth	r1, r3
 800b5c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b5ca:	883a      	ldrh	r2, [r7, #0]
 800b5cc:	2401      	movs	r4, #1
 800b5ce:	9400      	str	r4, [sp, #0]
 800b5d0:	f7ff fcda 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 800b5d4:	89ba      	ldrh	r2, [r7, #12]
 800b5d6:	88fb      	ldrh	r3, [r7, #6]
 800b5d8:	4413      	add	r3, r2
 800b5da:	b298      	uxth	r0, r3
 800b5dc:	89fb      	ldrh	r3, [r7, #14]
 800b5de:	88ba      	ldrh	r2, [r7, #4]
 800b5e0:	1ad3      	subs	r3, r2, r3
 800b5e2:	b299      	uxth	r1, r3
 800b5e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b5e8:	883a      	ldrh	r2, [r7, #0]
 800b5ea:	2401      	movs	r4, #1
 800b5ec:	9400      	str	r4, [sp, #0]
 800b5ee:	f7ff fccb 	bl	800af88 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 800b5f2:	89ba      	ldrh	r2, [r7, #12]
 800b5f4:	88fb      	ldrh	r3, [r7, #6]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	b298      	uxth	r0, r3
 800b5fa:	89fa      	ldrh	r2, [r7, #14]
 800b5fc:	88bb      	ldrh	r3, [r7, #4]
 800b5fe:	4413      	add	r3, r2
 800b600:	b299      	uxth	r1, r3
 800b602:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b606:	883a      	ldrh	r2, [r7, #0]
 800b608:	2401      	movs	r4, #1
 800b60a:	9400      	str	r4, [sp, #0]
 800b60c:	f7ff fcbc 	bl	800af88 <Paint_DrawPoint>

            if (Esp < 0 )
 800b610:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800b614:	2b00      	cmp	r3, #0
 800b616:	da09      	bge.n	800b62c <Paint_DrawCircle+0x2d0>
                Esp += 4 * XCurrent + 6;
 800b618:	89fb      	ldrh	r3, [r7, #14]
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	b29a      	uxth	r2, r3
 800b61e:	897b      	ldrh	r3, [r7, #10]
 800b620:	4413      	add	r3, r2
 800b622:	b29b      	uxth	r3, r3
 800b624:	3306      	adds	r3, #6
 800b626:	b29b      	uxth	r3, r3
 800b628:	817b      	strh	r3, [r7, #10]
 800b62a:	e013      	b.n	800b654 <Paint_DrawCircle+0x2f8>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 800b62c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b630:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b634:	1ad3      	subs	r3, r2, r3
 800b636:	b29b      	uxth	r3, r3
 800b638:	009b      	lsls	r3, r3, #2
 800b63a:	b29a      	uxth	r2, r3
 800b63c:	897b      	ldrh	r3, [r7, #10]
 800b63e:	4413      	add	r3, r2
 800b640:	b29b      	uxth	r3, r3
 800b642:	330a      	adds	r3, #10
 800b644:	b29b      	uxth	r3, r3
 800b646:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 800b648:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	3b01      	subs	r3, #1
 800b650:	b29b      	uxth	r3, r3
 800b652:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 800b654:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b658:	b29b      	uxth	r3, r3
 800b65a:	3301      	adds	r3, #1
 800b65c:	b29b      	uxth	r3, r3
 800b65e:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 800b660:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b664:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b668:	429a      	cmp	r2, r3
 800b66a:	f77f af59 	ble.w	800b520 <Paint_DrawCircle+0x1c4>
        }
    }
}
 800b66e:	3714      	adds	r7, #20
 800b670:	46bd      	mov	sp, r7
 800b672:	bd90      	pop	{r4, r7, pc}

0800b674 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b088      	sub	sp, #32
 800b678:	af00      	add	r7, sp, #0
 800b67a:	607b      	str	r3, [r7, #4]
 800b67c:	4603      	mov	r3, r0
 800b67e:	81fb      	strh	r3, [r7, #14]
 800b680:	460b      	mov	r3, r1
 800b682:	81bb      	strh	r3, [r7, #12]
 800b684:	4613      	mov	r3, r2
 800b686:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800b688:	4b4d      	ldr	r3, [pc, #308]	; (800b7c0 <Paint_DrawChar+0x14c>)
 800b68a:	889b      	ldrh	r3, [r3, #4]
 800b68c:	89fa      	ldrh	r2, [r7, #14]
 800b68e:	429a      	cmp	r2, r3
 800b690:	d804      	bhi.n	800b69c <Paint_DrawChar+0x28>
 800b692:	4b4b      	ldr	r3, [pc, #300]	; (800b7c0 <Paint_DrawChar+0x14c>)
 800b694:	88db      	ldrh	r3, [r3, #6]
 800b696:	89ba      	ldrh	r2, [r7, #12]
 800b698:	429a      	cmp	r2, r3
 800b69a:	d903      	bls.n	800b6a4 <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 800b69c:	4849      	ldr	r0, [pc, #292]	; (800b7c4 <Paint_DrawChar+0x150>)
 800b69e:	f001 f887 	bl	800c7b0 <puts>
        return;
 800b6a2:	e089      	b.n	800b7b8 <Paint_DrawChar+0x144>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 800b6a4:	7afb      	ldrb	r3, [r7, #11]
 800b6a6:	3b20      	subs	r3, #32
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	88d2      	ldrh	r2, [r2, #6]
 800b6ac:	fb02 f303 	mul.w	r3, r2, r3
 800b6b0:	687a      	ldr	r2, [r7, #4]
 800b6b2:	8892      	ldrh	r2, [r2, #4]
 800b6b4:	08d2      	lsrs	r2, r2, #3
 800b6b6:	b292      	uxth	r2, r2
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	8892      	ldrh	r2, [r2, #4]
 800b6be:	f002 0207 	and.w	r2, r2, #7
 800b6c2:	b292      	uxth	r2, r2
 800b6c4:	2a00      	cmp	r2, #0
 800b6c6:	bf14      	ite	ne
 800b6c8:	2201      	movne	r2, #1
 800b6ca:	2200      	moveq	r2, #0
 800b6cc:	b2d2      	uxtb	r2, r2
 800b6ce:	440a      	add	r2, r1
 800b6d0:	fb02 f303 	mul.w	r3, r2, r3
 800b6d4:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	4413      	add	r3, r2
 800b6de:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	83fb      	strh	r3, [r7, #30]
 800b6e4:	e063      	b.n	800b7ae <Paint_DrawChar+0x13a>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	83bb      	strh	r3, [r7, #28]
 800b6ea:	e04e      	b.n	800b78a <Paint_DrawChar+0x116>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 800b6ec:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b6ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d118      	bne.n	800b728 <Paint_DrawChar+0xb4>
                if (*ptr & (0x80 >> (Column % 8)))
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	781b      	ldrb	r3, [r3, #0]
 800b6fa:	4619      	mov	r1, r3
 800b6fc:	8bbb      	ldrh	r3, [r7, #28]
 800b6fe:	f003 0307 	and.w	r3, r3, #7
 800b702:	2280      	movs	r2, #128	; 0x80
 800b704:	fa42 f303 	asr.w	r3, r2, r3
 800b708:	400b      	ands	r3, r1
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d031      	beq.n	800b772 <Paint_DrawChar+0xfe>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800b70e:	89fa      	ldrh	r2, [r7, #14]
 800b710:	8bbb      	ldrh	r3, [r7, #28]
 800b712:	4413      	add	r3, r2
 800b714:	b298      	uxth	r0, r3
 800b716:	89ba      	ldrh	r2, [r7, #12]
 800b718:	8bfb      	ldrh	r3, [r7, #30]
 800b71a:	4413      	add	r3, r2
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b720:	4619      	mov	r1, r3
 800b722:	f7ff fa15 	bl	800ab50 <Paint_SetPixel>
 800b726:	e024      	b.n	800b772 <Paint_DrawChar+0xfe>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 800b728:	69bb      	ldr	r3, [r7, #24]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	4619      	mov	r1, r3
 800b72e:	8bbb      	ldrh	r3, [r7, #28]
 800b730:	f003 0307 	and.w	r3, r3, #7
 800b734:	2280      	movs	r2, #128	; 0x80
 800b736:	fa42 f303 	asr.w	r3, r2, r3
 800b73a:	400b      	ands	r3, r1
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d00c      	beq.n	800b75a <Paint_DrawChar+0xe6>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800b740:	89fa      	ldrh	r2, [r7, #14]
 800b742:	8bbb      	ldrh	r3, [r7, #28]
 800b744:	4413      	add	r3, r2
 800b746:	b298      	uxth	r0, r3
 800b748:	89ba      	ldrh	r2, [r7, #12]
 800b74a:	8bfb      	ldrh	r3, [r7, #30]
 800b74c:	4413      	add	r3, r2
 800b74e:	b29b      	uxth	r3, r3
 800b750:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b752:	4619      	mov	r1, r3
 800b754:	f7ff f9fc 	bl	800ab50 <Paint_SetPixel>
 800b758:	e00b      	b.n	800b772 <Paint_DrawChar+0xfe>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 800b75a:	89fa      	ldrh	r2, [r7, #14]
 800b75c:	8bbb      	ldrh	r3, [r7, #28]
 800b75e:	4413      	add	r3, r2
 800b760:	b298      	uxth	r0, r3
 800b762:	89ba      	ldrh	r2, [r7, #12]
 800b764:	8bfb      	ldrh	r3, [r7, #30]
 800b766:	4413      	add	r3, r2
 800b768:	b29b      	uxth	r3, r3
 800b76a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b76c:	4619      	mov	r1, r3
 800b76e:	f7ff f9ef 	bl	800ab50 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 800b772:	8bbb      	ldrh	r3, [r7, #28]
 800b774:	f003 0307 	and.w	r3, r3, #7
 800b778:	b29b      	uxth	r3, r3
 800b77a:	2b07      	cmp	r3, #7
 800b77c:	d102      	bne.n	800b784 <Paint_DrawChar+0x110>
                ptr++;
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	3301      	adds	r3, #1
 800b782:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800b784:	8bbb      	ldrh	r3, [r7, #28]
 800b786:	3301      	adds	r3, #1
 800b788:	83bb      	strh	r3, [r7, #28]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	889b      	ldrh	r3, [r3, #4]
 800b78e:	8bba      	ldrh	r2, [r7, #28]
 800b790:	429a      	cmp	r2, r3
 800b792:	d3ab      	bcc.n	800b6ec <Paint_DrawChar+0x78>
        }// Write a line
        if (Font->Width % 8 != 0)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	889b      	ldrh	r3, [r3, #4]
 800b798:	f003 0307 	and.w	r3, r3, #7
 800b79c:	b29b      	uxth	r3, r3
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d002      	beq.n	800b7a8 <Paint_DrawChar+0x134>
            ptr++;
 800b7a2:	69bb      	ldr	r3, [r7, #24]
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 800b7a8:	8bfb      	ldrh	r3, [r7, #30]
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	83fb      	strh	r3, [r7, #30]
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	88db      	ldrh	r3, [r3, #6]
 800b7b2:	8bfa      	ldrh	r2, [r7, #30]
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d396      	bcc.n	800b6e6 <Paint_DrawChar+0x72>
    }// Write all
}
 800b7b8:	3720      	adds	r7, #32
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	20000a10 	.word	0x20000a10
 800b7c4:	0800fae4 	.word	0x0800fae4

0800b7c8 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b088      	sub	sp, #32
 800b7cc:	af02      	add	r7, sp, #8
 800b7ce:	60ba      	str	r2, [r7, #8]
 800b7d0:	607b      	str	r3, [r7, #4]
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	81fb      	strh	r3, [r7, #14]
 800b7d6:	460b      	mov	r3, r1
 800b7d8:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 800b7da:	89fb      	ldrh	r3, [r7, #14]
 800b7dc:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 800b7de:	89bb      	ldrh	r3, [r7, #12]
 800b7e0:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 800b7e2:	4b21      	ldr	r3, [pc, #132]	; (800b868 <Paint_DrawString_EN+0xa0>)
 800b7e4:	889b      	ldrh	r3, [r3, #4]
 800b7e6:	89fa      	ldrh	r2, [r7, #14]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d804      	bhi.n	800b7f6 <Paint_DrawString_EN+0x2e>
 800b7ec:	4b1e      	ldr	r3, [pc, #120]	; (800b868 <Paint_DrawString_EN+0xa0>)
 800b7ee:	88db      	ldrh	r3, [r3, #6]
 800b7f0:	89ba      	ldrh	r2, [r7, #12]
 800b7f2:	429a      	cmp	r2, r3
 800b7f4:	d931      	bls.n	800b85a <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 800b7f6:	481d      	ldr	r0, [pc, #116]	; (800b86c <Paint_DrawString_EN+0xa4>)
 800b7f8:	f000 ffda 	bl	800c7b0 <puts>
        return;
 800b7fc:	e031      	b.n	800b862 <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 800b7fe:	8afb      	ldrh	r3, [r7, #22]
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	8892      	ldrh	r2, [r2, #4]
 800b804:	4413      	add	r3, r2
 800b806:	4a18      	ldr	r2, [pc, #96]	; (800b868 <Paint_DrawString_EN+0xa0>)
 800b808:	8892      	ldrh	r2, [r2, #4]
 800b80a:	4293      	cmp	r3, r2
 800b80c:	dd06      	ble.n	800b81c <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 800b80e:	89fb      	ldrh	r3, [r7, #14]
 800b810:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	88da      	ldrh	r2, [r3, #6]
 800b816:	8abb      	ldrh	r3, [r7, #20]
 800b818:	4413      	add	r3, r2
 800b81a:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 800b81c:	8abb      	ldrh	r3, [r7, #20]
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	88d2      	ldrh	r2, [r2, #6]
 800b822:	4413      	add	r3, r2
 800b824:	4a10      	ldr	r2, [pc, #64]	; (800b868 <Paint_DrawString_EN+0xa0>)
 800b826:	88d2      	ldrh	r2, [r2, #6]
 800b828:	4293      	cmp	r3, r2
 800b82a:	dd03      	ble.n	800b834 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 800b82c:	89fb      	ldrh	r3, [r7, #14]
 800b82e:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 800b830:	89bb      	ldrh	r3, [r7, #12]
 800b832:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	781a      	ldrb	r2, [r3, #0]
 800b838:	8ab9      	ldrh	r1, [r7, #20]
 800b83a:	8af8      	ldrh	r0, [r7, #22]
 800b83c:	8c3b      	ldrh	r3, [r7, #32]
 800b83e:	9301      	str	r3, [sp, #4]
 800b840:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b842:	9300      	str	r3, [sp, #0]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f7ff ff15 	bl	800b674 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	3301      	adds	r3, #1
 800b84e:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	889a      	ldrh	r2, [r3, #4]
 800b854:	8afb      	ldrh	r3, [r7, #22]
 800b856:	4413      	add	r3, r2
 800b858:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1cd      	bne.n	800b7fe <Paint_DrawString_EN+0x36>
    }
}
 800b862:	3718      	adds	r7, #24
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}
 800b868:	20000a10 	.word	0x20000a10
 800b86c:	0800fb24 	.word	0x0800fb24

0800b870 <OLED_Reset>:
/*******************************************************************************
function:
            Hardware reset
*******************************************************************************/
static void OLED_Reset(void)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	af00      	add	r7, sp, #0
	OLED_RST_1;
 800b874:	2201      	movs	r2, #1
 800b876:	2110      	movs	r1, #16
 800b878:	480b      	ldr	r0, [pc, #44]	; (800b8a8 <OLED_Reset+0x38>)
 800b87a:	f7fa fdff 	bl	800647c <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 800b87e:	2064      	movs	r0, #100	; 0x64
 800b880:	f7ff f87c 	bl	800a97c <Driver_Delay_ms>
    OLED_RST_0;
 800b884:	2200      	movs	r2, #0
 800b886:	2110      	movs	r1, #16
 800b888:	4807      	ldr	r0, [pc, #28]	; (800b8a8 <OLED_Reset+0x38>)
 800b88a:	f7fa fdf7 	bl	800647c <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 800b88e:	2064      	movs	r0, #100	; 0x64
 800b890:	f7ff f874 	bl	800a97c <Driver_Delay_ms>
    OLED_RST_1;
 800b894:	2201      	movs	r2, #1
 800b896:	2110      	movs	r1, #16
 800b898:	4803      	ldr	r0, [pc, #12]	; (800b8a8 <OLED_Reset+0x38>)
 800b89a:	f7fa fdef 	bl	800647c <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 800b89e:	2064      	movs	r0, #100	; 0x64
 800b8a0:	f7ff f86c 	bl	800a97c <Driver_Delay_ms>
}
 800b8a4:	bf00      	nop
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	48000400 	.word	0x48000400

0800b8ac <OLED_WriteReg>:
/*******************************************************************************
function:
            Write register address and data
*******************************************************************************/
static void OLED_WriteReg(uint8_t Reg)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b082      	sub	sp, #8
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	71fb      	strb	r3, [r7, #7]
#if USE_SPI_4W
	OLED_DC_0;
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b8bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b8c0:	f7fa fddc 	bl	800647c <HAL_GPIO_WritePin>
	OLED_CS_0;
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	2140      	movs	r1, #64	; 0x40
 800b8c8:	4807      	ldr	r0, [pc, #28]	; (800b8e8 <OLED_WriteReg+0x3c>)
 800b8ca:	f7fa fdd7 	bl	800647c <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Reg);
 800b8ce:	79fb      	ldrb	r3, [r7, #7]
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f7ff f819 	bl	800a908 <SPI4W_Write_Byte>
    OLED_CS_1;
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	2140      	movs	r1, #64	; 0x40
 800b8da:	4803      	ldr	r0, [pc, #12]	; (800b8e8 <OLED_WriteReg+0x3c>)
 800b8dc:	f7fa fdce 	bl	800647c <HAL_GPIO_WritePin>
#elif USE_IIC
    I2C_Write_Byte(Reg,IIC_CMD);
#endif
}
 800b8e0:	bf00      	nop
 800b8e2:	3708      	adds	r7, #8
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	48000400 	.word	0x48000400

0800b8ec <OLED_WriteData>:

static void OLED_WriteData(uint8_t Data)
{   
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	71fb      	strb	r3, [r7, #7]
#if USE_SPI_4W
	OLED_DC_1;
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b8fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b900:	f7fa fdbc 	bl	800647c <HAL_GPIO_WritePin>
	OLED_CS_0;
 800b904:	2200      	movs	r2, #0
 800b906:	2140      	movs	r1, #64	; 0x40
 800b908:	4807      	ldr	r0, [pc, #28]	; (800b928 <OLED_WriteData+0x3c>)
 800b90a:	f7fa fdb7 	bl	800647c <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Data);
 800b90e:	79fb      	ldrb	r3, [r7, #7]
 800b910:	4618      	mov	r0, r3
 800b912:	f7fe fff9 	bl	800a908 <SPI4W_Write_Byte>
    OLED_CS_1;
 800b916:	2201      	movs	r2, #1
 800b918:	2140      	movs	r1, #64	; 0x40
 800b91a:	4803      	ldr	r0, [pc, #12]	; (800b928 <OLED_WriteData+0x3c>)
 800b91c:	f7fa fdae 	bl	800647c <HAL_GPIO_WritePin>
#elif USE_IIC
    I2C_Write_Byte(Data,IIC_RAM);
#endif
}
 800b920:	bf00      	nop
 800b922:	3708      	adds	r7, #8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	48000400 	.word	0x48000400

0800b92c <OLED_InitReg>:
/*******************************************************************************
function:
        Common register initialization
*******************************************************************************/
static void OLED_InitReg(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	af00      	add	r7, sp, #0
    OLED_WriteReg(0xae);//--turn off oled panel
 800b930:	20ae      	movs	r0, #174	; 0xae
 800b932:	f7ff ffbb 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0x15);    //   set column address
 800b936:	2015      	movs	r0, #21
 800b938:	f7ff ffb8 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x00);    //  start column   0
 800b93c:	2000      	movs	r0, #0
 800b93e:	f7ff ffb5 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x7f);    //  end column   127
 800b942:	207f      	movs	r0, #127	; 0x7f
 800b944:	f7ff ffb2 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0x75);    //   set row address
 800b948:	2075      	movs	r0, #117	; 0x75
 800b94a:	f7ff ffaf 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x00);    //  start row   0
 800b94e:	2000      	movs	r0, #0
 800b950:	f7ff ffac 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x7f);    //  end row   127
 800b954:	207f      	movs	r0, #127	; 0x7f
 800b956:	f7ff ffa9 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0x81);  // set contrast control
 800b95a:	2081      	movs	r0, #129	; 0x81
 800b95c:	f7ff ffa6 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x80);
 800b960:	2080      	movs	r0, #128	; 0x80
 800b962:	f7ff ffa3 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xa0);    // gment remap
 800b966:	20a0      	movs	r0, #160	; 0xa0
 800b968:	f7ff ffa0 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x51);   //51
 800b96c:	2051      	movs	r0, #81	; 0x51
 800b96e:	f7ff ff9d 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xa1);  // start line
 800b972:	20a1      	movs	r0, #161	; 0xa1
 800b974:	f7ff ff9a 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x00);
 800b978:	2000      	movs	r0, #0
 800b97a:	f7ff ff97 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xa2);  // display offset
 800b97e:	20a2      	movs	r0, #162	; 0xa2
 800b980:	f7ff ff94 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x00);
 800b984:	2000      	movs	r0, #0
 800b986:	f7ff ff91 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xa4);    // rmal display
 800b98a:	20a4      	movs	r0, #164	; 0xa4
 800b98c:	f7ff ff8e 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0xa8);    // set multiplex ratio
 800b990:	20a8      	movs	r0, #168	; 0xa8
 800b992:	f7ff ff8b 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x7f);
 800b996:	207f      	movs	r0, #127	; 0x7f
 800b998:	f7ff ff88 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xb1);  // set phase leghth
 800b99c:	20b1      	movs	r0, #177	; 0xb1
 800b99e:	f7ff ff85 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0xf1);
 800b9a2:	20f1      	movs	r0, #241	; 0xf1
 800b9a4:	f7ff ff82 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xb3);  // set dclk
 800b9a8:	20b3      	movs	r0, #179	; 0xb3
 800b9aa:	f7ff ff7f 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x00);  //80Hz:0xc1 90Hz:0xe1   100Hz:0x00   110Hz:0x30 120Hz:0x50   130Hz:0x70     01
 800b9ae:	2000      	movs	r0, #0
 800b9b0:	f7ff ff7c 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xab);  //
 800b9b4:	20ab      	movs	r0, #171	; 0xab
 800b9b6:	f7ff ff79 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x01);  //
 800b9ba:	2001      	movs	r0, #1
 800b9bc:	f7ff ff76 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xb6);  // set phase leghth
 800b9c0:	20b6      	movs	r0, #182	; 0xb6
 800b9c2:	f7ff ff73 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x0f);
 800b9c6:	200f      	movs	r0, #15
 800b9c8:	f7ff ff70 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xbe);
 800b9cc:	20be      	movs	r0, #190	; 0xbe
 800b9ce:	f7ff ff6d 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x0f);
 800b9d2:	200f      	movs	r0, #15
 800b9d4:	f7ff ff6a 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xbc);
 800b9d8:	20bc      	movs	r0, #188	; 0xbc
 800b9da:	f7ff ff67 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x08);
 800b9de:	2008      	movs	r0, #8
 800b9e0:	f7ff ff64 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xd5);
 800b9e4:	20d5      	movs	r0, #213	; 0xd5
 800b9e6:	f7ff ff61 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x62);
 800b9ea:	2062      	movs	r0, #98	; 0x62
 800b9ec:	f7ff ff5e 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0xfd);
 800b9f0:	20fd      	movs	r0, #253	; 0xfd
 800b9f2:	f7ff ff5b 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(0x12);
 800b9f6:	2012      	movs	r0, #18
 800b9f8:	f7ff ff58 	bl	800b8ac <OLED_WriteReg>

}
 800b9fc:	bf00      	nop
 800b9fe:	bd80      	pop	{r7, pc}

0800ba00 <OLED_1in5_Init>:
/********************************************************************************
function:
            initialization
********************************************************************************/
void OLED_1in5_Init(void)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	af00      	add	r7, sp, #0
    //Hardware reset
    OLED_Reset();
 800ba04:	f7ff ff34 	bl	800b870 <OLED_Reset>

    //Set the initialization register
    OLED_InitReg();
 800ba08:	f7ff ff90 	bl	800b92c <OLED_InitReg>
    Driver_Delay_ms(200);
 800ba0c:	20c8      	movs	r0, #200	; 0xc8
 800ba0e:	f7fe ffb5 	bl	800a97c <Driver_Delay_ms>

    //Turn on the OLED display
    OLED_WriteReg(0xAF);
 800ba12:	20af      	movs	r0, #175	; 0xaf
 800ba14:	f7ff ff4a 	bl	800b8ac <OLED_WriteReg>
}
 800ba18:	bf00      	nop
 800ba1a:	bd80      	pop	{r7, pc}

0800ba1c <OLED_SetWindow>:
        Ystart :   Y direction Start coordinates
        Xend   :   X direction end coordinates
        Yend   :   Y direction end coordinates
********************************************************************************/
static void OLED_SetWindow(UBYTE Xstart, UBYTE Ystart, UBYTE Xend, UBYTE Yend)
{
 800ba1c:	b590      	push	{r4, r7, lr}
 800ba1e:	b083      	sub	sp, #12
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	4604      	mov	r4, r0
 800ba24:	4608      	mov	r0, r1
 800ba26:	4611      	mov	r1, r2
 800ba28:	461a      	mov	r2, r3
 800ba2a:	4623      	mov	r3, r4
 800ba2c:	71fb      	strb	r3, [r7, #7]
 800ba2e:	4603      	mov	r3, r0
 800ba30:	71bb      	strb	r3, [r7, #6]
 800ba32:	460b      	mov	r3, r1
 800ba34:	717b      	strb	r3, [r7, #5]
 800ba36:	4613      	mov	r3, r2
 800ba38:	713b      	strb	r3, [r7, #4]
    if((Xstart > OLED_1in5_WIDTH) || (Ystart > OLED_1in5_HEIGHT) ||
 800ba3a:	79fb      	ldrb	r3, [r7, #7]
 800ba3c:	2b80      	cmp	r3, #128	; 0x80
 800ba3e:	d827      	bhi.n	800ba90 <OLED_SetWindow+0x74>
 800ba40:	79bb      	ldrb	r3, [r7, #6]
 800ba42:	2b80      	cmp	r3, #128	; 0x80
 800ba44:	d824      	bhi.n	800ba90 <OLED_SetWindow+0x74>
 800ba46:	797b      	ldrb	r3, [r7, #5]
 800ba48:	2b80      	cmp	r3, #128	; 0x80
 800ba4a:	d821      	bhi.n	800ba90 <OLED_SetWindow+0x74>
       (Xend > OLED_1in5_WIDTH) || (Yend > OLED_1in5_HEIGHT))
 800ba4c:	793b      	ldrb	r3, [r7, #4]
 800ba4e:	2b80      	cmp	r3, #128	; 0x80
 800ba50:	d81e      	bhi.n	800ba90 <OLED_SetWindow+0x74>
        return;

    OLED_WriteReg(0x15);
 800ba52:	2015      	movs	r0, #21
 800ba54:	f7ff ff2a 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(Xstart/2);
 800ba58:	79fb      	ldrb	r3, [r7, #7]
 800ba5a:	085b      	lsrs	r3, r3, #1
 800ba5c:	b2db      	uxtb	r3, r3
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7ff ff24 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(Xend/2 - 1);
 800ba64:	797b      	ldrb	r3, [r7, #5]
 800ba66:	085b      	lsrs	r3, r3, #1
 800ba68:	b2db      	uxtb	r3, r3
 800ba6a:	3b01      	subs	r3, #1
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f7ff ff1c 	bl	800b8ac <OLED_WriteReg>

    OLED_WriteReg(0x75);
 800ba74:	2075      	movs	r0, #117	; 0x75
 800ba76:	f7ff ff19 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(Ystart);
 800ba7a:	79bb      	ldrb	r3, [r7, #6]
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7ff ff15 	bl	800b8ac <OLED_WriteReg>
    OLED_WriteReg(Yend - 1);
 800ba82:	793b      	ldrb	r3, [r7, #4]
 800ba84:	3b01      	subs	r3, #1
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f7ff ff0f 	bl	800b8ac <OLED_WriteReg>
 800ba8e:	e000      	b.n	800ba92 <OLED_SetWindow+0x76>
        return;
 800ba90:	bf00      	nop
}
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd90      	pop	{r4, r7, pc}

0800ba98 <OLED_1in5_Clear>:
/********************************************************************************
function:
            Clear screen
********************************************************************************/
void OLED_1in5_Clear(void)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b082      	sub	sp, #8
 800ba9c:	af00      	add	r7, sp, #0
    UWORD i;
    OLED_SetWindow(0, 0, 128, 128);
 800ba9e:	2380      	movs	r3, #128	; 0x80
 800baa0:	2280      	movs	r2, #128	; 0x80
 800baa2:	2100      	movs	r1, #0
 800baa4:	2000      	movs	r0, #0
 800baa6:	f7ff ffb9 	bl	800ba1c <OLED_SetWindow>
    for(i=0; i<OLED_1in5_WIDTH*OLED_1in5_HEIGHT/2; i++){
 800baaa:	2300      	movs	r3, #0
 800baac:	80fb      	strh	r3, [r7, #6]
 800baae:	e005      	b.n	800babc <OLED_1in5_Clear+0x24>
        OLED_WriteData(0x00);
 800bab0:	2000      	movs	r0, #0
 800bab2:	f7ff ff1b 	bl	800b8ec <OLED_WriteData>
    for(i=0; i<OLED_1in5_WIDTH*OLED_1in5_HEIGHT/2; i++){
 800bab6:	88fb      	ldrh	r3, [r7, #6]
 800bab8:	3301      	adds	r3, #1
 800baba:	80fb      	strh	r3, [r7, #6]
 800babc:	88fb      	ldrh	r3, [r7, #6]
 800babe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bac2:	d3f5      	bcc.n	800bab0 <OLED_1in5_Clear+0x18>
    }
}
 800bac4:	bf00      	nop
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}

0800bace <OLED_1in5_Display>:

/********************************************************************************
function:   Update all memory to OLED
********************************************************************************/
void OLED_1in5_Display(const UBYTE *Image)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b084      	sub	sp, #16
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
    UWORD i, j, temp;
    OLED_SetWindow(0, 0, 128, 128);
 800bad6:	2380      	movs	r3, #128	; 0x80
 800bad8:	2280      	movs	r2, #128	; 0x80
 800bada:	2100      	movs	r1, #0
 800badc:	2000      	movs	r0, #0
 800bade:	f7ff ff9d 	bl	800ba1c <OLED_SetWindow>
    for(i=0; i<OLED_1in5_HEIGHT; i++)
 800bae2:	2300      	movs	r3, #0
 800bae4:	81fb      	strh	r3, [r7, #14]
 800bae6:	e019      	b.n	800bb1c <OLED_1in5_Display+0x4e>
        for(j=0; j<OLED_1in5_WIDTH/2; j++)
 800bae8:	2300      	movs	r3, #0
 800baea:	81bb      	strh	r3, [r7, #12]
 800baec:	e010      	b.n	800bb10 <OLED_1in5_Display+0x42>
        {
            temp = Image[j + i*64];
 800baee:	89ba      	ldrh	r2, [r7, #12]
 800baf0:	89fb      	ldrh	r3, [r7, #14]
 800baf2:	019b      	lsls	r3, r3, #6
 800baf4:	4413      	add	r3, r2
 800baf6:	461a      	mov	r2, r3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	4413      	add	r3, r2
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	817b      	strh	r3, [r7, #10]
            OLED_WriteData(temp);
 800bb00:	897b      	ldrh	r3, [r7, #10]
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	4618      	mov	r0, r3
 800bb06:	f7ff fef1 	bl	800b8ec <OLED_WriteData>
        for(j=0; j<OLED_1in5_WIDTH/2; j++)
 800bb0a:	89bb      	ldrh	r3, [r7, #12]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	81bb      	strh	r3, [r7, #12]
 800bb10:	89bb      	ldrh	r3, [r7, #12]
 800bb12:	2b3f      	cmp	r3, #63	; 0x3f
 800bb14:	d9eb      	bls.n	800baee <OLED_1in5_Display+0x20>
    for(i=0; i<OLED_1in5_HEIGHT; i++)
 800bb16:	89fb      	ldrh	r3, [r7, #14]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	81fb      	strh	r3, [r7, #14]
 800bb1c:	89fb      	ldrh	r3, [r7, #14]
 800bb1e:	2b7f      	cmp	r3, #127	; 0x7f
 800bb20:	d9e2      	bls.n	800bae8 <OLED_1in5_Display+0x1a>
        }
}
 800bb22:	bf00      	nop
 800bb24:	bf00      	nop
 800bb26:	3710      	adds	r7, #16
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <malloc>:
 800bb2c:	4b02      	ldr	r3, [pc, #8]	; (800bb38 <malloc+0xc>)
 800bb2e:	4601      	mov	r1, r0
 800bb30:	6818      	ldr	r0, [r3, #0]
 800bb32:	f000 b823 	b.w	800bb7c <_malloc_r>
 800bb36:	bf00      	nop
 800bb38:	200000a0 	.word	0x200000a0

0800bb3c <sbrk_aligned>:
 800bb3c:	b570      	push	{r4, r5, r6, lr}
 800bb3e:	4e0e      	ldr	r6, [pc, #56]	; (800bb78 <sbrk_aligned+0x3c>)
 800bb40:	460c      	mov	r4, r1
 800bb42:	6831      	ldr	r1, [r6, #0]
 800bb44:	4605      	mov	r5, r0
 800bb46:	b911      	cbnz	r1, 800bb4e <sbrk_aligned+0x12>
 800bb48:	f000 ff72 	bl	800ca30 <_sbrk_r>
 800bb4c:	6030      	str	r0, [r6, #0]
 800bb4e:	4621      	mov	r1, r4
 800bb50:	4628      	mov	r0, r5
 800bb52:	f000 ff6d 	bl	800ca30 <_sbrk_r>
 800bb56:	1c43      	adds	r3, r0, #1
 800bb58:	d00a      	beq.n	800bb70 <sbrk_aligned+0x34>
 800bb5a:	1cc4      	adds	r4, r0, #3
 800bb5c:	f024 0403 	bic.w	r4, r4, #3
 800bb60:	42a0      	cmp	r0, r4
 800bb62:	d007      	beq.n	800bb74 <sbrk_aligned+0x38>
 800bb64:	1a21      	subs	r1, r4, r0
 800bb66:	4628      	mov	r0, r5
 800bb68:	f000 ff62 	bl	800ca30 <_sbrk_r>
 800bb6c:	3001      	adds	r0, #1
 800bb6e:	d101      	bne.n	800bb74 <sbrk_aligned+0x38>
 800bb70:	f04f 34ff 	mov.w	r4, #4294967295
 800bb74:	4620      	mov	r0, r4
 800bb76:	bd70      	pop	{r4, r5, r6, pc}
 800bb78:	20000a2c 	.word	0x20000a2c

0800bb7c <_malloc_r>:
 800bb7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb80:	1ccd      	adds	r5, r1, #3
 800bb82:	f025 0503 	bic.w	r5, r5, #3
 800bb86:	3508      	adds	r5, #8
 800bb88:	2d0c      	cmp	r5, #12
 800bb8a:	bf38      	it	cc
 800bb8c:	250c      	movcc	r5, #12
 800bb8e:	2d00      	cmp	r5, #0
 800bb90:	4607      	mov	r7, r0
 800bb92:	db01      	blt.n	800bb98 <_malloc_r+0x1c>
 800bb94:	42a9      	cmp	r1, r5
 800bb96:	d905      	bls.n	800bba4 <_malloc_r+0x28>
 800bb98:	230c      	movs	r3, #12
 800bb9a:	603b      	str	r3, [r7, #0]
 800bb9c:	2600      	movs	r6, #0
 800bb9e:	4630      	mov	r0, r6
 800bba0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bba4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bc78 <_malloc_r+0xfc>
 800bba8:	f000 f868 	bl	800bc7c <__malloc_lock>
 800bbac:	f8d8 3000 	ldr.w	r3, [r8]
 800bbb0:	461c      	mov	r4, r3
 800bbb2:	bb5c      	cbnz	r4, 800bc0c <_malloc_r+0x90>
 800bbb4:	4629      	mov	r1, r5
 800bbb6:	4638      	mov	r0, r7
 800bbb8:	f7ff ffc0 	bl	800bb3c <sbrk_aligned>
 800bbbc:	1c43      	adds	r3, r0, #1
 800bbbe:	4604      	mov	r4, r0
 800bbc0:	d155      	bne.n	800bc6e <_malloc_r+0xf2>
 800bbc2:	f8d8 4000 	ldr.w	r4, [r8]
 800bbc6:	4626      	mov	r6, r4
 800bbc8:	2e00      	cmp	r6, #0
 800bbca:	d145      	bne.n	800bc58 <_malloc_r+0xdc>
 800bbcc:	2c00      	cmp	r4, #0
 800bbce:	d048      	beq.n	800bc62 <_malloc_r+0xe6>
 800bbd0:	6823      	ldr	r3, [r4, #0]
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	4638      	mov	r0, r7
 800bbd6:	eb04 0903 	add.w	r9, r4, r3
 800bbda:	f000 ff29 	bl	800ca30 <_sbrk_r>
 800bbde:	4581      	cmp	r9, r0
 800bbe0:	d13f      	bne.n	800bc62 <_malloc_r+0xe6>
 800bbe2:	6821      	ldr	r1, [r4, #0]
 800bbe4:	1a6d      	subs	r5, r5, r1
 800bbe6:	4629      	mov	r1, r5
 800bbe8:	4638      	mov	r0, r7
 800bbea:	f7ff ffa7 	bl	800bb3c <sbrk_aligned>
 800bbee:	3001      	adds	r0, #1
 800bbf0:	d037      	beq.n	800bc62 <_malloc_r+0xe6>
 800bbf2:	6823      	ldr	r3, [r4, #0]
 800bbf4:	442b      	add	r3, r5
 800bbf6:	6023      	str	r3, [r4, #0]
 800bbf8:	f8d8 3000 	ldr.w	r3, [r8]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d038      	beq.n	800bc72 <_malloc_r+0xf6>
 800bc00:	685a      	ldr	r2, [r3, #4]
 800bc02:	42a2      	cmp	r2, r4
 800bc04:	d12b      	bne.n	800bc5e <_malloc_r+0xe2>
 800bc06:	2200      	movs	r2, #0
 800bc08:	605a      	str	r2, [r3, #4]
 800bc0a:	e00f      	b.n	800bc2c <_malloc_r+0xb0>
 800bc0c:	6822      	ldr	r2, [r4, #0]
 800bc0e:	1b52      	subs	r2, r2, r5
 800bc10:	d41f      	bmi.n	800bc52 <_malloc_r+0xd6>
 800bc12:	2a0b      	cmp	r2, #11
 800bc14:	d917      	bls.n	800bc46 <_malloc_r+0xca>
 800bc16:	1961      	adds	r1, r4, r5
 800bc18:	42a3      	cmp	r3, r4
 800bc1a:	6025      	str	r5, [r4, #0]
 800bc1c:	bf18      	it	ne
 800bc1e:	6059      	strne	r1, [r3, #4]
 800bc20:	6863      	ldr	r3, [r4, #4]
 800bc22:	bf08      	it	eq
 800bc24:	f8c8 1000 	streq.w	r1, [r8]
 800bc28:	5162      	str	r2, [r4, r5]
 800bc2a:	604b      	str	r3, [r1, #4]
 800bc2c:	4638      	mov	r0, r7
 800bc2e:	f104 060b 	add.w	r6, r4, #11
 800bc32:	f000 f829 	bl	800bc88 <__malloc_unlock>
 800bc36:	f026 0607 	bic.w	r6, r6, #7
 800bc3a:	1d23      	adds	r3, r4, #4
 800bc3c:	1af2      	subs	r2, r6, r3
 800bc3e:	d0ae      	beq.n	800bb9e <_malloc_r+0x22>
 800bc40:	1b9b      	subs	r3, r3, r6
 800bc42:	50a3      	str	r3, [r4, r2]
 800bc44:	e7ab      	b.n	800bb9e <_malloc_r+0x22>
 800bc46:	42a3      	cmp	r3, r4
 800bc48:	6862      	ldr	r2, [r4, #4]
 800bc4a:	d1dd      	bne.n	800bc08 <_malloc_r+0x8c>
 800bc4c:	f8c8 2000 	str.w	r2, [r8]
 800bc50:	e7ec      	b.n	800bc2c <_malloc_r+0xb0>
 800bc52:	4623      	mov	r3, r4
 800bc54:	6864      	ldr	r4, [r4, #4]
 800bc56:	e7ac      	b.n	800bbb2 <_malloc_r+0x36>
 800bc58:	4634      	mov	r4, r6
 800bc5a:	6876      	ldr	r6, [r6, #4]
 800bc5c:	e7b4      	b.n	800bbc8 <_malloc_r+0x4c>
 800bc5e:	4613      	mov	r3, r2
 800bc60:	e7cc      	b.n	800bbfc <_malloc_r+0x80>
 800bc62:	230c      	movs	r3, #12
 800bc64:	603b      	str	r3, [r7, #0]
 800bc66:	4638      	mov	r0, r7
 800bc68:	f000 f80e 	bl	800bc88 <__malloc_unlock>
 800bc6c:	e797      	b.n	800bb9e <_malloc_r+0x22>
 800bc6e:	6025      	str	r5, [r4, #0]
 800bc70:	e7dc      	b.n	800bc2c <_malloc_r+0xb0>
 800bc72:	605b      	str	r3, [r3, #4]
 800bc74:	deff      	udf	#255	; 0xff
 800bc76:	bf00      	nop
 800bc78:	20000a28 	.word	0x20000a28

0800bc7c <__malloc_lock>:
 800bc7c:	4801      	ldr	r0, [pc, #4]	; (800bc84 <__malloc_lock+0x8>)
 800bc7e:	f000 bf24 	b.w	800caca <__retarget_lock_acquire_recursive>
 800bc82:	bf00      	nop
 800bc84:	20000b70 	.word	0x20000b70

0800bc88 <__malloc_unlock>:
 800bc88:	4801      	ldr	r0, [pc, #4]	; (800bc90 <__malloc_unlock+0x8>)
 800bc8a:	f000 bf1f 	b.w	800cacc <__retarget_lock_release_recursive>
 800bc8e:	bf00      	nop
 800bc90:	20000b70 	.word	0x20000b70

0800bc94 <__cvt>:
 800bc94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc98:	ec55 4b10 	vmov	r4, r5, d0
 800bc9c:	2d00      	cmp	r5, #0
 800bc9e:	460e      	mov	r6, r1
 800bca0:	4619      	mov	r1, r3
 800bca2:	462b      	mov	r3, r5
 800bca4:	bfbb      	ittet	lt
 800bca6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bcaa:	461d      	movlt	r5, r3
 800bcac:	2300      	movge	r3, #0
 800bcae:	232d      	movlt	r3, #45	; 0x2d
 800bcb0:	700b      	strb	r3, [r1, #0]
 800bcb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bcb8:	4691      	mov	r9, r2
 800bcba:	f023 0820 	bic.w	r8, r3, #32
 800bcbe:	bfbc      	itt	lt
 800bcc0:	4622      	movlt	r2, r4
 800bcc2:	4614      	movlt	r4, r2
 800bcc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bcc8:	d005      	beq.n	800bcd6 <__cvt+0x42>
 800bcca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bcce:	d100      	bne.n	800bcd2 <__cvt+0x3e>
 800bcd0:	3601      	adds	r6, #1
 800bcd2:	2102      	movs	r1, #2
 800bcd4:	e000      	b.n	800bcd8 <__cvt+0x44>
 800bcd6:	2103      	movs	r1, #3
 800bcd8:	ab03      	add	r3, sp, #12
 800bcda:	9301      	str	r3, [sp, #4]
 800bcdc:	ab02      	add	r3, sp, #8
 800bcde:	9300      	str	r3, [sp, #0]
 800bce0:	ec45 4b10 	vmov	d0, r4, r5
 800bce4:	4653      	mov	r3, sl
 800bce6:	4632      	mov	r2, r6
 800bce8:	f000 ff7a 	bl	800cbe0 <_dtoa_r>
 800bcec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bcf0:	4607      	mov	r7, r0
 800bcf2:	d102      	bne.n	800bcfa <__cvt+0x66>
 800bcf4:	f019 0f01 	tst.w	r9, #1
 800bcf8:	d022      	beq.n	800bd40 <__cvt+0xac>
 800bcfa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bcfe:	eb07 0906 	add.w	r9, r7, r6
 800bd02:	d110      	bne.n	800bd26 <__cvt+0x92>
 800bd04:	783b      	ldrb	r3, [r7, #0]
 800bd06:	2b30      	cmp	r3, #48	; 0x30
 800bd08:	d10a      	bne.n	800bd20 <__cvt+0x8c>
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	4620      	mov	r0, r4
 800bd10:	4629      	mov	r1, r5
 800bd12:	f7f4 ff01 	bl	8000b18 <__aeabi_dcmpeq>
 800bd16:	b918      	cbnz	r0, 800bd20 <__cvt+0x8c>
 800bd18:	f1c6 0601 	rsb	r6, r6, #1
 800bd1c:	f8ca 6000 	str.w	r6, [sl]
 800bd20:	f8da 3000 	ldr.w	r3, [sl]
 800bd24:	4499      	add	r9, r3
 800bd26:	2200      	movs	r2, #0
 800bd28:	2300      	movs	r3, #0
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	4629      	mov	r1, r5
 800bd2e:	f7f4 fef3 	bl	8000b18 <__aeabi_dcmpeq>
 800bd32:	b108      	cbz	r0, 800bd38 <__cvt+0xa4>
 800bd34:	f8cd 900c 	str.w	r9, [sp, #12]
 800bd38:	2230      	movs	r2, #48	; 0x30
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	454b      	cmp	r3, r9
 800bd3e:	d307      	bcc.n	800bd50 <__cvt+0xbc>
 800bd40:	9b03      	ldr	r3, [sp, #12]
 800bd42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd44:	1bdb      	subs	r3, r3, r7
 800bd46:	4638      	mov	r0, r7
 800bd48:	6013      	str	r3, [r2, #0]
 800bd4a:	b004      	add	sp, #16
 800bd4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd50:	1c59      	adds	r1, r3, #1
 800bd52:	9103      	str	r1, [sp, #12]
 800bd54:	701a      	strb	r2, [r3, #0]
 800bd56:	e7f0      	b.n	800bd3a <__cvt+0xa6>

0800bd58 <__exponent>:
 800bd58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	2900      	cmp	r1, #0
 800bd5e:	bfb8      	it	lt
 800bd60:	4249      	neglt	r1, r1
 800bd62:	f803 2b02 	strb.w	r2, [r3], #2
 800bd66:	bfb4      	ite	lt
 800bd68:	222d      	movlt	r2, #45	; 0x2d
 800bd6a:	222b      	movge	r2, #43	; 0x2b
 800bd6c:	2909      	cmp	r1, #9
 800bd6e:	7042      	strb	r2, [r0, #1]
 800bd70:	dd2a      	ble.n	800bdc8 <__exponent+0x70>
 800bd72:	f10d 0207 	add.w	r2, sp, #7
 800bd76:	4617      	mov	r7, r2
 800bd78:	260a      	movs	r6, #10
 800bd7a:	4694      	mov	ip, r2
 800bd7c:	fb91 f5f6 	sdiv	r5, r1, r6
 800bd80:	fb06 1415 	mls	r4, r6, r5, r1
 800bd84:	3430      	adds	r4, #48	; 0x30
 800bd86:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800bd8a:	460c      	mov	r4, r1
 800bd8c:	2c63      	cmp	r4, #99	; 0x63
 800bd8e:	f102 32ff 	add.w	r2, r2, #4294967295
 800bd92:	4629      	mov	r1, r5
 800bd94:	dcf1      	bgt.n	800bd7a <__exponent+0x22>
 800bd96:	3130      	adds	r1, #48	; 0x30
 800bd98:	f1ac 0402 	sub.w	r4, ip, #2
 800bd9c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bda0:	1c41      	adds	r1, r0, #1
 800bda2:	4622      	mov	r2, r4
 800bda4:	42ba      	cmp	r2, r7
 800bda6:	d30a      	bcc.n	800bdbe <__exponent+0x66>
 800bda8:	f10d 0209 	add.w	r2, sp, #9
 800bdac:	eba2 020c 	sub.w	r2, r2, ip
 800bdb0:	42bc      	cmp	r4, r7
 800bdb2:	bf88      	it	hi
 800bdb4:	2200      	movhi	r2, #0
 800bdb6:	4413      	add	r3, r2
 800bdb8:	1a18      	subs	r0, r3, r0
 800bdba:	b003      	add	sp, #12
 800bdbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdbe:	f812 5b01 	ldrb.w	r5, [r2], #1
 800bdc2:	f801 5f01 	strb.w	r5, [r1, #1]!
 800bdc6:	e7ed      	b.n	800bda4 <__exponent+0x4c>
 800bdc8:	2330      	movs	r3, #48	; 0x30
 800bdca:	3130      	adds	r1, #48	; 0x30
 800bdcc:	7083      	strb	r3, [r0, #2]
 800bdce:	70c1      	strb	r1, [r0, #3]
 800bdd0:	1d03      	adds	r3, r0, #4
 800bdd2:	e7f1      	b.n	800bdb8 <__exponent+0x60>

0800bdd4 <_printf_float>:
 800bdd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd8:	ed2d 8b02 	vpush	{d8}
 800bddc:	b08d      	sub	sp, #52	; 0x34
 800bdde:	460c      	mov	r4, r1
 800bde0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bde4:	4616      	mov	r6, r2
 800bde6:	461f      	mov	r7, r3
 800bde8:	4605      	mov	r5, r0
 800bdea:	f000 fde9 	bl	800c9c0 <_localeconv_r>
 800bdee:	f8d0 a000 	ldr.w	sl, [r0]
 800bdf2:	4650      	mov	r0, sl
 800bdf4:	f7f4 fa64 	bl	80002c0 <strlen>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	930a      	str	r3, [sp, #40]	; 0x28
 800bdfc:	6823      	ldr	r3, [r4, #0]
 800bdfe:	9305      	str	r3, [sp, #20]
 800be00:	f8d8 3000 	ldr.w	r3, [r8]
 800be04:	f894 b018 	ldrb.w	fp, [r4, #24]
 800be08:	3307      	adds	r3, #7
 800be0a:	f023 0307 	bic.w	r3, r3, #7
 800be0e:	f103 0208 	add.w	r2, r3, #8
 800be12:	f8c8 2000 	str.w	r2, [r8]
 800be16:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be1e:	9307      	str	r3, [sp, #28]
 800be20:	f8cd 8018 	str.w	r8, [sp, #24]
 800be24:	ee08 0a10 	vmov	s16, r0
 800be28:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800be2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be30:	4b9e      	ldr	r3, [pc, #632]	; (800c0ac <_printf_float+0x2d8>)
 800be32:	f04f 32ff 	mov.w	r2, #4294967295
 800be36:	f7f4 fea1 	bl	8000b7c <__aeabi_dcmpun>
 800be3a:	bb88      	cbnz	r0, 800bea0 <_printf_float+0xcc>
 800be3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be40:	4b9a      	ldr	r3, [pc, #616]	; (800c0ac <_printf_float+0x2d8>)
 800be42:	f04f 32ff 	mov.w	r2, #4294967295
 800be46:	f7f4 fe7b 	bl	8000b40 <__aeabi_dcmple>
 800be4a:	bb48      	cbnz	r0, 800bea0 <_printf_float+0xcc>
 800be4c:	2200      	movs	r2, #0
 800be4e:	2300      	movs	r3, #0
 800be50:	4640      	mov	r0, r8
 800be52:	4649      	mov	r1, r9
 800be54:	f7f4 fe6a 	bl	8000b2c <__aeabi_dcmplt>
 800be58:	b110      	cbz	r0, 800be60 <_printf_float+0x8c>
 800be5a:	232d      	movs	r3, #45	; 0x2d
 800be5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be60:	4a93      	ldr	r2, [pc, #588]	; (800c0b0 <_printf_float+0x2dc>)
 800be62:	4b94      	ldr	r3, [pc, #592]	; (800c0b4 <_printf_float+0x2e0>)
 800be64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800be68:	bf94      	ite	ls
 800be6a:	4690      	movls	r8, r2
 800be6c:	4698      	movhi	r8, r3
 800be6e:	2303      	movs	r3, #3
 800be70:	6123      	str	r3, [r4, #16]
 800be72:	9b05      	ldr	r3, [sp, #20]
 800be74:	f023 0304 	bic.w	r3, r3, #4
 800be78:	6023      	str	r3, [r4, #0]
 800be7a:	f04f 0900 	mov.w	r9, #0
 800be7e:	9700      	str	r7, [sp, #0]
 800be80:	4633      	mov	r3, r6
 800be82:	aa0b      	add	r2, sp, #44	; 0x2c
 800be84:	4621      	mov	r1, r4
 800be86:	4628      	mov	r0, r5
 800be88:	f000 f9da 	bl	800c240 <_printf_common>
 800be8c:	3001      	adds	r0, #1
 800be8e:	f040 8090 	bne.w	800bfb2 <_printf_float+0x1de>
 800be92:	f04f 30ff 	mov.w	r0, #4294967295
 800be96:	b00d      	add	sp, #52	; 0x34
 800be98:	ecbd 8b02 	vpop	{d8}
 800be9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea0:	4642      	mov	r2, r8
 800bea2:	464b      	mov	r3, r9
 800bea4:	4640      	mov	r0, r8
 800bea6:	4649      	mov	r1, r9
 800bea8:	f7f4 fe68 	bl	8000b7c <__aeabi_dcmpun>
 800beac:	b140      	cbz	r0, 800bec0 <_printf_float+0xec>
 800beae:	464b      	mov	r3, r9
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	bfbc      	itt	lt
 800beb4:	232d      	movlt	r3, #45	; 0x2d
 800beb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800beba:	4a7f      	ldr	r2, [pc, #508]	; (800c0b8 <_printf_float+0x2e4>)
 800bebc:	4b7f      	ldr	r3, [pc, #508]	; (800c0bc <_printf_float+0x2e8>)
 800bebe:	e7d1      	b.n	800be64 <_printf_float+0x90>
 800bec0:	6863      	ldr	r3, [r4, #4]
 800bec2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bec6:	9206      	str	r2, [sp, #24]
 800bec8:	1c5a      	adds	r2, r3, #1
 800beca:	d13f      	bne.n	800bf4c <_printf_float+0x178>
 800becc:	2306      	movs	r3, #6
 800bece:	6063      	str	r3, [r4, #4]
 800bed0:	9b05      	ldr	r3, [sp, #20]
 800bed2:	6861      	ldr	r1, [r4, #4]
 800bed4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bed8:	2300      	movs	r3, #0
 800beda:	9303      	str	r3, [sp, #12]
 800bedc:	ab0a      	add	r3, sp, #40	; 0x28
 800bede:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bee2:	ab09      	add	r3, sp, #36	; 0x24
 800bee4:	ec49 8b10 	vmov	d0, r8, r9
 800bee8:	9300      	str	r3, [sp, #0]
 800beea:	6022      	str	r2, [r4, #0]
 800beec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bef0:	4628      	mov	r0, r5
 800bef2:	f7ff fecf 	bl	800bc94 <__cvt>
 800bef6:	9b06      	ldr	r3, [sp, #24]
 800bef8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800befa:	2b47      	cmp	r3, #71	; 0x47
 800befc:	4680      	mov	r8, r0
 800befe:	d108      	bne.n	800bf12 <_printf_float+0x13e>
 800bf00:	1cc8      	adds	r0, r1, #3
 800bf02:	db02      	blt.n	800bf0a <_printf_float+0x136>
 800bf04:	6863      	ldr	r3, [r4, #4]
 800bf06:	4299      	cmp	r1, r3
 800bf08:	dd41      	ble.n	800bf8e <_printf_float+0x1ba>
 800bf0a:	f1ab 0302 	sub.w	r3, fp, #2
 800bf0e:	fa5f fb83 	uxtb.w	fp, r3
 800bf12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bf16:	d820      	bhi.n	800bf5a <_printf_float+0x186>
 800bf18:	3901      	subs	r1, #1
 800bf1a:	465a      	mov	r2, fp
 800bf1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bf20:	9109      	str	r1, [sp, #36]	; 0x24
 800bf22:	f7ff ff19 	bl	800bd58 <__exponent>
 800bf26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf28:	1813      	adds	r3, r2, r0
 800bf2a:	2a01      	cmp	r2, #1
 800bf2c:	4681      	mov	r9, r0
 800bf2e:	6123      	str	r3, [r4, #16]
 800bf30:	dc02      	bgt.n	800bf38 <_printf_float+0x164>
 800bf32:	6822      	ldr	r2, [r4, #0]
 800bf34:	07d2      	lsls	r2, r2, #31
 800bf36:	d501      	bpl.n	800bf3c <_printf_float+0x168>
 800bf38:	3301      	adds	r3, #1
 800bf3a:	6123      	str	r3, [r4, #16]
 800bf3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d09c      	beq.n	800be7e <_printf_float+0xaa>
 800bf44:	232d      	movs	r3, #45	; 0x2d
 800bf46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf4a:	e798      	b.n	800be7e <_printf_float+0xaa>
 800bf4c:	9a06      	ldr	r2, [sp, #24]
 800bf4e:	2a47      	cmp	r2, #71	; 0x47
 800bf50:	d1be      	bne.n	800bed0 <_printf_float+0xfc>
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d1bc      	bne.n	800bed0 <_printf_float+0xfc>
 800bf56:	2301      	movs	r3, #1
 800bf58:	e7b9      	b.n	800bece <_printf_float+0xfa>
 800bf5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bf5e:	d118      	bne.n	800bf92 <_printf_float+0x1be>
 800bf60:	2900      	cmp	r1, #0
 800bf62:	6863      	ldr	r3, [r4, #4]
 800bf64:	dd0b      	ble.n	800bf7e <_printf_float+0x1aa>
 800bf66:	6121      	str	r1, [r4, #16]
 800bf68:	b913      	cbnz	r3, 800bf70 <_printf_float+0x19c>
 800bf6a:	6822      	ldr	r2, [r4, #0]
 800bf6c:	07d0      	lsls	r0, r2, #31
 800bf6e:	d502      	bpl.n	800bf76 <_printf_float+0x1a2>
 800bf70:	3301      	adds	r3, #1
 800bf72:	440b      	add	r3, r1
 800bf74:	6123      	str	r3, [r4, #16]
 800bf76:	65a1      	str	r1, [r4, #88]	; 0x58
 800bf78:	f04f 0900 	mov.w	r9, #0
 800bf7c:	e7de      	b.n	800bf3c <_printf_float+0x168>
 800bf7e:	b913      	cbnz	r3, 800bf86 <_printf_float+0x1b2>
 800bf80:	6822      	ldr	r2, [r4, #0]
 800bf82:	07d2      	lsls	r2, r2, #31
 800bf84:	d501      	bpl.n	800bf8a <_printf_float+0x1b6>
 800bf86:	3302      	adds	r3, #2
 800bf88:	e7f4      	b.n	800bf74 <_printf_float+0x1a0>
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e7f2      	b.n	800bf74 <_printf_float+0x1a0>
 800bf8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bf92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf94:	4299      	cmp	r1, r3
 800bf96:	db05      	blt.n	800bfa4 <_printf_float+0x1d0>
 800bf98:	6823      	ldr	r3, [r4, #0]
 800bf9a:	6121      	str	r1, [r4, #16]
 800bf9c:	07d8      	lsls	r0, r3, #31
 800bf9e:	d5ea      	bpl.n	800bf76 <_printf_float+0x1a2>
 800bfa0:	1c4b      	adds	r3, r1, #1
 800bfa2:	e7e7      	b.n	800bf74 <_printf_float+0x1a0>
 800bfa4:	2900      	cmp	r1, #0
 800bfa6:	bfd4      	ite	le
 800bfa8:	f1c1 0202 	rsble	r2, r1, #2
 800bfac:	2201      	movgt	r2, #1
 800bfae:	4413      	add	r3, r2
 800bfb0:	e7e0      	b.n	800bf74 <_printf_float+0x1a0>
 800bfb2:	6823      	ldr	r3, [r4, #0]
 800bfb4:	055a      	lsls	r2, r3, #21
 800bfb6:	d407      	bmi.n	800bfc8 <_printf_float+0x1f4>
 800bfb8:	6923      	ldr	r3, [r4, #16]
 800bfba:	4642      	mov	r2, r8
 800bfbc:	4631      	mov	r1, r6
 800bfbe:	4628      	mov	r0, r5
 800bfc0:	47b8      	blx	r7
 800bfc2:	3001      	adds	r0, #1
 800bfc4:	d12c      	bne.n	800c020 <_printf_float+0x24c>
 800bfc6:	e764      	b.n	800be92 <_printf_float+0xbe>
 800bfc8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bfcc:	f240 80e0 	bls.w	800c190 <_printf_float+0x3bc>
 800bfd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	f7f4 fd9e 	bl	8000b18 <__aeabi_dcmpeq>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d034      	beq.n	800c04a <_printf_float+0x276>
 800bfe0:	4a37      	ldr	r2, [pc, #220]	; (800c0c0 <_printf_float+0x2ec>)
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	4631      	mov	r1, r6
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	47b8      	blx	r7
 800bfea:	3001      	adds	r0, #1
 800bfec:	f43f af51 	beq.w	800be92 <_printf_float+0xbe>
 800bff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bff4:	429a      	cmp	r2, r3
 800bff6:	db02      	blt.n	800bffe <_printf_float+0x22a>
 800bff8:	6823      	ldr	r3, [r4, #0]
 800bffa:	07d8      	lsls	r0, r3, #31
 800bffc:	d510      	bpl.n	800c020 <_printf_float+0x24c>
 800bffe:	ee18 3a10 	vmov	r3, s16
 800c002:	4652      	mov	r2, sl
 800c004:	4631      	mov	r1, r6
 800c006:	4628      	mov	r0, r5
 800c008:	47b8      	blx	r7
 800c00a:	3001      	adds	r0, #1
 800c00c:	f43f af41 	beq.w	800be92 <_printf_float+0xbe>
 800c010:	f04f 0800 	mov.w	r8, #0
 800c014:	f104 091a 	add.w	r9, r4, #26
 800c018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c01a:	3b01      	subs	r3, #1
 800c01c:	4543      	cmp	r3, r8
 800c01e:	dc09      	bgt.n	800c034 <_printf_float+0x260>
 800c020:	6823      	ldr	r3, [r4, #0]
 800c022:	079b      	lsls	r3, r3, #30
 800c024:	f100 8107 	bmi.w	800c236 <_printf_float+0x462>
 800c028:	68e0      	ldr	r0, [r4, #12]
 800c02a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c02c:	4298      	cmp	r0, r3
 800c02e:	bfb8      	it	lt
 800c030:	4618      	movlt	r0, r3
 800c032:	e730      	b.n	800be96 <_printf_float+0xc2>
 800c034:	2301      	movs	r3, #1
 800c036:	464a      	mov	r2, r9
 800c038:	4631      	mov	r1, r6
 800c03a:	4628      	mov	r0, r5
 800c03c:	47b8      	blx	r7
 800c03e:	3001      	adds	r0, #1
 800c040:	f43f af27 	beq.w	800be92 <_printf_float+0xbe>
 800c044:	f108 0801 	add.w	r8, r8, #1
 800c048:	e7e6      	b.n	800c018 <_printf_float+0x244>
 800c04a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	dc39      	bgt.n	800c0c4 <_printf_float+0x2f0>
 800c050:	4a1b      	ldr	r2, [pc, #108]	; (800c0c0 <_printf_float+0x2ec>)
 800c052:	2301      	movs	r3, #1
 800c054:	4631      	mov	r1, r6
 800c056:	4628      	mov	r0, r5
 800c058:	47b8      	blx	r7
 800c05a:	3001      	adds	r0, #1
 800c05c:	f43f af19 	beq.w	800be92 <_printf_float+0xbe>
 800c060:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c064:	4313      	orrs	r3, r2
 800c066:	d102      	bne.n	800c06e <_printf_float+0x29a>
 800c068:	6823      	ldr	r3, [r4, #0]
 800c06a:	07d9      	lsls	r1, r3, #31
 800c06c:	d5d8      	bpl.n	800c020 <_printf_float+0x24c>
 800c06e:	ee18 3a10 	vmov	r3, s16
 800c072:	4652      	mov	r2, sl
 800c074:	4631      	mov	r1, r6
 800c076:	4628      	mov	r0, r5
 800c078:	47b8      	blx	r7
 800c07a:	3001      	adds	r0, #1
 800c07c:	f43f af09 	beq.w	800be92 <_printf_float+0xbe>
 800c080:	f04f 0900 	mov.w	r9, #0
 800c084:	f104 0a1a 	add.w	sl, r4, #26
 800c088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c08a:	425b      	negs	r3, r3
 800c08c:	454b      	cmp	r3, r9
 800c08e:	dc01      	bgt.n	800c094 <_printf_float+0x2c0>
 800c090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c092:	e792      	b.n	800bfba <_printf_float+0x1e6>
 800c094:	2301      	movs	r3, #1
 800c096:	4652      	mov	r2, sl
 800c098:	4631      	mov	r1, r6
 800c09a:	4628      	mov	r0, r5
 800c09c:	47b8      	blx	r7
 800c09e:	3001      	adds	r0, #1
 800c0a0:	f43f aef7 	beq.w	800be92 <_printf_float+0xbe>
 800c0a4:	f109 0901 	add.w	r9, r9, #1
 800c0a8:	e7ee      	b.n	800c088 <_printf_float+0x2b4>
 800c0aa:	bf00      	nop
 800c0ac:	7fefffff 	.word	0x7fefffff
 800c0b0:	080129f4 	.word	0x080129f4
 800c0b4:	080129f8 	.word	0x080129f8
 800c0b8:	080129fc 	.word	0x080129fc
 800c0bc:	08012a00 	.word	0x08012a00
 800c0c0:	08012a04 	.word	0x08012a04
 800c0c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	bfa8      	it	ge
 800c0cc:	461a      	movge	r2, r3
 800c0ce:	2a00      	cmp	r2, #0
 800c0d0:	4691      	mov	r9, r2
 800c0d2:	dc37      	bgt.n	800c144 <_printf_float+0x370>
 800c0d4:	f04f 0b00 	mov.w	fp, #0
 800c0d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0dc:	f104 021a 	add.w	r2, r4, #26
 800c0e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c0e2:	9305      	str	r3, [sp, #20]
 800c0e4:	eba3 0309 	sub.w	r3, r3, r9
 800c0e8:	455b      	cmp	r3, fp
 800c0ea:	dc33      	bgt.n	800c154 <_printf_float+0x380>
 800c0ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	db3b      	blt.n	800c16c <_printf_float+0x398>
 800c0f4:	6823      	ldr	r3, [r4, #0]
 800c0f6:	07da      	lsls	r2, r3, #31
 800c0f8:	d438      	bmi.n	800c16c <_printf_float+0x398>
 800c0fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c0fe:	eba2 0903 	sub.w	r9, r2, r3
 800c102:	9b05      	ldr	r3, [sp, #20]
 800c104:	1ad2      	subs	r2, r2, r3
 800c106:	4591      	cmp	r9, r2
 800c108:	bfa8      	it	ge
 800c10a:	4691      	movge	r9, r2
 800c10c:	f1b9 0f00 	cmp.w	r9, #0
 800c110:	dc35      	bgt.n	800c17e <_printf_float+0x3aa>
 800c112:	f04f 0800 	mov.w	r8, #0
 800c116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c11a:	f104 0a1a 	add.w	sl, r4, #26
 800c11e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c122:	1a9b      	subs	r3, r3, r2
 800c124:	eba3 0309 	sub.w	r3, r3, r9
 800c128:	4543      	cmp	r3, r8
 800c12a:	f77f af79 	ble.w	800c020 <_printf_float+0x24c>
 800c12e:	2301      	movs	r3, #1
 800c130:	4652      	mov	r2, sl
 800c132:	4631      	mov	r1, r6
 800c134:	4628      	mov	r0, r5
 800c136:	47b8      	blx	r7
 800c138:	3001      	adds	r0, #1
 800c13a:	f43f aeaa 	beq.w	800be92 <_printf_float+0xbe>
 800c13e:	f108 0801 	add.w	r8, r8, #1
 800c142:	e7ec      	b.n	800c11e <_printf_float+0x34a>
 800c144:	4613      	mov	r3, r2
 800c146:	4631      	mov	r1, r6
 800c148:	4642      	mov	r2, r8
 800c14a:	4628      	mov	r0, r5
 800c14c:	47b8      	blx	r7
 800c14e:	3001      	adds	r0, #1
 800c150:	d1c0      	bne.n	800c0d4 <_printf_float+0x300>
 800c152:	e69e      	b.n	800be92 <_printf_float+0xbe>
 800c154:	2301      	movs	r3, #1
 800c156:	4631      	mov	r1, r6
 800c158:	4628      	mov	r0, r5
 800c15a:	9205      	str	r2, [sp, #20]
 800c15c:	47b8      	blx	r7
 800c15e:	3001      	adds	r0, #1
 800c160:	f43f ae97 	beq.w	800be92 <_printf_float+0xbe>
 800c164:	9a05      	ldr	r2, [sp, #20]
 800c166:	f10b 0b01 	add.w	fp, fp, #1
 800c16a:	e7b9      	b.n	800c0e0 <_printf_float+0x30c>
 800c16c:	ee18 3a10 	vmov	r3, s16
 800c170:	4652      	mov	r2, sl
 800c172:	4631      	mov	r1, r6
 800c174:	4628      	mov	r0, r5
 800c176:	47b8      	blx	r7
 800c178:	3001      	adds	r0, #1
 800c17a:	d1be      	bne.n	800c0fa <_printf_float+0x326>
 800c17c:	e689      	b.n	800be92 <_printf_float+0xbe>
 800c17e:	9a05      	ldr	r2, [sp, #20]
 800c180:	464b      	mov	r3, r9
 800c182:	4442      	add	r2, r8
 800c184:	4631      	mov	r1, r6
 800c186:	4628      	mov	r0, r5
 800c188:	47b8      	blx	r7
 800c18a:	3001      	adds	r0, #1
 800c18c:	d1c1      	bne.n	800c112 <_printf_float+0x33e>
 800c18e:	e680      	b.n	800be92 <_printf_float+0xbe>
 800c190:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c192:	2a01      	cmp	r2, #1
 800c194:	dc01      	bgt.n	800c19a <_printf_float+0x3c6>
 800c196:	07db      	lsls	r3, r3, #31
 800c198:	d53a      	bpl.n	800c210 <_printf_float+0x43c>
 800c19a:	2301      	movs	r3, #1
 800c19c:	4642      	mov	r2, r8
 800c19e:	4631      	mov	r1, r6
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	47b8      	blx	r7
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	f43f ae74 	beq.w	800be92 <_printf_float+0xbe>
 800c1aa:	ee18 3a10 	vmov	r3, s16
 800c1ae:	4652      	mov	r2, sl
 800c1b0:	4631      	mov	r1, r6
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	47b8      	blx	r7
 800c1b6:	3001      	adds	r0, #1
 800c1b8:	f43f ae6b 	beq.w	800be92 <_printf_float+0xbe>
 800c1bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c1c8:	f7f4 fca6 	bl	8000b18 <__aeabi_dcmpeq>
 800c1cc:	b9d8      	cbnz	r0, 800c206 <_printf_float+0x432>
 800c1ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c1d2:	f108 0201 	add.w	r2, r8, #1
 800c1d6:	4631      	mov	r1, r6
 800c1d8:	4628      	mov	r0, r5
 800c1da:	47b8      	blx	r7
 800c1dc:	3001      	adds	r0, #1
 800c1de:	d10e      	bne.n	800c1fe <_printf_float+0x42a>
 800c1e0:	e657      	b.n	800be92 <_printf_float+0xbe>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	4652      	mov	r2, sl
 800c1e6:	4631      	mov	r1, r6
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	47b8      	blx	r7
 800c1ec:	3001      	adds	r0, #1
 800c1ee:	f43f ae50 	beq.w	800be92 <_printf_float+0xbe>
 800c1f2:	f108 0801 	add.w	r8, r8, #1
 800c1f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	4543      	cmp	r3, r8
 800c1fc:	dcf1      	bgt.n	800c1e2 <_printf_float+0x40e>
 800c1fe:	464b      	mov	r3, r9
 800c200:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c204:	e6da      	b.n	800bfbc <_printf_float+0x1e8>
 800c206:	f04f 0800 	mov.w	r8, #0
 800c20a:	f104 0a1a 	add.w	sl, r4, #26
 800c20e:	e7f2      	b.n	800c1f6 <_printf_float+0x422>
 800c210:	2301      	movs	r3, #1
 800c212:	4642      	mov	r2, r8
 800c214:	e7df      	b.n	800c1d6 <_printf_float+0x402>
 800c216:	2301      	movs	r3, #1
 800c218:	464a      	mov	r2, r9
 800c21a:	4631      	mov	r1, r6
 800c21c:	4628      	mov	r0, r5
 800c21e:	47b8      	blx	r7
 800c220:	3001      	adds	r0, #1
 800c222:	f43f ae36 	beq.w	800be92 <_printf_float+0xbe>
 800c226:	f108 0801 	add.w	r8, r8, #1
 800c22a:	68e3      	ldr	r3, [r4, #12]
 800c22c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c22e:	1a5b      	subs	r3, r3, r1
 800c230:	4543      	cmp	r3, r8
 800c232:	dcf0      	bgt.n	800c216 <_printf_float+0x442>
 800c234:	e6f8      	b.n	800c028 <_printf_float+0x254>
 800c236:	f04f 0800 	mov.w	r8, #0
 800c23a:	f104 0919 	add.w	r9, r4, #25
 800c23e:	e7f4      	b.n	800c22a <_printf_float+0x456>

0800c240 <_printf_common>:
 800c240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c244:	4616      	mov	r6, r2
 800c246:	4699      	mov	r9, r3
 800c248:	688a      	ldr	r2, [r1, #8]
 800c24a:	690b      	ldr	r3, [r1, #16]
 800c24c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c250:	4293      	cmp	r3, r2
 800c252:	bfb8      	it	lt
 800c254:	4613      	movlt	r3, r2
 800c256:	6033      	str	r3, [r6, #0]
 800c258:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c25c:	4607      	mov	r7, r0
 800c25e:	460c      	mov	r4, r1
 800c260:	b10a      	cbz	r2, 800c266 <_printf_common+0x26>
 800c262:	3301      	adds	r3, #1
 800c264:	6033      	str	r3, [r6, #0]
 800c266:	6823      	ldr	r3, [r4, #0]
 800c268:	0699      	lsls	r1, r3, #26
 800c26a:	bf42      	ittt	mi
 800c26c:	6833      	ldrmi	r3, [r6, #0]
 800c26e:	3302      	addmi	r3, #2
 800c270:	6033      	strmi	r3, [r6, #0]
 800c272:	6825      	ldr	r5, [r4, #0]
 800c274:	f015 0506 	ands.w	r5, r5, #6
 800c278:	d106      	bne.n	800c288 <_printf_common+0x48>
 800c27a:	f104 0a19 	add.w	sl, r4, #25
 800c27e:	68e3      	ldr	r3, [r4, #12]
 800c280:	6832      	ldr	r2, [r6, #0]
 800c282:	1a9b      	subs	r3, r3, r2
 800c284:	42ab      	cmp	r3, r5
 800c286:	dc26      	bgt.n	800c2d6 <_printf_common+0x96>
 800c288:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c28c:	1e13      	subs	r3, r2, #0
 800c28e:	6822      	ldr	r2, [r4, #0]
 800c290:	bf18      	it	ne
 800c292:	2301      	movne	r3, #1
 800c294:	0692      	lsls	r2, r2, #26
 800c296:	d42b      	bmi.n	800c2f0 <_printf_common+0xb0>
 800c298:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c29c:	4649      	mov	r1, r9
 800c29e:	4638      	mov	r0, r7
 800c2a0:	47c0      	blx	r8
 800c2a2:	3001      	adds	r0, #1
 800c2a4:	d01e      	beq.n	800c2e4 <_printf_common+0xa4>
 800c2a6:	6823      	ldr	r3, [r4, #0]
 800c2a8:	6922      	ldr	r2, [r4, #16]
 800c2aa:	f003 0306 	and.w	r3, r3, #6
 800c2ae:	2b04      	cmp	r3, #4
 800c2b0:	bf02      	ittt	eq
 800c2b2:	68e5      	ldreq	r5, [r4, #12]
 800c2b4:	6833      	ldreq	r3, [r6, #0]
 800c2b6:	1aed      	subeq	r5, r5, r3
 800c2b8:	68a3      	ldr	r3, [r4, #8]
 800c2ba:	bf0c      	ite	eq
 800c2bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2c0:	2500      	movne	r5, #0
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	bfc4      	itt	gt
 800c2c6:	1a9b      	subgt	r3, r3, r2
 800c2c8:	18ed      	addgt	r5, r5, r3
 800c2ca:	2600      	movs	r6, #0
 800c2cc:	341a      	adds	r4, #26
 800c2ce:	42b5      	cmp	r5, r6
 800c2d0:	d11a      	bne.n	800c308 <_printf_common+0xc8>
 800c2d2:	2000      	movs	r0, #0
 800c2d4:	e008      	b.n	800c2e8 <_printf_common+0xa8>
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	4652      	mov	r2, sl
 800c2da:	4649      	mov	r1, r9
 800c2dc:	4638      	mov	r0, r7
 800c2de:	47c0      	blx	r8
 800c2e0:	3001      	adds	r0, #1
 800c2e2:	d103      	bne.n	800c2ec <_printf_common+0xac>
 800c2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2ec:	3501      	adds	r5, #1
 800c2ee:	e7c6      	b.n	800c27e <_printf_common+0x3e>
 800c2f0:	18e1      	adds	r1, r4, r3
 800c2f2:	1c5a      	adds	r2, r3, #1
 800c2f4:	2030      	movs	r0, #48	; 0x30
 800c2f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c2fa:	4422      	add	r2, r4
 800c2fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c300:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c304:	3302      	adds	r3, #2
 800c306:	e7c7      	b.n	800c298 <_printf_common+0x58>
 800c308:	2301      	movs	r3, #1
 800c30a:	4622      	mov	r2, r4
 800c30c:	4649      	mov	r1, r9
 800c30e:	4638      	mov	r0, r7
 800c310:	47c0      	blx	r8
 800c312:	3001      	adds	r0, #1
 800c314:	d0e6      	beq.n	800c2e4 <_printf_common+0xa4>
 800c316:	3601      	adds	r6, #1
 800c318:	e7d9      	b.n	800c2ce <_printf_common+0x8e>
	...

0800c31c <_printf_i>:
 800c31c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c320:	7e0f      	ldrb	r7, [r1, #24]
 800c322:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c324:	2f78      	cmp	r7, #120	; 0x78
 800c326:	4691      	mov	r9, r2
 800c328:	4680      	mov	r8, r0
 800c32a:	460c      	mov	r4, r1
 800c32c:	469a      	mov	sl, r3
 800c32e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c332:	d807      	bhi.n	800c344 <_printf_i+0x28>
 800c334:	2f62      	cmp	r7, #98	; 0x62
 800c336:	d80a      	bhi.n	800c34e <_printf_i+0x32>
 800c338:	2f00      	cmp	r7, #0
 800c33a:	f000 80d4 	beq.w	800c4e6 <_printf_i+0x1ca>
 800c33e:	2f58      	cmp	r7, #88	; 0x58
 800c340:	f000 80c0 	beq.w	800c4c4 <_printf_i+0x1a8>
 800c344:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c348:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c34c:	e03a      	b.n	800c3c4 <_printf_i+0xa8>
 800c34e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c352:	2b15      	cmp	r3, #21
 800c354:	d8f6      	bhi.n	800c344 <_printf_i+0x28>
 800c356:	a101      	add	r1, pc, #4	; (adr r1, 800c35c <_printf_i+0x40>)
 800c358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c35c:	0800c3b5 	.word	0x0800c3b5
 800c360:	0800c3c9 	.word	0x0800c3c9
 800c364:	0800c345 	.word	0x0800c345
 800c368:	0800c345 	.word	0x0800c345
 800c36c:	0800c345 	.word	0x0800c345
 800c370:	0800c345 	.word	0x0800c345
 800c374:	0800c3c9 	.word	0x0800c3c9
 800c378:	0800c345 	.word	0x0800c345
 800c37c:	0800c345 	.word	0x0800c345
 800c380:	0800c345 	.word	0x0800c345
 800c384:	0800c345 	.word	0x0800c345
 800c388:	0800c4cd 	.word	0x0800c4cd
 800c38c:	0800c3f5 	.word	0x0800c3f5
 800c390:	0800c487 	.word	0x0800c487
 800c394:	0800c345 	.word	0x0800c345
 800c398:	0800c345 	.word	0x0800c345
 800c39c:	0800c4ef 	.word	0x0800c4ef
 800c3a0:	0800c345 	.word	0x0800c345
 800c3a4:	0800c3f5 	.word	0x0800c3f5
 800c3a8:	0800c345 	.word	0x0800c345
 800c3ac:	0800c345 	.word	0x0800c345
 800c3b0:	0800c48f 	.word	0x0800c48f
 800c3b4:	682b      	ldr	r3, [r5, #0]
 800c3b6:	1d1a      	adds	r2, r3, #4
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	602a      	str	r2, [r5, #0]
 800c3bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	e09f      	b.n	800c508 <_printf_i+0x1ec>
 800c3c8:	6820      	ldr	r0, [r4, #0]
 800c3ca:	682b      	ldr	r3, [r5, #0]
 800c3cc:	0607      	lsls	r7, r0, #24
 800c3ce:	f103 0104 	add.w	r1, r3, #4
 800c3d2:	6029      	str	r1, [r5, #0]
 800c3d4:	d501      	bpl.n	800c3da <_printf_i+0xbe>
 800c3d6:	681e      	ldr	r6, [r3, #0]
 800c3d8:	e003      	b.n	800c3e2 <_printf_i+0xc6>
 800c3da:	0646      	lsls	r6, r0, #25
 800c3dc:	d5fb      	bpl.n	800c3d6 <_printf_i+0xba>
 800c3de:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c3e2:	2e00      	cmp	r6, #0
 800c3e4:	da03      	bge.n	800c3ee <_printf_i+0xd2>
 800c3e6:	232d      	movs	r3, #45	; 0x2d
 800c3e8:	4276      	negs	r6, r6
 800c3ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3ee:	485a      	ldr	r0, [pc, #360]	; (800c558 <_printf_i+0x23c>)
 800c3f0:	230a      	movs	r3, #10
 800c3f2:	e012      	b.n	800c41a <_printf_i+0xfe>
 800c3f4:	682b      	ldr	r3, [r5, #0]
 800c3f6:	6820      	ldr	r0, [r4, #0]
 800c3f8:	1d19      	adds	r1, r3, #4
 800c3fa:	6029      	str	r1, [r5, #0]
 800c3fc:	0605      	lsls	r5, r0, #24
 800c3fe:	d501      	bpl.n	800c404 <_printf_i+0xe8>
 800c400:	681e      	ldr	r6, [r3, #0]
 800c402:	e002      	b.n	800c40a <_printf_i+0xee>
 800c404:	0641      	lsls	r1, r0, #25
 800c406:	d5fb      	bpl.n	800c400 <_printf_i+0xe4>
 800c408:	881e      	ldrh	r6, [r3, #0]
 800c40a:	4853      	ldr	r0, [pc, #332]	; (800c558 <_printf_i+0x23c>)
 800c40c:	2f6f      	cmp	r7, #111	; 0x6f
 800c40e:	bf0c      	ite	eq
 800c410:	2308      	moveq	r3, #8
 800c412:	230a      	movne	r3, #10
 800c414:	2100      	movs	r1, #0
 800c416:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c41a:	6865      	ldr	r5, [r4, #4]
 800c41c:	60a5      	str	r5, [r4, #8]
 800c41e:	2d00      	cmp	r5, #0
 800c420:	bfa2      	ittt	ge
 800c422:	6821      	ldrge	r1, [r4, #0]
 800c424:	f021 0104 	bicge.w	r1, r1, #4
 800c428:	6021      	strge	r1, [r4, #0]
 800c42a:	b90e      	cbnz	r6, 800c430 <_printf_i+0x114>
 800c42c:	2d00      	cmp	r5, #0
 800c42e:	d04b      	beq.n	800c4c8 <_printf_i+0x1ac>
 800c430:	4615      	mov	r5, r2
 800c432:	fbb6 f1f3 	udiv	r1, r6, r3
 800c436:	fb03 6711 	mls	r7, r3, r1, r6
 800c43a:	5dc7      	ldrb	r7, [r0, r7]
 800c43c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c440:	4637      	mov	r7, r6
 800c442:	42bb      	cmp	r3, r7
 800c444:	460e      	mov	r6, r1
 800c446:	d9f4      	bls.n	800c432 <_printf_i+0x116>
 800c448:	2b08      	cmp	r3, #8
 800c44a:	d10b      	bne.n	800c464 <_printf_i+0x148>
 800c44c:	6823      	ldr	r3, [r4, #0]
 800c44e:	07de      	lsls	r6, r3, #31
 800c450:	d508      	bpl.n	800c464 <_printf_i+0x148>
 800c452:	6923      	ldr	r3, [r4, #16]
 800c454:	6861      	ldr	r1, [r4, #4]
 800c456:	4299      	cmp	r1, r3
 800c458:	bfde      	ittt	le
 800c45a:	2330      	movle	r3, #48	; 0x30
 800c45c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c460:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c464:	1b52      	subs	r2, r2, r5
 800c466:	6122      	str	r2, [r4, #16]
 800c468:	f8cd a000 	str.w	sl, [sp]
 800c46c:	464b      	mov	r3, r9
 800c46e:	aa03      	add	r2, sp, #12
 800c470:	4621      	mov	r1, r4
 800c472:	4640      	mov	r0, r8
 800c474:	f7ff fee4 	bl	800c240 <_printf_common>
 800c478:	3001      	adds	r0, #1
 800c47a:	d14a      	bne.n	800c512 <_printf_i+0x1f6>
 800c47c:	f04f 30ff 	mov.w	r0, #4294967295
 800c480:	b004      	add	sp, #16
 800c482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c486:	6823      	ldr	r3, [r4, #0]
 800c488:	f043 0320 	orr.w	r3, r3, #32
 800c48c:	6023      	str	r3, [r4, #0]
 800c48e:	4833      	ldr	r0, [pc, #204]	; (800c55c <_printf_i+0x240>)
 800c490:	2778      	movs	r7, #120	; 0x78
 800c492:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c496:	6823      	ldr	r3, [r4, #0]
 800c498:	6829      	ldr	r1, [r5, #0]
 800c49a:	061f      	lsls	r7, r3, #24
 800c49c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c4a0:	d402      	bmi.n	800c4a8 <_printf_i+0x18c>
 800c4a2:	065f      	lsls	r7, r3, #25
 800c4a4:	bf48      	it	mi
 800c4a6:	b2b6      	uxthmi	r6, r6
 800c4a8:	07df      	lsls	r7, r3, #31
 800c4aa:	bf48      	it	mi
 800c4ac:	f043 0320 	orrmi.w	r3, r3, #32
 800c4b0:	6029      	str	r1, [r5, #0]
 800c4b2:	bf48      	it	mi
 800c4b4:	6023      	strmi	r3, [r4, #0]
 800c4b6:	b91e      	cbnz	r6, 800c4c0 <_printf_i+0x1a4>
 800c4b8:	6823      	ldr	r3, [r4, #0]
 800c4ba:	f023 0320 	bic.w	r3, r3, #32
 800c4be:	6023      	str	r3, [r4, #0]
 800c4c0:	2310      	movs	r3, #16
 800c4c2:	e7a7      	b.n	800c414 <_printf_i+0xf8>
 800c4c4:	4824      	ldr	r0, [pc, #144]	; (800c558 <_printf_i+0x23c>)
 800c4c6:	e7e4      	b.n	800c492 <_printf_i+0x176>
 800c4c8:	4615      	mov	r5, r2
 800c4ca:	e7bd      	b.n	800c448 <_printf_i+0x12c>
 800c4cc:	682b      	ldr	r3, [r5, #0]
 800c4ce:	6826      	ldr	r6, [r4, #0]
 800c4d0:	6961      	ldr	r1, [r4, #20]
 800c4d2:	1d18      	adds	r0, r3, #4
 800c4d4:	6028      	str	r0, [r5, #0]
 800c4d6:	0635      	lsls	r5, r6, #24
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	d501      	bpl.n	800c4e0 <_printf_i+0x1c4>
 800c4dc:	6019      	str	r1, [r3, #0]
 800c4de:	e002      	b.n	800c4e6 <_printf_i+0x1ca>
 800c4e0:	0670      	lsls	r0, r6, #25
 800c4e2:	d5fb      	bpl.n	800c4dc <_printf_i+0x1c0>
 800c4e4:	8019      	strh	r1, [r3, #0]
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	6123      	str	r3, [r4, #16]
 800c4ea:	4615      	mov	r5, r2
 800c4ec:	e7bc      	b.n	800c468 <_printf_i+0x14c>
 800c4ee:	682b      	ldr	r3, [r5, #0]
 800c4f0:	1d1a      	adds	r2, r3, #4
 800c4f2:	602a      	str	r2, [r5, #0]
 800c4f4:	681d      	ldr	r5, [r3, #0]
 800c4f6:	6862      	ldr	r2, [r4, #4]
 800c4f8:	2100      	movs	r1, #0
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	f7f3 fe90 	bl	8000220 <memchr>
 800c500:	b108      	cbz	r0, 800c506 <_printf_i+0x1ea>
 800c502:	1b40      	subs	r0, r0, r5
 800c504:	6060      	str	r0, [r4, #4]
 800c506:	6863      	ldr	r3, [r4, #4]
 800c508:	6123      	str	r3, [r4, #16]
 800c50a:	2300      	movs	r3, #0
 800c50c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c510:	e7aa      	b.n	800c468 <_printf_i+0x14c>
 800c512:	6923      	ldr	r3, [r4, #16]
 800c514:	462a      	mov	r2, r5
 800c516:	4649      	mov	r1, r9
 800c518:	4640      	mov	r0, r8
 800c51a:	47d0      	blx	sl
 800c51c:	3001      	adds	r0, #1
 800c51e:	d0ad      	beq.n	800c47c <_printf_i+0x160>
 800c520:	6823      	ldr	r3, [r4, #0]
 800c522:	079b      	lsls	r3, r3, #30
 800c524:	d413      	bmi.n	800c54e <_printf_i+0x232>
 800c526:	68e0      	ldr	r0, [r4, #12]
 800c528:	9b03      	ldr	r3, [sp, #12]
 800c52a:	4298      	cmp	r0, r3
 800c52c:	bfb8      	it	lt
 800c52e:	4618      	movlt	r0, r3
 800c530:	e7a6      	b.n	800c480 <_printf_i+0x164>
 800c532:	2301      	movs	r3, #1
 800c534:	4632      	mov	r2, r6
 800c536:	4649      	mov	r1, r9
 800c538:	4640      	mov	r0, r8
 800c53a:	47d0      	blx	sl
 800c53c:	3001      	adds	r0, #1
 800c53e:	d09d      	beq.n	800c47c <_printf_i+0x160>
 800c540:	3501      	adds	r5, #1
 800c542:	68e3      	ldr	r3, [r4, #12]
 800c544:	9903      	ldr	r1, [sp, #12]
 800c546:	1a5b      	subs	r3, r3, r1
 800c548:	42ab      	cmp	r3, r5
 800c54a:	dcf2      	bgt.n	800c532 <_printf_i+0x216>
 800c54c:	e7eb      	b.n	800c526 <_printf_i+0x20a>
 800c54e:	2500      	movs	r5, #0
 800c550:	f104 0619 	add.w	r6, r4, #25
 800c554:	e7f5      	b.n	800c542 <_printf_i+0x226>
 800c556:	bf00      	nop
 800c558:	08012a06 	.word	0x08012a06
 800c55c:	08012a17 	.word	0x08012a17

0800c560 <std>:
 800c560:	2300      	movs	r3, #0
 800c562:	b510      	push	{r4, lr}
 800c564:	4604      	mov	r4, r0
 800c566:	e9c0 3300 	strd	r3, r3, [r0]
 800c56a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c56e:	6083      	str	r3, [r0, #8]
 800c570:	8181      	strh	r1, [r0, #12]
 800c572:	6643      	str	r3, [r0, #100]	; 0x64
 800c574:	81c2      	strh	r2, [r0, #14]
 800c576:	6183      	str	r3, [r0, #24]
 800c578:	4619      	mov	r1, r3
 800c57a:	2208      	movs	r2, #8
 800c57c:	305c      	adds	r0, #92	; 0x5c
 800c57e:	f000 fa17 	bl	800c9b0 <memset>
 800c582:	4b0d      	ldr	r3, [pc, #52]	; (800c5b8 <std+0x58>)
 800c584:	6263      	str	r3, [r4, #36]	; 0x24
 800c586:	4b0d      	ldr	r3, [pc, #52]	; (800c5bc <std+0x5c>)
 800c588:	62a3      	str	r3, [r4, #40]	; 0x28
 800c58a:	4b0d      	ldr	r3, [pc, #52]	; (800c5c0 <std+0x60>)
 800c58c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c58e:	4b0d      	ldr	r3, [pc, #52]	; (800c5c4 <std+0x64>)
 800c590:	6323      	str	r3, [r4, #48]	; 0x30
 800c592:	4b0d      	ldr	r3, [pc, #52]	; (800c5c8 <std+0x68>)
 800c594:	6224      	str	r4, [r4, #32]
 800c596:	429c      	cmp	r4, r3
 800c598:	d006      	beq.n	800c5a8 <std+0x48>
 800c59a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c59e:	4294      	cmp	r4, r2
 800c5a0:	d002      	beq.n	800c5a8 <std+0x48>
 800c5a2:	33d0      	adds	r3, #208	; 0xd0
 800c5a4:	429c      	cmp	r4, r3
 800c5a6:	d105      	bne.n	800c5b4 <std+0x54>
 800c5a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c5ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5b0:	f000 ba8a 	b.w	800cac8 <__retarget_lock_init_recursive>
 800c5b4:	bd10      	pop	{r4, pc}
 800c5b6:	bf00      	nop
 800c5b8:	0800c801 	.word	0x0800c801
 800c5bc:	0800c823 	.word	0x0800c823
 800c5c0:	0800c85b 	.word	0x0800c85b
 800c5c4:	0800c87f 	.word	0x0800c87f
 800c5c8:	20000a30 	.word	0x20000a30

0800c5cc <stdio_exit_handler>:
 800c5cc:	4a02      	ldr	r2, [pc, #8]	; (800c5d8 <stdio_exit_handler+0xc>)
 800c5ce:	4903      	ldr	r1, [pc, #12]	; (800c5dc <stdio_exit_handler+0x10>)
 800c5d0:	4803      	ldr	r0, [pc, #12]	; (800c5e0 <stdio_exit_handler+0x14>)
 800c5d2:	f000 b869 	b.w	800c6a8 <_fwalk_sglue>
 800c5d6:	bf00      	nop
 800c5d8:	20000048 	.word	0x20000048
 800c5dc:	0800e599 	.word	0x0800e599
 800c5e0:	20000054 	.word	0x20000054

0800c5e4 <cleanup_stdio>:
 800c5e4:	6841      	ldr	r1, [r0, #4]
 800c5e6:	4b0c      	ldr	r3, [pc, #48]	; (800c618 <cleanup_stdio+0x34>)
 800c5e8:	4299      	cmp	r1, r3
 800c5ea:	b510      	push	{r4, lr}
 800c5ec:	4604      	mov	r4, r0
 800c5ee:	d001      	beq.n	800c5f4 <cleanup_stdio+0x10>
 800c5f0:	f001 ffd2 	bl	800e598 <_fflush_r>
 800c5f4:	68a1      	ldr	r1, [r4, #8]
 800c5f6:	4b09      	ldr	r3, [pc, #36]	; (800c61c <cleanup_stdio+0x38>)
 800c5f8:	4299      	cmp	r1, r3
 800c5fa:	d002      	beq.n	800c602 <cleanup_stdio+0x1e>
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f001 ffcb 	bl	800e598 <_fflush_r>
 800c602:	68e1      	ldr	r1, [r4, #12]
 800c604:	4b06      	ldr	r3, [pc, #24]	; (800c620 <cleanup_stdio+0x3c>)
 800c606:	4299      	cmp	r1, r3
 800c608:	d004      	beq.n	800c614 <cleanup_stdio+0x30>
 800c60a:	4620      	mov	r0, r4
 800c60c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c610:	f001 bfc2 	b.w	800e598 <_fflush_r>
 800c614:	bd10      	pop	{r4, pc}
 800c616:	bf00      	nop
 800c618:	20000a30 	.word	0x20000a30
 800c61c:	20000a98 	.word	0x20000a98
 800c620:	20000b00 	.word	0x20000b00

0800c624 <global_stdio_init.part.0>:
 800c624:	b510      	push	{r4, lr}
 800c626:	4b0b      	ldr	r3, [pc, #44]	; (800c654 <global_stdio_init.part.0+0x30>)
 800c628:	4c0b      	ldr	r4, [pc, #44]	; (800c658 <global_stdio_init.part.0+0x34>)
 800c62a:	4a0c      	ldr	r2, [pc, #48]	; (800c65c <global_stdio_init.part.0+0x38>)
 800c62c:	601a      	str	r2, [r3, #0]
 800c62e:	4620      	mov	r0, r4
 800c630:	2200      	movs	r2, #0
 800c632:	2104      	movs	r1, #4
 800c634:	f7ff ff94 	bl	800c560 <std>
 800c638:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c63c:	2201      	movs	r2, #1
 800c63e:	2109      	movs	r1, #9
 800c640:	f7ff ff8e 	bl	800c560 <std>
 800c644:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c648:	2202      	movs	r2, #2
 800c64a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c64e:	2112      	movs	r1, #18
 800c650:	f7ff bf86 	b.w	800c560 <std>
 800c654:	20000b68 	.word	0x20000b68
 800c658:	20000a30 	.word	0x20000a30
 800c65c:	0800c5cd 	.word	0x0800c5cd

0800c660 <__sfp_lock_acquire>:
 800c660:	4801      	ldr	r0, [pc, #4]	; (800c668 <__sfp_lock_acquire+0x8>)
 800c662:	f000 ba32 	b.w	800caca <__retarget_lock_acquire_recursive>
 800c666:	bf00      	nop
 800c668:	20000b71 	.word	0x20000b71

0800c66c <__sfp_lock_release>:
 800c66c:	4801      	ldr	r0, [pc, #4]	; (800c674 <__sfp_lock_release+0x8>)
 800c66e:	f000 ba2d 	b.w	800cacc <__retarget_lock_release_recursive>
 800c672:	bf00      	nop
 800c674:	20000b71 	.word	0x20000b71

0800c678 <__sinit>:
 800c678:	b510      	push	{r4, lr}
 800c67a:	4604      	mov	r4, r0
 800c67c:	f7ff fff0 	bl	800c660 <__sfp_lock_acquire>
 800c680:	6a23      	ldr	r3, [r4, #32]
 800c682:	b11b      	cbz	r3, 800c68c <__sinit+0x14>
 800c684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c688:	f7ff bff0 	b.w	800c66c <__sfp_lock_release>
 800c68c:	4b04      	ldr	r3, [pc, #16]	; (800c6a0 <__sinit+0x28>)
 800c68e:	6223      	str	r3, [r4, #32]
 800c690:	4b04      	ldr	r3, [pc, #16]	; (800c6a4 <__sinit+0x2c>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d1f5      	bne.n	800c684 <__sinit+0xc>
 800c698:	f7ff ffc4 	bl	800c624 <global_stdio_init.part.0>
 800c69c:	e7f2      	b.n	800c684 <__sinit+0xc>
 800c69e:	bf00      	nop
 800c6a0:	0800c5e5 	.word	0x0800c5e5
 800c6a4:	20000b68 	.word	0x20000b68

0800c6a8 <_fwalk_sglue>:
 800c6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6ac:	4607      	mov	r7, r0
 800c6ae:	4688      	mov	r8, r1
 800c6b0:	4614      	mov	r4, r2
 800c6b2:	2600      	movs	r6, #0
 800c6b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c6b8:	f1b9 0901 	subs.w	r9, r9, #1
 800c6bc:	d505      	bpl.n	800c6ca <_fwalk_sglue+0x22>
 800c6be:	6824      	ldr	r4, [r4, #0]
 800c6c0:	2c00      	cmp	r4, #0
 800c6c2:	d1f7      	bne.n	800c6b4 <_fwalk_sglue+0xc>
 800c6c4:	4630      	mov	r0, r6
 800c6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ca:	89ab      	ldrh	r3, [r5, #12]
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d907      	bls.n	800c6e0 <_fwalk_sglue+0x38>
 800c6d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c6d4:	3301      	adds	r3, #1
 800c6d6:	d003      	beq.n	800c6e0 <_fwalk_sglue+0x38>
 800c6d8:	4629      	mov	r1, r5
 800c6da:	4638      	mov	r0, r7
 800c6dc:	47c0      	blx	r8
 800c6de:	4306      	orrs	r6, r0
 800c6e0:	3568      	adds	r5, #104	; 0x68
 800c6e2:	e7e9      	b.n	800c6b8 <_fwalk_sglue+0x10>

0800c6e4 <iprintf>:
 800c6e4:	b40f      	push	{r0, r1, r2, r3}
 800c6e6:	b507      	push	{r0, r1, r2, lr}
 800c6e8:	4906      	ldr	r1, [pc, #24]	; (800c704 <iprintf+0x20>)
 800c6ea:	ab04      	add	r3, sp, #16
 800c6ec:	6808      	ldr	r0, [r1, #0]
 800c6ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6f2:	6881      	ldr	r1, [r0, #8]
 800c6f4:	9301      	str	r3, [sp, #4]
 800c6f6:	f001 fdaf 	bl	800e258 <_vfiprintf_r>
 800c6fa:	b003      	add	sp, #12
 800c6fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c700:	b004      	add	sp, #16
 800c702:	4770      	bx	lr
 800c704:	200000a0 	.word	0x200000a0

0800c708 <_puts_r>:
 800c708:	6a03      	ldr	r3, [r0, #32]
 800c70a:	b570      	push	{r4, r5, r6, lr}
 800c70c:	6884      	ldr	r4, [r0, #8]
 800c70e:	4605      	mov	r5, r0
 800c710:	460e      	mov	r6, r1
 800c712:	b90b      	cbnz	r3, 800c718 <_puts_r+0x10>
 800c714:	f7ff ffb0 	bl	800c678 <__sinit>
 800c718:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c71a:	07db      	lsls	r3, r3, #31
 800c71c:	d405      	bmi.n	800c72a <_puts_r+0x22>
 800c71e:	89a3      	ldrh	r3, [r4, #12]
 800c720:	0598      	lsls	r0, r3, #22
 800c722:	d402      	bmi.n	800c72a <_puts_r+0x22>
 800c724:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c726:	f000 f9d0 	bl	800caca <__retarget_lock_acquire_recursive>
 800c72a:	89a3      	ldrh	r3, [r4, #12]
 800c72c:	0719      	lsls	r1, r3, #28
 800c72e:	d513      	bpl.n	800c758 <_puts_r+0x50>
 800c730:	6923      	ldr	r3, [r4, #16]
 800c732:	b18b      	cbz	r3, 800c758 <_puts_r+0x50>
 800c734:	3e01      	subs	r6, #1
 800c736:	68a3      	ldr	r3, [r4, #8]
 800c738:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c73c:	3b01      	subs	r3, #1
 800c73e:	60a3      	str	r3, [r4, #8]
 800c740:	b9e9      	cbnz	r1, 800c77e <_puts_r+0x76>
 800c742:	2b00      	cmp	r3, #0
 800c744:	da2e      	bge.n	800c7a4 <_puts_r+0x9c>
 800c746:	4622      	mov	r2, r4
 800c748:	210a      	movs	r1, #10
 800c74a:	4628      	mov	r0, r5
 800c74c:	f000 f89b 	bl	800c886 <__swbuf_r>
 800c750:	3001      	adds	r0, #1
 800c752:	d007      	beq.n	800c764 <_puts_r+0x5c>
 800c754:	250a      	movs	r5, #10
 800c756:	e007      	b.n	800c768 <_puts_r+0x60>
 800c758:	4621      	mov	r1, r4
 800c75a:	4628      	mov	r0, r5
 800c75c:	f000 f8d0 	bl	800c900 <__swsetup_r>
 800c760:	2800      	cmp	r0, #0
 800c762:	d0e7      	beq.n	800c734 <_puts_r+0x2c>
 800c764:	f04f 35ff 	mov.w	r5, #4294967295
 800c768:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c76a:	07da      	lsls	r2, r3, #31
 800c76c:	d405      	bmi.n	800c77a <_puts_r+0x72>
 800c76e:	89a3      	ldrh	r3, [r4, #12]
 800c770:	059b      	lsls	r3, r3, #22
 800c772:	d402      	bmi.n	800c77a <_puts_r+0x72>
 800c774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c776:	f000 f9a9 	bl	800cacc <__retarget_lock_release_recursive>
 800c77a:	4628      	mov	r0, r5
 800c77c:	bd70      	pop	{r4, r5, r6, pc}
 800c77e:	2b00      	cmp	r3, #0
 800c780:	da04      	bge.n	800c78c <_puts_r+0x84>
 800c782:	69a2      	ldr	r2, [r4, #24]
 800c784:	429a      	cmp	r2, r3
 800c786:	dc06      	bgt.n	800c796 <_puts_r+0x8e>
 800c788:	290a      	cmp	r1, #10
 800c78a:	d004      	beq.n	800c796 <_puts_r+0x8e>
 800c78c:	6823      	ldr	r3, [r4, #0]
 800c78e:	1c5a      	adds	r2, r3, #1
 800c790:	6022      	str	r2, [r4, #0]
 800c792:	7019      	strb	r1, [r3, #0]
 800c794:	e7cf      	b.n	800c736 <_puts_r+0x2e>
 800c796:	4622      	mov	r2, r4
 800c798:	4628      	mov	r0, r5
 800c79a:	f000 f874 	bl	800c886 <__swbuf_r>
 800c79e:	3001      	adds	r0, #1
 800c7a0:	d1c9      	bne.n	800c736 <_puts_r+0x2e>
 800c7a2:	e7df      	b.n	800c764 <_puts_r+0x5c>
 800c7a4:	6823      	ldr	r3, [r4, #0]
 800c7a6:	250a      	movs	r5, #10
 800c7a8:	1c5a      	adds	r2, r3, #1
 800c7aa:	6022      	str	r2, [r4, #0]
 800c7ac:	701d      	strb	r5, [r3, #0]
 800c7ae:	e7db      	b.n	800c768 <_puts_r+0x60>

0800c7b0 <puts>:
 800c7b0:	4b02      	ldr	r3, [pc, #8]	; (800c7bc <puts+0xc>)
 800c7b2:	4601      	mov	r1, r0
 800c7b4:	6818      	ldr	r0, [r3, #0]
 800c7b6:	f7ff bfa7 	b.w	800c708 <_puts_r>
 800c7ba:	bf00      	nop
 800c7bc:	200000a0 	.word	0x200000a0

0800c7c0 <siprintf>:
 800c7c0:	b40e      	push	{r1, r2, r3}
 800c7c2:	b500      	push	{lr}
 800c7c4:	b09c      	sub	sp, #112	; 0x70
 800c7c6:	ab1d      	add	r3, sp, #116	; 0x74
 800c7c8:	9002      	str	r0, [sp, #8]
 800c7ca:	9006      	str	r0, [sp, #24]
 800c7cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c7d0:	4809      	ldr	r0, [pc, #36]	; (800c7f8 <siprintf+0x38>)
 800c7d2:	9107      	str	r1, [sp, #28]
 800c7d4:	9104      	str	r1, [sp, #16]
 800c7d6:	4909      	ldr	r1, [pc, #36]	; (800c7fc <siprintf+0x3c>)
 800c7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7dc:	9105      	str	r1, [sp, #20]
 800c7de:	6800      	ldr	r0, [r0, #0]
 800c7e0:	9301      	str	r3, [sp, #4]
 800c7e2:	a902      	add	r1, sp, #8
 800c7e4:	f001 fc10 	bl	800e008 <_svfiprintf_r>
 800c7e8:	9b02      	ldr	r3, [sp, #8]
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	701a      	strb	r2, [r3, #0]
 800c7ee:	b01c      	add	sp, #112	; 0x70
 800c7f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7f4:	b003      	add	sp, #12
 800c7f6:	4770      	bx	lr
 800c7f8:	200000a0 	.word	0x200000a0
 800c7fc:	ffff0208 	.word	0xffff0208

0800c800 <__sread>:
 800c800:	b510      	push	{r4, lr}
 800c802:	460c      	mov	r4, r1
 800c804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c808:	f000 f900 	bl	800ca0c <_read_r>
 800c80c:	2800      	cmp	r0, #0
 800c80e:	bfab      	itete	ge
 800c810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c812:	89a3      	ldrhlt	r3, [r4, #12]
 800c814:	181b      	addge	r3, r3, r0
 800c816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c81a:	bfac      	ite	ge
 800c81c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c81e:	81a3      	strhlt	r3, [r4, #12]
 800c820:	bd10      	pop	{r4, pc}

0800c822 <__swrite>:
 800c822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c826:	461f      	mov	r7, r3
 800c828:	898b      	ldrh	r3, [r1, #12]
 800c82a:	05db      	lsls	r3, r3, #23
 800c82c:	4605      	mov	r5, r0
 800c82e:	460c      	mov	r4, r1
 800c830:	4616      	mov	r6, r2
 800c832:	d505      	bpl.n	800c840 <__swrite+0x1e>
 800c834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c838:	2302      	movs	r3, #2
 800c83a:	2200      	movs	r2, #0
 800c83c:	f000 f8d4 	bl	800c9e8 <_lseek_r>
 800c840:	89a3      	ldrh	r3, [r4, #12]
 800c842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c84a:	81a3      	strh	r3, [r4, #12]
 800c84c:	4632      	mov	r2, r6
 800c84e:	463b      	mov	r3, r7
 800c850:	4628      	mov	r0, r5
 800c852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c856:	f000 b8fb 	b.w	800ca50 <_write_r>

0800c85a <__sseek>:
 800c85a:	b510      	push	{r4, lr}
 800c85c:	460c      	mov	r4, r1
 800c85e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c862:	f000 f8c1 	bl	800c9e8 <_lseek_r>
 800c866:	1c43      	adds	r3, r0, #1
 800c868:	89a3      	ldrh	r3, [r4, #12]
 800c86a:	bf15      	itete	ne
 800c86c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c86e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c876:	81a3      	strheq	r3, [r4, #12]
 800c878:	bf18      	it	ne
 800c87a:	81a3      	strhne	r3, [r4, #12]
 800c87c:	bd10      	pop	{r4, pc}

0800c87e <__sclose>:
 800c87e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c882:	f000 b8a1 	b.w	800c9c8 <_close_r>

0800c886 <__swbuf_r>:
 800c886:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c888:	460e      	mov	r6, r1
 800c88a:	4614      	mov	r4, r2
 800c88c:	4605      	mov	r5, r0
 800c88e:	b118      	cbz	r0, 800c898 <__swbuf_r+0x12>
 800c890:	6a03      	ldr	r3, [r0, #32]
 800c892:	b90b      	cbnz	r3, 800c898 <__swbuf_r+0x12>
 800c894:	f7ff fef0 	bl	800c678 <__sinit>
 800c898:	69a3      	ldr	r3, [r4, #24]
 800c89a:	60a3      	str	r3, [r4, #8]
 800c89c:	89a3      	ldrh	r3, [r4, #12]
 800c89e:	071a      	lsls	r2, r3, #28
 800c8a0:	d525      	bpl.n	800c8ee <__swbuf_r+0x68>
 800c8a2:	6923      	ldr	r3, [r4, #16]
 800c8a4:	b31b      	cbz	r3, 800c8ee <__swbuf_r+0x68>
 800c8a6:	6823      	ldr	r3, [r4, #0]
 800c8a8:	6922      	ldr	r2, [r4, #16]
 800c8aa:	1a98      	subs	r0, r3, r2
 800c8ac:	6963      	ldr	r3, [r4, #20]
 800c8ae:	b2f6      	uxtb	r6, r6
 800c8b0:	4283      	cmp	r3, r0
 800c8b2:	4637      	mov	r7, r6
 800c8b4:	dc04      	bgt.n	800c8c0 <__swbuf_r+0x3a>
 800c8b6:	4621      	mov	r1, r4
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	f001 fe6d 	bl	800e598 <_fflush_r>
 800c8be:	b9e0      	cbnz	r0, 800c8fa <__swbuf_r+0x74>
 800c8c0:	68a3      	ldr	r3, [r4, #8]
 800c8c2:	3b01      	subs	r3, #1
 800c8c4:	60a3      	str	r3, [r4, #8]
 800c8c6:	6823      	ldr	r3, [r4, #0]
 800c8c8:	1c5a      	adds	r2, r3, #1
 800c8ca:	6022      	str	r2, [r4, #0]
 800c8cc:	701e      	strb	r6, [r3, #0]
 800c8ce:	6962      	ldr	r2, [r4, #20]
 800c8d0:	1c43      	adds	r3, r0, #1
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d004      	beq.n	800c8e0 <__swbuf_r+0x5a>
 800c8d6:	89a3      	ldrh	r3, [r4, #12]
 800c8d8:	07db      	lsls	r3, r3, #31
 800c8da:	d506      	bpl.n	800c8ea <__swbuf_r+0x64>
 800c8dc:	2e0a      	cmp	r6, #10
 800c8de:	d104      	bne.n	800c8ea <__swbuf_r+0x64>
 800c8e0:	4621      	mov	r1, r4
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	f001 fe58 	bl	800e598 <_fflush_r>
 800c8e8:	b938      	cbnz	r0, 800c8fa <__swbuf_r+0x74>
 800c8ea:	4638      	mov	r0, r7
 800c8ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8ee:	4621      	mov	r1, r4
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	f000 f805 	bl	800c900 <__swsetup_r>
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	d0d5      	beq.n	800c8a6 <__swbuf_r+0x20>
 800c8fa:	f04f 37ff 	mov.w	r7, #4294967295
 800c8fe:	e7f4      	b.n	800c8ea <__swbuf_r+0x64>

0800c900 <__swsetup_r>:
 800c900:	b538      	push	{r3, r4, r5, lr}
 800c902:	4b2a      	ldr	r3, [pc, #168]	; (800c9ac <__swsetup_r+0xac>)
 800c904:	4605      	mov	r5, r0
 800c906:	6818      	ldr	r0, [r3, #0]
 800c908:	460c      	mov	r4, r1
 800c90a:	b118      	cbz	r0, 800c914 <__swsetup_r+0x14>
 800c90c:	6a03      	ldr	r3, [r0, #32]
 800c90e:	b90b      	cbnz	r3, 800c914 <__swsetup_r+0x14>
 800c910:	f7ff feb2 	bl	800c678 <__sinit>
 800c914:	89a3      	ldrh	r3, [r4, #12]
 800c916:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c91a:	0718      	lsls	r0, r3, #28
 800c91c:	d422      	bmi.n	800c964 <__swsetup_r+0x64>
 800c91e:	06d9      	lsls	r1, r3, #27
 800c920:	d407      	bmi.n	800c932 <__swsetup_r+0x32>
 800c922:	2309      	movs	r3, #9
 800c924:	602b      	str	r3, [r5, #0]
 800c926:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c92a:	81a3      	strh	r3, [r4, #12]
 800c92c:	f04f 30ff 	mov.w	r0, #4294967295
 800c930:	e034      	b.n	800c99c <__swsetup_r+0x9c>
 800c932:	0758      	lsls	r0, r3, #29
 800c934:	d512      	bpl.n	800c95c <__swsetup_r+0x5c>
 800c936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c938:	b141      	cbz	r1, 800c94c <__swsetup_r+0x4c>
 800c93a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c93e:	4299      	cmp	r1, r3
 800c940:	d002      	beq.n	800c948 <__swsetup_r+0x48>
 800c942:	4628      	mov	r0, r5
 800c944:	f000 ff3e 	bl	800d7c4 <_free_r>
 800c948:	2300      	movs	r3, #0
 800c94a:	6363      	str	r3, [r4, #52]	; 0x34
 800c94c:	89a3      	ldrh	r3, [r4, #12]
 800c94e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c952:	81a3      	strh	r3, [r4, #12]
 800c954:	2300      	movs	r3, #0
 800c956:	6063      	str	r3, [r4, #4]
 800c958:	6923      	ldr	r3, [r4, #16]
 800c95a:	6023      	str	r3, [r4, #0]
 800c95c:	89a3      	ldrh	r3, [r4, #12]
 800c95e:	f043 0308 	orr.w	r3, r3, #8
 800c962:	81a3      	strh	r3, [r4, #12]
 800c964:	6923      	ldr	r3, [r4, #16]
 800c966:	b94b      	cbnz	r3, 800c97c <__swsetup_r+0x7c>
 800c968:	89a3      	ldrh	r3, [r4, #12]
 800c96a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c96e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c972:	d003      	beq.n	800c97c <__swsetup_r+0x7c>
 800c974:	4621      	mov	r1, r4
 800c976:	4628      	mov	r0, r5
 800c978:	f001 fe5c 	bl	800e634 <__smakebuf_r>
 800c97c:	89a0      	ldrh	r0, [r4, #12]
 800c97e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c982:	f010 0301 	ands.w	r3, r0, #1
 800c986:	d00a      	beq.n	800c99e <__swsetup_r+0x9e>
 800c988:	2300      	movs	r3, #0
 800c98a:	60a3      	str	r3, [r4, #8]
 800c98c:	6963      	ldr	r3, [r4, #20]
 800c98e:	425b      	negs	r3, r3
 800c990:	61a3      	str	r3, [r4, #24]
 800c992:	6923      	ldr	r3, [r4, #16]
 800c994:	b943      	cbnz	r3, 800c9a8 <__swsetup_r+0xa8>
 800c996:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c99a:	d1c4      	bne.n	800c926 <__swsetup_r+0x26>
 800c99c:	bd38      	pop	{r3, r4, r5, pc}
 800c99e:	0781      	lsls	r1, r0, #30
 800c9a0:	bf58      	it	pl
 800c9a2:	6963      	ldrpl	r3, [r4, #20]
 800c9a4:	60a3      	str	r3, [r4, #8]
 800c9a6:	e7f4      	b.n	800c992 <__swsetup_r+0x92>
 800c9a8:	2000      	movs	r0, #0
 800c9aa:	e7f7      	b.n	800c99c <__swsetup_r+0x9c>
 800c9ac:	200000a0 	.word	0x200000a0

0800c9b0 <memset>:
 800c9b0:	4402      	add	r2, r0
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d100      	bne.n	800c9ba <memset+0xa>
 800c9b8:	4770      	bx	lr
 800c9ba:	f803 1b01 	strb.w	r1, [r3], #1
 800c9be:	e7f9      	b.n	800c9b4 <memset+0x4>

0800c9c0 <_localeconv_r>:
 800c9c0:	4800      	ldr	r0, [pc, #0]	; (800c9c4 <_localeconv_r+0x4>)
 800c9c2:	4770      	bx	lr
 800c9c4:	20000194 	.word	0x20000194

0800c9c8 <_close_r>:
 800c9c8:	b538      	push	{r3, r4, r5, lr}
 800c9ca:	4d06      	ldr	r5, [pc, #24]	; (800c9e4 <_close_r+0x1c>)
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	4604      	mov	r4, r0
 800c9d0:	4608      	mov	r0, r1
 800c9d2:	602b      	str	r3, [r5, #0]
 800c9d4:	f7f6 fd9f 	bl	8003516 <_close>
 800c9d8:	1c43      	adds	r3, r0, #1
 800c9da:	d102      	bne.n	800c9e2 <_close_r+0x1a>
 800c9dc:	682b      	ldr	r3, [r5, #0]
 800c9de:	b103      	cbz	r3, 800c9e2 <_close_r+0x1a>
 800c9e0:	6023      	str	r3, [r4, #0]
 800c9e2:	bd38      	pop	{r3, r4, r5, pc}
 800c9e4:	20000b6c 	.word	0x20000b6c

0800c9e8 <_lseek_r>:
 800c9e8:	b538      	push	{r3, r4, r5, lr}
 800c9ea:	4d07      	ldr	r5, [pc, #28]	; (800ca08 <_lseek_r+0x20>)
 800c9ec:	4604      	mov	r4, r0
 800c9ee:	4608      	mov	r0, r1
 800c9f0:	4611      	mov	r1, r2
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	602a      	str	r2, [r5, #0]
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	f7f6 fdb4 	bl	8003564 <_lseek>
 800c9fc:	1c43      	adds	r3, r0, #1
 800c9fe:	d102      	bne.n	800ca06 <_lseek_r+0x1e>
 800ca00:	682b      	ldr	r3, [r5, #0]
 800ca02:	b103      	cbz	r3, 800ca06 <_lseek_r+0x1e>
 800ca04:	6023      	str	r3, [r4, #0]
 800ca06:	bd38      	pop	{r3, r4, r5, pc}
 800ca08:	20000b6c 	.word	0x20000b6c

0800ca0c <_read_r>:
 800ca0c:	b538      	push	{r3, r4, r5, lr}
 800ca0e:	4d07      	ldr	r5, [pc, #28]	; (800ca2c <_read_r+0x20>)
 800ca10:	4604      	mov	r4, r0
 800ca12:	4608      	mov	r0, r1
 800ca14:	4611      	mov	r1, r2
 800ca16:	2200      	movs	r2, #0
 800ca18:	602a      	str	r2, [r5, #0]
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	f7f6 fd42 	bl	80034a4 <_read>
 800ca20:	1c43      	adds	r3, r0, #1
 800ca22:	d102      	bne.n	800ca2a <_read_r+0x1e>
 800ca24:	682b      	ldr	r3, [r5, #0]
 800ca26:	b103      	cbz	r3, 800ca2a <_read_r+0x1e>
 800ca28:	6023      	str	r3, [r4, #0]
 800ca2a:	bd38      	pop	{r3, r4, r5, pc}
 800ca2c:	20000b6c 	.word	0x20000b6c

0800ca30 <_sbrk_r>:
 800ca30:	b538      	push	{r3, r4, r5, lr}
 800ca32:	4d06      	ldr	r5, [pc, #24]	; (800ca4c <_sbrk_r+0x1c>)
 800ca34:	2300      	movs	r3, #0
 800ca36:	4604      	mov	r4, r0
 800ca38:	4608      	mov	r0, r1
 800ca3a:	602b      	str	r3, [r5, #0]
 800ca3c:	f7f6 fda0 	bl	8003580 <_sbrk>
 800ca40:	1c43      	adds	r3, r0, #1
 800ca42:	d102      	bne.n	800ca4a <_sbrk_r+0x1a>
 800ca44:	682b      	ldr	r3, [r5, #0]
 800ca46:	b103      	cbz	r3, 800ca4a <_sbrk_r+0x1a>
 800ca48:	6023      	str	r3, [r4, #0]
 800ca4a:	bd38      	pop	{r3, r4, r5, pc}
 800ca4c:	20000b6c 	.word	0x20000b6c

0800ca50 <_write_r>:
 800ca50:	b538      	push	{r3, r4, r5, lr}
 800ca52:	4d07      	ldr	r5, [pc, #28]	; (800ca70 <_write_r+0x20>)
 800ca54:	4604      	mov	r4, r0
 800ca56:	4608      	mov	r0, r1
 800ca58:	4611      	mov	r1, r2
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	602a      	str	r2, [r5, #0]
 800ca5e:	461a      	mov	r2, r3
 800ca60:	f7f6 fd3d 	bl	80034de <_write>
 800ca64:	1c43      	adds	r3, r0, #1
 800ca66:	d102      	bne.n	800ca6e <_write_r+0x1e>
 800ca68:	682b      	ldr	r3, [r5, #0]
 800ca6a:	b103      	cbz	r3, 800ca6e <_write_r+0x1e>
 800ca6c:	6023      	str	r3, [r4, #0]
 800ca6e:	bd38      	pop	{r3, r4, r5, pc}
 800ca70:	20000b6c 	.word	0x20000b6c

0800ca74 <__errno>:
 800ca74:	4b01      	ldr	r3, [pc, #4]	; (800ca7c <__errno+0x8>)
 800ca76:	6818      	ldr	r0, [r3, #0]
 800ca78:	4770      	bx	lr
 800ca7a:	bf00      	nop
 800ca7c:	200000a0 	.word	0x200000a0

0800ca80 <__libc_init_array>:
 800ca80:	b570      	push	{r4, r5, r6, lr}
 800ca82:	4d0d      	ldr	r5, [pc, #52]	; (800cab8 <__libc_init_array+0x38>)
 800ca84:	4c0d      	ldr	r4, [pc, #52]	; (800cabc <__libc_init_array+0x3c>)
 800ca86:	1b64      	subs	r4, r4, r5
 800ca88:	10a4      	asrs	r4, r4, #2
 800ca8a:	2600      	movs	r6, #0
 800ca8c:	42a6      	cmp	r6, r4
 800ca8e:	d109      	bne.n	800caa4 <__libc_init_array+0x24>
 800ca90:	4d0b      	ldr	r5, [pc, #44]	; (800cac0 <__libc_init_array+0x40>)
 800ca92:	4c0c      	ldr	r4, [pc, #48]	; (800cac4 <__libc_init_array+0x44>)
 800ca94:	f002 fe74 	bl	800f780 <_init>
 800ca98:	1b64      	subs	r4, r4, r5
 800ca9a:	10a4      	asrs	r4, r4, #2
 800ca9c:	2600      	movs	r6, #0
 800ca9e:	42a6      	cmp	r6, r4
 800caa0:	d105      	bne.n	800caae <__libc_init_array+0x2e>
 800caa2:	bd70      	pop	{r4, r5, r6, pc}
 800caa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800caa8:	4798      	blx	r3
 800caaa:	3601      	adds	r6, #1
 800caac:	e7ee      	b.n	800ca8c <__libc_init_array+0xc>
 800caae:	f855 3b04 	ldr.w	r3, [r5], #4
 800cab2:	4798      	blx	r3
 800cab4:	3601      	adds	r6, #1
 800cab6:	e7f2      	b.n	800ca9e <__libc_init_array+0x1e>
 800cab8:	08012da0 	.word	0x08012da0
 800cabc:	08012da0 	.word	0x08012da0
 800cac0:	08012da0 	.word	0x08012da0
 800cac4:	08012da4 	.word	0x08012da4

0800cac8 <__retarget_lock_init_recursive>:
 800cac8:	4770      	bx	lr

0800caca <__retarget_lock_acquire_recursive>:
 800caca:	4770      	bx	lr

0800cacc <__retarget_lock_release_recursive>:
 800cacc:	4770      	bx	lr

0800cace <quorem>:
 800cace:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cad2:	6903      	ldr	r3, [r0, #16]
 800cad4:	690c      	ldr	r4, [r1, #16]
 800cad6:	42a3      	cmp	r3, r4
 800cad8:	4607      	mov	r7, r0
 800cada:	db7e      	blt.n	800cbda <quorem+0x10c>
 800cadc:	3c01      	subs	r4, #1
 800cade:	f101 0814 	add.w	r8, r1, #20
 800cae2:	f100 0514 	add.w	r5, r0, #20
 800cae6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800caea:	9301      	str	r3, [sp, #4]
 800caec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800caf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800caf4:	3301      	adds	r3, #1
 800caf6:	429a      	cmp	r2, r3
 800caf8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cafc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb00:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb04:	d331      	bcc.n	800cb6a <quorem+0x9c>
 800cb06:	f04f 0e00 	mov.w	lr, #0
 800cb0a:	4640      	mov	r0, r8
 800cb0c:	46ac      	mov	ip, r5
 800cb0e:	46f2      	mov	sl, lr
 800cb10:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb14:	b293      	uxth	r3, r2
 800cb16:	fb06 e303 	mla	r3, r6, r3, lr
 800cb1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb1e:	0c1a      	lsrs	r2, r3, #16
 800cb20:	b29b      	uxth	r3, r3
 800cb22:	ebaa 0303 	sub.w	r3, sl, r3
 800cb26:	f8dc a000 	ldr.w	sl, [ip]
 800cb2a:	fa13 f38a 	uxtah	r3, r3, sl
 800cb2e:	fb06 220e 	mla	r2, r6, lr, r2
 800cb32:	9300      	str	r3, [sp, #0]
 800cb34:	9b00      	ldr	r3, [sp, #0]
 800cb36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb3a:	b292      	uxth	r2, r2
 800cb3c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cb40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb44:	f8bd 3000 	ldrh.w	r3, [sp]
 800cb48:	4581      	cmp	r9, r0
 800cb4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb4e:	f84c 3b04 	str.w	r3, [ip], #4
 800cb52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cb56:	d2db      	bcs.n	800cb10 <quorem+0x42>
 800cb58:	f855 300b 	ldr.w	r3, [r5, fp]
 800cb5c:	b92b      	cbnz	r3, 800cb6a <quorem+0x9c>
 800cb5e:	9b01      	ldr	r3, [sp, #4]
 800cb60:	3b04      	subs	r3, #4
 800cb62:	429d      	cmp	r5, r3
 800cb64:	461a      	mov	r2, r3
 800cb66:	d32c      	bcc.n	800cbc2 <quorem+0xf4>
 800cb68:	613c      	str	r4, [r7, #16]
 800cb6a:	4638      	mov	r0, r7
 800cb6c:	f001 f8f2 	bl	800dd54 <__mcmp>
 800cb70:	2800      	cmp	r0, #0
 800cb72:	db22      	blt.n	800cbba <quorem+0xec>
 800cb74:	3601      	adds	r6, #1
 800cb76:	4629      	mov	r1, r5
 800cb78:	2000      	movs	r0, #0
 800cb7a:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb7e:	f8d1 c000 	ldr.w	ip, [r1]
 800cb82:	b293      	uxth	r3, r2
 800cb84:	1ac3      	subs	r3, r0, r3
 800cb86:	0c12      	lsrs	r2, r2, #16
 800cb88:	fa13 f38c 	uxtah	r3, r3, ip
 800cb8c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800cb90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb94:	b29b      	uxth	r3, r3
 800cb96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb9a:	45c1      	cmp	r9, r8
 800cb9c:	f841 3b04 	str.w	r3, [r1], #4
 800cba0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cba4:	d2e9      	bcs.n	800cb7a <quorem+0xac>
 800cba6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbae:	b922      	cbnz	r2, 800cbba <quorem+0xec>
 800cbb0:	3b04      	subs	r3, #4
 800cbb2:	429d      	cmp	r5, r3
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	d30a      	bcc.n	800cbce <quorem+0x100>
 800cbb8:	613c      	str	r4, [r7, #16]
 800cbba:	4630      	mov	r0, r6
 800cbbc:	b003      	add	sp, #12
 800cbbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbc2:	6812      	ldr	r2, [r2, #0]
 800cbc4:	3b04      	subs	r3, #4
 800cbc6:	2a00      	cmp	r2, #0
 800cbc8:	d1ce      	bne.n	800cb68 <quorem+0x9a>
 800cbca:	3c01      	subs	r4, #1
 800cbcc:	e7c9      	b.n	800cb62 <quorem+0x94>
 800cbce:	6812      	ldr	r2, [r2, #0]
 800cbd0:	3b04      	subs	r3, #4
 800cbd2:	2a00      	cmp	r2, #0
 800cbd4:	d1f0      	bne.n	800cbb8 <quorem+0xea>
 800cbd6:	3c01      	subs	r4, #1
 800cbd8:	e7eb      	b.n	800cbb2 <quorem+0xe4>
 800cbda:	2000      	movs	r0, #0
 800cbdc:	e7ee      	b.n	800cbbc <quorem+0xee>
	...

0800cbe0 <_dtoa_r>:
 800cbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe4:	ed2d 8b04 	vpush	{d8-d9}
 800cbe8:	69c5      	ldr	r5, [r0, #28]
 800cbea:	b093      	sub	sp, #76	; 0x4c
 800cbec:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cbf0:	ec57 6b10 	vmov	r6, r7, d0
 800cbf4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cbf8:	9107      	str	r1, [sp, #28]
 800cbfa:	4604      	mov	r4, r0
 800cbfc:	920a      	str	r2, [sp, #40]	; 0x28
 800cbfe:	930d      	str	r3, [sp, #52]	; 0x34
 800cc00:	b975      	cbnz	r5, 800cc20 <_dtoa_r+0x40>
 800cc02:	2010      	movs	r0, #16
 800cc04:	f7fe ff92 	bl	800bb2c <malloc>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	61e0      	str	r0, [r4, #28]
 800cc0c:	b920      	cbnz	r0, 800cc18 <_dtoa_r+0x38>
 800cc0e:	4bae      	ldr	r3, [pc, #696]	; (800cec8 <_dtoa_r+0x2e8>)
 800cc10:	21ef      	movs	r1, #239	; 0xef
 800cc12:	48ae      	ldr	r0, [pc, #696]	; (800cecc <_dtoa_r+0x2ec>)
 800cc14:	f001 fd94 	bl	800e740 <__assert_func>
 800cc18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc1c:	6005      	str	r5, [r0, #0]
 800cc1e:	60c5      	str	r5, [r0, #12]
 800cc20:	69e3      	ldr	r3, [r4, #28]
 800cc22:	6819      	ldr	r1, [r3, #0]
 800cc24:	b151      	cbz	r1, 800cc3c <_dtoa_r+0x5c>
 800cc26:	685a      	ldr	r2, [r3, #4]
 800cc28:	604a      	str	r2, [r1, #4]
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	4093      	lsls	r3, r2
 800cc2e:	608b      	str	r3, [r1, #8]
 800cc30:	4620      	mov	r0, r4
 800cc32:	f000 fe53 	bl	800d8dc <_Bfree>
 800cc36:	69e3      	ldr	r3, [r4, #28]
 800cc38:	2200      	movs	r2, #0
 800cc3a:	601a      	str	r2, [r3, #0]
 800cc3c:	1e3b      	subs	r3, r7, #0
 800cc3e:	bfbb      	ittet	lt
 800cc40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cc44:	9303      	strlt	r3, [sp, #12]
 800cc46:	2300      	movge	r3, #0
 800cc48:	2201      	movlt	r2, #1
 800cc4a:	bfac      	ite	ge
 800cc4c:	f8c8 3000 	strge.w	r3, [r8]
 800cc50:	f8c8 2000 	strlt.w	r2, [r8]
 800cc54:	4b9e      	ldr	r3, [pc, #632]	; (800ced0 <_dtoa_r+0x2f0>)
 800cc56:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cc5a:	ea33 0308 	bics.w	r3, r3, r8
 800cc5e:	d11b      	bne.n	800cc98 <_dtoa_r+0xb8>
 800cc60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc62:	f242 730f 	movw	r3, #9999	; 0x270f
 800cc66:	6013      	str	r3, [r2, #0]
 800cc68:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cc6c:	4333      	orrs	r3, r6
 800cc6e:	f000 8593 	beq.w	800d798 <_dtoa_r+0xbb8>
 800cc72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc74:	b963      	cbnz	r3, 800cc90 <_dtoa_r+0xb0>
 800cc76:	4b97      	ldr	r3, [pc, #604]	; (800ced4 <_dtoa_r+0x2f4>)
 800cc78:	e027      	b.n	800ccca <_dtoa_r+0xea>
 800cc7a:	4b97      	ldr	r3, [pc, #604]	; (800ced8 <_dtoa_r+0x2f8>)
 800cc7c:	9300      	str	r3, [sp, #0]
 800cc7e:	3308      	adds	r3, #8
 800cc80:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cc82:	6013      	str	r3, [r2, #0]
 800cc84:	9800      	ldr	r0, [sp, #0]
 800cc86:	b013      	add	sp, #76	; 0x4c
 800cc88:	ecbd 8b04 	vpop	{d8-d9}
 800cc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc90:	4b90      	ldr	r3, [pc, #576]	; (800ced4 <_dtoa_r+0x2f4>)
 800cc92:	9300      	str	r3, [sp, #0]
 800cc94:	3303      	adds	r3, #3
 800cc96:	e7f3      	b.n	800cc80 <_dtoa_r+0xa0>
 800cc98:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	ec51 0b17 	vmov	r0, r1, d7
 800cca2:	eeb0 8a47 	vmov.f32	s16, s14
 800cca6:	eef0 8a67 	vmov.f32	s17, s15
 800ccaa:	2300      	movs	r3, #0
 800ccac:	f7f3 ff34 	bl	8000b18 <__aeabi_dcmpeq>
 800ccb0:	4681      	mov	r9, r0
 800ccb2:	b160      	cbz	r0, 800ccce <_dtoa_r+0xee>
 800ccb4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	6013      	str	r3, [r2, #0]
 800ccba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	f000 8568 	beq.w	800d792 <_dtoa_r+0xbb2>
 800ccc2:	4b86      	ldr	r3, [pc, #536]	; (800cedc <_dtoa_r+0x2fc>)
 800ccc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccc6:	6013      	str	r3, [r2, #0]
 800ccc8:	3b01      	subs	r3, #1
 800ccca:	9300      	str	r3, [sp, #0]
 800cccc:	e7da      	b.n	800cc84 <_dtoa_r+0xa4>
 800ccce:	aa10      	add	r2, sp, #64	; 0x40
 800ccd0:	a911      	add	r1, sp, #68	; 0x44
 800ccd2:	4620      	mov	r0, r4
 800ccd4:	eeb0 0a48 	vmov.f32	s0, s16
 800ccd8:	eef0 0a68 	vmov.f32	s1, s17
 800ccdc:	f001 f8e0 	bl	800dea0 <__d2b>
 800cce0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cce4:	4682      	mov	sl, r0
 800cce6:	2d00      	cmp	r5, #0
 800cce8:	d07f      	beq.n	800cdea <_dtoa_r+0x20a>
 800ccea:	ee18 3a90 	vmov	r3, s17
 800ccee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ccf2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ccf6:	ec51 0b18 	vmov	r0, r1, d8
 800ccfa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ccfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd02:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800cd06:	4619      	mov	r1, r3
 800cd08:	2200      	movs	r2, #0
 800cd0a:	4b75      	ldr	r3, [pc, #468]	; (800cee0 <_dtoa_r+0x300>)
 800cd0c:	f7f3 fae4 	bl	80002d8 <__aeabi_dsub>
 800cd10:	a367      	add	r3, pc, #412	; (adr r3, 800ceb0 <_dtoa_r+0x2d0>)
 800cd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd16:	f7f3 fc97 	bl	8000648 <__aeabi_dmul>
 800cd1a:	a367      	add	r3, pc, #412	; (adr r3, 800ceb8 <_dtoa_r+0x2d8>)
 800cd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd20:	f7f3 fadc 	bl	80002dc <__adddf3>
 800cd24:	4606      	mov	r6, r0
 800cd26:	4628      	mov	r0, r5
 800cd28:	460f      	mov	r7, r1
 800cd2a:	f7f3 fc23 	bl	8000574 <__aeabi_i2d>
 800cd2e:	a364      	add	r3, pc, #400	; (adr r3, 800cec0 <_dtoa_r+0x2e0>)
 800cd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd34:	f7f3 fc88 	bl	8000648 <__aeabi_dmul>
 800cd38:	4602      	mov	r2, r0
 800cd3a:	460b      	mov	r3, r1
 800cd3c:	4630      	mov	r0, r6
 800cd3e:	4639      	mov	r1, r7
 800cd40:	f7f3 facc 	bl	80002dc <__adddf3>
 800cd44:	4606      	mov	r6, r0
 800cd46:	460f      	mov	r7, r1
 800cd48:	f7f3 ff2e 	bl	8000ba8 <__aeabi_d2iz>
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	4683      	mov	fp, r0
 800cd50:	2300      	movs	r3, #0
 800cd52:	4630      	mov	r0, r6
 800cd54:	4639      	mov	r1, r7
 800cd56:	f7f3 fee9 	bl	8000b2c <__aeabi_dcmplt>
 800cd5a:	b148      	cbz	r0, 800cd70 <_dtoa_r+0x190>
 800cd5c:	4658      	mov	r0, fp
 800cd5e:	f7f3 fc09 	bl	8000574 <__aeabi_i2d>
 800cd62:	4632      	mov	r2, r6
 800cd64:	463b      	mov	r3, r7
 800cd66:	f7f3 fed7 	bl	8000b18 <__aeabi_dcmpeq>
 800cd6a:	b908      	cbnz	r0, 800cd70 <_dtoa_r+0x190>
 800cd6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cd70:	f1bb 0f16 	cmp.w	fp, #22
 800cd74:	d857      	bhi.n	800ce26 <_dtoa_r+0x246>
 800cd76:	4b5b      	ldr	r3, [pc, #364]	; (800cee4 <_dtoa_r+0x304>)
 800cd78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd80:	ec51 0b18 	vmov	r0, r1, d8
 800cd84:	f7f3 fed2 	bl	8000b2c <__aeabi_dcmplt>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	d04e      	beq.n	800ce2a <_dtoa_r+0x24a>
 800cd8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cd90:	2300      	movs	r3, #0
 800cd92:	930c      	str	r3, [sp, #48]	; 0x30
 800cd94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cd96:	1b5b      	subs	r3, r3, r5
 800cd98:	1e5a      	subs	r2, r3, #1
 800cd9a:	bf45      	ittet	mi
 800cd9c:	f1c3 0301 	rsbmi	r3, r3, #1
 800cda0:	9305      	strmi	r3, [sp, #20]
 800cda2:	2300      	movpl	r3, #0
 800cda4:	2300      	movmi	r3, #0
 800cda6:	9206      	str	r2, [sp, #24]
 800cda8:	bf54      	ite	pl
 800cdaa:	9305      	strpl	r3, [sp, #20]
 800cdac:	9306      	strmi	r3, [sp, #24]
 800cdae:	f1bb 0f00 	cmp.w	fp, #0
 800cdb2:	db3c      	blt.n	800ce2e <_dtoa_r+0x24e>
 800cdb4:	9b06      	ldr	r3, [sp, #24]
 800cdb6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800cdba:	445b      	add	r3, fp
 800cdbc:	9306      	str	r3, [sp, #24]
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	9308      	str	r3, [sp, #32]
 800cdc2:	9b07      	ldr	r3, [sp, #28]
 800cdc4:	2b09      	cmp	r3, #9
 800cdc6:	d868      	bhi.n	800ce9a <_dtoa_r+0x2ba>
 800cdc8:	2b05      	cmp	r3, #5
 800cdca:	bfc4      	itt	gt
 800cdcc:	3b04      	subgt	r3, #4
 800cdce:	9307      	strgt	r3, [sp, #28]
 800cdd0:	9b07      	ldr	r3, [sp, #28]
 800cdd2:	f1a3 0302 	sub.w	r3, r3, #2
 800cdd6:	bfcc      	ite	gt
 800cdd8:	2500      	movgt	r5, #0
 800cdda:	2501      	movle	r5, #1
 800cddc:	2b03      	cmp	r3, #3
 800cdde:	f200 8085 	bhi.w	800ceec <_dtoa_r+0x30c>
 800cde2:	e8df f003 	tbb	[pc, r3]
 800cde6:	3b2e      	.short	0x3b2e
 800cde8:	5839      	.short	0x5839
 800cdea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cdee:	441d      	add	r5, r3
 800cdf0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cdf4:	2b20      	cmp	r3, #32
 800cdf6:	bfc1      	itttt	gt
 800cdf8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cdfc:	fa08 f803 	lslgt.w	r8, r8, r3
 800ce00:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ce04:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ce08:	bfd6      	itet	le
 800ce0a:	f1c3 0320 	rsble	r3, r3, #32
 800ce0e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ce12:	fa06 f003 	lslle.w	r0, r6, r3
 800ce16:	f7f3 fb9d 	bl	8000554 <__aeabi_ui2d>
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ce20:	3d01      	subs	r5, #1
 800ce22:	920e      	str	r2, [sp, #56]	; 0x38
 800ce24:	e76f      	b.n	800cd06 <_dtoa_r+0x126>
 800ce26:	2301      	movs	r3, #1
 800ce28:	e7b3      	b.n	800cd92 <_dtoa_r+0x1b2>
 800ce2a:	900c      	str	r0, [sp, #48]	; 0x30
 800ce2c:	e7b2      	b.n	800cd94 <_dtoa_r+0x1b4>
 800ce2e:	9b05      	ldr	r3, [sp, #20]
 800ce30:	eba3 030b 	sub.w	r3, r3, fp
 800ce34:	9305      	str	r3, [sp, #20]
 800ce36:	f1cb 0300 	rsb	r3, fp, #0
 800ce3a:	9308      	str	r3, [sp, #32]
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce40:	e7bf      	b.n	800cdc2 <_dtoa_r+0x1e2>
 800ce42:	2300      	movs	r3, #0
 800ce44:	9309      	str	r3, [sp, #36]	; 0x24
 800ce46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	dc52      	bgt.n	800cef2 <_dtoa_r+0x312>
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	9301      	str	r3, [sp, #4]
 800ce50:	9304      	str	r3, [sp, #16]
 800ce52:	461a      	mov	r2, r3
 800ce54:	920a      	str	r2, [sp, #40]	; 0x28
 800ce56:	e00b      	b.n	800ce70 <_dtoa_r+0x290>
 800ce58:	2301      	movs	r3, #1
 800ce5a:	e7f3      	b.n	800ce44 <_dtoa_r+0x264>
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce62:	445b      	add	r3, fp
 800ce64:	9301      	str	r3, [sp, #4]
 800ce66:	3301      	adds	r3, #1
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	9304      	str	r3, [sp, #16]
 800ce6c:	bfb8      	it	lt
 800ce6e:	2301      	movlt	r3, #1
 800ce70:	69e0      	ldr	r0, [r4, #28]
 800ce72:	2100      	movs	r1, #0
 800ce74:	2204      	movs	r2, #4
 800ce76:	f102 0614 	add.w	r6, r2, #20
 800ce7a:	429e      	cmp	r6, r3
 800ce7c:	d93d      	bls.n	800cefa <_dtoa_r+0x31a>
 800ce7e:	6041      	str	r1, [r0, #4]
 800ce80:	4620      	mov	r0, r4
 800ce82:	f000 fceb 	bl	800d85c <_Balloc>
 800ce86:	9000      	str	r0, [sp, #0]
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	d139      	bne.n	800cf00 <_dtoa_r+0x320>
 800ce8c:	4b16      	ldr	r3, [pc, #88]	; (800cee8 <_dtoa_r+0x308>)
 800ce8e:	4602      	mov	r2, r0
 800ce90:	f240 11af 	movw	r1, #431	; 0x1af
 800ce94:	e6bd      	b.n	800cc12 <_dtoa_r+0x32>
 800ce96:	2301      	movs	r3, #1
 800ce98:	e7e1      	b.n	800ce5e <_dtoa_r+0x27e>
 800ce9a:	2501      	movs	r5, #1
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	9307      	str	r3, [sp, #28]
 800cea0:	9509      	str	r5, [sp, #36]	; 0x24
 800cea2:	f04f 33ff 	mov.w	r3, #4294967295
 800cea6:	9301      	str	r3, [sp, #4]
 800cea8:	9304      	str	r3, [sp, #16]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	2312      	movs	r3, #18
 800ceae:	e7d1      	b.n	800ce54 <_dtoa_r+0x274>
 800ceb0:	636f4361 	.word	0x636f4361
 800ceb4:	3fd287a7 	.word	0x3fd287a7
 800ceb8:	8b60c8b3 	.word	0x8b60c8b3
 800cebc:	3fc68a28 	.word	0x3fc68a28
 800cec0:	509f79fb 	.word	0x509f79fb
 800cec4:	3fd34413 	.word	0x3fd34413
 800cec8:	08012a35 	.word	0x08012a35
 800cecc:	08012a4c 	.word	0x08012a4c
 800ced0:	7ff00000 	.word	0x7ff00000
 800ced4:	08012a31 	.word	0x08012a31
 800ced8:	08012a28 	.word	0x08012a28
 800cedc:	08012a05 	.word	0x08012a05
 800cee0:	3ff80000 	.word	0x3ff80000
 800cee4:	08012b38 	.word	0x08012b38
 800cee8:	08012aa4 	.word	0x08012aa4
 800ceec:	2301      	movs	r3, #1
 800ceee:	9309      	str	r3, [sp, #36]	; 0x24
 800cef0:	e7d7      	b.n	800cea2 <_dtoa_r+0x2c2>
 800cef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cef4:	9301      	str	r3, [sp, #4]
 800cef6:	9304      	str	r3, [sp, #16]
 800cef8:	e7ba      	b.n	800ce70 <_dtoa_r+0x290>
 800cefa:	3101      	adds	r1, #1
 800cefc:	0052      	lsls	r2, r2, #1
 800cefe:	e7ba      	b.n	800ce76 <_dtoa_r+0x296>
 800cf00:	69e3      	ldr	r3, [r4, #28]
 800cf02:	9a00      	ldr	r2, [sp, #0]
 800cf04:	601a      	str	r2, [r3, #0]
 800cf06:	9b04      	ldr	r3, [sp, #16]
 800cf08:	2b0e      	cmp	r3, #14
 800cf0a:	f200 80a8 	bhi.w	800d05e <_dtoa_r+0x47e>
 800cf0e:	2d00      	cmp	r5, #0
 800cf10:	f000 80a5 	beq.w	800d05e <_dtoa_r+0x47e>
 800cf14:	f1bb 0f00 	cmp.w	fp, #0
 800cf18:	dd38      	ble.n	800cf8c <_dtoa_r+0x3ac>
 800cf1a:	4bc0      	ldr	r3, [pc, #768]	; (800d21c <_dtoa_r+0x63c>)
 800cf1c:	f00b 020f 	and.w	r2, fp, #15
 800cf20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf24:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cf28:	e9d3 6700 	ldrd	r6, r7, [r3]
 800cf2c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800cf30:	d019      	beq.n	800cf66 <_dtoa_r+0x386>
 800cf32:	4bbb      	ldr	r3, [pc, #748]	; (800d220 <_dtoa_r+0x640>)
 800cf34:	ec51 0b18 	vmov	r0, r1, d8
 800cf38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf3c:	f7f3 fcae 	bl	800089c <__aeabi_ddiv>
 800cf40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf44:	f008 080f 	and.w	r8, r8, #15
 800cf48:	2503      	movs	r5, #3
 800cf4a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d220 <_dtoa_r+0x640>
 800cf4e:	f1b8 0f00 	cmp.w	r8, #0
 800cf52:	d10a      	bne.n	800cf6a <_dtoa_r+0x38a>
 800cf54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf58:	4632      	mov	r2, r6
 800cf5a:	463b      	mov	r3, r7
 800cf5c:	f7f3 fc9e 	bl	800089c <__aeabi_ddiv>
 800cf60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf64:	e02b      	b.n	800cfbe <_dtoa_r+0x3de>
 800cf66:	2502      	movs	r5, #2
 800cf68:	e7ef      	b.n	800cf4a <_dtoa_r+0x36a>
 800cf6a:	f018 0f01 	tst.w	r8, #1
 800cf6e:	d008      	beq.n	800cf82 <_dtoa_r+0x3a2>
 800cf70:	4630      	mov	r0, r6
 800cf72:	4639      	mov	r1, r7
 800cf74:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cf78:	f7f3 fb66 	bl	8000648 <__aeabi_dmul>
 800cf7c:	3501      	adds	r5, #1
 800cf7e:	4606      	mov	r6, r0
 800cf80:	460f      	mov	r7, r1
 800cf82:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cf86:	f109 0908 	add.w	r9, r9, #8
 800cf8a:	e7e0      	b.n	800cf4e <_dtoa_r+0x36e>
 800cf8c:	f000 809f 	beq.w	800d0ce <_dtoa_r+0x4ee>
 800cf90:	f1cb 0600 	rsb	r6, fp, #0
 800cf94:	4ba1      	ldr	r3, [pc, #644]	; (800d21c <_dtoa_r+0x63c>)
 800cf96:	4fa2      	ldr	r7, [pc, #648]	; (800d220 <_dtoa_r+0x640>)
 800cf98:	f006 020f 	and.w	r2, r6, #15
 800cf9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa4:	ec51 0b18 	vmov	r0, r1, d8
 800cfa8:	f7f3 fb4e 	bl	8000648 <__aeabi_dmul>
 800cfac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfb0:	1136      	asrs	r6, r6, #4
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	2502      	movs	r5, #2
 800cfb6:	2e00      	cmp	r6, #0
 800cfb8:	d17e      	bne.n	800d0b8 <_dtoa_r+0x4d8>
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d1d0      	bne.n	800cf60 <_dtoa_r+0x380>
 800cfbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cfc0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	f000 8084 	beq.w	800d0d2 <_dtoa_r+0x4f2>
 800cfca:	4b96      	ldr	r3, [pc, #600]	; (800d224 <_dtoa_r+0x644>)
 800cfcc:	2200      	movs	r2, #0
 800cfce:	4640      	mov	r0, r8
 800cfd0:	4649      	mov	r1, r9
 800cfd2:	f7f3 fdab 	bl	8000b2c <__aeabi_dcmplt>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	d07b      	beq.n	800d0d2 <_dtoa_r+0x4f2>
 800cfda:	9b04      	ldr	r3, [sp, #16]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d078      	beq.n	800d0d2 <_dtoa_r+0x4f2>
 800cfe0:	9b01      	ldr	r3, [sp, #4]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	dd39      	ble.n	800d05a <_dtoa_r+0x47a>
 800cfe6:	4b90      	ldr	r3, [pc, #576]	; (800d228 <_dtoa_r+0x648>)
 800cfe8:	2200      	movs	r2, #0
 800cfea:	4640      	mov	r0, r8
 800cfec:	4649      	mov	r1, r9
 800cfee:	f7f3 fb2b 	bl	8000648 <__aeabi_dmul>
 800cff2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cff6:	9e01      	ldr	r6, [sp, #4]
 800cff8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800cffc:	3501      	adds	r5, #1
 800cffe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d002:	4628      	mov	r0, r5
 800d004:	f7f3 fab6 	bl	8000574 <__aeabi_i2d>
 800d008:	4642      	mov	r2, r8
 800d00a:	464b      	mov	r3, r9
 800d00c:	f7f3 fb1c 	bl	8000648 <__aeabi_dmul>
 800d010:	4b86      	ldr	r3, [pc, #536]	; (800d22c <_dtoa_r+0x64c>)
 800d012:	2200      	movs	r2, #0
 800d014:	f7f3 f962 	bl	80002dc <__adddf3>
 800d018:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d01c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d020:	9303      	str	r3, [sp, #12]
 800d022:	2e00      	cmp	r6, #0
 800d024:	d158      	bne.n	800d0d8 <_dtoa_r+0x4f8>
 800d026:	4b82      	ldr	r3, [pc, #520]	; (800d230 <_dtoa_r+0x650>)
 800d028:	2200      	movs	r2, #0
 800d02a:	4640      	mov	r0, r8
 800d02c:	4649      	mov	r1, r9
 800d02e:	f7f3 f953 	bl	80002d8 <__aeabi_dsub>
 800d032:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d036:	4680      	mov	r8, r0
 800d038:	4689      	mov	r9, r1
 800d03a:	f7f3 fd95 	bl	8000b68 <__aeabi_dcmpgt>
 800d03e:	2800      	cmp	r0, #0
 800d040:	f040 8296 	bne.w	800d570 <_dtoa_r+0x990>
 800d044:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d048:	4640      	mov	r0, r8
 800d04a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d04e:	4649      	mov	r1, r9
 800d050:	f7f3 fd6c 	bl	8000b2c <__aeabi_dcmplt>
 800d054:	2800      	cmp	r0, #0
 800d056:	f040 8289 	bne.w	800d56c <_dtoa_r+0x98c>
 800d05a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d05e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d060:	2b00      	cmp	r3, #0
 800d062:	f2c0 814e 	blt.w	800d302 <_dtoa_r+0x722>
 800d066:	f1bb 0f0e 	cmp.w	fp, #14
 800d06a:	f300 814a 	bgt.w	800d302 <_dtoa_r+0x722>
 800d06e:	4b6b      	ldr	r3, [pc, #428]	; (800d21c <_dtoa_r+0x63c>)
 800d070:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d074:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	f280 80dc 	bge.w	800d238 <_dtoa_r+0x658>
 800d080:	9b04      	ldr	r3, [sp, #16]
 800d082:	2b00      	cmp	r3, #0
 800d084:	f300 80d8 	bgt.w	800d238 <_dtoa_r+0x658>
 800d088:	f040 826f 	bne.w	800d56a <_dtoa_r+0x98a>
 800d08c:	4b68      	ldr	r3, [pc, #416]	; (800d230 <_dtoa_r+0x650>)
 800d08e:	2200      	movs	r2, #0
 800d090:	4640      	mov	r0, r8
 800d092:	4649      	mov	r1, r9
 800d094:	f7f3 fad8 	bl	8000648 <__aeabi_dmul>
 800d098:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d09c:	f7f3 fd5a 	bl	8000b54 <__aeabi_dcmpge>
 800d0a0:	9e04      	ldr	r6, [sp, #16]
 800d0a2:	4637      	mov	r7, r6
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	f040 8245 	bne.w	800d534 <_dtoa_r+0x954>
 800d0aa:	9d00      	ldr	r5, [sp, #0]
 800d0ac:	2331      	movs	r3, #49	; 0x31
 800d0ae:	f805 3b01 	strb.w	r3, [r5], #1
 800d0b2:	f10b 0b01 	add.w	fp, fp, #1
 800d0b6:	e241      	b.n	800d53c <_dtoa_r+0x95c>
 800d0b8:	07f2      	lsls	r2, r6, #31
 800d0ba:	d505      	bpl.n	800d0c8 <_dtoa_r+0x4e8>
 800d0bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0c0:	f7f3 fac2 	bl	8000648 <__aeabi_dmul>
 800d0c4:	3501      	adds	r5, #1
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	1076      	asrs	r6, r6, #1
 800d0ca:	3708      	adds	r7, #8
 800d0cc:	e773      	b.n	800cfb6 <_dtoa_r+0x3d6>
 800d0ce:	2502      	movs	r5, #2
 800d0d0:	e775      	b.n	800cfbe <_dtoa_r+0x3de>
 800d0d2:	9e04      	ldr	r6, [sp, #16]
 800d0d4:	465f      	mov	r7, fp
 800d0d6:	e792      	b.n	800cffe <_dtoa_r+0x41e>
 800d0d8:	9900      	ldr	r1, [sp, #0]
 800d0da:	4b50      	ldr	r3, [pc, #320]	; (800d21c <_dtoa_r+0x63c>)
 800d0dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d0e0:	4431      	add	r1, r6
 800d0e2:	9102      	str	r1, [sp, #8]
 800d0e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d0e6:	eeb0 9a47 	vmov.f32	s18, s14
 800d0ea:	eef0 9a67 	vmov.f32	s19, s15
 800d0ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d0f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d0f6:	2900      	cmp	r1, #0
 800d0f8:	d044      	beq.n	800d184 <_dtoa_r+0x5a4>
 800d0fa:	494e      	ldr	r1, [pc, #312]	; (800d234 <_dtoa_r+0x654>)
 800d0fc:	2000      	movs	r0, #0
 800d0fe:	f7f3 fbcd 	bl	800089c <__aeabi_ddiv>
 800d102:	ec53 2b19 	vmov	r2, r3, d9
 800d106:	f7f3 f8e7 	bl	80002d8 <__aeabi_dsub>
 800d10a:	9d00      	ldr	r5, [sp, #0]
 800d10c:	ec41 0b19 	vmov	d9, r0, r1
 800d110:	4649      	mov	r1, r9
 800d112:	4640      	mov	r0, r8
 800d114:	f7f3 fd48 	bl	8000ba8 <__aeabi_d2iz>
 800d118:	4606      	mov	r6, r0
 800d11a:	f7f3 fa2b 	bl	8000574 <__aeabi_i2d>
 800d11e:	4602      	mov	r2, r0
 800d120:	460b      	mov	r3, r1
 800d122:	4640      	mov	r0, r8
 800d124:	4649      	mov	r1, r9
 800d126:	f7f3 f8d7 	bl	80002d8 <__aeabi_dsub>
 800d12a:	3630      	adds	r6, #48	; 0x30
 800d12c:	f805 6b01 	strb.w	r6, [r5], #1
 800d130:	ec53 2b19 	vmov	r2, r3, d9
 800d134:	4680      	mov	r8, r0
 800d136:	4689      	mov	r9, r1
 800d138:	f7f3 fcf8 	bl	8000b2c <__aeabi_dcmplt>
 800d13c:	2800      	cmp	r0, #0
 800d13e:	d164      	bne.n	800d20a <_dtoa_r+0x62a>
 800d140:	4642      	mov	r2, r8
 800d142:	464b      	mov	r3, r9
 800d144:	4937      	ldr	r1, [pc, #220]	; (800d224 <_dtoa_r+0x644>)
 800d146:	2000      	movs	r0, #0
 800d148:	f7f3 f8c6 	bl	80002d8 <__aeabi_dsub>
 800d14c:	ec53 2b19 	vmov	r2, r3, d9
 800d150:	f7f3 fcec 	bl	8000b2c <__aeabi_dcmplt>
 800d154:	2800      	cmp	r0, #0
 800d156:	f040 80b6 	bne.w	800d2c6 <_dtoa_r+0x6e6>
 800d15a:	9b02      	ldr	r3, [sp, #8]
 800d15c:	429d      	cmp	r5, r3
 800d15e:	f43f af7c 	beq.w	800d05a <_dtoa_r+0x47a>
 800d162:	4b31      	ldr	r3, [pc, #196]	; (800d228 <_dtoa_r+0x648>)
 800d164:	ec51 0b19 	vmov	r0, r1, d9
 800d168:	2200      	movs	r2, #0
 800d16a:	f7f3 fa6d 	bl	8000648 <__aeabi_dmul>
 800d16e:	4b2e      	ldr	r3, [pc, #184]	; (800d228 <_dtoa_r+0x648>)
 800d170:	ec41 0b19 	vmov	d9, r0, r1
 800d174:	2200      	movs	r2, #0
 800d176:	4640      	mov	r0, r8
 800d178:	4649      	mov	r1, r9
 800d17a:	f7f3 fa65 	bl	8000648 <__aeabi_dmul>
 800d17e:	4680      	mov	r8, r0
 800d180:	4689      	mov	r9, r1
 800d182:	e7c5      	b.n	800d110 <_dtoa_r+0x530>
 800d184:	ec51 0b17 	vmov	r0, r1, d7
 800d188:	f7f3 fa5e 	bl	8000648 <__aeabi_dmul>
 800d18c:	9b02      	ldr	r3, [sp, #8]
 800d18e:	9d00      	ldr	r5, [sp, #0]
 800d190:	930f      	str	r3, [sp, #60]	; 0x3c
 800d192:	ec41 0b19 	vmov	d9, r0, r1
 800d196:	4649      	mov	r1, r9
 800d198:	4640      	mov	r0, r8
 800d19a:	f7f3 fd05 	bl	8000ba8 <__aeabi_d2iz>
 800d19e:	4606      	mov	r6, r0
 800d1a0:	f7f3 f9e8 	bl	8000574 <__aeabi_i2d>
 800d1a4:	3630      	adds	r6, #48	; 0x30
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	4640      	mov	r0, r8
 800d1ac:	4649      	mov	r1, r9
 800d1ae:	f7f3 f893 	bl	80002d8 <__aeabi_dsub>
 800d1b2:	f805 6b01 	strb.w	r6, [r5], #1
 800d1b6:	9b02      	ldr	r3, [sp, #8]
 800d1b8:	429d      	cmp	r5, r3
 800d1ba:	4680      	mov	r8, r0
 800d1bc:	4689      	mov	r9, r1
 800d1be:	f04f 0200 	mov.w	r2, #0
 800d1c2:	d124      	bne.n	800d20e <_dtoa_r+0x62e>
 800d1c4:	4b1b      	ldr	r3, [pc, #108]	; (800d234 <_dtoa_r+0x654>)
 800d1c6:	ec51 0b19 	vmov	r0, r1, d9
 800d1ca:	f7f3 f887 	bl	80002dc <__adddf3>
 800d1ce:	4602      	mov	r2, r0
 800d1d0:	460b      	mov	r3, r1
 800d1d2:	4640      	mov	r0, r8
 800d1d4:	4649      	mov	r1, r9
 800d1d6:	f7f3 fcc7 	bl	8000b68 <__aeabi_dcmpgt>
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	d173      	bne.n	800d2c6 <_dtoa_r+0x6e6>
 800d1de:	ec53 2b19 	vmov	r2, r3, d9
 800d1e2:	4914      	ldr	r1, [pc, #80]	; (800d234 <_dtoa_r+0x654>)
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	f7f3 f877 	bl	80002d8 <__aeabi_dsub>
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	460b      	mov	r3, r1
 800d1ee:	4640      	mov	r0, r8
 800d1f0:	4649      	mov	r1, r9
 800d1f2:	f7f3 fc9b 	bl	8000b2c <__aeabi_dcmplt>
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	f43f af2f 	beq.w	800d05a <_dtoa_r+0x47a>
 800d1fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d1fe:	1e6b      	subs	r3, r5, #1
 800d200:	930f      	str	r3, [sp, #60]	; 0x3c
 800d202:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d206:	2b30      	cmp	r3, #48	; 0x30
 800d208:	d0f8      	beq.n	800d1fc <_dtoa_r+0x61c>
 800d20a:	46bb      	mov	fp, r7
 800d20c:	e04a      	b.n	800d2a4 <_dtoa_r+0x6c4>
 800d20e:	4b06      	ldr	r3, [pc, #24]	; (800d228 <_dtoa_r+0x648>)
 800d210:	f7f3 fa1a 	bl	8000648 <__aeabi_dmul>
 800d214:	4680      	mov	r8, r0
 800d216:	4689      	mov	r9, r1
 800d218:	e7bd      	b.n	800d196 <_dtoa_r+0x5b6>
 800d21a:	bf00      	nop
 800d21c:	08012b38 	.word	0x08012b38
 800d220:	08012b10 	.word	0x08012b10
 800d224:	3ff00000 	.word	0x3ff00000
 800d228:	40240000 	.word	0x40240000
 800d22c:	401c0000 	.word	0x401c0000
 800d230:	40140000 	.word	0x40140000
 800d234:	3fe00000 	.word	0x3fe00000
 800d238:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d23c:	9d00      	ldr	r5, [sp, #0]
 800d23e:	4642      	mov	r2, r8
 800d240:	464b      	mov	r3, r9
 800d242:	4630      	mov	r0, r6
 800d244:	4639      	mov	r1, r7
 800d246:	f7f3 fb29 	bl	800089c <__aeabi_ddiv>
 800d24a:	f7f3 fcad 	bl	8000ba8 <__aeabi_d2iz>
 800d24e:	9001      	str	r0, [sp, #4]
 800d250:	f7f3 f990 	bl	8000574 <__aeabi_i2d>
 800d254:	4642      	mov	r2, r8
 800d256:	464b      	mov	r3, r9
 800d258:	f7f3 f9f6 	bl	8000648 <__aeabi_dmul>
 800d25c:	4602      	mov	r2, r0
 800d25e:	460b      	mov	r3, r1
 800d260:	4630      	mov	r0, r6
 800d262:	4639      	mov	r1, r7
 800d264:	f7f3 f838 	bl	80002d8 <__aeabi_dsub>
 800d268:	9e01      	ldr	r6, [sp, #4]
 800d26a:	9f04      	ldr	r7, [sp, #16]
 800d26c:	3630      	adds	r6, #48	; 0x30
 800d26e:	f805 6b01 	strb.w	r6, [r5], #1
 800d272:	9e00      	ldr	r6, [sp, #0]
 800d274:	1bae      	subs	r6, r5, r6
 800d276:	42b7      	cmp	r7, r6
 800d278:	4602      	mov	r2, r0
 800d27a:	460b      	mov	r3, r1
 800d27c:	d134      	bne.n	800d2e8 <_dtoa_r+0x708>
 800d27e:	f7f3 f82d 	bl	80002dc <__adddf3>
 800d282:	4642      	mov	r2, r8
 800d284:	464b      	mov	r3, r9
 800d286:	4606      	mov	r6, r0
 800d288:	460f      	mov	r7, r1
 800d28a:	f7f3 fc6d 	bl	8000b68 <__aeabi_dcmpgt>
 800d28e:	b9c8      	cbnz	r0, 800d2c4 <_dtoa_r+0x6e4>
 800d290:	4642      	mov	r2, r8
 800d292:	464b      	mov	r3, r9
 800d294:	4630      	mov	r0, r6
 800d296:	4639      	mov	r1, r7
 800d298:	f7f3 fc3e 	bl	8000b18 <__aeabi_dcmpeq>
 800d29c:	b110      	cbz	r0, 800d2a4 <_dtoa_r+0x6c4>
 800d29e:	9b01      	ldr	r3, [sp, #4]
 800d2a0:	07db      	lsls	r3, r3, #31
 800d2a2:	d40f      	bmi.n	800d2c4 <_dtoa_r+0x6e4>
 800d2a4:	4651      	mov	r1, sl
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	f000 fb18 	bl	800d8dc <_Bfree>
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d2b0:	702b      	strb	r3, [r5, #0]
 800d2b2:	f10b 0301 	add.w	r3, fp, #1
 800d2b6:	6013      	str	r3, [r2, #0]
 800d2b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	f43f ace2 	beq.w	800cc84 <_dtoa_r+0xa4>
 800d2c0:	601d      	str	r5, [r3, #0]
 800d2c2:	e4df      	b.n	800cc84 <_dtoa_r+0xa4>
 800d2c4:	465f      	mov	r7, fp
 800d2c6:	462b      	mov	r3, r5
 800d2c8:	461d      	mov	r5, r3
 800d2ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d2ce:	2a39      	cmp	r2, #57	; 0x39
 800d2d0:	d106      	bne.n	800d2e0 <_dtoa_r+0x700>
 800d2d2:	9a00      	ldr	r2, [sp, #0]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d1f7      	bne.n	800d2c8 <_dtoa_r+0x6e8>
 800d2d8:	9900      	ldr	r1, [sp, #0]
 800d2da:	2230      	movs	r2, #48	; 0x30
 800d2dc:	3701      	adds	r7, #1
 800d2de:	700a      	strb	r2, [r1, #0]
 800d2e0:	781a      	ldrb	r2, [r3, #0]
 800d2e2:	3201      	adds	r2, #1
 800d2e4:	701a      	strb	r2, [r3, #0]
 800d2e6:	e790      	b.n	800d20a <_dtoa_r+0x62a>
 800d2e8:	4ba3      	ldr	r3, [pc, #652]	; (800d578 <_dtoa_r+0x998>)
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	f7f3 f9ac 	bl	8000648 <__aeabi_dmul>
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	4606      	mov	r6, r0
 800d2f6:	460f      	mov	r7, r1
 800d2f8:	f7f3 fc0e 	bl	8000b18 <__aeabi_dcmpeq>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	d09e      	beq.n	800d23e <_dtoa_r+0x65e>
 800d300:	e7d0      	b.n	800d2a4 <_dtoa_r+0x6c4>
 800d302:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d304:	2a00      	cmp	r2, #0
 800d306:	f000 80ca 	beq.w	800d49e <_dtoa_r+0x8be>
 800d30a:	9a07      	ldr	r2, [sp, #28]
 800d30c:	2a01      	cmp	r2, #1
 800d30e:	f300 80ad 	bgt.w	800d46c <_dtoa_r+0x88c>
 800d312:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d314:	2a00      	cmp	r2, #0
 800d316:	f000 80a5 	beq.w	800d464 <_dtoa_r+0x884>
 800d31a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d31e:	9e08      	ldr	r6, [sp, #32]
 800d320:	9d05      	ldr	r5, [sp, #20]
 800d322:	9a05      	ldr	r2, [sp, #20]
 800d324:	441a      	add	r2, r3
 800d326:	9205      	str	r2, [sp, #20]
 800d328:	9a06      	ldr	r2, [sp, #24]
 800d32a:	2101      	movs	r1, #1
 800d32c:	441a      	add	r2, r3
 800d32e:	4620      	mov	r0, r4
 800d330:	9206      	str	r2, [sp, #24]
 800d332:	f000 fb89 	bl	800da48 <__i2b>
 800d336:	4607      	mov	r7, r0
 800d338:	b165      	cbz	r5, 800d354 <_dtoa_r+0x774>
 800d33a:	9b06      	ldr	r3, [sp, #24]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	dd09      	ble.n	800d354 <_dtoa_r+0x774>
 800d340:	42ab      	cmp	r3, r5
 800d342:	9a05      	ldr	r2, [sp, #20]
 800d344:	bfa8      	it	ge
 800d346:	462b      	movge	r3, r5
 800d348:	1ad2      	subs	r2, r2, r3
 800d34a:	9205      	str	r2, [sp, #20]
 800d34c:	9a06      	ldr	r2, [sp, #24]
 800d34e:	1aed      	subs	r5, r5, r3
 800d350:	1ad3      	subs	r3, r2, r3
 800d352:	9306      	str	r3, [sp, #24]
 800d354:	9b08      	ldr	r3, [sp, #32]
 800d356:	b1f3      	cbz	r3, 800d396 <_dtoa_r+0x7b6>
 800d358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	f000 80a3 	beq.w	800d4a6 <_dtoa_r+0x8c6>
 800d360:	2e00      	cmp	r6, #0
 800d362:	dd10      	ble.n	800d386 <_dtoa_r+0x7a6>
 800d364:	4639      	mov	r1, r7
 800d366:	4632      	mov	r2, r6
 800d368:	4620      	mov	r0, r4
 800d36a:	f000 fc2d 	bl	800dbc8 <__pow5mult>
 800d36e:	4652      	mov	r2, sl
 800d370:	4601      	mov	r1, r0
 800d372:	4607      	mov	r7, r0
 800d374:	4620      	mov	r0, r4
 800d376:	f000 fb7d 	bl	800da74 <__multiply>
 800d37a:	4651      	mov	r1, sl
 800d37c:	4680      	mov	r8, r0
 800d37e:	4620      	mov	r0, r4
 800d380:	f000 faac 	bl	800d8dc <_Bfree>
 800d384:	46c2      	mov	sl, r8
 800d386:	9b08      	ldr	r3, [sp, #32]
 800d388:	1b9a      	subs	r2, r3, r6
 800d38a:	d004      	beq.n	800d396 <_dtoa_r+0x7b6>
 800d38c:	4651      	mov	r1, sl
 800d38e:	4620      	mov	r0, r4
 800d390:	f000 fc1a 	bl	800dbc8 <__pow5mult>
 800d394:	4682      	mov	sl, r0
 800d396:	2101      	movs	r1, #1
 800d398:	4620      	mov	r0, r4
 800d39a:	f000 fb55 	bl	800da48 <__i2b>
 800d39e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	f340 8081 	ble.w	800d4aa <_dtoa_r+0x8ca>
 800d3a8:	461a      	mov	r2, r3
 800d3aa:	4601      	mov	r1, r0
 800d3ac:	4620      	mov	r0, r4
 800d3ae:	f000 fc0b 	bl	800dbc8 <__pow5mult>
 800d3b2:	9b07      	ldr	r3, [sp, #28]
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	4606      	mov	r6, r0
 800d3b8:	dd7a      	ble.n	800d4b0 <_dtoa_r+0x8d0>
 800d3ba:	f04f 0800 	mov.w	r8, #0
 800d3be:	6933      	ldr	r3, [r6, #16]
 800d3c0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d3c4:	6918      	ldr	r0, [r3, #16]
 800d3c6:	f000 faf1 	bl	800d9ac <__hi0bits>
 800d3ca:	f1c0 0020 	rsb	r0, r0, #32
 800d3ce:	9b06      	ldr	r3, [sp, #24]
 800d3d0:	4418      	add	r0, r3
 800d3d2:	f010 001f 	ands.w	r0, r0, #31
 800d3d6:	f000 8094 	beq.w	800d502 <_dtoa_r+0x922>
 800d3da:	f1c0 0320 	rsb	r3, r0, #32
 800d3de:	2b04      	cmp	r3, #4
 800d3e0:	f340 8085 	ble.w	800d4ee <_dtoa_r+0x90e>
 800d3e4:	9b05      	ldr	r3, [sp, #20]
 800d3e6:	f1c0 001c 	rsb	r0, r0, #28
 800d3ea:	4403      	add	r3, r0
 800d3ec:	9305      	str	r3, [sp, #20]
 800d3ee:	9b06      	ldr	r3, [sp, #24]
 800d3f0:	4403      	add	r3, r0
 800d3f2:	4405      	add	r5, r0
 800d3f4:	9306      	str	r3, [sp, #24]
 800d3f6:	9b05      	ldr	r3, [sp, #20]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	dd05      	ble.n	800d408 <_dtoa_r+0x828>
 800d3fc:	4651      	mov	r1, sl
 800d3fe:	461a      	mov	r2, r3
 800d400:	4620      	mov	r0, r4
 800d402:	f000 fc3b 	bl	800dc7c <__lshift>
 800d406:	4682      	mov	sl, r0
 800d408:	9b06      	ldr	r3, [sp, #24]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	dd05      	ble.n	800d41a <_dtoa_r+0x83a>
 800d40e:	4631      	mov	r1, r6
 800d410:	461a      	mov	r2, r3
 800d412:	4620      	mov	r0, r4
 800d414:	f000 fc32 	bl	800dc7c <__lshift>
 800d418:	4606      	mov	r6, r0
 800d41a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d072      	beq.n	800d506 <_dtoa_r+0x926>
 800d420:	4631      	mov	r1, r6
 800d422:	4650      	mov	r0, sl
 800d424:	f000 fc96 	bl	800dd54 <__mcmp>
 800d428:	2800      	cmp	r0, #0
 800d42a:	da6c      	bge.n	800d506 <_dtoa_r+0x926>
 800d42c:	2300      	movs	r3, #0
 800d42e:	4651      	mov	r1, sl
 800d430:	220a      	movs	r2, #10
 800d432:	4620      	mov	r0, r4
 800d434:	f000 fa74 	bl	800d920 <__multadd>
 800d438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d43a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d43e:	4682      	mov	sl, r0
 800d440:	2b00      	cmp	r3, #0
 800d442:	f000 81b0 	beq.w	800d7a6 <_dtoa_r+0xbc6>
 800d446:	2300      	movs	r3, #0
 800d448:	4639      	mov	r1, r7
 800d44a:	220a      	movs	r2, #10
 800d44c:	4620      	mov	r0, r4
 800d44e:	f000 fa67 	bl	800d920 <__multadd>
 800d452:	9b01      	ldr	r3, [sp, #4]
 800d454:	2b00      	cmp	r3, #0
 800d456:	4607      	mov	r7, r0
 800d458:	f300 8096 	bgt.w	800d588 <_dtoa_r+0x9a8>
 800d45c:	9b07      	ldr	r3, [sp, #28]
 800d45e:	2b02      	cmp	r3, #2
 800d460:	dc59      	bgt.n	800d516 <_dtoa_r+0x936>
 800d462:	e091      	b.n	800d588 <_dtoa_r+0x9a8>
 800d464:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d466:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d46a:	e758      	b.n	800d31e <_dtoa_r+0x73e>
 800d46c:	9b04      	ldr	r3, [sp, #16]
 800d46e:	1e5e      	subs	r6, r3, #1
 800d470:	9b08      	ldr	r3, [sp, #32]
 800d472:	42b3      	cmp	r3, r6
 800d474:	bfbf      	itttt	lt
 800d476:	9b08      	ldrlt	r3, [sp, #32]
 800d478:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800d47a:	9608      	strlt	r6, [sp, #32]
 800d47c:	1af3      	sublt	r3, r6, r3
 800d47e:	bfb4      	ite	lt
 800d480:	18d2      	addlt	r2, r2, r3
 800d482:	1b9e      	subge	r6, r3, r6
 800d484:	9b04      	ldr	r3, [sp, #16]
 800d486:	bfbc      	itt	lt
 800d488:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800d48a:	2600      	movlt	r6, #0
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	bfb7      	itett	lt
 800d490:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800d494:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800d498:	1a9d      	sublt	r5, r3, r2
 800d49a:	2300      	movlt	r3, #0
 800d49c:	e741      	b.n	800d322 <_dtoa_r+0x742>
 800d49e:	9e08      	ldr	r6, [sp, #32]
 800d4a0:	9d05      	ldr	r5, [sp, #20]
 800d4a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d4a4:	e748      	b.n	800d338 <_dtoa_r+0x758>
 800d4a6:	9a08      	ldr	r2, [sp, #32]
 800d4a8:	e770      	b.n	800d38c <_dtoa_r+0x7ac>
 800d4aa:	9b07      	ldr	r3, [sp, #28]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	dc19      	bgt.n	800d4e4 <_dtoa_r+0x904>
 800d4b0:	9b02      	ldr	r3, [sp, #8]
 800d4b2:	b9bb      	cbnz	r3, 800d4e4 <_dtoa_r+0x904>
 800d4b4:	9b03      	ldr	r3, [sp, #12]
 800d4b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d4ba:	b99b      	cbnz	r3, 800d4e4 <_dtoa_r+0x904>
 800d4bc:	9b03      	ldr	r3, [sp, #12]
 800d4be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d4c2:	0d1b      	lsrs	r3, r3, #20
 800d4c4:	051b      	lsls	r3, r3, #20
 800d4c6:	b183      	cbz	r3, 800d4ea <_dtoa_r+0x90a>
 800d4c8:	9b05      	ldr	r3, [sp, #20]
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	9305      	str	r3, [sp, #20]
 800d4ce:	9b06      	ldr	r3, [sp, #24]
 800d4d0:	3301      	adds	r3, #1
 800d4d2:	9306      	str	r3, [sp, #24]
 800d4d4:	f04f 0801 	mov.w	r8, #1
 800d4d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	f47f af6f 	bne.w	800d3be <_dtoa_r+0x7de>
 800d4e0:	2001      	movs	r0, #1
 800d4e2:	e774      	b.n	800d3ce <_dtoa_r+0x7ee>
 800d4e4:	f04f 0800 	mov.w	r8, #0
 800d4e8:	e7f6      	b.n	800d4d8 <_dtoa_r+0x8f8>
 800d4ea:	4698      	mov	r8, r3
 800d4ec:	e7f4      	b.n	800d4d8 <_dtoa_r+0x8f8>
 800d4ee:	d082      	beq.n	800d3f6 <_dtoa_r+0x816>
 800d4f0:	9a05      	ldr	r2, [sp, #20]
 800d4f2:	331c      	adds	r3, #28
 800d4f4:	441a      	add	r2, r3
 800d4f6:	9205      	str	r2, [sp, #20]
 800d4f8:	9a06      	ldr	r2, [sp, #24]
 800d4fa:	441a      	add	r2, r3
 800d4fc:	441d      	add	r5, r3
 800d4fe:	9206      	str	r2, [sp, #24]
 800d500:	e779      	b.n	800d3f6 <_dtoa_r+0x816>
 800d502:	4603      	mov	r3, r0
 800d504:	e7f4      	b.n	800d4f0 <_dtoa_r+0x910>
 800d506:	9b04      	ldr	r3, [sp, #16]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	dc37      	bgt.n	800d57c <_dtoa_r+0x99c>
 800d50c:	9b07      	ldr	r3, [sp, #28]
 800d50e:	2b02      	cmp	r3, #2
 800d510:	dd34      	ble.n	800d57c <_dtoa_r+0x99c>
 800d512:	9b04      	ldr	r3, [sp, #16]
 800d514:	9301      	str	r3, [sp, #4]
 800d516:	9b01      	ldr	r3, [sp, #4]
 800d518:	b963      	cbnz	r3, 800d534 <_dtoa_r+0x954>
 800d51a:	4631      	mov	r1, r6
 800d51c:	2205      	movs	r2, #5
 800d51e:	4620      	mov	r0, r4
 800d520:	f000 f9fe 	bl	800d920 <__multadd>
 800d524:	4601      	mov	r1, r0
 800d526:	4606      	mov	r6, r0
 800d528:	4650      	mov	r0, sl
 800d52a:	f000 fc13 	bl	800dd54 <__mcmp>
 800d52e:	2800      	cmp	r0, #0
 800d530:	f73f adbb 	bgt.w	800d0aa <_dtoa_r+0x4ca>
 800d534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d536:	9d00      	ldr	r5, [sp, #0]
 800d538:	ea6f 0b03 	mvn.w	fp, r3
 800d53c:	f04f 0800 	mov.w	r8, #0
 800d540:	4631      	mov	r1, r6
 800d542:	4620      	mov	r0, r4
 800d544:	f000 f9ca 	bl	800d8dc <_Bfree>
 800d548:	2f00      	cmp	r7, #0
 800d54a:	f43f aeab 	beq.w	800d2a4 <_dtoa_r+0x6c4>
 800d54e:	f1b8 0f00 	cmp.w	r8, #0
 800d552:	d005      	beq.n	800d560 <_dtoa_r+0x980>
 800d554:	45b8      	cmp	r8, r7
 800d556:	d003      	beq.n	800d560 <_dtoa_r+0x980>
 800d558:	4641      	mov	r1, r8
 800d55a:	4620      	mov	r0, r4
 800d55c:	f000 f9be 	bl	800d8dc <_Bfree>
 800d560:	4639      	mov	r1, r7
 800d562:	4620      	mov	r0, r4
 800d564:	f000 f9ba 	bl	800d8dc <_Bfree>
 800d568:	e69c      	b.n	800d2a4 <_dtoa_r+0x6c4>
 800d56a:	2600      	movs	r6, #0
 800d56c:	4637      	mov	r7, r6
 800d56e:	e7e1      	b.n	800d534 <_dtoa_r+0x954>
 800d570:	46bb      	mov	fp, r7
 800d572:	4637      	mov	r7, r6
 800d574:	e599      	b.n	800d0aa <_dtoa_r+0x4ca>
 800d576:	bf00      	nop
 800d578:	40240000 	.word	0x40240000
 800d57c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d57e:	2b00      	cmp	r3, #0
 800d580:	f000 80c8 	beq.w	800d714 <_dtoa_r+0xb34>
 800d584:	9b04      	ldr	r3, [sp, #16]
 800d586:	9301      	str	r3, [sp, #4]
 800d588:	2d00      	cmp	r5, #0
 800d58a:	dd05      	ble.n	800d598 <_dtoa_r+0x9b8>
 800d58c:	4639      	mov	r1, r7
 800d58e:	462a      	mov	r2, r5
 800d590:	4620      	mov	r0, r4
 800d592:	f000 fb73 	bl	800dc7c <__lshift>
 800d596:	4607      	mov	r7, r0
 800d598:	f1b8 0f00 	cmp.w	r8, #0
 800d59c:	d05b      	beq.n	800d656 <_dtoa_r+0xa76>
 800d59e:	6879      	ldr	r1, [r7, #4]
 800d5a0:	4620      	mov	r0, r4
 800d5a2:	f000 f95b 	bl	800d85c <_Balloc>
 800d5a6:	4605      	mov	r5, r0
 800d5a8:	b928      	cbnz	r0, 800d5b6 <_dtoa_r+0x9d6>
 800d5aa:	4b83      	ldr	r3, [pc, #524]	; (800d7b8 <_dtoa_r+0xbd8>)
 800d5ac:	4602      	mov	r2, r0
 800d5ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d5b2:	f7ff bb2e 	b.w	800cc12 <_dtoa_r+0x32>
 800d5b6:	693a      	ldr	r2, [r7, #16]
 800d5b8:	3202      	adds	r2, #2
 800d5ba:	0092      	lsls	r2, r2, #2
 800d5bc:	f107 010c 	add.w	r1, r7, #12
 800d5c0:	300c      	adds	r0, #12
 800d5c2:	f001 f8af 	bl	800e724 <memcpy>
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	4629      	mov	r1, r5
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	f000 fb56 	bl	800dc7c <__lshift>
 800d5d0:	9b00      	ldr	r3, [sp, #0]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	9304      	str	r3, [sp, #16]
 800d5d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5da:	4413      	add	r3, r2
 800d5dc:	9308      	str	r3, [sp, #32]
 800d5de:	9b02      	ldr	r3, [sp, #8]
 800d5e0:	f003 0301 	and.w	r3, r3, #1
 800d5e4:	46b8      	mov	r8, r7
 800d5e6:	9306      	str	r3, [sp, #24]
 800d5e8:	4607      	mov	r7, r0
 800d5ea:	9b04      	ldr	r3, [sp, #16]
 800d5ec:	4631      	mov	r1, r6
 800d5ee:	3b01      	subs	r3, #1
 800d5f0:	4650      	mov	r0, sl
 800d5f2:	9301      	str	r3, [sp, #4]
 800d5f4:	f7ff fa6b 	bl	800cace <quorem>
 800d5f8:	4641      	mov	r1, r8
 800d5fa:	9002      	str	r0, [sp, #8]
 800d5fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d600:	4650      	mov	r0, sl
 800d602:	f000 fba7 	bl	800dd54 <__mcmp>
 800d606:	463a      	mov	r2, r7
 800d608:	9005      	str	r0, [sp, #20]
 800d60a:	4631      	mov	r1, r6
 800d60c:	4620      	mov	r0, r4
 800d60e:	f000 fbbd 	bl	800dd8c <__mdiff>
 800d612:	68c2      	ldr	r2, [r0, #12]
 800d614:	4605      	mov	r5, r0
 800d616:	bb02      	cbnz	r2, 800d65a <_dtoa_r+0xa7a>
 800d618:	4601      	mov	r1, r0
 800d61a:	4650      	mov	r0, sl
 800d61c:	f000 fb9a 	bl	800dd54 <__mcmp>
 800d620:	4602      	mov	r2, r0
 800d622:	4629      	mov	r1, r5
 800d624:	4620      	mov	r0, r4
 800d626:	9209      	str	r2, [sp, #36]	; 0x24
 800d628:	f000 f958 	bl	800d8dc <_Bfree>
 800d62c:	9b07      	ldr	r3, [sp, #28]
 800d62e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d630:	9d04      	ldr	r5, [sp, #16]
 800d632:	ea43 0102 	orr.w	r1, r3, r2
 800d636:	9b06      	ldr	r3, [sp, #24]
 800d638:	4319      	orrs	r1, r3
 800d63a:	d110      	bne.n	800d65e <_dtoa_r+0xa7e>
 800d63c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d640:	d029      	beq.n	800d696 <_dtoa_r+0xab6>
 800d642:	9b05      	ldr	r3, [sp, #20]
 800d644:	2b00      	cmp	r3, #0
 800d646:	dd02      	ble.n	800d64e <_dtoa_r+0xa6e>
 800d648:	9b02      	ldr	r3, [sp, #8]
 800d64a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d64e:	9b01      	ldr	r3, [sp, #4]
 800d650:	f883 9000 	strb.w	r9, [r3]
 800d654:	e774      	b.n	800d540 <_dtoa_r+0x960>
 800d656:	4638      	mov	r0, r7
 800d658:	e7ba      	b.n	800d5d0 <_dtoa_r+0x9f0>
 800d65a:	2201      	movs	r2, #1
 800d65c:	e7e1      	b.n	800d622 <_dtoa_r+0xa42>
 800d65e:	9b05      	ldr	r3, [sp, #20]
 800d660:	2b00      	cmp	r3, #0
 800d662:	db04      	blt.n	800d66e <_dtoa_r+0xa8e>
 800d664:	9907      	ldr	r1, [sp, #28]
 800d666:	430b      	orrs	r3, r1
 800d668:	9906      	ldr	r1, [sp, #24]
 800d66a:	430b      	orrs	r3, r1
 800d66c:	d120      	bne.n	800d6b0 <_dtoa_r+0xad0>
 800d66e:	2a00      	cmp	r2, #0
 800d670:	dded      	ble.n	800d64e <_dtoa_r+0xa6e>
 800d672:	4651      	mov	r1, sl
 800d674:	2201      	movs	r2, #1
 800d676:	4620      	mov	r0, r4
 800d678:	f000 fb00 	bl	800dc7c <__lshift>
 800d67c:	4631      	mov	r1, r6
 800d67e:	4682      	mov	sl, r0
 800d680:	f000 fb68 	bl	800dd54 <__mcmp>
 800d684:	2800      	cmp	r0, #0
 800d686:	dc03      	bgt.n	800d690 <_dtoa_r+0xab0>
 800d688:	d1e1      	bne.n	800d64e <_dtoa_r+0xa6e>
 800d68a:	f019 0f01 	tst.w	r9, #1
 800d68e:	d0de      	beq.n	800d64e <_dtoa_r+0xa6e>
 800d690:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d694:	d1d8      	bne.n	800d648 <_dtoa_r+0xa68>
 800d696:	9a01      	ldr	r2, [sp, #4]
 800d698:	2339      	movs	r3, #57	; 0x39
 800d69a:	7013      	strb	r3, [r2, #0]
 800d69c:	462b      	mov	r3, r5
 800d69e:	461d      	mov	r5, r3
 800d6a0:	3b01      	subs	r3, #1
 800d6a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d6a6:	2a39      	cmp	r2, #57	; 0x39
 800d6a8:	d06c      	beq.n	800d784 <_dtoa_r+0xba4>
 800d6aa:	3201      	adds	r2, #1
 800d6ac:	701a      	strb	r2, [r3, #0]
 800d6ae:	e747      	b.n	800d540 <_dtoa_r+0x960>
 800d6b0:	2a00      	cmp	r2, #0
 800d6b2:	dd07      	ble.n	800d6c4 <_dtoa_r+0xae4>
 800d6b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d6b8:	d0ed      	beq.n	800d696 <_dtoa_r+0xab6>
 800d6ba:	9a01      	ldr	r2, [sp, #4]
 800d6bc:	f109 0301 	add.w	r3, r9, #1
 800d6c0:	7013      	strb	r3, [r2, #0]
 800d6c2:	e73d      	b.n	800d540 <_dtoa_r+0x960>
 800d6c4:	9b04      	ldr	r3, [sp, #16]
 800d6c6:	9a08      	ldr	r2, [sp, #32]
 800d6c8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d043      	beq.n	800d758 <_dtoa_r+0xb78>
 800d6d0:	4651      	mov	r1, sl
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	220a      	movs	r2, #10
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	f000 f922 	bl	800d920 <__multadd>
 800d6dc:	45b8      	cmp	r8, r7
 800d6de:	4682      	mov	sl, r0
 800d6e0:	f04f 0300 	mov.w	r3, #0
 800d6e4:	f04f 020a 	mov.w	r2, #10
 800d6e8:	4641      	mov	r1, r8
 800d6ea:	4620      	mov	r0, r4
 800d6ec:	d107      	bne.n	800d6fe <_dtoa_r+0xb1e>
 800d6ee:	f000 f917 	bl	800d920 <__multadd>
 800d6f2:	4680      	mov	r8, r0
 800d6f4:	4607      	mov	r7, r0
 800d6f6:	9b04      	ldr	r3, [sp, #16]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	9304      	str	r3, [sp, #16]
 800d6fc:	e775      	b.n	800d5ea <_dtoa_r+0xa0a>
 800d6fe:	f000 f90f 	bl	800d920 <__multadd>
 800d702:	4639      	mov	r1, r7
 800d704:	4680      	mov	r8, r0
 800d706:	2300      	movs	r3, #0
 800d708:	220a      	movs	r2, #10
 800d70a:	4620      	mov	r0, r4
 800d70c:	f000 f908 	bl	800d920 <__multadd>
 800d710:	4607      	mov	r7, r0
 800d712:	e7f0      	b.n	800d6f6 <_dtoa_r+0xb16>
 800d714:	9b04      	ldr	r3, [sp, #16]
 800d716:	9301      	str	r3, [sp, #4]
 800d718:	9d00      	ldr	r5, [sp, #0]
 800d71a:	4631      	mov	r1, r6
 800d71c:	4650      	mov	r0, sl
 800d71e:	f7ff f9d6 	bl	800cace <quorem>
 800d722:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d726:	9b00      	ldr	r3, [sp, #0]
 800d728:	f805 9b01 	strb.w	r9, [r5], #1
 800d72c:	1aea      	subs	r2, r5, r3
 800d72e:	9b01      	ldr	r3, [sp, #4]
 800d730:	4293      	cmp	r3, r2
 800d732:	dd07      	ble.n	800d744 <_dtoa_r+0xb64>
 800d734:	4651      	mov	r1, sl
 800d736:	2300      	movs	r3, #0
 800d738:	220a      	movs	r2, #10
 800d73a:	4620      	mov	r0, r4
 800d73c:	f000 f8f0 	bl	800d920 <__multadd>
 800d740:	4682      	mov	sl, r0
 800d742:	e7ea      	b.n	800d71a <_dtoa_r+0xb3a>
 800d744:	9b01      	ldr	r3, [sp, #4]
 800d746:	2b00      	cmp	r3, #0
 800d748:	bfc8      	it	gt
 800d74a:	461d      	movgt	r5, r3
 800d74c:	9b00      	ldr	r3, [sp, #0]
 800d74e:	bfd8      	it	le
 800d750:	2501      	movle	r5, #1
 800d752:	441d      	add	r5, r3
 800d754:	f04f 0800 	mov.w	r8, #0
 800d758:	4651      	mov	r1, sl
 800d75a:	2201      	movs	r2, #1
 800d75c:	4620      	mov	r0, r4
 800d75e:	f000 fa8d 	bl	800dc7c <__lshift>
 800d762:	4631      	mov	r1, r6
 800d764:	4682      	mov	sl, r0
 800d766:	f000 faf5 	bl	800dd54 <__mcmp>
 800d76a:	2800      	cmp	r0, #0
 800d76c:	dc96      	bgt.n	800d69c <_dtoa_r+0xabc>
 800d76e:	d102      	bne.n	800d776 <_dtoa_r+0xb96>
 800d770:	f019 0f01 	tst.w	r9, #1
 800d774:	d192      	bne.n	800d69c <_dtoa_r+0xabc>
 800d776:	462b      	mov	r3, r5
 800d778:	461d      	mov	r5, r3
 800d77a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d77e:	2a30      	cmp	r2, #48	; 0x30
 800d780:	d0fa      	beq.n	800d778 <_dtoa_r+0xb98>
 800d782:	e6dd      	b.n	800d540 <_dtoa_r+0x960>
 800d784:	9a00      	ldr	r2, [sp, #0]
 800d786:	429a      	cmp	r2, r3
 800d788:	d189      	bne.n	800d69e <_dtoa_r+0xabe>
 800d78a:	f10b 0b01 	add.w	fp, fp, #1
 800d78e:	2331      	movs	r3, #49	; 0x31
 800d790:	e796      	b.n	800d6c0 <_dtoa_r+0xae0>
 800d792:	4b0a      	ldr	r3, [pc, #40]	; (800d7bc <_dtoa_r+0xbdc>)
 800d794:	f7ff ba99 	b.w	800ccca <_dtoa_r+0xea>
 800d798:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	f47f aa6d 	bne.w	800cc7a <_dtoa_r+0x9a>
 800d7a0:	4b07      	ldr	r3, [pc, #28]	; (800d7c0 <_dtoa_r+0xbe0>)
 800d7a2:	f7ff ba92 	b.w	800ccca <_dtoa_r+0xea>
 800d7a6:	9b01      	ldr	r3, [sp, #4]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	dcb5      	bgt.n	800d718 <_dtoa_r+0xb38>
 800d7ac:	9b07      	ldr	r3, [sp, #28]
 800d7ae:	2b02      	cmp	r3, #2
 800d7b0:	f73f aeb1 	bgt.w	800d516 <_dtoa_r+0x936>
 800d7b4:	e7b0      	b.n	800d718 <_dtoa_r+0xb38>
 800d7b6:	bf00      	nop
 800d7b8:	08012aa4 	.word	0x08012aa4
 800d7bc:	08012a04 	.word	0x08012a04
 800d7c0:	08012a28 	.word	0x08012a28

0800d7c4 <_free_r>:
 800d7c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7c6:	2900      	cmp	r1, #0
 800d7c8:	d044      	beq.n	800d854 <_free_r+0x90>
 800d7ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7ce:	9001      	str	r0, [sp, #4]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	f1a1 0404 	sub.w	r4, r1, #4
 800d7d6:	bfb8      	it	lt
 800d7d8:	18e4      	addlt	r4, r4, r3
 800d7da:	f7fe fa4f 	bl	800bc7c <__malloc_lock>
 800d7de:	4a1e      	ldr	r2, [pc, #120]	; (800d858 <_free_r+0x94>)
 800d7e0:	9801      	ldr	r0, [sp, #4]
 800d7e2:	6813      	ldr	r3, [r2, #0]
 800d7e4:	b933      	cbnz	r3, 800d7f4 <_free_r+0x30>
 800d7e6:	6063      	str	r3, [r4, #4]
 800d7e8:	6014      	str	r4, [r2, #0]
 800d7ea:	b003      	add	sp, #12
 800d7ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7f0:	f7fe ba4a 	b.w	800bc88 <__malloc_unlock>
 800d7f4:	42a3      	cmp	r3, r4
 800d7f6:	d908      	bls.n	800d80a <_free_r+0x46>
 800d7f8:	6825      	ldr	r5, [r4, #0]
 800d7fa:	1961      	adds	r1, r4, r5
 800d7fc:	428b      	cmp	r3, r1
 800d7fe:	bf01      	itttt	eq
 800d800:	6819      	ldreq	r1, [r3, #0]
 800d802:	685b      	ldreq	r3, [r3, #4]
 800d804:	1949      	addeq	r1, r1, r5
 800d806:	6021      	streq	r1, [r4, #0]
 800d808:	e7ed      	b.n	800d7e6 <_free_r+0x22>
 800d80a:	461a      	mov	r2, r3
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	b10b      	cbz	r3, 800d814 <_free_r+0x50>
 800d810:	42a3      	cmp	r3, r4
 800d812:	d9fa      	bls.n	800d80a <_free_r+0x46>
 800d814:	6811      	ldr	r1, [r2, #0]
 800d816:	1855      	adds	r5, r2, r1
 800d818:	42a5      	cmp	r5, r4
 800d81a:	d10b      	bne.n	800d834 <_free_r+0x70>
 800d81c:	6824      	ldr	r4, [r4, #0]
 800d81e:	4421      	add	r1, r4
 800d820:	1854      	adds	r4, r2, r1
 800d822:	42a3      	cmp	r3, r4
 800d824:	6011      	str	r1, [r2, #0]
 800d826:	d1e0      	bne.n	800d7ea <_free_r+0x26>
 800d828:	681c      	ldr	r4, [r3, #0]
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	6053      	str	r3, [r2, #4]
 800d82e:	440c      	add	r4, r1
 800d830:	6014      	str	r4, [r2, #0]
 800d832:	e7da      	b.n	800d7ea <_free_r+0x26>
 800d834:	d902      	bls.n	800d83c <_free_r+0x78>
 800d836:	230c      	movs	r3, #12
 800d838:	6003      	str	r3, [r0, #0]
 800d83a:	e7d6      	b.n	800d7ea <_free_r+0x26>
 800d83c:	6825      	ldr	r5, [r4, #0]
 800d83e:	1961      	adds	r1, r4, r5
 800d840:	428b      	cmp	r3, r1
 800d842:	bf04      	itt	eq
 800d844:	6819      	ldreq	r1, [r3, #0]
 800d846:	685b      	ldreq	r3, [r3, #4]
 800d848:	6063      	str	r3, [r4, #4]
 800d84a:	bf04      	itt	eq
 800d84c:	1949      	addeq	r1, r1, r5
 800d84e:	6021      	streq	r1, [r4, #0]
 800d850:	6054      	str	r4, [r2, #4]
 800d852:	e7ca      	b.n	800d7ea <_free_r+0x26>
 800d854:	b003      	add	sp, #12
 800d856:	bd30      	pop	{r4, r5, pc}
 800d858:	20000a28 	.word	0x20000a28

0800d85c <_Balloc>:
 800d85c:	b570      	push	{r4, r5, r6, lr}
 800d85e:	69c6      	ldr	r6, [r0, #28]
 800d860:	4604      	mov	r4, r0
 800d862:	460d      	mov	r5, r1
 800d864:	b976      	cbnz	r6, 800d884 <_Balloc+0x28>
 800d866:	2010      	movs	r0, #16
 800d868:	f7fe f960 	bl	800bb2c <malloc>
 800d86c:	4602      	mov	r2, r0
 800d86e:	61e0      	str	r0, [r4, #28]
 800d870:	b920      	cbnz	r0, 800d87c <_Balloc+0x20>
 800d872:	4b18      	ldr	r3, [pc, #96]	; (800d8d4 <_Balloc+0x78>)
 800d874:	4818      	ldr	r0, [pc, #96]	; (800d8d8 <_Balloc+0x7c>)
 800d876:	216b      	movs	r1, #107	; 0x6b
 800d878:	f000 ff62 	bl	800e740 <__assert_func>
 800d87c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d880:	6006      	str	r6, [r0, #0]
 800d882:	60c6      	str	r6, [r0, #12]
 800d884:	69e6      	ldr	r6, [r4, #28]
 800d886:	68f3      	ldr	r3, [r6, #12]
 800d888:	b183      	cbz	r3, 800d8ac <_Balloc+0x50>
 800d88a:	69e3      	ldr	r3, [r4, #28]
 800d88c:	68db      	ldr	r3, [r3, #12]
 800d88e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d892:	b9b8      	cbnz	r0, 800d8c4 <_Balloc+0x68>
 800d894:	2101      	movs	r1, #1
 800d896:	fa01 f605 	lsl.w	r6, r1, r5
 800d89a:	1d72      	adds	r2, r6, #5
 800d89c:	0092      	lsls	r2, r2, #2
 800d89e:	4620      	mov	r0, r4
 800d8a0:	f000 ff6c 	bl	800e77c <_calloc_r>
 800d8a4:	b160      	cbz	r0, 800d8c0 <_Balloc+0x64>
 800d8a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8aa:	e00e      	b.n	800d8ca <_Balloc+0x6e>
 800d8ac:	2221      	movs	r2, #33	; 0x21
 800d8ae:	2104      	movs	r1, #4
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	f000 ff63 	bl	800e77c <_calloc_r>
 800d8b6:	69e3      	ldr	r3, [r4, #28]
 800d8b8:	60f0      	str	r0, [r6, #12]
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d1e4      	bne.n	800d88a <_Balloc+0x2e>
 800d8c0:	2000      	movs	r0, #0
 800d8c2:	bd70      	pop	{r4, r5, r6, pc}
 800d8c4:	6802      	ldr	r2, [r0, #0]
 800d8c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8d0:	e7f7      	b.n	800d8c2 <_Balloc+0x66>
 800d8d2:	bf00      	nop
 800d8d4:	08012a35 	.word	0x08012a35
 800d8d8:	08012ab5 	.word	0x08012ab5

0800d8dc <_Bfree>:
 800d8dc:	b570      	push	{r4, r5, r6, lr}
 800d8de:	69c6      	ldr	r6, [r0, #28]
 800d8e0:	4605      	mov	r5, r0
 800d8e2:	460c      	mov	r4, r1
 800d8e4:	b976      	cbnz	r6, 800d904 <_Bfree+0x28>
 800d8e6:	2010      	movs	r0, #16
 800d8e8:	f7fe f920 	bl	800bb2c <malloc>
 800d8ec:	4602      	mov	r2, r0
 800d8ee:	61e8      	str	r0, [r5, #28]
 800d8f0:	b920      	cbnz	r0, 800d8fc <_Bfree+0x20>
 800d8f2:	4b09      	ldr	r3, [pc, #36]	; (800d918 <_Bfree+0x3c>)
 800d8f4:	4809      	ldr	r0, [pc, #36]	; (800d91c <_Bfree+0x40>)
 800d8f6:	218f      	movs	r1, #143	; 0x8f
 800d8f8:	f000 ff22 	bl	800e740 <__assert_func>
 800d8fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d900:	6006      	str	r6, [r0, #0]
 800d902:	60c6      	str	r6, [r0, #12]
 800d904:	b13c      	cbz	r4, 800d916 <_Bfree+0x3a>
 800d906:	69eb      	ldr	r3, [r5, #28]
 800d908:	6862      	ldr	r2, [r4, #4]
 800d90a:	68db      	ldr	r3, [r3, #12]
 800d90c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d910:	6021      	str	r1, [r4, #0]
 800d912:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d916:	bd70      	pop	{r4, r5, r6, pc}
 800d918:	08012a35 	.word	0x08012a35
 800d91c:	08012ab5 	.word	0x08012ab5

0800d920 <__multadd>:
 800d920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d924:	690d      	ldr	r5, [r1, #16]
 800d926:	4607      	mov	r7, r0
 800d928:	460c      	mov	r4, r1
 800d92a:	461e      	mov	r6, r3
 800d92c:	f101 0c14 	add.w	ip, r1, #20
 800d930:	2000      	movs	r0, #0
 800d932:	f8dc 3000 	ldr.w	r3, [ip]
 800d936:	b299      	uxth	r1, r3
 800d938:	fb02 6101 	mla	r1, r2, r1, r6
 800d93c:	0c1e      	lsrs	r6, r3, #16
 800d93e:	0c0b      	lsrs	r3, r1, #16
 800d940:	fb02 3306 	mla	r3, r2, r6, r3
 800d944:	b289      	uxth	r1, r1
 800d946:	3001      	adds	r0, #1
 800d948:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d94c:	4285      	cmp	r5, r0
 800d94e:	f84c 1b04 	str.w	r1, [ip], #4
 800d952:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d956:	dcec      	bgt.n	800d932 <__multadd+0x12>
 800d958:	b30e      	cbz	r6, 800d99e <__multadd+0x7e>
 800d95a:	68a3      	ldr	r3, [r4, #8]
 800d95c:	42ab      	cmp	r3, r5
 800d95e:	dc19      	bgt.n	800d994 <__multadd+0x74>
 800d960:	6861      	ldr	r1, [r4, #4]
 800d962:	4638      	mov	r0, r7
 800d964:	3101      	adds	r1, #1
 800d966:	f7ff ff79 	bl	800d85c <_Balloc>
 800d96a:	4680      	mov	r8, r0
 800d96c:	b928      	cbnz	r0, 800d97a <__multadd+0x5a>
 800d96e:	4602      	mov	r2, r0
 800d970:	4b0c      	ldr	r3, [pc, #48]	; (800d9a4 <__multadd+0x84>)
 800d972:	480d      	ldr	r0, [pc, #52]	; (800d9a8 <__multadd+0x88>)
 800d974:	21ba      	movs	r1, #186	; 0xba
 800d976:	f000 fee3 	bl	800e740 <__assert_func>
 800d97a:	6922      	ldr	r2, [r4, #16]
 800d97c:	3202      	adds	r2, #2
 800d97e:	f104 010c 	add.w	r1, r4, #12
 800d982:	0092      	lsls	r2, r2, #2
 800d984:	300c      	adds	r0, #12
 800d986:	f000 fecd 	bl	800e724 <memcpy>
 800d98a:	4621      	mov	r1, r4
 800d98c:	4638      	mov	r0, r7
 800d98e:	f7ff ffa5 	bl	800d8dc <_Bfree>
 800d992:	4644      	mov	r4, r8
 800d994:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d998:	3501      	adds	r5, #1
 800d99a:	615e      	str	r6, [r3, #20]
 800d99c:	6125      	str	r5, [r4, #16]
 800d99e:	4620      	mov	r0, r4
 800d9a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9a4:	08012aa4 	.word	0x08012aa4
 800d9a8:	08012ab5 	.word	0x08012ab5

0800d9ac <__hi0bits>:
 800d9ac:	0c03      	lsrs	r3, r0, #16
 800d9ae:	041b      	lsls	r3, r3, #16
 800d9b0:	b9d3      	cbnz	r3, 800d9e8 <__hi0bits+0x3c>
 800d9b2:	0400      	lsls	r0, r0, #16
 800d9b4:	2310      	movs	r3, #16
 800d9b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d9ba:	bf04      	itt	eq
 800d9bc:	0200      	lsleq	r0, r0, #8
 800d9be:	3308      	addeq	r3, #8
 800d9c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d9c4:	bf04      	itt	eq
 800d9c6:	0100      	lsleq	r0, r0, #4
 800d9c8:	3304      	addeq	r3, #4
 800d9ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d9ce:	bf04      	itt	eq
 800d9d0:	0080      	lsleq	r0, r0, #2
 800d9d2:	3302      	addeq	r3, #2
 800d9d4:	2800      	cmp	r0, #0
 800d9d6:	db05      	blt.n	800d9e4 <__hi0bits+0x38>
 800d9d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d9dc:	f103 0301 	add.w	r3, r3, #1
 800d9e0:	bf08      	it	eq
 800d9e2:	2320      	moveq	r3, #32
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	4770      	bx	lr
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	e7e4      	b.n	800d9b6 <__hi0bits+0xa>

0800d9ec <__lo0bits>:
 800d9ec:	6803      	ldr	r3, [r0, #0]
 800d9ee:	f013 0207 	ands.w	r2, r3, #7
 800d9f2:	d00c      	beq.n	800da0e <__lo0bits+0x22>
 800d9f4:	07d9      	lsls	r1, r3, #31
 800d9f6:	d422      	bmi.n	800da3e <__lo0bits+0x52>
 800d9f8:	079a      	lsls	r2, r3, #30
 800d9fa:	bf49      	itett	mi
 800d9fc:	085b      	lsrmi	r3, r3, #1
 800d9fe:	089b      	lsrpl	r3, r3, #2
 800da00:	6003      	strmi	r3, [r0, #0]
 800da02:	2201      	movmi	r2, #1
 800da04:	bf5c      	itt	pl
 800da06:	6003      	strpl	r3, [r0, #0]
 800da08:	2202      	movpl	r2, #2
 800da0a:	4610      	mov	r0, r2
 800da0c:	4770      	bx	lr
 800da0e:	b299      	uxth	r1, r3
 800da10:	b909      	cbnz	r1, 800da16 <__lo0bits+0x2a>
 800da12:	0c1b      	lsrs	r3, r3, #16
 800da14:	2210      	movs	r2, #16
 800da16:	b2d9      	uxtb	r1, r3
 800da18:	b909      	cbnz	r1, 800da1e <__lo0bits+0x32>
 800da1a:	3208      	adds	r2, #8
 800da1c:	0a1b      	lsrs	r3, r3, #8
 800da1e:	0719      	lsls	r1, r3, #28
 800da20:	bf04      	itt	eq
 800da22:	091b      	lsreq	r3, r3, #4
 800da24:	3204      	addeq	r2, #4
 800da26:	0799      	lsls	r1, r3, #30
 800da28:	bf04      	itt	eq
 800da2a:	089b      	lsreq	r3, r3, #2
 800da2c:	3202      	addeq	r2, #2
 800da2e:	07d9      	lsls	r1, r3, #31
 800da30:	d403      	bmi.n	800da3a <__lo0bits+0x4e>
 800da32:	085b      	lsrs	r3, r3, #1
 800da34:	f102 0201 	add.w	r2, r2, #1
 800da38:	d003      	beq.n	800da42 <__lo0bits+0x56>
 800da3a:	6003      	str	r3, [r0, #0]
 800da3c:	e7e5      	b.n	800da0a <__lo0bits+0x1e>
 800da3e:	2200      	movs	r2, #0
 800da40:	e7e3      	b.n	800da0a <__lo0bits+0x1e>
 800da42:	2220      	movs	r2, #32
 800da44:	e7e1      	b.n	800da0a <__lo0bits+0x1e>
	...

0800da48 <__i2b>:
 800da48:	b510      	push	{r4, lr}
 800da4a:	460c      	mov	r4, r1
 800da4c:	2101      	movs	r1, #1
 800da4e:	f7ff ff05 	bl	800d85c <_Balloc>
 800da52:	4602      	mov	r2, r0
 800da54:	b928      	cbnz	r0, 800da62 <__i2b+0x1a>
 800da56:	4b05      	ldr	r3, [pc, #20]	; (800da6c <__i2b+0x24>)
 800da58:	4805      	ldr	r0, [pc, #20]	; (800da70 <__i2b+0x28>)
 800da5a:	f240 1145 	movw	r1, #325	; 0x145
 800da5e:	f000 fe6f 	bl	800e740 <__assert_func>
 800da62:	2301      	movs	r3, #1
 800da64:	6144      	str	r4, [r0, #20]
 800da66:	6103      	str	r3, [r0, #16]
 800da68:	bd10      	pop	{r4, pc}
 800da6a:	bf00      	nop
 800da6c:	08012aa4 	.word	0x08012aa4
 800da70:	08012ab5 	.word	0x08012ab5

0800da74 <__multiply>:
 800da74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da78:	4691      	mov	r9, r2
 800da7a:	690a      	ldr	r2, [r1, #16]
 800da7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800da80:	429a      	cmp	r2, r3
 800da82:	bfb8      	it	lt
 800da84:	460b      	movlt	r3, r1
 800da86:	460c      	mov	r4, r1
 800da88:	bfbc      	itt	lt
 800da8a:	464c      	movlt	r4, r9
 800da8c:	4699      	movlt	r9, r3
 800da8e:	6927      	ldr	r7, [r4, #16]
 800da90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800da94:	68a3      	ldr	r3, [r4, #8]
 800da96:	6861      	ldr	r1, [r4, #4]
 800da98:	eb07 060a 	add.w	r6, r7, sl
 800da9c:	42b3      	cmp	r3, r6
 800da9e:	b085      	sub	sp, #20
 800daa0:	bfb8      	it	lt
 800daa2:	3101      	addlt	r1, #1
 800daa4:	f7ff feda 	bl	800d85c <_Balloc>
 800daa8:	b930      	cbnz	r0, 800dab8 <__multiply+0x44>
 800daaa:	4602      	mov	r2, r0
 800daac:	4b44      	ldr	r3, [pc, #272]	; (800dbc0 <__multiply+0x14c>)
 800daae:	4845      	ldr	r0, [pc, #276]	; (800dbc4 <__multiply+0x150>)
 800dab0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800dab4:	f000 fe44 	bl	800e740 <__assert_func>
 800dab8:	f100 0514 	add.w	r5, r0, #20
 800dabc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dac0:	462b      	mov	r3, r5
 800dac2:	2200      	movs	r2, #0
 800dac4:	4543      	cmp	r3, r8
 800dac6:	d321      	bcc.n	800db0c <__multiply+0x98>
 800dac8:	f104 0314 	add.w	r3, r4, #20
 800dacc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dad0:	f109 0314 	add.w	r3, r9, #20
 800dad4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dad8:	9202      	str	r2, [sp, #8]
 800dada:	1b3a      	subs	r2, r7, r4
 800dadc:	3a15      	subs	r2, #21
 800dade:	f022 0203 	bic.w	r2, r2, #3
 800dae2:	3204      	adds	r2, #4
 800dae4:	f104 0115 	add.w	r1, r4, #21
 800dae8:	428f      	cmp	r7, r1
 800daea:	bf38      	it	cc
 800daec:	2204      	movcc	r2, #4
 800daee:	9201      	str	r2, [sp, #4]
 800daf0:	9a02      	ldr	r2, [sp, #8]
 800daf2:	9303      	str	r3, [sp, #12]
 800daf4:	429a      	cmp	r2, r3
 800daf6:	d80c      	bhi.n	800db12 <__multiply+0x9e>
 800daf8:	2e00      	cmp	r6, #0
 800dafa:	dd03      	ble.n	800db04 <__multiply+0x90>
 800dafc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800db00:	2b00      	cmp	r3, #0
 800db02:	d05b      	beq.n	800dbbc <__multiply+0x148>
 800db04:	6106      	str	r6, [r0, #16]
 800db06:	b005      	add	sp, #20
 800db08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db0c:	f843 2b04 	str.w	r2, [r3], #4
 800db10:	e7d8      	b.n	800dac4 <__multiply+0x50>
 800db12:	f8b3 a000 	ldrh.w	sl, [r3]
 800db16:	f1ba 0f00 	cmp.w	sl, #0
 800db1a:	d024      	beq.n	800db66 <__multiply+0xf2>
 800db1c:	f104 0e14 	add.w	lr, r4, #20
 800db20:	46a9      	mov	r9, r5
 800db22:	f04f 0c00 	mov.w	ip, #0
 800db26:	f85e 2b04 	ldr.w	r2, [lr], #4
 800db2a:	f8d9 1000 	ldr.w	r1, [r9]
 800db2e:	fa1f fb82 	uxth.w	fp, r2
 800db32:	b289      	uxth	r1, r1
 800db34:	fb0a 110b 	mla	r1, sl, fp, r1
 800db38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800db3c:	f8d9 2000 	ldr.w	r2, [r9]
 800db40:	4461      	add	r1, ip
 800db42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800db46:	fb0a c20b 	mla	r2, sl, fp, ip
 800db4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800db4e:	b289      	uxth	r1, r1
 800db50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800db54:	4577      	cmp	r7, lr
 800db56:	f849 1b04 	str.w	r1, [r9], #4
 800db5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800db5e:	d8e2      	bhi.n	800db26 <__multiply+0xb2>
 800db60:	9a01      	ldr	r2, [sp, #4]
 800db62:	f845 c002 	str.w	ip, [r5, r2]
 800db66:	9a03      	ldr	r2, [sp, #12]
 800db68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800db6c:	3304      	adds	r3, #4
 800db6e:	f1b9 0f00 	cmp.w	r9, #0
 800db72:	d021      	beq.n	800dbb8 <__multiply+0x144>
 800db74:	6829      	ldr	r1, [r5, #0]
 800db76:	f104 0c14 	add.w	ip, r4, #20
 800db7a:	46ae      	mov	lr, r5
 800db7c:	f04f 0a00 	mov.w	sl, #0
 800db80:	f8bc b000 	ldrh.w	fp, [ip]
 800db84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800db88:	fb09 220b 	mla	r2, r9, fp, r2
 800db8c:	4452      	add	r2, sl
 800db8e:	b289      	uxth	r1, r1
 800db90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800db94:	f84e 1b04 	str.w	r1, [lr], #4
 800db98:	f85c 1b04 	ldr.w	r1, [ip], #4
 800db9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dba0:	f8be 1000 	ldrh.w	r1, [lr]
 800dba4:	fb09 110a 	mla	r1, r9, sl, r1
 800dba8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800dbac:	4567      	cmp	r7, ip
 800dbae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dbb2:	d8e5      	bhi.n	800db80 <__multiply+0x10c>
 800dbb4:	9a01      	ldr	r2, [sp, #4]
 800dbb6:	50a9      	str	r1, [r5, r2]
 800dbb8:	3504      	adds	r5, #4
 800dbba:	e799      	b.n	800daf0 <__multiply+0x7c>
 800dbbc:	3e01      	subs	r6, #1
 800dbbe:	e79b      	b.n	800daf8 <__multiply+0x84>
 800dbc0:	08012aa4 	.word	0x08012aa4
 800dbc4:	08012ab5 	.word	0x08012ab5

0800dbc8 <__pow5mult>:
 800dbc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbcc:	4615      	mov	r5, r2
 800dbce:	f012 0203 	ands.w	r2, r2, #3
 800dbd2:	4606      	mov	r6, r0
 800dbd4:	460f      	mov	r7, r1
 800dbd6:	d007      	beq.n	800dbe8 <__pow5mult+0x20>
 800dbd8:	4c25      	ldr	r4, [pc, #148]	; (800dc70 <__pow5mult+0xa8>)
 800dbda:	3a01      	subs	r2, #1
 800dbdc:	2300      	movs	r3, #0
 800dbde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbe2:	f7ff fe9d 	bl	800d920 <__multadd>
 800dbe6:	4607      	mov	r7, r0
 800dbe8:	10ad      	asrs	r5, r5, #2
 800dbea:	d03d      	beq.n	800dc68 <__pow5mult+0xa0>
 800dbec:	69f4      	ldr	r4, [r6, #28]
 800dbee:	b97c      	cbnz	r4, 800dc10 <__pow5mult+0x48>
 800dbf0:	2010      	movs	r0, #16
 800dbf2:	f7fd ff9b 	bl	800bb2c <malloc>
 800dbf6:	4602      	mov	r2, r0
 800dbf8:	61f0      	str	r0, [r6, #28]
 800dbfa:	b928      	cbnz	r0, 800dc08 <__pow5mult+0x40>
 800dbfc:	4b1d      	ldr	r3, [pc, #116]	; (800dc74 <__pow5mult+0xac>)
 800dbfe:	481e      	ldr	r0, [pc, #120]	; (800dc78 <__pow5mult+0xb0>)
 800dc00:	f240 11b3 	movw	r1, #435	; 0x1b3
 800dc04:	f000 fd9c 	bl	800e740 <__assert_func>
 800dc08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc0c:	6004      	str	r4, [r0, #0]
 800dc0e:	60c4      	str	r4, [r0, #12]
 800dc10:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800dc14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc18:	b94c      	cbnz	r4, 800dc2e <__pow5mult+0x66>
 800dc1a:	f240 2171 	movw	r1, #625	; 0x271
 800dc1e:	4630      	mov	r0, r6
 800dc20:	f7ff ff12 	bl	800da48 <__i2b>
 800dc24:	2300      	movs	r3, #0
 800dc26:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc2a:	4604      	mov	r4, r0
 800dc2c:	6003      	str	r3, [r0, #0]
 800dc2e:	f04f 0900 	mov.w	r9, #0
 800dc32:	07eb      	lsls	r3, r5, #31
 800dc34:	d50a      	bpl.n	800dc4c <__pow5mult+0x84>
 800dc36:	4639      	mov	r1, r7
 800dc38:	4622      	mov	r2, r4
 800dc3a:	4630      	mov	r0, r6
 800dc3c:	f7ff ff1a 	bl	800da74 <__multiply>
 800dc40:	4639      	mov	r1, r7
 800dc42:	4680      	mov	r8, r0
 800dc44:	4630      	mov	r0, r6
 800dc46:	f7ff fe49 	bl	800d8dc <_Bfree>
 800dc4a:	4647      	mov	r7, r8
 800dc4c:	106d      	asrs	r5, r5, #1
 800dc4e:	d00b      	beq.n	800dc68 <__pow5mult+0xa0>
 800dc50:	6820      	ldr	r0, [r4, #0]
 800dc52:	b938      	cbnz	r0, 800dc64 <__pow5mult+0x9c>
 800dc54:	4622      	mov	r2, r4
 800dc56:	4621      	mov	r1, r4
 800dc58:	4630      	mov	r0, r6
 800dc5a:	f7ff ff0b 	bl	800da74 <__multiply>
 800dc5e:	6020      	str	r0, [r4, #0]
 800dc60:	f8c0 9000 	str.w	r9, [r0]
 800dc64:	4604      	mov	r4, r0
 800dc66:	e7e4      	b.n	800dc32 <__pow5mult+0x6a>
 800dc68:	4638      	mov	r0, r7
 800dc6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc6e:	bf00      	nop
 800dc70:	08012c00 	.word	0x08012c00
 800dc74:	08012a35 	.word	0x08012a35
 800dc78:	08012ab5 	.word	0x08012ab5

0800dc7c <__lshift>:
 800dc7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc80:	460c      	mov	r4, r1
 800dc82:	6849      	ldr	r1, [r1, #4]
 800dc84:	6923      	ldr	r3, [r4, #16]
 800dc86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc8a:	68a3      	ldr	r3, [r4, #8]
 800dc8c:	4607      	mov	r7, r0
 800dc8e:	4691      	mov	r9, r2
 800dc90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc94:	f108 0601 	add.w	r6, r8, #1
 800dc98:	42b3      	cmp	r3, r6
 800dc9a:	db0b      	blt.n	800dcb4 <__lshift+0x38>
 800dc9c:	4638      	mov	r0, r7
 800dc9e:	f7ff fddd 	bl	800d85c <_Balloc>
 800dca2:	4605      	mov	r5, r0
 800dca4:	b948      	cbnz	r0, 800dcba <__lshift+0x3e>
 800dca6:	4602      	mov	r2, r0
 800dca8:	4b28      	ldr	r3, [pc, #160]	; (800dd4c <__lshift+0xd0>)
 800dcaa:	4829      	ldr	r0, [pc, #164]	; (800dd50 <__lshift+0xd4>)
 800dcac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800dcb0:	f000 fd46 	bl	800e740 <__assert_func>
 800dcb4:	3101      	adds	r1, #1
 800dcb6:	005b      	lsls	r3, r3, #1
 800dcb8:	e7ee      	b.n	800dc98 <__lshift+0x1c>
 800dcba:	2300      	movs	r3, #0
 800dcbc:	f100 0114 	add.w	r1, r0, #20
 800dcc0:	f100 0210 	add.w	r2, r0, #16
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	4553      	cmp	r3, sl
 800dcc8:	db33      	blt.n	800dd32 <__lshift+0xb6>
 800dcca:	6920      	ldr	r0, [r4, #16]
 800dccc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcd0:	f104 0314 	add.w	r3, r4, #20
 800dcd4:	f019 091f 	ands.w	r9, r9, #31
 800dcd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dcdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dce0:	d02b      	beq.n	800dd3a <__lshift+0xbe>
 800dce2:	f1c9 0e20 	rsb	lr, r9, #32
 800dce6:	468a      	mov	sl, r1
 800dce8:	2200      	movs	r2, #0
 800dcea:	6818      	ldr	r0, [r3, #0]
 800dcec:	fa00 f009 	lsl.w	r0, r0, r9
 800dcf0:	4310      	orrs	r0, r2
 800dcf2:	f84a 0b04 	str.w	r0, [sl], #4
 800dcf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcfa:	459c      	cmp	ip, r3
 800dcfc:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd00:	d8f3      	bhi.n	800dcea <__lshift+0x6e>
 800dd02:	ebac 0304 	sub.w	r3, ip, r4
 800dd06:	3b15      	subs	r3, #21
 800dd08:	f023 0303 	bic.w	r3, r3, #3
 800dd0c:	3304      	adds	r3, #4
 800dd0e:	f104 0015 	add.w	r0, r4, #21
 800dd12:	4584      	cmp	ip, r0
 800dd14:	bf38      	it	cc
 800dd16:	2304      	movcc	r3, #4
 800dd18:	50ca      	str	r2, [r1, r3]
 800dd1a:	b10a      	cbz	r2, 800dd20 <__lshift+0xa4>
 800dd1c:	f108 0602 	add.w	r6, r8, #2
 800dd20:	3e01      	subs	r6, #1
 800dd22:	4638      	mov	r0, r7
 800dd24:	612e      	str	r6, [r5, #16]
 800dd26:	4621      	mov	r1, r4
 800dd28:	f7ff fdd8 	bl	800d8dc <_Bfree>
 800dd2c:	4628      	mov	r0, r5
 800dd2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd32:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd36:	3301      	adds	r3, #1
 800dd38:	e7c5      	b.n	800dcc6 <__lshift+0x4a>
 800dd3a:	3904      	subs	r1, #4
 800dd3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd40:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd44:	459c      	cmp	ip, r3
 800dd46:	d8f9      	bhi.n	800dd3c <__lshift+0xc0>
 800dd48:	e7ea      	b.n	800dd20 <__lshift+0xa4>
 800dd4a:	bf00      	nop
 800dd4c:	08012aa4 	.word	0x08012aa4
 800dd50:	08012ab5 	.word	0x08012ab5

0800dd54 <__mcmp>:
 800dd54:	b530      	push	{r4, r5, lr}
 800dd56:	6902      	ldr	r2, [r0, #16]
 800dd58:	690c      	ldr	r4, [r1, #16]
 800dd5a:	1b12      	subs	r2, r2, r4
 800dd5c:	d10e      	bne.n	800dd7c <__mcmp+0x28>
 800dd5e:	f100 0314 	add.w	r3, r0, #20
 800dd62:	3114      	adds	r1, #20
 800dd64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800dd68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800dd6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800dd70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800dd74:	42a5      	cmp	r5, r4
 800dd76:	d003      	beq.n	800dd80 <__mcmp+0x2c>
 800dd78:	d305      	bcc.n	800dd86 <__mcmp+0x32>
 800dd7a:	2201      	movs	r2, #1
 800dd7c:	4610      	mov	r0, r2
 800dd7e:	bd30      	pop	{r4, r5, pc}
 800dd80:	4283      	cmp	r3, r0
 800dd82:	d3f3      	bcc.n	800dd6c <__mcmp+0x18>
 800dd84:	e7fa      	b.n	800dd7c <__mcmp+0x28>
 800dd86:	f04f 32ff 	mov.w	r2, #4294967295
 800dd8a:	e7f7      	b.n	800dd7c <__mcmp+0x28>

0800dd8c <__mdiff>:
 800dd8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd90:	460c      	mov	r4, r1
 800dd92:	4606      	mov	r6, r0
 800dd94:	4611      	mov	r1, r2
 800dd96:	4620      	mov	r0, r4
 800dd98:	4690      	mov	r8, r2
 800dd9a:	f7ff ffdb 	bl	800dd54 <__mcmp>
 800dd9e:	1e05      	subs	r5, r0, #0
 800dda0:	d110      	bne.n	800ddc4 <__mdiff+0x38>
 800dda2:	4629      	mov	r1, r5
 800dda4:	4630      	mov	r0, r6
 800dda6:	f7ff fd59 	bl	800d85c <_Balloc>
 800ddaa:	b930      	cbnz	r0, 800ddba <__mdiff+0x2e>
 800ddac:	4b3a      	ldr	r3, [pc, #232]	; (800de98 <__mdiff+0x10c>)
 800ddae:	4602      	mov	r2, r0
 800ddb0:	f240 2137 	movw	r1, #567	; 0x237
 800ddb4:	4839      	ldr	r0, [pc, #228]	; (800de9c <__mdiff+0x110>)
 800ddb6:	f000 fcc3 	bl	800e740 <__assert_func>
 800ddba:	2301      	movs	r3, #1
 800ddbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ddc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddc4:	bfa4      	itt	ge
 800ddc6:	4643      	movge	r3, r8
 800ddc8:	46a0      	movge	r8, r4
 800ddca:	4630      	mov	r0, r6
 800ddcc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ddd0:	bfa6      	itte	ge
 800ddd2:	461c      	movge	r4, r3
 800ddd4:	2500      	movge	r5, #0
 800ddd6:	2501      	movlt	r5, #1
 800ddd8:	f7ff fd40 	bl	800d85c <_Balloc>
 800dddc:	b920      	cbnz	r0, 800dde8 <__mdiff+0x5c>
 800ddde:	4b2e      	ldr	r3, [pc, #184]	; (800de98 <__mdiff+0x10c>)
 800dde0:	4602      	mov	r2, r0
 800dde2:	f240 2145 	movw	r1, #581	; 0x245
 800dde6:	e7e5      	b.n	800ddb4 <__mdiff+0x28>
 800dde8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ddec:	6926      	ldr	r6, [r4, #16]
 800ddee:	60c5      	str	r5, [r0, #12]
 800ddf0:	f104 0914 	add.w	r9, r4, #20
 800ddf4:	f108 0514 	add.w	r5, r8, #20
 800ddf8:	f100 0e14 	add.w	lr, r0, #20
 800ddfc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800de00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800de04:	f108 0210 	add.w	r2, r8, #16
 800de08:	46f2      	mov	sl, lr
 800de0a:	2100      	movs	r1, #0
 800de0c:	f859 3b04 	ldr.w	r3, [r9], #4
 800de10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800de14:	fa11 f88b 	uxtah	r8, r1, fp
 800de18:	b299      	uxth	r1, r3
 800de1a:	0c1b      	lsrs	r3, r3, #16
 800de1c:	eba8 0801 	sub.w	r8, r8, r1
 800de20:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800de24:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800de28:	fa1f f888 	uxth.w	r8, r8
 800de2c:	1419      	asrs	r1, r3, #16
 800de2e:	454e      	cmp	r6, r9
 800de30:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800de34:	f84a 3b04 	str.w	r3, [sl], #4
 800de38:	d8e8      	bhi.n	800de0c <__mdiff+0x80>
 800de3a:	1b33      	subs	r3, r6, r4
 800de3c:	3b15      	subs	r3, #21
 800de3e:	f023 0303 	bic.w	r3, r3, #3
 800de42:	3304      	adds	r3, #4
 800de44:	3415      	adds	r4, #21
 800de46:	42a6      	cmp	r6, r4
 800de48:	bf38      	it	cc
 800de4a:	2304      	movcc	r3, #4
 800de4c:	441d      	add	r5, r3
 800de4e:	4473      	add	r3, lr
 800de50:	469e      	mov	lr, r3
 800de52:	462e      	mov	r6, r5
 800de54:	4566      	cmp	r6, ip
 800de56:	d30e      	bcc.n	800de76 <__mdiff+0xea>
 800de58:	f10c 0203 	add.w	r2, ip, #3
 800de5c:	1b52      	subs	r2, r2, r5
 800de5e:	f022 0203 	bic.w	r2, r2, #3
 800de62:	3d03      	subs	r5, #3
 800de64:	45ac      	cmp	ip, r5
 800de66:	bf38      	it	cc
 800de68:	2200      	movcc	r2, #0
 800de6a:	4413      	add	r3, r2
 800de6c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800de70:	b17a      	cbz	r2, 800de92 <__mdiff+0x106>
 800de72:	6107      	str	r7, [r0, #16]
 800de74:	e7a4      	b.n	800ddc0 <__mdiff+0x34>
 800de76:	f856 8b04 	ldr.w	r8, [r6], #4
 800de7a:	fa11 f288 	uxtah	r2, r1, r8
 800de7e:	1414      	asrs	r4, r2, #16
 800de80:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800de84:	b292      	uxth	r2, r2
 800de86:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800de8a:	f84e 2b04 	str.w	r2, [lr], #4
 800de8e:	1421      	asrs	r1, r4, #16
 800de90:	e7e0      	b.n	800de54 <__mdiff+0xc8>
 800de92:	3f01      	subs	r7, #1
 800de94:	e7ea      	b.n	800de6c <__mdiff+0xe0>
 800de96:	bf00      	nop
 800de98:	08012aa4 	.word	0x08012aa4
 800de9c:	08012ab5 	.word	0x08012ab5

0800dea0 <__d2b>:
 800dea0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dea4:	460f      	mov	r7, r1
 800dea6:	2101      	movs	r1, #1
 800dea8:	ec59 8b10 	vmov	r8, r9, d0
 800deac:	4616      	mov	r6, r2
 800deae:	f7ff fcd5 	bl	800d85c <_Balloc>
 800deb2:	4604      	mov	r4, r0
 800deb4:	b930      	cbnz	r0, 800dec4 <__d2b+0x24>
 800deb6:	4602      	mov	r2, r0
 800deb8:	4b24      	ldr	r3, [pc, #144]	; (800df4c <__d2b+0xac>)
 800deba:	4825      	ldr	r0, [pc, #148]	; (800df50 <__d2b+0xb0>)
 800debc:	f240 310f 	movw	r1, #783	; 0x30f
 800dec0:	f000 fc3e 	bl	800e740 <__assert_func>
 800dec4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dec8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800decc:	bb2d      	cbnz	r5, 800df1a <__d2b+0x7a>
 800dece:	9301      	str	r3, [sp, #4]
 800ded0:	f1b8 0300 	subs.w	r3, r8, #0
 800ded4:	d026      	beq.n	800df24 <__d2b+0x84>
 800ded6:	4668      	mov	r0, sp
 800ded8:	9300      	str	r3, [sp, #0]
 800deda:	f7ff fd87 	bl	800d9ec <__lo0bits>
 800dede:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dee2:	b1e8      	cbz	r0, 800df20 <__d2b+0x80>
 800dee4:	f1c0 0320 	rsb	r3, r0, #32
 800dee8:	fa02 f303 	lsl.w	r3, r2, r3
 800deec:	430b      	orrs	r3, r1
 800deee:	40c2      	lsrs	r2, r0
 800def0:	6163      	str	r3, [r4, #20]
 800def2:	9201      	str	r2, [sp, #4]
 800def4:	9b01      	ldr	r3, [sp, #4]
 800def6:	61a3      	str	r3, [r4, #24]
 800def8:	2b00      	cmp	r3, #0
 800defa:	bf14      	ite	ne
 800defc:	2202      	movne	r2, #2
 800defe:	2201      	moveq	r2, #1
 800df00:	6122      	str	r2, [r4, #16]
 800df02:	b1bd      	cbz	r5, 800df34 <__d2b+0x94>
 800df04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800df08:	4405      	add	r5, r0
 800df0a:	603d      	str	r5, [r7, #0]
 800df0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800df10:	6030      	str	r0, [r6, #0]
 800df12:	4620      	mov	r0, r4
 800df14:	b003      	add	sp, #12
 800df16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800df1e:	e7d6      	b.n	800dece <__d2b+0x2e>
 800df20:	6161      	str	r1, [r4, #20]
 800df22:	e7e7      	b.n	800def4 <__d2b+0x54>
 800df24:	a801      	add	r0, sp, #4
 800df26:	f7ff fd61 	bl	800d9ec <__lo0bits>
 800df2a:	9b01      	ldr	r3, [sp, #4]
 800df2c:	6163      	str	r3, [r4, #20]
 800df2e:	3020      	adds	r0, #32
 800df30:	2201      	movs	r2, #1
 800df32:	e7e5      	b.n	800df00 <__d2b+0x60>
 800df34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800df3c:	6038      	str	r0, [r7, #0]
 800df3e:	6918      	ldr	r0, [r3, #16]
 800df40:	f7ff fd34 	bl	800d9ac <__hi0bits>
 800df44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df48:	e7e2      	b.n	800df10 <__d2b+0x70>
 800df4a:	bf00      	nop
 800df4c:	08012aa4 	.word	0x08012aa4
 800df50:	08012ab5 	.word	0x08012ab5

0800df54 <__ssputs_r>:
 800df54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df58:	688e      	ldr	r6, [r1, #8]
 800df5a:	461f      	mov	r7, r3
 800df5c:	42be      	cmp	r6, r7
 800df5e:	680b      	ldr	r3, [r1, #0]
 800df60:	4682      	mov	sl, r0
 800df62:	460c      	mov	r4, r1
 800df64:	4690      	mov	r8, r2
 800df66:	d82c      	bhi.n	800dfc2 <__ssputs_r+0x6e>
 800df68:	898a      	ldrh	r2, [r1, #12]
 800df6a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800df6e:	d026      	beq.n	800dfbe <__ssputs_r+0x6a>
 800df70:	6965      	ldr	r5, [r4, #20]
 800df72:	6909      	ldr	r1, [r1, #16]
 800df74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800df78:	eba3 0901 	sub.w	r9, r3, r1
 800df7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800df80:	1c7b      	adds	r3, r7, #1
 800df82:	444b      	add	r3, r9
 800df84:	106d      	asrs	r5, r5, #1
 800df86:	429d      	cmp	r5, r3
 800df88:	bf38      	it	cc
 800df8a:	461d      	movcc	r5, r3
 800df8c:	0553      	lsls	r3, r2, #21
 800df8e:	d527      	bpl.n	800dfe0 <__ssputs_r+0x8c>
 800df90:	4629      	mov	r1, r5
 800df92:	f7fd fdf3 	bl	800bb7c <_malloc_r>
 800df96:	4606      	mov	r6, r0
 800df98:	b360      	cbz	r0, 800dff4 <__ssputs_r+0xa0>
 800df9a:	6921      	ldr	r1, [r4, #16]
 800df9c:	464a      	mov	r2, r9
 800df9e:	f000 fbc1 	bl	800e724 <memcpy>
 800dfa2:	89a3      	ldrh	r3, [r4, #12]
 800dfa4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dfa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfac:	81a3      	strh	r3, [r4, #12]
 800dfae:	6126      	str	r6, [r4, #16]
 800dfb0:	6165      	str	r5, [r4, #20]
 800dfb2:	444e      	add	r6, r9
 800dfb4:	eba5 0509 	sub.w	r5, r5, r9
 800dfb8:	6026      	str	r6, [r4, #0]
 800dfba:	60a5      	str	r5, [r4, #8]
 800dfbc:	463e      	mov	r6, r7
 800dfbe:	42be      	cmp	r6, r7
 800dfc0:	d900      	bls.n	800dfc4 <__ssputs_r+0x70>
 800dfc2:	463e      	mov	r6, r7
 800dfc4:	6820      	ldr	r0, [r4, #0]
 800dfc6:	4632      	mov	r2, r6
 800dfc8:	4641      	mov	r1, r8
 800dfca:	f000 fb6f 	bl	800e6ac <memmove>
 800dfce:	68a3      	ldr	r3, [r4, #8]
 800dfd0:	1b9b      	subs	r3, r3, r6
 800dfd2:	60a3      	str	r3, [r4, #8]
 800dfd4:	6823      	ldr	r3, [r4, #0]
 800dfd6:	4433      	add	r3, r6
 800dfd8:	6023      	str	r3, [r4, #0]
 800dfda:	2000      	movs	r0, #0
 800dfdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe0:	462a      	mov	r2, r5
 800dfe2:	f000 fbf3 	bl	800e7cc <_realloc_r>
 800dfe6:	4606      	mov	r6, r0
 800dfe8:	2800      	cmp	r0, #0
 800dfea:	d1e0      	bne.n	800dfae <__ssputs_r+0x5a>
 800dfec:	6921      	ldr	r1, [r4, #16]
 800dfee:	4650      	mov	r0, sl
 800dff0:	f7ff fbe8 	bl	800d7c4 <_free_r>
 800dff4:	230c      	movs	r3, #12
 800dff6:	f8ca 3000 	str.w	r3, [sl]
 800dffa:	89a3      	ldrh	r3, [r4, #12]
 800dffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e000:	81a3      	strh	r3, [r4, #12]
 800e002:	f04f 30ff 	mov.w	r0, #4294967295
 800e006:	e7e9      	b.n	800dfdc <__ssputs_r+0x88>

0800e008 <_svfiprintf_r>:
 800e008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e00c:	4698      	mov	r8, r3
 800e00e:	898b      	ldrh	r3, [r1, #12]
 800e010:	061b      	lsls	r3, r3, #24
 800e012:	b09d      	sub	sp, #116	; 0x74
 800e014:	4607      	mov	r7, r0
 800e016:	460d      	mov	r5, r1
 800e018:	4614      	mov	r4, r2
 800e01a:	d50e      	bpl.n	800e03a <_svfiprintf_r+0x32>
 800e01c:	690b      	ldr	r3, [r1, #16]
 800e01e:	b963      	cbnz	r3, 800e03a <_svfiprintf_r+0x32>
 800e020:	2140      	movs	r1, #64	; 0x40
 800e022:	f7fd fdab 	bl	800bb7c <_malloc_r>
 800e026:	6028      	str	r0, [r5, #0]
 800e028:	6128      	str	r0, [r5, #16]
 800e02a:	b920      	cbnz	r0, 800e036 <_svfiprintf_r+0x2e>
 800e02c:	230c      	movs	r3, #12
 800e02e:	603b      	str	r3, [r7, #0]
 800e030:	f04f 30ff 	mov.w	r0, #4294967295
 800e034:	e0d0      	b.n	800e1d8 <_svfiprintf_r+0x1d0>
 800e036:	2340      	movs	r3, #64	; 0x40
 800e038:	616b      	str	r3, [r5, #20]
 800e03a:	2300      	movs	r3, #0
 800e03c:	9309      	str	r3, [sp, #36]	; 0x24
 800e03e:	2320      	movs	r3, #32
 800e040:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e044:	f8cd 800c 	str.w	r8, [sp, #12]
 800e048:	2330      	movs	r3, #48	; 0x30
 800e04a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e1f0 <_svfiprintf_r+0x1e8>
 800e04e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e052:	f04f 0901 	mov.w	r9, #1
 800e056:	4623      	mov	r3, r4
 800e058:	469a      	mov	sl, r3
 800e05a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e05e:	b10a      	cbz	r2, 800e064 <_svfiprintf_r+0x5c>
 800e060:	2a25      	cmp	r2, #37	; 0x25
 800e062:	d1f9      	bne.n	800e058 <_svfiprintf_r+0x50>
 800e064:	ebba 0b04 	subs.w	fp, sl, r4
 800e068:	d00b      	beq.n	800e082 <_svfiprintf_r+0x7a>
 800e06a:	465b      	mov	r3, fp
 800e06c:	4622      	mov	r2, r4
 800e06e:	4629      	mov	r1, r5
 800e070:	4638      	mov	r0, r7
 800e072:	f7ff ff6f 	bl	800df54 <__ssputs_r>
 800e076:	3001      	adds	r0, #1
 800e078:	f000 80a9 	beq.w	800e1ce <_svfiprintf_r+0x1c6>
 800e07c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e07e:	445a      	add	r2, fp
 800e080:	9209      	str	r2, [sp, #36]	; 0x24
 800e082:	f89a 3000 	ldrb.w	r3, [sl]
 800e086:	2b00      	cmp	r3, #0
 800e088:	f000 80a1 	beq.w	800e1ce <_svfiprintf_r+0x1c6>
 800e08c:	2300      	movs	r3, #0
 800e08e:	f04f 32ff 	mov.w	r2, #4294967295
 800e092:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e096:	f10a 0a01 	add.w	sl, sl, #1
 800e09a:	9304      	str	r3, [sp, #16]
 800e09c:	9307      	str	r3, [sp, #28]
 800e09e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e0a2:	931a      	str	r3, [sp, #104]	; 0x68
 800e0a4:	4654      	mov	r4, sl
 800e0a6:	2205      	movs	r2, #5
 800e0a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0ac:	4850      	ldr	r0, [pc, #320]	; (800e1f0 <_svfiprintf_r+0x1e8>)
 800e0ae:	f7f2 f8b7 	bl	8000220 <memchr>
 800e0b2:	9a04      	ldr	r2, [sp, #16]
 800e0b4:	b9d8      	cbnz	r0, 800e0ee <_svfiprintf_r+0xe6>
 800e0b6:	06d0      	lsls	r0, r2, #27
 800e0b8:	bf44      	itt	mi
 800e0ba:	2320      	movmi	r3, #32
 800e0bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e0c0:	0711      	lsls	r1, r2, #28
 800e0c2:	bf44      	itt	mi
 800e0c4:	232b      	movmi	r3, #43	; 0x2b
 800e0c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e0ca:	f89a 3000 	ldrb.w	r3, [sl]
 800e0ce:	2b2a      	cmp	r3, #42	; 0x2a
 800e0d0:	d015      	beq.n	800e0fe <_svfiprintf_r+0xf6>
 800e0d2:	9a07      	ldr	r2, [sp, #28]
 800e0d4:	4654      	mov	r4, sl
 800e0d6:	2000      	movs	r0, #0
 800e0d8:	f04f 0c0a 	mov.w	ip, #10
 800e0dc:	4621      	mov	r1, r4
 800e0de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0e2:	3b30      	subs	r3, #48	; 0x30
 800e0e4:	2b09      	cmp	r3, #9
 800e0e6:	d94d      	bls.n	800e184 <_svfiprintf_r+0x17c>
 800e0e8:	b1b0      	cbz	r0, 800e118 <_svfiprintf_r+0x110>
 800e0ea:	9207      	str	r2, [sp, #28]
 800e0ec:	e014      	b.n	800e118 <_svfiprintf_r+0x110>
 800e0ee:	eba0 0308 	sub.w	r3, r0, r8
 800e0f2:	fa09 f303 	lsl.w	r3, r9, r3
 800e0f6:	4313      	orrs	r3, r2
 800e0f8:	9304      	str	r3, [sp, #16]
 800e0fa:	46a2      	mov	sl, r4
 800e0fc:	e7d2      	b.n	800e0a4 <_svfiprintf_r+0x9c>
 800e0fe:	9b03      	ldr	r3, [sp, #12]
 800e100:	1d19      	adds	r1, r3, #4
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	9103      	str	r1, [sp, #12]
 800e106:	2b00      	cmp	r3, #0
 800e108:	bfbb      	ittet	lt
 800e10a:	425b      	neglt	r3, r3
 800e10c:	f042 0202 	orrlt.w	r2, r2, #2
 800e110:	9307      	strge	r3, [sp, #28]
 800e112:	9307      	strlt	r3, [sp, #28]
 800e114:	bfb8      	it	lt
 800e116:	9204      	strlt	r2, [sp, #16]
 800e118:	7823      	ldrb	r3, [r4, #0]
 800e11a:	2b2e      	cmp	r3, #46	; 0x2e
 800e11c:	d10c      	bne.n	800e138 <_svfiprintf_r+0x130>
 800e11e:	7863      	ldrb	r3, [r4, #1]
 800e120:	2b2a      	cmp	r3, #42	; 0x2a
 800e122:	d134      	bne.n	800e18e <_svfiprintf_r+0x186>
 800e124:	9b03      	ldr	r3, [sp, #12]
 800e126:	1d1a      	adds	r2, r3, #4
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	9203      	str	r2, [sp, #12]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	bfb8      	it	lt
 800e130:	f04f 33ff 	movlt.w	r3, #4294967295
 800e134:	3402      	adds	r4, #2
 800e136:	9305      	str	r3, [sp, #20]
 800e138:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e200 <_svfiprintf_r+0x1f8>
 800e13c:	7821      	ldrb	r1, [r4, #0]
 800e13e:	2203      	movs	r2, #3
 800e140:	4650      	mov	r0, sl
 800e142:	f7f2 f86d 	bl	8000220 <memchr>
 800e146:	b138      	cbz	r0, 800e158 <_svfiprintf_r+0x150>
 800e148:	9b04      	ldr	r3, [sp, #16]
 800e14a:	eba0 000a 	sub.w	r0, r0, sl
 800e14e:	2240      	movs	r2, #64	; 0x40
 800e150:	4082      	lsls	r2, r0
 800e152:	4313      	orrs	r3, r2
 800e154:	3401      	adds	r4, #1
 800e156:	9304      	str	r3, [sp, #16]
 800e158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e15c:	4825      	ldr	r0, [pc, #148]	; (800e1f4 <_svfiprintf_r+0x1ec>)
 800e15e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e162:	2206      	movs	r2, #6
 800e164:	f7f2 f85c 	bl	8000220 <memchr>
 800e168:	2800      	cmp	r0, #0
 800e16a:	d038      	beq.n	800e1de <_svfiprintf_r+0x1d6>
 800e16c:	4b22      	ldr	r3, [pc, #136]	; (800e1f8 <_svfiprintf_r+0x1f0>)
 800e16e:	bb1b      	cbnz	r3, 800e1b8 <_svfiprintf_r+0x1b0>
 800e170:	9b03      	ldr	r3, [sp, #12]
 800e172:	3307      	adds	r3, #7
 800e174:	f023 0307 	bic.w	r3, r3, #7
 800e178:	3308      	adds	r3, #8
 800e17a:	9303      	str	r3, [sp, #12]
 800e17c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e17e:	4433      	add	r3, r6
 800e180:	9309      	str	r3, [sp, #36]	; 0x24
 800e182:	e768      	b.n	800e056 <_svfiprintf_r+0x4e>
 800e184:	fb0c 3202 	mla	r2, ip, r2, r3
 800e188:	460c      	mov	r4, r1
 800e18a:	2001      	movs	r0, #1
 800e18c:	e7a6      	b.n	800e0dc <_svfiprintf_r+0xd4>
 800e18e:	2300      	movs	r3, #0
 800e190:	3401      	adds	r4, #1
 800e192:	9305      	str	r3, [sp, #20]
 800e194:	4619      	mov	r1, r3
 800e196:	f04f 0c0a 	mov.w	ip, #10
 800e19a:	4620      	mov	r0, r4
 800e19c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1a0:	3a30      	subs	r2, #48	; 0x30
 800e1a2:	2a09      	cmp	r2, #9
 800e1a4:	d903      	bls.n	800e1ae <_svfiprintf_r+0x1a6>
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d0c6      	beq.n	800e138 <_svfiprintf_r+0x130>
 800e1aa:	9105      	str	r1, [sp, #20]
 800e1ac:	e7c4      	b.n	800e138 <_svfiprintf_r+0x130>
 800e1ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800e1b2:	4604      	mov	r4, r0
 800e1b4:	2301      	movs	r3, #1
 800e1b6:	e7f0      	b.n	800e19a <_svfiprintf_r+0x192>
 800e1b8:	ab03      	add	r3, sp, #12
 800e1ba:	9300      	str	r3, [sp, #0]
 800e1bc:	462a      	mov	r2, r5
 800e1be:	4b0f      	ldr	r3, [pc, #60]	; (800e1fc <_svfiprintf_r+0x1f4>)
 800e1c0:	a904      	add	r1, sp, #16
 800e1c2:	4638      	mov	r0, r7
 800e1c4:	f7fd fe06 	bl	800bdd4 <_printf_float>
 800e1c8:	1c42      	adds	r2, r0, #1
 800e1ca:	4606      	mov	r6, r0
 800e1cc:	d1d6      	bne.n	800e17c <_svfiprintf_r+0x174>
 800e1ce:	89ab      	ldrh	r3, [r5, #12]
 800e1d0:	065b      	lsls	r3, r3, #25
 800e1d2:	f53f af2d 	bmi.w	800e030 <_svfiprintf_r+0x28>
 800e1d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e1d8:	b01d      	add	sp, #116	; 0x74
 800e1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1de:	ab03      	add	r3, sp, #12
 800e1e0:	9300      	str	r3, [sp, #0]
 800e1e2:	462a      	mov	r2, r5
 800e1e4:	4b05      	ldr	r3, [pc, #20]	; (800e1fc <_svfiprintf_r+0x1f4>)
 800e1e6:	a904      	add	r1, sp, #16
 800e1e8:	4638      	mov	r0, r7
 800e1ea:	f7fe f897 	bl	800c31c <_printf_i>
 800e1ee:	e7eb      	b.n	800e1c8 <_svfiprintf_r+0x1c0>
 800e1f0:	08012c0c 	.word	0x08012c0c
 800e1f4:	08012c16 	.word	0x08012c16
 800e1f8:	0800bdd5 	.word	0x0800bdd5
 800e1fc:	0800df55 	.word	0x0800df55
 800e200:	08012c12 	.word	0x08012c12

0800e204 <__sfputc_r>:
 800e204:	6893      	ldr	r3, [r2, #8]
 800e206:	3b01      	subs	r3, #1
 800e208:	2b00      	cmp	r3, #0
 800e20a:	b410      	push	{r4}
 800e20c:	6093      	str	r3, [r2, #8]
 800e20e:	da08      	bge.n	800e222 <__sfputc_r+0x1e>
 800e210:	6994      	ldr	r4, [r2, #24]
 800e212:	42a3      	cmp	r3, r4
 800e214:	db01      	blt.n	800e21a <__sfputc_r+0x16>
 800e216:	290a      	cmp	r1, #10
 800e218:	d103      	bne.n	800e222 <__sfputc_r+0x1e>
 800e21a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e21e:	f7fe bb32 	b.w	800c886 <__swbuf_r>
 800e222:	6813      	ldr	r3, [r2, #0]
 800e224:	1c58      	adds	r0, r3, #1
 800e226:	6010      	str	r0, [r2, #0]
 800e228:	7019      	strb	r1, [r3, #0]
 800e22a:	4608      	mov	r0, r1
 800e22c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e230:	4770      	bx	lr

0800e232 <__sfputs_r>:
 800e232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e234:	4606      	mov	r6, r0
 800e236:	460f      	mov	r7, r1
 800e238:	4614      	mov	r4, r2
 800e23a:	18d5      	adds	r5, r2, r3
 800e23c:	42ac      	cmp	r4, r5
 800e23e:	d101      	bne.n	800e244 <__sfputs_r+0x12>
 800e240:	2000      	movs	r0, #0
 800e242:	e007      	b.n	800e254 <__sfputs_r+0x22>
 800e244:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e248:	463a      	mov	r2, r7
 800e24a:	4630      	mov	r0, r6
 800e24c:	f7ff ffda 	bl	800e204 <__sfputc_r>
 800e250:	1c43      	adds	r3, r0, #1
 800e252:	d1f3      	bne.n	800e23c <__sfputs_r+0xa>
 800e254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e258 <_vfiprintf_r>:
 800e258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25c:	460d      	mov	r5, r1
 800e25e:	b09d      	sub	sp, #116	; 0x74
 800e260:	4614      	mov	r4, r2
 800e262:	4698      	mov	r8, r3
 800e264:	4606      	mov	r6, r0
 800e266:	b118      	cbz	r0, 800e270 <_vfiprintf_r+0x18>
 800e268:	6a03      	ldr	r3, [r0, #32]
 800e26a:	b90b      	cbnz	r3, 800e270 <_vfiprintf_r+0x18>
 800e26c:	f7fe fa04 	bl	800c678 <__sinit>
 800e270:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e272:	07d9      	lsls	r1, r3, #31
 800e274:	d405      	bmi.n	800e282 <_vfiprintf_r+0x2a>
 800e276:	89ab      	ldrh	r3, [r5, #12]
 800e278:	059a      	lsls	r2, r3, #22
 800e27a:	d402      	bmi.n	800e282 <_vfiprintf_r+0x2a>
 800e27c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e27e:	f7fe fc24 	bl	800caca <__retarget_lock_acquire_recursive>
 800e282:	89ab      	ldrh	r3, [r5, #12]
 800e284:	071b      	lsls	r3, r3, #28
 800e286:	d501      	bpl.n	800e28c <_vfiprintf_r+0x34>
 800e288:	692b      	ldr	r3, [r5, #16]
 800e28a:	b99b      	cbnz	r3, 800e2b4 <_vfiprintf_r+0x5c>
 800e28c:	4629      	mov	r1, r5
 800e28e:	4630      	mov	r0, r6
 800e290:	f7fe fb36 	bl	800c900 <__swsetup_r>
 800e294:	b170      	cbz	r0, 800e2b4 <_vfiprintf_r+0x5c>
 800e296:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e298:	07dc      	lsls	r4, r3, #31
 800e29a:	d504      	bpl.n	800e2a6 <_vfiprintf_r+0x4e>
 800e29c:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a0:	b01d      	add	sp, #116	; 0x74
 800e2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a6:	89ab      	ldrh	r3, [r5, #12]
 800e2a8:	0598      	lsls	r0, r3, #22
 800e2aa:	d4f7      	bmi.n	800e29c <_vfiprintf_r+0x44>
 800e2ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2ae:	f7fe fc0d 	bl	800cacc <__retarget_lock_release_recursive>
 800e2b2:	e7f3      	b.n	800e29c <_vfiprintf_r+0x44>
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	9309      	str	r3, [sp, #36]	; 0x24
 800e2b8:	2320      	movs	r3, #32
 800e2ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2be:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2c2:	2330      	movs	r3, #48	; 0x30
 800e2c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e478 <_vfiprintf_r+0x220>
 800e2c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2cc:	f04f 0901 	mov.w	r9, #1
 800e2d0:	4623      	mov	r3, r4
 800e2d2:	469a      	mov	sl, r3
 800e2d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2d8:	b10a      	cbz	r2, 800e2de <_vfiprintf_r+0x86>
 800e2da:	2a25      	cmp	r2, #37	; 0x25
 800e2dc:	d1f9      	bne.n	800e2d2 <_vfiprintf_r+0x7a>
 800e2de:	ebba 0b04 	subs.w	fp, sl, r4
 800e2e2:	d00b      	beq.n	800e2fc <_vfiprintf_r+0xa4>
 800e2e4:	465b      	mov	r3, fp
 800e2e6:	4622      	mov	r2, r4
 800e2e8:	4629      	mov	r1, r5
 800e2ea:	4630      	mov	r0, r6
 800e2ec:	f7ff ffa1 	bl	800e232 <__sfputs_r>
 800e2f0:	3001      	adds	r0, #1
 800e2f2:	f000 80a9 	beq.w	800e448 <_vfiprintf_r+0x1f0>
 800e2f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2f8:	445a      	add	r2, fp
 800e2fa:	9209      	str	r2, [sp, #36]	; 0x24
 800e2fc:	f89a 3000 	ldrb.w	r3, [sl]
 800e300:	2b00      	cmp	r3, #0
 800e302:	f000 80a1 	beq.w	800e448 <_vfiprintf_r+0x1f0>
 800e306:	2300      	movs	r3, #0
 800e308:	f04f 32ff 	mov.w	r2, #4294967295
 800e30c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e310:	f10a 0a01 	add.w	sl, sl, #1
 800e314:	9304      	str	r3, [sp, #16]
 800e316:	9307      	str	r3, [sp, #28]
 800e318:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e31c:	931a      	str	r3, [sp, #104]	; 0x68
 800e31e:	4654      	mov	r4, sl
 800e320:	2205      	movs	r2, #5
 800e322:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e326:	4854      	ldr	r0, [pc, #336]	; (800e478 <_vfiprintf_r+0x220>)
 800e328:	f7f1 ff7a 	bl	8000220 <memchr>
 800e32c:	9a04      	ldr	r2, [sp, #16]
 800e32e:	b9d8      	cbnz	r0, 800e368 <_vfiprintf_r+0x110>
 800e330:	06d1      	lsls	r1, r2, #27
 800e332:	bf44      	itt	mi
 800e334:	2320      	movmi	r3, #32
 800e336:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e33a:	0713      	lsls	r3, r2, #28
 800e33c:	bf44      	itt	mi
 800e33e:	232b      	movmi	r3, #43	; 0x2b
 800e340:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e344:	f89a 3000 	ldrb.w	r3, [sl]
 800e348:	2b2a      	cmp	r3, #42	; 0x2a
 800e34a:	d015      	beq.n	800e378 <_vfiprintf_r+0x120>
 800e34c:	9a07      	ldr	r2, [sp, #28]
 800e34e:	4654      	mov	r4, sl
 800e350:	2000      	movs	r0, #0
 800e352:	f04f 0c0a 	mov.w	ip, #10
 800e356:	4621      	mov	r1, r4
 800e358:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e35c:	3b30      	subs	r3, #48	; 0x30
 800e35e:	2b09      	cmp	r3, #9
 800e360:	d94d      	bls.n	800e3fe <_vfiprintf_r+0x1a6>
 800e362:	b1b0      	cbz	r0, 800e392 <_vfiprintf_r+0x13a>
 800e364:	9207      	str	r2, [sp, #28]
 800e366:	e014      	b.n	800e392 <_vfiprintf_r+0x13a>
 800e368:	eba0 0308 	sub.w	r3, r0, r8
 800e36c:	fa09 f303 	lsl.w	r3, r9, r3
 800e370:	4313      	orrs	r3, r2
 800e372:	9304      	str	r3, [sp, #16]
 800e374:	46a2      	mov	sl, r4
 800e376:	e7d2      	b.n	800e31e <_vfiprintf_r+0xc6>
 800e378:	9b03      	ldr	r3, [sp, #12]
 800e37a:	1d19      	adds	r1, r3, #4
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	9103      	str	r1, [sp, #12]
 800e380:	2b00      	cmp	r3, #0
 800e382:	bfbb      	ittet	lt
 800e384:	425b      	neglt	r3, r3
 800e386:	f042 0202 	orrlt.w	r2, r2, #2
 800e38a:	9307      	strge	r3, [sp, #28]
 800e38c:	9307      	strlt	r3, [sp, #28]
 800e38e:	bfb8      	it	lt
 800e390:	9204      	strlt	r2, [sp, #16]
 800e392:	7823      	ldrb	r3, [r4, #0]
 800e394:	2b2e      	cmp	r3, #46	; 0x2e
 800e396:	d10c      	bne.n	800e3b2 <_vfiprintf_r+0x15a>
 800e398:	7863      	ldrb	r3, [r4, #1]
 800e39a:	2b2a      	cmp	r3, #42	; 0x2a
 800e39c:	d134      	bne.n	800e408 <_vfiprintf_r+0x1b0>
 800e39e:	9b03      	ldr	r3, [sp, #12]
 800e3a0:	1d1a      	adds	r2, r3, #4
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	9203      	str	r2, [sp, #12]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	bfb8      	it	lt
 800e3aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3ae:	3402      	adds	r4, #2
 800e3b0:	9305      	str	r3, [sp, #20]
 800e3b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e488 <_vfiprintf_r+0x230>
 800e3b6:	7821      	ldrb	r1, [r4, #0]
 800e3b8:	2203      	movs	r2, #3
 800e3ba:	4650      	mov	r0, sl
 800e3bc:	f7f1 ff30 	bl	8000220 <memchr>
 800e3c0:	b138      	cbz	r0, 800e3d2 <_vfiprintf_r+0x17a>
 800e3c2:	9b04      	ldr	r3, [sp, #16]
 800e3c4:	eba0 000a 	sub.w	r0, r0, sl
 800e3c8:	2240      	movs	r2, #64	; 0x40
 800e3ca:	4082      	lsls	r2, r0
 800e3cc:	4313      	orrs	r3, r2
 800e3ce:	3401      	adds	r4, #1
 800e3d0:	9304      	str	r3, [sp, #16]
 800e3d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3d6:	4829      	ldr	r0, [pc, #164]	; (800e47c <_vfiprintf_r+0x224>)
 800e3d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3dc:	2206      	movs	r2, #6
 800e3de:	f7f1 ff1f 	bl	8000220 <memchr>
 800e3e2:	2800      	cmp	r0, #0
 800e3e4:	d03f      	beq.n	800e466 <_vfiprintf_r+0x20e>
 800e3e6:	4b26      	ldr	r3, [pc, #152]	; (800e480 <_vfiprintf_r+0x228>)
 800e3e8:	bb1b      	cbnz	r3, 800e432 <_vfiprintf_r+0x1da>
 800e3ea:	9b03      	ldr	r3, [sp, #12]
 800e3ec:	3307      	adds	r3, #7
 800e3ee:	f023 0307 	bic.w	r3, r3, #7
 800e3f2:	3308      	adds	r3, #8
 800e3f4:	9303      	str	r3, [sp, #12]
 800e3f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3f8:	443b      	add	r3, r7
 800e3fa:	9309      	str	r3, [sp, #36]	; 0x24
 800e3fc:	e768      	b.n	800e2d0 <_vfiprintf_r+0x78>
 800e3fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800e402:	460c      	mov	r4, r1
 800e404:	2001      	movs	r0, #1
 800e406:	e7a6      	b.n	800e356 <_vfiprintf_r+0xfe>
 800e408:	2300      	movs	r3, #0
 800e40a:	3401      	adds	r4, #1
 800e40c:	9305      	str	r3, [sp, #20]
 800e40e:	4619      	mov	r1, r3
 800e410:	f04f 0c0a 	mov.w	ip, #10
 800e414:	4620      	mov	r0, r4
 800e416:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e41a:	3a30      	subs	r2, #48	; 0x30
 800e41c:	2a09      	cmp	r2, #9
 800e41e:	d903      	bls.n	800e428 <_vfiprintf_r+0x1d0>
 800e420:	2b00      	cmp	r3, #0
 800e422:	d0c6      	beq.n	800e3b2 <_vfiprintf_r+0x15a>
 800e424:	9105      	str	r1, [sp, #20]
 800e426:	e7c4      	b.n	800e3b2 <_vfiprintf_r+0x15a>
 800e428:	fb0c 2101 	mla	r1, ip, r1, r2
 800e42c:	4604      	mov	r4, r0
 800e42e:	2301      	movs	r3, #1
 800e430:	e7f0      	b.n	800e414 <_vfiprintf_r+0x1bc>
 800e432:	ab03      	add	r3, sp, #12
 800e434:	9300      	str	r3, [sp, #0]
 800e436:	462a      	mov	r2, r5
 800e438:	4b12      	ldr	r3, [pc, #72]	; (800e484 <_vfiprintf_r+0x22c>)
 800e43a:	a904      	add	r1, sp, #16
 800e43c:	4630      	mov	r0, r6
 800e43e:	f7fd fcc9 	bl	800bdd4 <_printf_float>
 800e442:	4607      	mov	r7, r0
 800e444:	1c78      	adds	r0, r7, #1
 800e446:	d1d6      	bne.n	800e3f6 <_vfiprintf_r+0x19e>
 800e448:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e44a:	07d9      	lsls	r1, r3, #31
 800e44c:	d405      	bmi.n	800e45a <_vfiprintf_r+0x202>
 800e44e:	89ab      	ldrh	r3, [r5, #12]
 800e450:	059a      	lsls	r2, r3, #22
 800e452:	d402      	bmi.n	800e45a <_vfiprintf_r+0x202>
 800e454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e456:	f7fe fb39 	bl	800cacc <__retarget_lock_release_recursive>
 800e45a:	89ab      	ldrh	r3, [r5, #12]
 800e45c:	065b      	lsls	r3, r3, #25
 800e45e:	f53f af1d 	bmi.w	800e29c <_vfiprintf_r+0x44>
 800e462:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e464:	e71c      	b.n	800e2a0 <_vfiprintf_r+0x48>
 800e466:	ab03      	add	r3, sp, #12
 800e468:	9300      	str	r3, [sp, #0]
 800e46a:	462a      	mov	r2, r5
 800e46c:	4b05      	ldr	r3, [pc, #20]	; (800e484 <_vfiprintf_r+0x22c>)
 800e46e:	a904      	add	r1, sp, #16
 800e470:	4630      	mov	r0, r6
 800e472:	f7fd ff53 	bl	800c31c <_printf_i>
 800e476:	e7e4      	b.n	800e442 <_vfiprintf_r+0x1ea>
 800e478:	08012c0c 	.word	0x08012c0c
 800e47c:	08012c16 	.word	0x08012c16
 800e480:	0800bdd5 	.word	0x0800bdd5
 800e484:	0800e233 	.word	0x0800e233
 800e488:	08012c12 	.word	0x08012c12

0800e48c <__sflush_r>:
 800e48c:	898a      	ldrh	r2, [r1, #12]
 800e48e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e492:	4605      	mov	r5, r0
 800e494:	0710      	lsls	r0, r2, #28
 800e496:	460c      	mov	r4, r1
 800e498:	d458      	bmi.n	800e54c <__sflush_r+0xc0>
 800e49a:	684b      	ldr	r3, [r1, #4]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	dc05      	bgt.n	800e4ac <__sflush_r+0x20>
 800e4a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	dc02      	bgt.n	800e4ac <__sflush_r+0x20>
 800e4a6:	2000      	movs	r0, #0
 800e4a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e4ae:	2e00      	cmp	r6, #0
 800e4b0:	d0f9      	beq.n	800e4a6 <__sflush_r+0x1a>
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e4b8:	682f      	ldr	r7, [r5, #0]
 800e4ba:	6a21      	ldr	r1, [r4, #32]
 800e4bc:	602b      	str	r3, [r5, #0]
 800e4be:	d032      	beq.n	800e526 <__sflush_r+0x9a>
 800e4c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e4c2:	89a3      	ldrh	r3, [r4, #12]
 800e4c4:	075a      	lsls	r2, r3, #29
 800e4c6:	d505      	bpl.n	800e4d4 <__sflush_r+0x48>
 800e4c8:	6863      	ldr	r3, [r4, #4]
 800e4ca:	1ac0      	subs	r0, r0, r3
 800e4cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e4ce:	b10b      	cbz	r3, 800e4d4 <__sflush_r+0x48>
 800e4d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e4d2:	1ac0      	subs	r0, r0, r3
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e4da:	6a21      	ldr	r1, [r4, #32]
 800e4dc:	4628      	mov	r0, r5
 800e4de:	47b0      	blx	r6
 800e4e0:	1c43      	adds	r3, r0, #1
 800e4e2:	89a3      	ldrh	r3, [r4, #12]
 800e4e4:	d106      	bne.n	800e4f4 <__sflush_r+0x68>
 800e4e6:	6829      	ldr	r1, [r5, #0]
 800e4e8:	291d      	cmp	r1, #29
 800e4ea:	d82b      	bhi.n	800e544 <__sflush_r+0xb8>
 800e4ec:	4a29      	ldr	r2, [pc, #164]	; (800e594 <__sflush_r+0x108>)
 800e4ee:	410a      	asrs	r2, r1
 800e4f0:	07d6      	lsls	r6, r2, #31
 800e4f2:	d427      	bmi.n	800e544 <__sflush_r+0xb8>
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	6062      	str	r2, [r4, #4]
 800e4f8:	04d9      	lsls	r1, r3, #19
 800e4fa:	6922      	ldr	r2, [r4, #16]
 800e4fc:	6022      	str	r2, [r4, #0]
 800e4fe:	d504      	bpl.n	800e50a <__sflush_r+0x7e>
 800e500:	1c42      	adds	r2, r0, #1
 800e502:	d101      	bne.n	800e508 <__sflush_r+0x7c>
 800e504:	682b      	ldr	r3, [r5, #0]
 800e506:	b903      	cbnz	r3, 800e50a <__sflush_r+0x7e>
 800e508:	6560      	str	r0, [r4, #84]	; 0x54
 800e50a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e50c:	602f      	str	r7, [r5, #0]
 800e50e:	2900      	cmp	r1, #0
 800e510:	d0c9      	beq.n	800e4a6 <__sflush_r+0x1a>
 800e512:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e516:	4299      	cmp	r1, r3
 800e518:	d002      	beq.n	800e520 <__sflush_r+0x94>
 800e51a:	4628      	mov	r0, r5
 800e51c:	f7ff f952 	bl	800d7c4 <_free_r>
 800e520:	2000      	movs	r0, #0
 800e522:	6360      	str	r0, [r4, #52]	; 0x34
 800e524:	e7c0      	b.n	800e4a8 <__sflush_r+0x1c>
 800e526:	2301      	movs	r3, #1
 800e528:	4628      	mov	r0, r5
 800e52a:	47b0      	blx	r6
 800e52c:	1c41      	adds	r1, r0, #1
 800e52e:	d1c8      	bne.n	800e4c2 <__sflush_r+0x36>
 800e530:	682b      	ldr	r3, [r5, #0]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d0c5      	beq.n	800e4c2 <__sflush_r+0x36>
 800e536:	2b1d      	cmp	r3, #29
 800e538:	d001      	beq.n	800e53e <__sflush_r+0xb2>
 800e53a:	2b16      	cmp	r3, #22
 800e53c:	d101      	bne.n	800e542 <__sflush_r+0xb6>
 800e53e:	602f      	str	r7, [r5, #0]
 800e540:	e7b1      	b.n	800e4a6 <__sflush_r+0x1a>
 800e542:	89a3      	ldrh	r3, [r4, #12]
 800e544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e548:	81a3      	strh	r3, [r4, #12]
 800e54a:	e7ad      	b.n	800e4a8 <__sflush_r+0x1c>
 800e54c:	690f      	ldr	r7, [r1, #16]
 800e54e:	2f00      	cmp	r7, #0
 800e550:	d0a9      	beq.n	800e4a6 <__sflush_r+0x1a>
 800e552:	0793      	lsls	r3, r2, #30
 800e554:	680e      	ldr	r6, [r1, #0]
 800e556:	bf08      	it	eq
 800e558:	694b      	ldreq	r3, [r1, #20]
 800e55a:	600f      	str	r7, [r1, #0]
 800e55c:	bf18      	it	ne
 800e55e:	2300      	movne	r3, #0
 800e560:	eba6 0807 	sub.w	r8, r6, r7
 800e564:	608b      	str	r3, [r1, #8]
 800e566:	f1b8 0f00 	cmp.w	r8, #0
 800e56a:	dd9c      	ble.n	800e4a6 <__sflush_r+0x1a>
 800e56c:	6a21      	ldr	r1, [r4, #32]
 800e56e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e570:	4643      	mov	r3, r8
 800e572:	463a      	mov	r2, r7
 800e574:	4628      	mov	r0, r5
 800e576:	47b0      	blx	r6
 800e578:	2800      	cmp	r0, #0
 800e57a:	dc06      	bgt.n	800e58a <__sflush_r+0xfe>
 800e57c:	89a3      	ldrh	r3, [r4, #12]
 800e57e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e582:	81a3      	strh	r3, [r4, #12]
 800e584:	f04f 30ff 	mov.w	r0, #4294967295
 800e588:	e78e      	b.n	800e4a8 <__sflush_r+0x1c>
 800e58a:	4407      	add	r7, r0
 800e58c:	eba8 0800 	sub.w	r8, r8, r0
 800e590:	e7e9      	b.n	800e566 <__sflush_r+0xda>
 800e592:	bf00      	nop
 800e594:	dfbffffe 	.word	0xdfbffffe

0800e598 <_fflush_r>:
 800e598:	b538      	push	{r3, r4, r5, lr}
 800e59a:	690b      	ldr	r3, [r1, #16]
 800e59c:	4605      	mov	r5, r0
 800e59e:	460c      	mov	r4, r1
 800e5a0:	b913      	cbnz	r3, 800e5a8 <_fflush_r+0x10>
 800e5a2:	2500      	movs	r5, #0
 800e5a4:	4628      	mov	r0, r5
 800e5a6:	bd38      	pop	{r3, r4, r5, pc}
 800e5a8:	b118      	cbz	r0, 800e5b2 <_fflush_r+0x1a>
 800e5aa:	6a03      	ldr	r3, [r0, #32]
 800e5ac:	b90b      	cbnz	r3, 800e5b2 <_fflush_r+0x1a>
 800e5ae:	f7fe f863 	bl	800c678 <__sinit>
 800e5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d0f3      	beq.n	800e5a2 <_fflush_r+0xa>
 800e5ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e5bc:	07d0      	lsls	r0, r2, #31
 800e5be:	d404      	bmi.n	800e5ca <_fflush_r+0x32>
 800e5c0:	0599      	lsls	r1, r3, #22
 800e5c2:	d402      	bmi.n	800e5ca <_fflush_r+0x32>
 800e5c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e5c6:	f7fe fa80 	bl	800caca <__retarget_lock_acquire_recursive>
 800e5ca:	4628      	mov	r0, r5
 800e5cc:	4621      	mov	r1, r4
 800e5ce:	f7ff ff5d 	bl	800e48c <__sflush_r>
 800e5d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e5d4:	07da      	lsls	r2, r3, #31
 800e5d6:	4605      	mov	r5, r0
 800e5d8:	d4e4      	bmi.n	800e5a4 <_fflush_r+0xc>
 800e5da:	89a3      	ldrh	r3, [r4, #12]
 800e5dc:	059b      	lsls	r3, r3, #22
 800e5de:	d4e1      	bmi.n	800e5a4 <_fflush_r+0xc>
 800e5e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e5e2:	f7fe fa73 	bl	800cacc <__retarget_lock_release_recursive>
 800e5e6:	e7dd      	b.n	800e5a4 <_fflush_r+0xc>

0800e5e8 <__swhatbuf_r>:
 800e5e8:	b570      	push	{r4, r5, r6, lr}
 800e5ea:	460c      	mov	r4, r1
 800e5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5f0:	2900      	cmp	r1, #0
 800e5f2:	b096      	sub	sp, #88	; 0x58
 800e5f4:	4615      	mov	r5, r2
 800e5f6:	461e      	mov	r6, r3
 800e5f8:	da0d      	bge.n	800e616 <__swhatbuf_r+0x2e>
 800e5fa:	89a3      	ldrh	r3, [r4, #12]
 800e5fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e600:	f04f 0100 	mov.w	r1, #0
 800e604:	bf0c      	ite	eq
 800e606:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e60a:	2340      	movne	r3, #64	; 0x40
 800e60c:	2000      	movs	r0, #0
 800e60e:	6031      	str	r1, [r6, #0]
 800e610:	602b      	str	r3, [r5, #0]
 800e612:	b016      	add	sp, #88	; 0x58
 800e614:	bd70      	pop	{r4, r5, r6, pc}
 800e616:	466a      	mov	r2, sp
 800e618:	f000 f862 	bl	800e6e0 <_fstat_r>
 800e61c:	2800      	cmp	r0, #0
 800e61e:	dbec      	blt.n	800e5fa <__swhatbuf_r+0x12>
 800e620:	9901      	ldr	r1, [sp, #4]
 800e622:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e626:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e62a:	4259      	negs	r1, r3
 800e62c:	4159      	adcs	r1, r3
 800e62e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e632:	e7eb      	b.n	800e60c <__swhatbuf_r+0x24>

0800e634 <__smakebuf_r>:
 800e634:	898b      	ldrh	r3, [r1, #12]
 800e636:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e638:	079d      	lsls	r5, r3, #30
 800e63a:	4606      	mov	r6, r0
 800e63c:	460c      	mov	r4, r1
 800e63e:	d507      	bpl.n	800e650 <__smakebuf_r+0x1c>
 800e640:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e644:	6023      	str	r3, [r4, #0]
 800e646:	6123      	str	r3, [r4, #16]
 800e648:	2301      	movs	r3, #1
 800e64a:	6163      	str	r3, [r4, #20]
 800e64c:	b002      	add	sp, #8
 800e64e:	bd70      	pop	{r4, r5, r6, pc}
 800e650:	ab01      	add	r3, sp, #4
 800e652:	466a      	mov	r2, sp
 800e654:	f7ff ffc8 	bl	800e5e8 <__swhatbuf_r>
 800e658:	9900      	ldr	r1, [sp, #0]
 800e65a:	4605      	mov	r5, r0
 800e65c:	4630      	mov	r0, r6
 800e65e:	f7fd fa8d 	bl	800bb7c <_malloc_r>
 800e662:	b948      	cbnz	r0, 800e678 <__smakebuf_r+0x44>
 800e664:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e668:	059a      	lsls	r2, r3, #22
 800e66a:	d4ef      	bmi.n	800e64c <__smakebuf_r+0x18>
 800e66c:	f023 0303 	bic.w	r3, r3, #3
 800e670:	f043 0302 	orr.w	r3, r3, #2
 800e674:	81a3      	strh	r3, [r4, #12]
 800e676:	e7e3      	b.n	800e640 <__smakebuf_r+0xc>
 800e678:	89a3      	ldrh	r3, [r4, #12]
 800e67a:	6020      	str	r0, [r4, #0]
 800e67c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e680:	81a3      	strh	r3, [r4, #12]
 800e682:	9b00      	ldr	r3, [sp, #0]
 800e684:	6163      	str	r3, [r4, #20]
 800e686:	9b01      	ldr	r3, [sp, #4]
 800e688:	6120      	str	r0, [r4, #16]
 800e68a:	b15b      	cbz	r3, 800e6a4 <__smakebuf_r+0x70>
 800e68c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e690:	4630      	mov	r0, r6
 800e692:	f000 f837 	bl	800e704 <_isatty_r>
 800e696:	b128      	cbz	r0, 800e6a4 <__smakebuf_r+0x70>
 800e698:	89a3      	ldrh	r3, [r4, #12]
 800e69a:	f023 0303 	bic.w	r3, r3, #3
 800e69e:	f043 0301 	orr.w	r3, r3, #1
 800e6a2:	81a3      	strh	r3, [r4, #12]
 800e6a4:	89a3      	ldrh	r3, [r4, #12]
 800e6a6:	431d      	orrs	r5, r3
 800e6a8:	81a5      	strh	r5, [r4, #12]
 800e6aa:	e7cf      	b.n	800e64c <__smakebuf_r+0x18>

0800e6ac <memmove>:
 800e6ac:	4288      	cmp	r0, r1
 800e6ae:	b510      	push	{r4, lr}
 800e6b0:	eb01 0402 	add.w	r4, r1, r2
 800e6b4:	d902      	bls.n	800e6bc <memmove+0x10>
 800e6b6:	4284      	cmp	r4, r0
 800e6b8:	4623      	mov	r3, r4
 800e6ba:	d807      	bhi.n	800e6cc <memmove+0x20>
 800e6bc:	1e43      	subs	r3, r0, #1
 800e6be:	42a1      	cmp	r1, r4
 800e6c0:	d008      	beq.n	800e6d4 <memmove+0x28>
 800e6c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e6ca:	e7f8      	b.n	800e6be <memmove+0x12>
 800e6cc:	4402      	add	r2, r0
 800e6ce:	4601      	mov	r1, r0
 800e6d0:	428a      	cmp	r2, r1
 800e6d2:	d100      	bne.n	800e6d6 <memmove+0x2a>
 800e6d4:	bd10      	pop	{r4, pc}
 800e6d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e6da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e6de:	e7f7      	b.n	800e6d0 <memmove+0x24>

0800e6e0 <_fstat_r>:
 800e6e0:	b538      	push	{r3, r4, r5, lr}
 800e6e2:	4d07      	ldr	r5, [pc, #28]	; (800e700 <_fstat_r+0x20>)
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	4604      	mov	r4, r0
 800e6e8:	4608      	mov	r0, r1
 800e6ea:	4611      	mov	r1, r2
 800e6ec:	602b      	str	r3, [r5, #0]
 800e6ee:	f7f4 ff1e 	bl	800352e <_fstat>
 800e6f2:	1c43      	adds	r3, r0, #1
 800e6f4:	d102      	bne.n	800e6fc <_fstat_r+0x1c>
 800e6f6:	682b      	ldr	r3, [r5, #0]
 800e6f8:	b103      	cbz	r3, 800e6fc <_fstat_r+0x1c>
 800e6fa:	6023      	str	r3, [r4, #0]
 800e6fc:	bd38      	pop	{r3, r4, r5, pc}
 800e6fe:	bf00      	nop
 800e700:	20000b6c 	.word	0x20000b6c

0800e704 <_isatty_r>:
 800e704:	b538      	push	{r3, r4, r5, lr}
 800e706:	4d06      	ldr	r5, [pc, #24]	; (800e720 <_isatty_r+0x1c>)
 800e708:	2300      	movs	r3, #0
 800e70a:	4604      	mov	r4, r0
 800e70c:	4608      	mov	r0, r1
 800e70e:	602b      	str	r3, [r5, #0]
 800e710:	f7f4 ff1d 	bl	800354e <_isatty>
 800e714:	1c43      	adds	r3, r0, #1
 800e716:	d102      	bne.n	800e71e <_isatty_r+0x1a>
 800e718:	682b      	ldr	r3, [r5, #0]
 800e71a:	b103      	cbz	r3, 800e71e <_isatty_r+0x1a>
 800e71c:	6023      	str	r3, [r4, #0]
 800e71e:	bd38      	pop	{r3, r4, r5, pc}
 800e720:	20000b6c 	.word	0x20000b6c

0800e724 <memcpy>:
 800e724:	440a      	add	r2, r1
 800e726:	4291      	cmp	r1, r2
 800e728:	f100 33ff 	add.w	r3, r0, #4294967295
 800e72c:	d100      	bne.n	800e730 <memcpy+0xc>
 800e72e:	4770      	bx	lr
 800e730:	b510      	push	{r4, lr}
 800e732:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e736:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e73a:	4291      	cmp	r1, r2
 800e73c:	d1f9      	bne.n	800e732 <memcpy+0xe>
 800e73e:	bd10      	pop	{r4, pc}

0800e740 <__assert_func>:
 800e740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e742:	4614      	mov	r4, r2
 800e744:	461a      	mov	r2, r3
 800e746:	4b09      	ldr	r3, [pc, #36]	; (800e76c <__assert_func+0x2c>)
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	4605      	mov	r5, r0
 800e74c:	68d8      	ldr	r0, [r3, #12]
 800e74e:	b14c      	cbz	r4, 800e764 <__assert_func+0x24>
 800e750:	4b07      	ldr	r3, [pc, #28]	; (800e770 <__assert_func+0x30>)
 800e752:	9100      	str	r1, [sp, #0]
 800e754:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e758:	4906      	ldr	r1, [pc, #24]	; (800e774 <__assert_func+0x34>)
 800e75a:	462b      	mov	r3, r5
 800e75c:	f000 f872 	bl	800e844 <fiprintf>
 800e760:	f000 f882 	bl	800e868 <abort>
 800e764:	4b04      	ldr	r3, [pc, #16]	; (800e778 <__assert_func+0x38>)
 800e766:	461c      	mov	r4, r3
 800e768:	e7f3      	b.n	800e752 <__assert_func+0x12>
 800e76a:	bf00      	nop
 800e76c:	200000a0 	.word	0x200000a0
 800e770:	08012c27 	.word	0x08012c27
 800e774:	08012c34 	.word	0x08012c34
 800e778:	08012c62 	.word	0x08012c62

0800e77c <_calloc_r>:
 800e77c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e77e:	fba1 2402 	umull	r2, r4, r1, r2
 800e782:	b94c      	cbnz	r4, 800e798 <_calloc_r+0x1c>
 800e784:	4611      	mov	r1, r2
 800e786:	9201      	str	r2, [sp, #4]
 800e788:	f7fd f9f8 	bl	800bb7c <_malloc_r>
 800e78c:	9a01      	ldr	r2, [sp, #4]
 800e78e:	4605      	mov	r5, r0
 800e790:	b930      	cbnz	r0, 800e7a0 <_calloc_r+0x24>
 800e792:	4628      	mov	r0, r5
 800e794:	b003      	add	sp, #12
 800e796:	bd30      	pop	{r4, r5, pc}
 800e798:	220c      	movs	r2, #12
 800e79a:	6002      	str	r2, [r0, #0]
 800e79c:	2500      	movs	r5, #0
 800e79e:	e7f8      	b.n	800e792 <_calloc_r+0x16>
 800e7a0:	4621      	mov	r1, r4
 800e7a2:	f7fe f905 	bl	800c9b0 <memset>
 800e7a6:	e7f4      	b.n	800e792 <_calloc_r+0x16>

0800e7a8 <__ascii_mbtowc>:
 800e7a8:	b082      	sub	sp, #8
 800e7aa:	b901      	cbnz	r1, 800e7ae <__ascii_mbtowc+0x6>
 800e7ac:	a901      	add	r1, sp, #4
 800e7ae:	b142      	cbz	r2, 800e7c2 <__ascii_mbtowc+0x1a>
 800e7b0:	b14b      	cbz	r3, 800e7c6 <__ascii_mbtowc+0x1e>
 800e7b2:	7813      	ldrb	r3, [r2, #0]
 800e7b4:	600b      	str	r3, [r1, #0]
 800e7b6:	7812      	ldrb	r2, [r2, #0]
 800e7b8:	1e10      	subs	r0, r2, #0
 800e7ba:	bf18      	it	ne
 800e7bc:	2001      	movne	r0, #1
 800e7be:	b002      	add	sp, #8
 800e7c0:	4770      	bx	lr
 800e7c2:	4610      	mov	r0, r2
 800e7c4:	e7fb      	b.n	800e7be <__ascii_mbtowc+0x16>
 800e7c6:	f06f 0001 	mvn.w	r0, #1
 800e7ca:	e7f8      	b.n	800e7be <__ascii_mbtowc+0x16>

0800e7cc <_realloc_r>:
 800e7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7d0:	4680      	mov	r8, r0
 800e7d2:	4614      	mov	r4, r2
 800e7d4:	460e      	mov	r6, r1
 800e7d6:	b921      	cbnz	r1, 800e7e2 <_realloc_r+0x16>
 800e7d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7dc:	4611      	mov	r1, r2
 800e7de:	f7fd b9cd 	b.w	800bb7c <_malloc_r>
 800e7e2:	b92a      	cbnz	r2, 800e7f0 <_realloc_r+0x24>
 800e7e4:	f7fe ffee 	bl	800d7c4 <_free_r>
 800e7e8:	4625      	mov	r5, r4
 800e7ea:	4628      	mov	r0, r5
 800e7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7f0:	f000 f841 	bl	800e876 <_malloc_usable_size_r>
 800e7f4:	4284      	cmp	r4, r0
 800e7f6:	4607      	mov	r7, r0
 800e7f8:	d802      	bhi.n	800e800 <_realloc_r+0x34>
 800e7fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e7fe:	d812      	bhi.n	800e826 <_realloc_r+0x5a>
 800e800:	4621      	mov	r1, r4
 800e802:	4640      	mov	r0, r8
 800e804:	f7fd f9ba 	bl	800bb7c <_malloc_r>
 800e808:	4605      	mov	r5, r0
 800e80a:	2800      	cmp	r0, #0
 800e80c:	d0ed      	beq.n	800e7ea <_realloc_r+0x1e>
 800e80e:	42bc      	cmp	r4, r7
 800e810:	4622      	mov	r2, r4
 800e812:	4631      	mov	r1, r6
 800e814:	bf28      	it	cs
 800e816:	463a      	movcs	r2, r7
 800e818:	f7ff ff84 	bl	800e724 <memcpy>
 800e81c:	4631      	mov	r1, r6
 800e81e:	4640      	mov	r0, r8
 800e820:	f7fe ffd0 	bl	800d7c4 <_free_r>
 800e824:	e7e1      	b.n	800e7ea <_realloc_r+0x1e>
 800e826:	4635      	mov	r5, r6
 800e828:	e7df      	b.n	800e7ea <_realloc_r+0x1e>

0800e82a <__ascii_wctomb>:
 800e82a:	b149      	cbz	r1, 800e840 <__ascii_wctomb+0x16>
 800e82c:	2aff      	cmp	r2, #255	; 0xff
 800e82e:	bf85      	ittet	hi
 800e830:	238a      	movhi	r3, #138	; 0x8a
 800e832:	6003      	strhi	r3, [r0, #0]
 800e834:	700a      	strbls	r2, [r1, #0]
 800e836:	f04f 30ff 	movhi.w	r0, #4294967295
 800e83a:	bf98      	it	ls
 800e83c:	2001      	movls	r0, #1
 800e83e:	4770      	bx	lr
 800e840:	4608      	mov	r0, r1
 800e842:	4770      	bx	lr

0800e844 <fiprintf>:
 800e844:	b40e      	push	{r1, r2, r3}
 800e846:	b503      	push	{r0, r1, lr}
 800e848:	4601      	mov	r1, r0
 800e84a:	ab03      	add	r3, sp, #12
 800e84c:	4805      	ldr	r0, [pc, #20]	; (800e864 <fiprintf+0x20>)
 800e84e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e852:	6800      	ldr	r0, [r0, #0]
 800e854:	9301      	str	r3, [sp, #4]
 800e856:	f7ff fcff 	bl	800e258 <_vfiprintf_r>
 800e85a:	b002      	add	sp, #8
 800e85c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e860:	b003      	add	sp, #12
 800e862:	4770      	bx	lr
 800e864:	200000a0 	.word	0x200000a0

0800e868 <abort>:
 800e868:	b508      	push	{r3, lr}
 800e86a:	2006      	movs	r0, #6
 800e86c:	f000 f834 	bl	800e8d8 <raise>
 800e870:	2001      	movs	r0, #1
 800e872:	f7f4 fe0d 	bl	8003490 <_exit>

0800e876 <_malloc_usable_size_r>:
 800e876:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e87a:	1f18      	subs	r0, r3, #4
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	bfbc      	itt	lt
 800e880:	580b      	ldrlt	r3, [r1, r0]
 800e882:	18c0      	addlt	r0, r0, r3
 800e884:	4770      	bx	lr

0800e886 <_raise_r>:
 800e886:	291f      	cmp	r1, #31
 800e888:	b538      	push	{r3, r4, r5, lr}
 800e88a:	4604      	mov	r4, r0
 800e88c:	460d      	mov	r5, r1
 800e88e:	d904      	bls.n	800e89a <_raise_r+0x14>
 800e890:	2316      	movs	r3, #22
 800e892:	6003      	str	r3, [r0, #0]
 800e894:	f04f 30ff 	mov.w	r0, #4294967295
 800e898:	bd38      	pop	{r3, r4, r5, pc}
 800e89a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e89c:	b112      	cbz	r2, 800e8a4 <_raise_r+0x1e>
 800e89e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8a2:	b94b      	cbnz	r3, 800e8b8 <_raise_r+0x32>
 800e8a4:	4620      	mov	r0, r4
 800e8a6:	f000 f831 	bl	800e90c <_getpid_r>
 800e8aa:	462a      	mov	r2, r5
 800e8ac:	4601      	mov	r1, r0
 800e8ae:	4620      	mov	r0, r4
 800e8b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8b4:	f000 b818 	b.w	800e8e8 <_kill_r>
 800e8b8:	2b01      	cmp	r3, #1
 800e8ba:	d00a      	beq.n	800e8d2 <_raise_r+0x4c>
 800e8bc:	1c59      	adds	r1, r3, #1
 800e8be:	d103      	bne.n	800e8c8 <_raise_r+0x42>
 800e8c0:	2316      	movs	r3, #22
 800e8c2:	6003      	str	r3, [r0, #0]
 800e8c4:	2001      	movs	r0, #1
 800e8c6:	e7e7      	b.n	800e898 <_raise_r+0x12>
 800e8c8:	2400      	movs	r4, #0
 800e8ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	4798      	blx	r3
 800e8d2:	2000      	movs	r0, #0
 800e8d4:	e7e0      	b.n	800e898 <_raise_r+0x12>
	...

0800e8d8 <raise>:
 800e8d8:	4b02      	ldr	r3, [pc, #8]	; (800e8e4 <raise+0xc>)
 800e8da:	4601      	mov	r1, r0
 800e8dc:	6818      	ldr	r0, [r3, #0]
 800e8de:	f7ff bfd2 	b.w	800e886 <_raise_r>
 800e8e2:	bf00      	nop
 800e8e4:	200000a0 	.word	0x200000a0

0800e8e8 <_kill_r>:
 800e8e8:	b538      	push	{r3, r4, r5, lr}
 800e8ea:	4d07      	ldr	r5, [pc, #28]	; (800e908 <_kill_r+0x20>)
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	4604      	mov	r4, r0
 800e8f0:	4608      	mov	r0, r1
 800e8f2:	4611      	mov	r1, r2
 800e8f4:	602b      	str	r3, [r5, #0]
 800e8f6:	f7f4 fdbb 	bl	8003470 <_kill>
 800e8fa:	1c43      	adds	r3, r0, #1
 800e8fc:	d102      	bne.n	800e904 <_kill_r+0x1c>
 800e8fe:	682b      	ldr	r3, [r5, #0]
 800e900:	b103      	cbz	r3, 800e904 <_kill_r+0x1c>
 800e902:	6023      	str	r3, [r4, #0]
 800e904:	bd38      	pop	{r3, r4, r5, pc}
 800e906:	bf00      	nop
 800e908:	20000b6c 	.word	0x20000b6c

0800e90c <_getpid_r>:
 800e90c:	f7f4 bda8 	b.w	8003460 <_getpid>

0800e910 <pow>:
 800e910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e912:	ed2d 8b02 	vpush	{d8}
 800e916:	eeb0 8a40 	vmov.f32	s16, s0
 800e91a:	eef0 8a60 	vmov.f32	s17, s1
 800e91e:	ec55 4b11 	vmov	r4, r5, d1
 800e922:	f000 f871 	bl	800ea08 <__ieee754_pow>
 800e926:	4622      	mov	r2, r4
 800e928:	462b      	mov	r3, r5
 800e92a:	4620      	mov	r0, r4
 800e92c:	4629      	mov	r1, r5
 800e92e:	ec57 6b10 	vmov	r6, r7, d0
 800e932:	f7f2 f923 	bl	8000b7c <__aeabi_dcmpun>
 800e936:	2800      	cmp	r0, #0
 800e938:	d13b      	bne.n	800e9b2 <pow+0xa2>
 800e93a:	ec51 0b18 	vmov	r0, r1, d8
 800e93e:	2200      	movs	r2, #0
 800e940:	2300      	movs	r3, #0
 800e942:	f7f2 f8e9 	bl	8000b18 <__aeabi_dcmpeq>
 800e946:	b1b8      	cbz	r0, 800e978 <pow+0x68>
 800e948:	2200      	movs	r2, #0
 800e94a:	2300      	movs	r3, #0
 800e94c:	4620      	mov	r0, r4
 800e94e:	4629      	mov	r1, r5
 800e950:	f7f2 f8e2 	bl	8000b18 <__aeabi_dcmpeq>
 800e954:	2800      	cmp	r0, #0
 800e956:	d146      	bne.n	800e9e6 <pow+0xd6>
 800e958:	ec45 4b10 	vmov	d0, r4, r5
 800e95c:	f000 f848 	bl	800e9f0 <finite>
 800e960:	b338      	cbz	r0, 800e9b2 <pow+0xa2>
 800e962:	2200      	movs	r2, #0
 800e964:	2300      	movs	r3, #0
 800e966:	4620      	mov	r0, r4
 800e968:	4629      	mov	r1, r5
 800e96a:	f7f2 f8df 	bl	8000b2c <__aeabi_dcmplt>
 800e96e:	b300      	cbz	r0, 800e9b2 <pow+0xa2>
 800e970:	f7fe f880 	bl	800ca74 <__errno>
 800e974:	2322      	movs	r3, #34	; 0x22
 800e976:	e01b      	b.n	800e9b0 <pow+0xa0>
 800e978:	ec47 6b10 	vmov	d0, r6, r7
 800e97c:	f000 f838 	bl	800e9f0 <finite>
 800e980:	b9e0      	cbnz	r0, 800e9bc <pow+0xac>
 800e982:	eeb0 0a48 	vmov.f32	s0, s16
 800e986:	eef0 0a68 	vmov.f32	s1, s17
 800e98a:	f000 f831 	bl	800e9f0 <finite>
 800e98e:	b1a8      	cbz	r0, 800e9bc <pow+0xac>
 800e990:	ec45 4b10 	vmov	d0, r4, r5
 800e994:	f000 f82c 	bl	800e9f0 <finite>
 800e998:	b180      	cbz	r0, 800e9bc <pow+0xac>
 800e99a:	4632      	mov	r2, r6
 800e99c:	463b      	mov	r3, r7
 800e99e:	4630      	mov	r0, r6
 800e9a0:	4639      	mov	r1, r7
 800e9a2:	f7f2 f8eb 	bl	8000b7c <__aeabi_dcmpun>
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	d0e2      	beq.n	800e970 <pow+0x60>
 800e9aa:	f7fe f863 	bl	800ca74 <__errno>
 800e9ae:	2321      	movs	r3, #33	; 0x21
 800e9b0:	6003      	str	r3, [r0, #0]
 800e9b2:	ecbd 8b02 	vpop	{d8}
 800e9b6:	ec47 6b10 	vmov	d0, r6, r7
 800e9ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9bc:	2200      	movs	r2, #0
 800e9be:	2300      	movs	r3, #0
 800e9c0:	4630      	mov	r0, r6
 800e9c2:	4639      	mov	r1, r7
 800e9c4:	f7f2 f8a8 	bl	8000b18 <__aeabi_dcmpeq>
 800e9c8:	2800      	cmp	r0, #0
 800e9ca:	d0f2      	beq.n	800e9b2 <pow+0xa2>
 800e9cc:	eeb0 0a48 	vmov.f32	s0, s16
 800e9d0:	eef0 0a68 	vmov.f32	s1, s17
 800e9d4:	f000 f80c 	bl	800e9f0 <finite>
 800e9d8:	2800      	cmp	r0, #0
 800e9da:	d0ea      	beq.n	800e9b2 <pow+0xa2>
 800e9dc:	ec45 4b10 	vmov	d0, r4, r5
 800e9e0:	f000 f806 	bl	800e9f0 <finite>
 800e9e4:	e7c3      	b.n	800e96e <pow+0x5e>
 800e9e6:	4f01      	ldr	r7, [pc, #4]	; (800e9ec <pow+0xdc>)
 800e9e8:	2600      	movs	r6, #0
 800e9ea:	e7e2      	b.n	800e9b2 <pow+0xa2>
 800e9ec:	3ff00000 	.word	0x3ff00000

0800e9f0 <finite>:
 800e9f0:	b082      	sub	sp, #8
 800e9f2:	ed8d 0b00 	vstr	d0, [sp]
 800e9f6:	9801      	ldr	r0, [sp, #4]
 800e9f8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e9fc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ea00:	0fc0      	lsrs	r0, r0, #31
 800ea02:	b002      	add	sp, #8
 800ea04:	4770      	bx	lr
	...

0800ea08 <__ieee754_pow>:
 800ea08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea0c:	ed2d 8b06 	vpush	{d8-d10}
 800ea10:	b089      	sub	sp, #36	; 0x24
 800ea12:	ed8d 1b00 	vstr	d1, [sp]
 800ea16:	e9dd 2900 	ldrd	r2, r9, [sp]
 800ea1a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800ea1e:	ea58 0102 	orrs.w	r1, r8, r2
 800ea22:	ec57 6b10 	vmov	r6, r7, d0
 800ea26:	d115      	bne.n	800ea54 <__ieee754_pow+0x4c>
 800ea28:	19b3      	adds	r3, r6, r6
 800ea2a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800ea2e:	4152      	adcs	r2, r2
 800ea30:	4299      	cmp	r1, r3
 800ea32:	4b89      	ldr	r3, [pc, #548]	; (800ec58 <__ieee754_pow+0x250>)
 800ea34:	4193      	sbcs	r3, r2
 800ea36:	f080 84d1 	bcs.w	800f3dc <__ieee754_pow+0x9d4>
 800ea3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea3e:	4630      	mov	r0, r6
 800ea40:	4639      	mov	r1, r7
 800ea42:	f7f1 fc4b 	bl	80002dc <__adddf3>
 800ea46:	ec41 0b10 	vmov	d0, r0, r1
 800ea4a:	b009      	add	sp, #36	; 0x24
 800ea4c:	ecbd 8b06 	vpop	{d8-d10}
 800ea50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea54:	4b81      	ldr	r3, [pc, #516]	; (800ec5c <__ieee754_pow+0x254>)
 800ea56:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800ea5a:	429c      	cmp	r4, r3
 800ea5c:	ee10 aa10 	vmov	sl, s0
 800ea60:	463d      	mov	r5, r7
 800ea62:	dc06      	bgt.n	800ea72 <__ieee754_pow+0x6a>
 800ea64:	d101      	bne.n	800ea6a <__ieee754_pow+0x62>
 800ea66:	2e00      	cmp	r6, #0
 800ea68:	d1e7      	bne.n	800ea3a <__ieee754_pow+0x32>
 800ea6a:	4598      	cmp	r8, r3
 800ea6c:	dc01      	bgt.n	800ea72 <__ieee754_pow+0x6a>
 800ea6e:	d10f      	bne.n	800ea90 <__ieee754_pow+0x88>
 800ea70:	b172      	cbz	r2, 800ea90 <__ieee754_pow+0x88>
 800ea72:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ea76:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ea7a:	ea55 050a 	orrs.w	r5, r5, sl
 800ea7e:	d1dc      	bne.n	800ea3a <__ieee754_pow+0x32>
 800ea80:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ea84:	18db      	adds	r3, r3, r3
 800ea86:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ea8a:	4152      	adcs	r2, r2
 800ea8c:	429d      	cmp	r5, r3
 800ea8e:	e7d0      	b.n	800ea32 <__ieee754_pow+0x2a>
 800ea90:	2d00      	cmp	r5, #0
 800ea92:	da3b      	bge.n	800eb0c <__ieee754_pow+0x104>
 800ea94:	4b72      	ldr	r3, [pc, #456]	; (800ec60 <__ieee754_pow+0x258>)
 800ea96:	4598      	cmp	r8, r3
 800ea98:	dc51      	bgt.n	800eb3e <__ieee754_pow+0x136>
 800ea9a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ea9e:	4598      	cmp	r8, r3
 800eaa0:	f340 84ab 	ble.w	800f3fa <__ieee754_pow+0x9f2>
 800eaa4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800eaa8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800eaac:	2b14      	cmp	r3, #20
 800eaae:	dd0f      	ble.n	800ead0 <__ieee754_pow+0xc8>
 800eab0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800eab4:	fa22 f103 	lsr.w	r1, r2, r3
 800eab8:	fa01 f303 	lsl.w	r3, r1, r3
 800eabc:	4293      	cmp	r3, r2
 800eabe:	f040 849c 	bne.w	800f3fa <__ieee754_pow+0x9f2>
 800eac2:	f001 0101 	and.w	r1, r1, #1
 800eac6:	f1c1 0302 	rsb	r3, r1, #2
 800eaca:	9304      	str	r3, [sp, #16]
 800eacc:	b182      	cbz	r2, 800eaf0 <__ieee754_pow+0xe8>
 800eace:	e05f      	b.n	800eb90 <__ieee754_pow+0x188>
 800ead0:	2a00      	cmp	r2, #0
 800ead2:	d15b      	bne.n	800eb8c <__ieee754_pow+0x184>
 800ead4:	f1c3 0314 	rsb	r3, r3, #20
 800ead8:	fa48 f103 	asr.w	r1, r8, r3
 800eadc:	fa01 f303 	lsl.w	r3, r1, r3
 800eae0:	4543      	cmp	r3, r8
 800eae2:	f040 8487 	bne.w	800f3f4 <__ieee754_pow+0x9ec>
 800eae6:	f001 0101 	and.w	r1, r1, #1
 800eaea:	f1c1 0302 	rsb	r3, r1, #2
 800eaee:	9304      	str	r3, [sp, #16]
 800eaf0:	4b5c      	ldr	r3, [pc, #368]	; (800ec64 <__ieee754_pow+0x25c>)
 800eaf2:	4598      	cmp	r8, r3
 800eaf4:	d132      	bne.n	800eb5c <__ieee754_pow+0x154>
 800eaf6:	f1b9 0f00 	cmp.w	r9, #0
 800eafa:	f280 8477 	bge.w	800f3ec <__ieee754_pow+0x9e4>
 800eafe:	4959      	ldr	r1, [pc, #356]	; (800ec64 <__ieee754_pow+0x25c>)
 800eb00:	4632      	mov	r2, r6
 800eb02:	463b      	mov	r3, r7
 800eb04:	2000      	movs	r0, #0
 800eb06:	f7f1 fec9 	bl	800089c <__aeabi_ddiv>
 800eb0a:	e79c      	b.n	800ea46 <__ieee754_pow+0x3e>
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	9304      	str	r3, [sp, #16]
 800eb10:	2a00      	cmp	r2, #0
 800eb12:	d13d      	bne.n	800eb90 <__ieee754_pow+0x188>
 800eb14:	4b51      	ldr	r3, [pc, #324]	; (800ec5c <__ieee754_pow+0x254>)
 800eb16:	4598      	cmp	r8, r3
 800eb18:	d1ea      	bne.n	800eaf0 <__ieee754_pow+0xe8>
 800eb1a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800eb1e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800eb22:	ea53 030a 	orrs.w	r3, r3, sl
 800eb26:	f000 8459 	beq.w	800f3dc <__ieee754_pow+0x9d4>
 800eb2a:	4b4f      	ldr	r3, [pc, #316]	; (800ec68 <__ieee754_pow+0x260>)
 800eb2c:	429c      	cmp	r4, r3
 800eb2e:	dd08      	ble.n	800eb42 <__ieee754_pow+0x13a>
 800eb30:	f1b9 0f00 	cmp.w	r9, #0
 800eb34:	f2c0 8456 	blt.w	800f3e4 <__ieee754_pow+0x9dc>
 800eb38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb3c:	e783      	b.n	800ea46 <__ieee754_pow+0x3e>
 800eb3e:	2302      	movs	r3, #2
 800eb40:	e7e5      	b.n	800eb0e <__ieee754_pow+0x106>
 800eb42:	f1b9 0f00 	cmp.w	r9, #0
 800eb46:	f04f 0000 	mov.w	r0, #0
 800eb4a:	f04f 0100 	mov.w	r1, #0
 800eb4e:	f6bf af7a 	bge.w	800ea46 <__ieee754_pow+0x3e>
 800eb52:	e9dd 0300 	ldrd	r0, r3, [sp]
 800eb56:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800eb5a:	e774      	b.n	800ea46 <__ieee754_pow+0x3e>
 800eb5c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800eb60:	d106      	bne.n	800eb70 <__ieee754_pow+0x168>
 800eb62:	4632      	mov	r2, r6
 800eb64:	463b      	mov	r3, r7
 800eb66:	4630      	mov	r0, r6
 800eb68:	4639      	mov	r1, r7
 800eb6a:	f7f1 fd6d 	bl	8000648 <__aeabi_dmul>
 800eb6e:	e76a      	b.n	800ea46 <__ieee754_pow+0x3e>
 800eb70:	4b3e      	ldr	r3, [pc, #248]	; (800ec6c <__ieee754_pow+0x264>)
 800eb72:	4599      	cmp	r9, r3
 800eb74:	d10c      	bne.n	800eb90 <__ieee754_pow+0x188>
 800eb76:	2d00      	cmp	r5, #0
 800eb78:	db0a      	blt.n	800eb90 <__ieee754_pow+0x188>
 800eb7a:	ec47 6b10 	vmov	d0, r6, r7
 800eb7e:	b009      	add	sp, #36	; 0x24
 800eb80:	ecbd 8b06 	vpop	{d8-d10}
 800eb84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb88:	f000 bd20 	b.w	800f5cc <__ieee754_sqrt>
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	9304      	str	r3, [sp, #16]
 800eb90:	ec47 6b10 	vmov	d0, r6, r7
 800eb94:	f000 fc62 	bl	800f45c <fabs>
 800eb98:	ec51 0b10 	vmov	r0, r1, d0
 800eb9c:	f1ba 0f00 	cmp.w	sl, #0
 800eba0:	d129      	bne.n	800ebf6 <__ieee754_pow+0x1ee>
 800eba2:	b124      	cbz	r4, 800ebae <__ieee754_pow+0x1a6>
 800eba4:	4b2f      	ldr	r3, [pc, #188]	; (800ec64 <__ieee754_pow+0x25c>)
 800eba6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ebaa:	429a      	cmp	r2, r3
 800ebac:	d123      	bne.n	800ebf6 <__ieee754_pow+0x1ee>
 800ebae:	f1b9 0f00 	cmp.w	r9, #0
 800ebb2:	da05      	bge.n	800ebc0 <__ieee754_pow+0x1b8>
 800ebb4:	4602      	mov	r2, r0
 800ebb6:	460b      	mov	r3, r1
 800ebb8:	2000      	movs	r0, #0
 800ebba:	492a      	ldr	r1, [pc, #168]	; (800ec64 <__ieee754_pow+0x25c>)
 800ebbc:	f7f1 fe6e 	bl	800089c <__aeabi_ddiv>
 800ebc0:	2d00      	cmp	r5, #0
 800ebc2:	f6bf af40 	bge.w	800ea46 <__ieee754_pow+0x3e>
 800ebc6:	9b04      	ldr	r3, [sp, #16]
 800ebc8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ebcc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ebd0:	431c      	orrs	r4, r3
 800ebd2:	d108      	bne.n	800ebe6 <__ieee754_pow+0x1de>
 800ebd4:	4602      	mov	r2, r0
 800ebd6:	460b      	mov	r3, r1
 800ebd8:	4610      	mov	r0, r2
 800ebda:	4619      	mov	r1, r3
 800ebdc:	f7f1 fb7c 	bl	80002d8 <__aeabi_dsub>
 800ebe0:	4602      	mov	r2, r0
 800ebe2:	460b      	mov	r3, r1
 800ebe4:	e78f      	b.n	800eb06 <__ieee754_pow+0xfe>
 800ebe6:	9b04      	ldr	r3, [sp, #16]
 800ebe8:	2b01      	cmp	r3, #1
 800ebea:	f47f af2c 	bne.w	800ea46 <__ieee754_pow+0x3e>
 800ebee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ebf2:	4619      	mov	r1, r3
 800ebf4:	e727      	b.n	800ea46 <__ieee754_pow+0x3e>
 800ebf6:	0feb      	lsrs	r3, r5, #31
 800ebf8:	3b01      	subs	r3, #1
 800ebfa:	9306      	str	r3, [sp, #24]
 800ebfc:	9a06      	ldr	r2, [sp, #24]
 800ebfe:	9b04      	ldr	r3, [sp, #16]
 800ec00:	4313      	orrs	r3, r2
 800ec02:	d102      	bne.n	800ec0a <__ieee754_pow+0x202>
 800ec04:	4632      	mov	r2, r6
 800ec06:	463b      	mov	r3, r7
 800ec08:	e7e6      	b.n	800ebd8 <__ieee754_pow+0x1d0>
 800ec0a:	4b19      	ldr	r3, [pc, #100]	; (800ec70 <__ieee754_pow+0x268>)
 800ec0c:	4598      	cmp	r8, r3
 800ec0e:	f340 80fb 	ble.w	800ee08 <__ieee754_pow+0x400>
 800ec12:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ec16:	4598      	cmp	r8, r3
 800ec18:	4b13      	ldr	r3, [pc, #76]	; (800ec68 <__ieee754_pow+0x260>)
 800ec1a:	dd0c      	ble.n	800ec36 <__ieee754_pow+0x22e>
 800ec1c:	429c      	cmp	r4, r3
 800ec1e:	dc0f      	bgt.n	800ec40 <__ieee754_pow+0x238>
 800ec20:	f1b9 0f00 	cmp.w	r9, #0
 800ec24:	da0f      	bge.n	800ec46 <__ieee754_pow+0x23e>
 800ec26:	2000      	movs	r0, #0
 800ec28:	b009      	add	sp, #36	; 0x24
 800ec2a:	ecbd 8b06 	vpop	{d8-d10}
 800ec2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec32:	f000 bcc2 	b.w	800f5ba <__math_oflow>
 800ec36:	429c      	cmp	r4, r3
 800ec38:	dbf2      	blt.n	800ec20 <__ieee754_pow+0x218>
 800ec3a:	4b0a      	ldr	r3, [pc, #40]	; (800ec64 <__ieee754_pow+0x25c>)
 800ec3c:	429c      	cmp	r4, r3
 800ec3e:	dd19      	ble.n	800ec74 <__ieee754_pow+0x26c>
 800ec40:	f1b9 0f00 	cmp.w	r9, #0
 800ec44:	dcef      	bgt.n	800ec26 <__ieee754_pow+0x21e>
 800ec46:	2000      	movs	r0, #0
 800ec48:	b009      	add	sp, #36	; 0x24
 800ec4a:	ecbd 8b06 	vpop	{d8-d10}
 800ec4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec52:	f000 bca9 	b.w	800f5a8 <__math_uflow>
 800ec56:	bf00      	nop
 800ec58:	fff00000 	.word	0xfff00000
 800ec5c:	7ff00000 	.word	0x7ff00000
 800ec60:	433fffff 	.word	0x433fffff
 800ec64:	3ff00000 	.word	0x3ff00000
 800ec68:	3fefffff 	.word	0x3fefffff
 800ec6c:	3fe00000 	.word	0x3fe00000
 800ec70:	41e00000 	.word	0x41e00000
 800ec74:	4b60      	ldr	r3, [pc, #384]	; (800edf8 <__ieee754_pow+0x3f0>)
 800ec76:	2200      	movs	r2, #0
 800ec78:	f7f1 fb2e 	bl	80002d8 <__aeabi_dsub>
 800ec7c:	a354      	add	r3, pc, #336	; (adr r3, 800edd0 <__ieee754_pow+0x3c8>)
 800ec7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec82:	4604      	mov	r4, r0
 800ec84:	460d      	mov	r5, r1
 800ec86:	f7f1 fcdf 	bl	8000648 <__aeabi_dmul>
 800ec8a:	a353      	add	r3, pc, #332	; (adr r3, 800edd8 <__ieee754_pow+0x3d0>)
 800ec8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec90:	4606      	mov	r6, r0
 800ec92:	460f      	mov	r7, r1
 800ec94:	4620      	mov	r0, r4
 800ec96:	4629      	mov	r1, r5
 800ec98:	f7f1 fcd6 	bl	8000648 <__aeabi_dmul>
 800ec9c:	4b57      	ldr	r3, [pc, #348]	; (800edfc <__ieee754_pow+0x3f4>)
 800ec9e:	4682      	mov	sl, r0
 800eca0:	468b      	mov	fp, r1
 800eca2:	2200      	movs	r2, #0
 800eca4:	4620      	mov	r0, r4
 800eca6:	4629      	mov	r1, r5
 800eca8:	f7f1 fcce 	bl	8000648 <__aeabi_dmul>
 800ecac:	4602      	mov	r2, r0
 800ecae:	460b      	mov	r3, r1
 800ecb0:	a14b      	add	r1, pc, #300	; (adr r1, 800ede0 <__ieee754_pow+0x3d8>)
 800ecb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecb6:	f7f1 fb0f 	bl	80002d8 <__aeabi_dsub>
 800ecba:	4622      	mov	r2, r4
 800ecbc:	462b      	mov	r3, r5
 800ecbe:	f7f1 fcc3 	bl	8000648 <__aeabi_dmul>
 800ecc2:	4602      	mov	r2, r0
 800ecc4:	460b      	mov	r3, r1
 800ecc6:	2000      	movs	r0, #0
 800ecc8:	494d      	ldr	r1, [pc, #308]	; (800ee00 <__ieee754_pow+0x3f8>)
 800ecca:	f7f1 fb05 	bl	80002d8 <__aeabi_dsub>
 800ecce:	4622      	mov	r2, r4
 800ecd0:	4680      	mov	r8, r0
 800ecd2:	4689      	mov	r9, r1
 800ecd4:	462b      	mov	r3, r5
 800ecd6:	4620      	mov	r0, r4
 800ecd8:	4629      	mov	r1, r5
 800ecda:	f7f1 fcb5 	bl	8000648 <__aeabi_dmul>
 800ecde:	4602      	mov	r2, r0
 800ece0:	460b      	mov	r3, r1
 800ece2:	4640      	mov	r0, r8
 800ece4:	4649      	mov	r1, r9
 800ece6:	f7f1 fcaf 	bl	8000648 <__aeabi_dmul>
 800ecea:	a33f      	add	r3, pc, #252	; (adr r3, 800ede8 <__ieee754_pow+0x3e0>)
 800ecec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf0:	f7f1 fcaa 	bl	8000648 <__aeabi_dmul>
 800ecf4:	4602      	mov	r2, r0
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	4650      	mov	r0, sl
 800ecfa:	4659      	mov	r1, fp
 800ecfc:	f7f1 faec 	bl	80002d8 <__aeabi_dsub>
 800ed00:	4602      	mov	r2, r0
 800ed02:	460b      	mov	r3, r1
 800ed04:	4680      	mov	r8, r0
 800ed06:	4689      	mov	r9, r1
 800ed08:	4630      	mov	r0, r6
 800ed0a:	4639      	mov	r1, r7
 800ed0c:	f7f1 fae6 	bl	80002dc <__adddf3>
 800ed10:	2000      	movs	r0, #0
 800ed12:	4632      	mov	r2, r6
 800ed14:	463b      	mov	r3, r7
 800ed16:	4604      	mov	r4, r0
 800ed18:	460d      	mov	r5, r1
 800ed1a:	f7f1 fadd 	bl	80002d8 <__aeabi_dsub>
 800ed1e:	4602      	mov	r2, r0
 800ed20:	460b      	mov	r3, r1
 800ed22:	4640      	mov	r0, r8
 800ed24:	4649      	mov	r1, r9
 800ed26:	f7f1 fad7 	bl	80002d8 <__aeabi_dsub>
 800ed2a:	9b04      	ldr	r3, [sp, #16]
 800ed2c:	9a06      	ldr	r2, [sp, #24]
 800ed2e:	3b01      	subs	r3, #1
 800ed30:	4313      	orrs	r3, r2
 800ed32:	4682      	mov	sl, r0
 800ed34:	468b      	mov	fp, r1
 800ed36:	f040 81e7 	bne.w	800f108 <__ieee754_pow+0x700>
 800ed3a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800edf0 <__ieee754_pow+0x3e8>
 800ed3e:	eeb0 8a47 	vmov.f32	s16, s14
 800ed42:	eef0 8a67 	vmov.f32	s17, s15
 800ed46:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ed4a:	2600      	movs	r6, #0
 800ed4c:	4632      	mov	r2, r6
 800ed4e:	463b      	mov	r3, r7
 800ed50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed54:	f7f1 fac0 	bl	80002d8 <__aeabi_dsub>
 800ed58:	4622      	mov	r2, r4
 800ed5a:	462b      	mov	r3, r5
 800ed5c:	f7f1 fc74 	bl	8000648 <__aeabi_dmul>
 800ed60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ed64:	4680      	mov	r8, r0
 800ed66:	4689      	mov	r9, r1
 800ed68:	4650      	mov	r0, sl
 800ed6a:	4659      	mov	r1, fp
 800ed6c:	f7f1 fc6c 	bl	8000648 <__aeabi_dmul>
 800ed70:	4602      	mov	r2, r0
 800ed72:	460b      	mov	r3, r1
 800ed74:	4640      	mov	r0, r8
 800ed76:	4649      	mov	r1, r9
 800ed78:	f7f1 fab0 	bl	80002dc <__adddf3>
 800ed7c:	4632      	mov	r2, r6
 800ed7e:	463b      	mov	r3, r7
 800ed80:	4680      	mov	r8, r0
 800ed82:	4689      	mov	r9, r1
 800ed84:	4620      	mov	r0, r4
 800ed86:	4629      	mov	r1, r5
 800ed88:	f7f1 fc5e 	bl	8000648 <__aeabi_dmul>
 800ed8c:	460b      	mov	r3, r1
 800ed8e:	4604      	mov	r4, r0
 800ed90:	460d      	mov	r5, r1
 800ed92:	4602      	mov	r2, r0
 800ed94:	4649      	mov	r1, r9
 800ed96:	4640      	mov	r0, r8
 800ed98:	f7f1 faa0 	bl	80002dc <__adddf3>
 800ed9c:	4b19      	ldr	r3, [pc, #100]	; (800ee04 <__ieee754_pow+0x3fc>)
 800ed9e:	4299      	cmp	r1, r3
 800eda0:	ec45 4b19 	vmov	d9, r4, r5
 800eda4:	4606      	mov	r6, r0
 800eda6:	460f      	mov	r7, r1
 800eda8:	468b      	mov	fp, r1
 800edaa:	f340 82f0 	ble.w	800f38e <__ieee754_pow+0x986>
 800edae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800edb2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800edb6:	4303      	orrs	r3, r0
 800edb8:	f000 81e4 	beq.w	800f184 <__ieee754_pow+0x77c>
 800edbc:	ec51 0b18 	vmov	r0, r1, d8
 800edc0:	2200      	movs	r2, #0
 800edc2:	2300      	movs	r3, #0
 800edc4:	f7f1 feb2 	bl	8000b2c <__aeabi_dcmplt>
 800edc8:	3800      	subs	r0, #0
 800edca:	bf18      	it	ne
 800edcc:	2001      	movne	r0, #1
 800edce:	e72b      	b.n	800ec28 <__ieee754_pow+0x220>
 800edd0:	60000000 	.word	0x60000000
 800edd4:	3ff71547 	.word	0x3ff71547
 800edd8:	f85ddf44 	.word	0xf85ddf44
 800eddc:	3e54ae0b 	.word	0x3e54ae0b
 800ede0:	55555555 	.word	0x55555555
 800ede4:	3fd55555 	.word	0x3fd55555
 800ede8:	652b82fe 	.word	0x652b82fe
 800edec:	3ff71547 	.word	0x3ff71547
 800edf0:	00000000 	.word	0x00000000
 800edf4:	bff00000 	.word	0xbff00000
 800edf8:	3ff00000 	.word	0x3ff00000
 800edfc:	3fd00000 	.word	0x3fd00000
 800ee00:	3fe00000 	.word	0x3fe00000
 800ee04:	408fffff 	.word	0x408fffff
 800ee08:	4bd5      	ldr	r3, [pc, #852]	; (800f160 <__ieee754_pow+0x758>)
 800ee0a:	402b      	ands	r3, r5
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	b92b      	cbnz	r3, 800ee1c <__ieee754_pow+0x414>
 800ee10:	4bd4      	ldr	r3, [pc, #848]	; (800f164 <__ieee754_pow+0x75c>)
 800ee12:	f7f1 fc19 	bl	8000648 <__aeabi_dmul>
 800ee16:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ee1a:	460c      	mov	r4, r1
 800ee1c:	1523      	asrs	r3, r4, #20
 800ee1e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ee22:	4413      	add	r3, r2
 800ee24:	9305      	str	r3, [sp, #20]
 800ee26:	4bd0      	ldr	r3, [pc, #832]	; (800f168 <__ieee754_pow+0x760>)
 800ee28:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ee2c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ee30:	429c      	cmp	r4, r3
 800ee32:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ee36:	dd08      	ble.n	800ee4a <__ieee754_pow+0x442>
 800ee38:	4bcc      	ldr	r3, [pc, #816]	; (800f16c <__ieee754_pow+0x764>)
 800ee3a:	429c      	cmp	r4, r3
 800ee3c:	f340 8162 	ble.w	800f104 <__ieee754_pow+0x6fc>
 800ee40:	9b05      	ldr	r3, [sp, #20]
 800ee42:	3301      	adds	r3, #1
 800ee44:	9305      	str	r3, [sp, #20]
 800ee46:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ee4a:	2400      	movs	r4, #0
 800ee4c:	00e3      	lsls	r3, r4, #3
 800ee4e:	9307      	str	r3, [sp, #28]
 800ee50:	4bc7      	ldr	r3, [pc, #796]	; (800f170 <__ieee754_pow+0x768>)
 800ee52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ee56:	ed93 7b00 	vldr	d7, [r3]
 800ee5a:	4629      	mov	r1, r5
 800ee5c:	ec53 2b17 	vmov	r2, r3, d7
 800ee60:	eeb0 9a47 	vmov.f32	s18, s14
 800ee64:	eef0 9a67 	vmov.f32	s19, s15
 800ee68:	4682      	mov	sl, r0
 800ee6a:	f7f1 fa35 	bl	80002d8 <__aeabi_dsub>
 800ee6e:	4652      	mov	r2, sl
 800ee70:	4606      	mov	r6, r0
 800ee72:	460f      	mov	r7, r1
 800ee74:	462b      	mov	r3, r5
 800ee76:	ec51 0b19 	vmov	r0, r1, d9
 800ee7a:	f7f1 fa2f 	bl	80002dc <__adddf3>
 800ee7e:	4602      	mov	r2, r0
 800ee80:	460b      	mov	r3, r1
 800ee82:	2000      	movs	r0, #0
 800ee84:	49bb      	ldr	r1, [pc, #748]	; (800f174 <__ieee754_pow+0x76c>)
 800ee86:	f7f1 fd09 	bl	800089c <__aeabi_ddiv>
 800ee8a:	ec41 0b1a 	vmov	d10, r0, r1
 800ee8e:	4602      	mov	r2, r0
 800ee90:	460b      	mov	r3, r1
 800ee92:	4630      	mov	r0, r6
 800ee94:	4639      	mov	r1, r7
 800ee96:	f7f1 fbd7 	bl	8000648 <__aeabi_dmul>
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eea0:	9302      	str	r3, [sp, #8]
 800eea2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800eea6:	46ab      	mov	fp, r5
 800eea8:	106d      	asrs	r5, r5, #1
 800eeaa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800eeae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800eeb2:	ec41 0b18 	vmov	d8, r0, r1
 800eeb6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800eeba:	2200      	movs	r2, #0
 800eebc:	4640      	mov	r0, r8
 800eebe:	4649      	mov	r1, r9
 800eec0:	4614      	mov	r4, r2
 800eec2:	461d      	mov	r5, r3
 800eec4:	f7f1 fbc0 	bl	8000648 <__aeabi_dmul>
 800eec8:	4602      	mov	r2, r0
 800eeca:	460b      	mov	r3, r1
 800eecc:	4630      	mov	r0, r6
 800eece:	4639      	mov	r1, r7
 800eed0:	f7f1 fa02 	bl	80002d8 <__aeabi_dsub>
 800eed4:	ec53 2b19 	vmov	r2, r3, d9
 800eed8:	4606      	mov	r6, r0
 800eeda:	460f      	mov	r7, r1
 800eedc:	4620      	mov	r0, r4
 800eede:	4629      	mov	r1, r5
 800eee0:	f7f1 f9fa 	bl	80002d8 <__aeabi_dsub>
 800eee4:	4602      	mov	r2, r0
 800eee6:	460b      	mov	r3, r1
 800eee8:	4650      	mov	r0, sl
 800eeea:	4659      	mov	r1, fp
 800eeec:	f7f1 f9f4 	bl	80002d8 <__aeabi_dsub>
 800eef0:	4642      	mov	r2, r8
 800eef2:	464b      	mov	r3, r9
 800eef4:	f7f1 fba8 	bl	8000648 <__aeabi_dmul>
 800eef8:	4602      	mov	r2, r0
 800eefa:	460b      	mov	r3, r1
 800eefc:	4630      	mov	r0, r6
 800eefe:	4639      	mov	r1, r7
 800ef00:	f7f1 f9ea 	bl	80002d8 <__aeabi_dsub>
 800ef04:	ec53 2b1a 	vmov	r2, r3, d10
 800ef08:	f7f1 fb9e 	bl	8000648 <__aeabi_dmul>
 800ef0c:	ec53 2b18 	vmov	r2, r3, d8
 800ef10:	ec41 0b19 	vmov	d9, r0, r1
 800ef14:	ec51 0b18 	vmov	r0, r1, d8
 800ef18:	f7f1 fb96 	bl	8000648 <__aeabi_dmul>
 800ef1c:	a37c      	add	r3, pc, #496	; (adr r3, 800f110 <__ieee754_pow+0x708>)
 800ef1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef22:	4604      	mov	r4, r0
 800ef24:	460d      	mov	r5, r1
 800ef26:	f7f1 fb8f 	bl	8000648 <__aeabi_dmul>
 800ef2a:	a37b      	add	r3, pc, #492	; (adr r3, 800f118 <__ieee754_pow+0x710>)
 800ef2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef30:	f7f1 f9d4 	bl	80002dc <__adddf3>
 800ef34:	4622      	mov	r2, r4
 800ef36:	462b      	mov	r3, r5
 800ef38:	f7f1 fb86 	bl	8000648 <__aeabi_dmul>
 800ef3c:	a378      	add	r3, pc, #480	; (adr r3, 800f120 <__ieee754_pow+0x718>)
 800ef3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef42:	f7f1 f9cb 	bl	80002dc <__adddf3>
 800ef46:	4622      	mov	r2, r4
 800ef48:	462b      	mov	r3, r5
 800ef4a:	f7f1 fb7d 	bl	8000648 <__aeabi_dmul>
 800ef4e:	a376      	add	r3, pc, #472	; (adr r3, 800f128 <__ieee754_pow+0x720>)
 800ef50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef54:	f7f1 f9c2 	bl	80002dc <__adddf3>
 800ef58:	4622      	mov	r2, r4
 800ef5a:	462b      	mov	r3, r5
 800ef5c:	f7f1 fb74 	bl	8000648 <__aeabi_dmul>
 800ef60:	a373      	add	r3, pc, #460	; (adr r3, 800f130 <__ieee754_pow+0x728>)
 800ef62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef66:	f7f1 f9b9 	bl	80002dc <__adddf3>
 800ef6a:	4622      	mov	r2, r4
 800ef6c:	462b      	mov	r3, r5
 800ef6e:	f7f1 fb6b 	bl	8000648 <__aeabi_dmul>
 800ef72:	a371      	add	r3, pc, #452	; (adr r3, 800f138 <__ieee754_pow+0x730>)
 800ef74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef78:	f7f1 f9b0 	bl	80002dc <__adddf3>
 800ef7c:	4622      	mov	r2, r4
 800ef7e:	4606      	mov	r6, r0
 800ef80:	460f      	mov	r7, r1
 800ef82:	462b      	mov	r3, r5
 800ef84:	4620      	mov	r0, r4
 800ef86:	4629      	mov	r1, r5
 800ef88:	f7f1 fb5e 	bl	8000648 <__aeabi_dmul>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	460b      	mov	r3, r1
 800ef90:	4630      	mov	r0, r6
 800ef92:	4639      	mov	r1, r7
 800ef94:	f7f1 fb58 	bl	8000648 <__aeabi_dmul>
 800ef98:	4642      	mov	r2, r8
 800ef9a:	4604      	mov	r4, r0
 800ef9c:	460d      	mov	r5, r1
 800ef9e:	464b      	mov	r3, r9
 800efa0:	ec51 0b18 	vmov	r0, r1, d8
 800efa4:	f7f1 f99a 	bl	80002dc <__adddf3>
 800efa8:	ec53 2b19 	vmov	r2, r3, d9
 800efac:	f7f1 fb4c 	bl	8000648 <__aeabi_dmul>
 800efb0:	4622      	mov	r2, r4
 800efb2:	462b      	mov	r3, r5
 800efb4:	f7f1 f992 	bl	80002dc <__adddf3>
 800efb8:	4642      	mov	r2, r8
 800efba:	4682      	mov	sl, r0
 800efbc:	468b      	mov	fp, r1
 800efbe:	464b      	mov	r3, r9
 800efc0:	4640      	mov	r0, r8
 800efc2:	4649      	mov	r1, r9
 800efc4:	f7f1 fb40 	bl	8000648 <__aeabi_dmul>
 800efc8:	4b6b      	ldr	r3, [pc, #428]	; (800f178 <__ieee754_pow+0x770>)
 800efca:	2200      	movs	r2, #0
 800efcc:	4606      	mov	r6, r0
 800efce:	460f      	mov	r7, r1
 800efd0:	f7f1 f984 	bl	80002dc <__adddf3>
 800efd4:	4652      	mov	r2, sl
 800efd6:	465b      	mov	r3, fp
 800efd8:	f7f1 f980 	bl	80002dc <__adddf3>
 800efdc:	2000      	movs	r0, #0
 800efde:	4604      	mov	r4, r0
 800efe0:	460d      	mov	r5, r1
 800efe2:	4602      	mov	r2, r0
 800efe4:	460b      	mov	r3, r1
 800efe6:	4640      	mov	r0, r8
 800efe8:	4649      	mov	r1, r9
 800efea:	f7f1 fb2d 	bl	8000648 <__aeabi_dmul>
 800efee:	4b62      	ldr	r3, [pc, #392]	; (800f178 <__ieee754_pow+0x770>)
 800eff0:	4680      	mov	r8, r0
 800eff2:	4689      	mov	r9, r1
 800eff4:	2200      	movs	r2, #0
 800eff6:	4620      	mov	r0, r4
 800eff8:	4629      	mov	r1, r5
 800effa:	f7f1 f96d 	bl	80002d8 <__aeabi_dsub>
 800effe:	4632      	mov	r2, r6
 800f000:	463b      	mov	r3, r7
 800f002:	f7f1 f969 	bl	80002d8 <__aeabi_dsub>
 800f006:	4602      	mov	r2, r0
 800f008:	460b      	mov	r3, r1
 800f00a:	4650      	mov	r0, sl
 800f00c:	4659      	mov	r1, fp
 800f00e:	f7f1 f963 	bl	80002d8 <__aeabi_dsub>
 800f012:	ec53 2b18 	vmov	r2, r3, d8
 800f016:	f7f1 fb17 	bl	8000648 <__aeabi_dmul>
 800f01a:	4622      	mov	r2, r4
 800f01c:	4606      	mov	r6, r0
 800f01e:	460f      	mov	r7, r1
 800f020:	462b      	mov	r3, r5
 800f022:	ec51 0b19 	vmov	r0, r1, d9
 800f026:	f7f1 fb0f 	bl	8000648 <__aeabi_dmul>
 800f02a:	4602      	mov	r2, r0
 800f02c:	460b      	mov	r3, r1
 800f02e:	4630      	mov	r0, r6
 800f030:	4639      	mov	r1, r7
 800f032:	f7f1 f953 	bl	80002dc <__adddf3>
 800f036:	4606      	mov	r6, r0
 800f038:	460f      	mov	r7, r1
 800f03a:	4602      	mov	r2, r0
 800f03c:	460b      	mov	r3, r1
 800f03e:	4640      	mov	r0, r8
 800f040:	4649      	mov	r1, r9
 800f042:	f7f1 f94b 	bl	80002dc <__adddf3>
 800f046:	a33e      	add	r3, pc, #248	; (adr r3, 800f140 <__ieee754_pow+0x738>)
 800f048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f04c:	2000      	movs	r0, #0
 800f04e:	4604      	mov	r4, r0
 800f050:	460d      	mov	r5, r1
 800f052:	f7f1 faf9 	bl	8000648 <__aeabi_dmul>
 800f056:	4642      	mov	r2, r8
 800f058:	ec41 0b18 	vmov	d8, r0, r1
 800f05c:	464b      	mov	r3, r9
 800f05e:	4620      	mov	r0, r4
 800f060:	4629      	mov	r1, r5
 800f062:	f7f1 f939 	bl	80002d8 <__aeabi_dsub>
 800f066:	4602      	mov	r2, r0
 800f068:	460b      	mov	r3, r1
 800f06a:	4630      	mov	r0, r6
 800f06c:	4639      	mov	r1, r7
 800f06e:	f7f1 f933 	bl	80002d8 <__aeabi_dsub>
 800f072:	a335      	add	r3, pc, #212	; (adr r3, 800f148 <__ieee754_pow+0x740>)
 800f074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f078:	f7f1 fae6 	bl	8000648 <__aeabi_dmul>
 800f07c:	a334      	add	r3, pc, #208	; (adr r3, 800f150 <__ieee754_pow+0x748>)
 800f07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f082:	4606      	mov	r6, r0
 800f084:	460f      	mov	r7, r1
 800f086:	4620      	mov	r0, r4
 800f088:	4629      	mov	r1, r5
 800f08a:	f7f1 fadd 	bl	8000648 <__aeabi_dmul>
 800f08e:	4602      	mov	r2, r0
 800f090:	460b      	mov	r3, r1
 800f092:	4630      	mov	r0, r6
 800f094:	4639      	mov	r1, r7
 800f096:	f7f1 f921 	bl	80002dc <__adddf3>
 800f09a:	9a07      	ldr	r2, [sp, #28]
 800f09c:	4b37      	ldr	r3, [pc, #220]	; (800f17c <__ieee754_pow+0x774>)
 800f09e:	4413      	add	r3, r2
 800f0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a4:	f7f1 f91a 	bl	80002dc <__adddf3>
 800f0a8:	4682      	mov	sl, r0
 800f0aa:	9805      	ldr	r0, [sp, #20]
 800f0ac:	468b      	mov	fp, r1
 800f0ae:	f7f1 fa61 	bl	8000574 <__aeabi_i2d>
 800f0b2:	9a07      	ldr	r2, [sp, #28]
 800f0b4:	4b32      	ldr	r3, [pc, #200]	; (800f180 <__ieee754_pow+0x778>)
 800f0b6:	4413      	add	r3, r2
 800f0b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f0bc:	4606      	mov	r6, r0
 800f0be:	460f      	mov	r7, r1
 800f0c0:	4652      	mov	r2, sl
 800f0c2:	465b      	mov	r3, fp
 800f0c4:	ec51 0b18 	vmov	r0, r1, d8
 800f0c8:	f7f1 f908 	bl	80002dc <__adddf3>
 800f0cc:	4642      	mov	r2, r8
 800f0ce:	464b      	mov	r3, r9
 800f0d0:	f7f1 f904 	bl	80002dc <__adddf3>
 800f0d4:	4632      	mov	r2, r6
 800f0d6:	463b      	mov	r3, r7
 800f0d8:	f7f1 f900 	bl	80002dc <__adddf3>
 800f0dc:	2000      	movs	r0, #0
 800f0de:	4632      	mov	r2, r6
 800f0e0:	463b      	mov	r3, r7
 800f0e2:	4604      	mov	r4, r0
 800f0e4:	460d      	mov	r5, r1
 800f0e6:	f7f1 f8f7 	bl	80002d8 <__aeabi_dsub>
 800f0ea:	4642      	mov	r2, r8
 800f0ec:	464b      	mov	r3, r9
 800f0ee:	f7f1 f8f3 	bl	80002d8 <__aeabi_dsub>
 800f0f2:	ec53 2b18 	vmov	r2, r3, d8
 800f0f6:	f7f1 f8ef 	bl	80002d8 <__aeabi_dsub>
 800f0fa:	4602      	mov	r2, r0
 800f0fc:	460b      	mov	r3, r1
 800f0fe:	4650      	mov	r0, sl
 800f100:	4659      	mov	r1, fp
 800f102:	e610      	b.n	800ed26 <__ieee754_pow+0x31e>
 800f104:	2401      	movs	r4, #1
 800f106:	e6a1      	b.n	800ee4c <__ieee754_pow+0x444>
 800f108:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800f158 <__ieee754_pow+0x750>
 800f10c:	e617      	b.n	800ed3e <__ieee754_pow+0x336>
 800f10e:	bf00      	nop
 800f110:	4a454eef 	.word	0x4a454eef
 800f114:	3fca7e28 	.word	0x3fca7e28
 800f118:	93c9db65 	.word	0x93c9db65
 800f11c:	3fcd864a 	.word	0x3fcd864a
 800f120:	a91d4101 	.word	0xa91d4101
 800f124:	3fd17460 	.word	0x3fd17460
 800f128:	518f264d 	.word	0x518f264d
 800f12c:	3fd55555 	.word	0x3fd55555
 800f130:	db6fabff 	.word	0xdb6fabff
 800f134:	3fdb6db6 	.word	0x3fdb6db6
 800f138:	33333303 	.word	0x33333303
 800f13c:	3fe33333 	.word	0x3fe33333
 800f140:	e0000000 	.word	0xe0000000
 800f144:	3feec709 	.word	0x3feec709
 800f148:	dc3a03fd 	.word	0xdc3a03fd
 800f14c:	3feec709 	.word	0x3feec709
 800f150:	145b01f5 	.word	0x145b01f5
 800f154:	be3e2fe0 	.word	0xbe3e2fe0
 800f158:	00000000 	.word	0x00000000
 800f15c:	3ff00000 	.word	0x3ff00000
 800f160:	7ff00000 	.word	0x7ff00000
 800f164:	43400000 	.word	0x43400000
 800f168:	0003988e 	.word	0x0003988e
 800f16c:	000bb679 	.word	0x000bb679
 800f170:	08012d68 	.word	0x08012d68
 800f174:	3ff00000 	.word	0x3ff00000
 800f178:	40080000 	.word	0x40080000
 800f17c:	08012d88 	.word	0x08012d88
 800f180:	08012d78 	.word	0x08012d78
 800f184:	a3b3      	add	r3, pc, #716	; (adr r3, 800f454 <__ieee754_pow+0xa4c>)
 800f186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18a:	4640      	mov	r0, r8
 800f18c:	4649      	mov	r1, r9
 800f18e:	f7f1 f8a5 	bl	80002dc <__adddf3>
 800f192:	4622      	mov	r2, r4
 800f194:	ec41 0b1a 	vmov	d10, r0, r1
 800f198:	462b      	mov	r3, r5
 800f19a:	4630      	mov	r0, r6
 800f19c:	4639      	mov	r1, r7
 800f19e:	f7f1 f89b 	bl	80002d8 <__aeabi_dsub>
 800f1a2:	4602      	mov	r2, r0
 800f1a4:	460b      	mov	r3, r1
 800f1a6:	ec51 0b1a 	vmov	r0, r1, d10
 800f1aa:	f7f1 fcdd 	bl	8000b68 <__aeabi_dcmpgt>
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	f47f ae04 	bne.w	800edbc <__ieee754_pow+0x3b4>
 800f1b4:	4aa2      	ldr	r2, [pc, #648]	; (800f440 <__ieee754_pow+0xa38>)
 800f1b6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f1ba:	4293      	cmp	r3, r2
 800f1bc:	f340 8107 	ble.w	800f3ce <__ieee754_pow+0x9c6>
 800f1c0:	151b      	asrs	r3, r3, #20
 800f1c2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f1c6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f1ca:	fa4a fa03 	asr.w	sl, sl, r3
 800f1ce:	44da      	add	sl, fp
 800f1d0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800f1d4:	489b      	ldr	r0, [pc, #620]	; (800f444 <__ieee754_pow+0xa3c>)
 800f1d6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f1da:	4108      	asrs	r0, r1
 800f1dc:	ea00 030a 	and.w	r3, r0, sl
 800f1e0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800f1e4:	f1c1 0114 	rsb	r1, r1, #20
 800f1e8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f1ec:	fa4a fa01 	asr.w	sl, sl, r1
 800f1f0:	f1bb 0f00 	cmp.w	fp, #0
 800f1f4:	f04f 0200 	mov.w	r2, #0
 800f1f8:	4620      	mov	r0, r4
 800f1fa:	4629      	mov	r1, r5
 800f1fc:	bfb8      	it	lt
 800f1fe:	f1ca 0a00 	rsblt	sl, sl, #0
 800f202:	f7f1 f869 	bl	80002d8 <__aeabi_dsub>
 800f206:	ec41 0b19 	vmov	d9, r0, r1
 800f20a:	4642      	mov	r2, r8
 800f20c:	464b      	mov	r3, r9
 800f20e:	ec51 0b19 	vmov	r0, r1, d9
 800f212:	f7f1 f863 	bl	80002dc <__adddf3>
 800f216:	a37a      	add	r3, pc, #488	; (adr r3, 800f400 <__ieee754_pow+0x9f8>)
 800f218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21c:	2000      	movs	r0, #0
 800f21e:	4604      	mov	r4, r0
 800f220:	460d      	mov	r5, r1
 800f222:	f7f1 fa11 	bl	8000648 <__aeabi_dmul>
 800f226:	ec53 2b19 	vmov	r2, r3, d9
 800f22a:	4606      	mov	r6, r0
 800f22c:	460f      	mov	r7, r1
 800f22e:	4620      	mov	r0, r4
 800f230:	4629      	mov	r1, r5
 800f232:	f7f1 f851 	bl	80002d8 <__aeabi_dsub>
 800f236:	4602      	mov	r2, r0
 800f238:	460b      	mov	r3, r1
 800f23a:	4640      	mov	r0, r8
 800f23c:	4649      	mov	r1, r9
 800f23e:	f7f1 f84b 	bl	80002d8 <__aeabi_dsub>
 800f242:	a371      	add	r3, pc, #452	; (adr r3, 800f408 <__ieee754_pow+0xa00>)
 800f244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f248:	f7f1 f9fe 	bl	8000648 <__aeabi_dmul>
 800f24c:	a370      	add	r3, pc, #448	; (adr r3, 800f410 <__ieee754_pow+0xa08>)
 800f24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f252:	4680      	mov	r8, r0
 800f254:	4689      	mov	r9, r1
 800f256:	4620      	mov	r0, r4
 800f258:	4629      	mov	r1, r5
 800f25a:	f7f1 f9f5 	bl	8000648 <__aeabi_dmul>
 800f25e:	4602      	mov	r2, r0
 800f260:	460b      	mov	r3, r1
 800f262:	4640      	mov	r0, r8
 800f264:	4649      	mov	r1, r9
 800f266:	f7f1 f839 	bl	80002dc <__adddf3>
 800f26a:	4604      	mov	r4, r0
 800f26c:	460d      	mov	r5, r1
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	4630      	mov	r0, r6
 800f274:	4639      	mov	r1, r7
 800f276:	f7f1 f831 	bl	80002dc <__adddf3>
 800f27a:	4632      	mov	r2, r6
 800f27c:	463b      	mov	r3, r7
 800f27e:	4680      	mov	r8, r0
 800f280:	4689      	mov	r9, r1
 800f282:	f7f1 f829 	bl	80002d8 <__aeabi_dsub>
 800f286:	4602      	mov	r2, r0
 800f288:	460b      	mov	r3, r1
 800f28a:	4620      	mov	r0, r4
 800f28c:	4629      	mov	r1, r5
 800f28e:	f7f1 f823 	bl	80002d8 <__aeabi_dsub>
 800f292:	4642      	mov	r2, r8
 800f294:	4606      	mov	r6, r0
 800f296:	460f      	mov	r7, r1
 800f298:	464b      	mov	r3, r9
 800f29a:	4640      	mov	r0, r8
 800f29c:	4649      	mov	r1, r9
 800f29e:	f7f1 f9d3 	bl	8000648 <__aeabi_dmul>
 800f2a2:	a35d      	add	r3, pc, #372	; (adr r3, 800f418 <__ieee754_pow+0xa10>)
 800f2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a8:	4604      	mov	r4, r0
 800f2aa:	460d      	mov	r5, r1
 800f2ac:	f7f1 f9cc 	bl	8000648 <__aeabi_dmul>
 800f2b0:	a35b      	add	r3, pc, #364	; (adr r3, 800f420 <__ieee754_pow+0xa18>)
 800f2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b6:	f7f1 f80f 	bl	80002d8 <__aeabi_dsub>
 800f2ba:	4622      	mov	r2, r4
 800f2bc:	462b      	mov	r3, r5
 800f2be:	f7f1 f9c3 	bl	8000648 <__aeabi_dmul>
 800f2c2:	a359      	add	r3, pc, #356	; (adr r3, 800f428 <__ieee754_pow+0xa20>)
 800f2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c8:	f7f1 f808 	bl	80002dc <__adddf3>
 800f2cc:	4622      	mov	r2, r4
 800f2ce:	462b      	mov	r3, r5
 800f2d0:	f7f1 f9ba 	bl	8000648 <__aeabi_dmul>
 800f2d4:	a356      	add	r3, pc, #344	; (adr r3, 800f430 <__ieee754_pow+0xa28>)
 800f2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2da:	f7f0 fffd 	bl	80002d8 <__aeabi_dsub>
 800f2de:	4622      	mov	r2, r4
 800f2e0:	462b      	mov	r3, r5
 800f2e2:	f7f1 f9b1 	bl	8000648 <__aeabi_dmul>
 800f2e6:	a354      	add	r3, pc, #336	; (adr r3, 800f438 <__ieee754_pow+0xa30>)
 800f2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ec:	f7f0 fff6 	bl	80002dc <__adddf3>
 800f2f0:	4622      	mov	r2, r4
 800f2f2:	462b      	mov	r3, r5
 800f2f4:	f7f1 f9a8 	bl	8000648 <__aeabi_dmul>
 800f2f8:	4602      	mov	r2, r0
 800f2fa:	460b      	mov	r3, r1
 800f2fc:	4640      	mov	r0, r8
 800f2fe:	4649      	mov	r1, r9
 800f300:	f7f0 ffea 	bl	80002d8 <__aeabi_dsub>
 800f304:	4604      	mov	r4, r0
 800f306:	460d      	mov	r5, r1
 800f308:	4602      	mov	r2, r0
 800f30a:	460b      	mov	r3, r1
 800f30c:	4640      	mov	r0, r8
 800f30e:	4649      	mov	r1, r9
 800f310:	f7f1 f99a 	bl	8000648 <__aeabi_dmul>
 800f314:	2200      	movs	r2, #0
 800f316:	ec41 0b19 	vmov	d9, r0, r1
 800f31a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f31e:	4620      	mov	r0, r4
 800f320:	4629      	mov	r1, r5
 800f322:	f7f0 ffd9 	bl	80002d8 <__aeabi_dsub>
 800f326:	4602      	mov	r2, r0
 800f328:	460b      	mov	r3, r1
 800f32a:	ec51 0b19 	vmov	r0, r1, d9
 800f32e:	f7f1 fab5 	bl	800089c <__aeabi_ddiv>
 800f332:	4632      	mov	r2, r6
 800f334:	4604      	mov	r4, r0
 800f336:	460d      	mov	r5, r1
 800f338:	463b      	mov	r3, r7
 800f33a:	4640      	mov	r0, r8
 800f33c:	4649      	mov	r1, r9
 800f33e:	f7f1 f983 	bl	8000648 <__aeabi_dmul>
 800f342:	4632      	mov	r2, r6
 800f344:	463b      	mov	r3, r7
 800f346:	f7f0 ffc9 	bl	80002dc <__adddf3>
 800f34a:	4602      	mov	r2, r0
 800f34c:	460b      	mov	r3, r1
 800f34e:	4620      	mov	r0, r4
 800f350:	4629      	mov	r1, r5
 800f352:	f7f0 ffc1 	bl	80002d8 <__aeabi_dsub>
 800f356:	4642      	mov	r2, r8
 800f358:	464b      	mov	r3, r9
 800f35a:	f7f0 ffbd 	bl	80002d8 <__aeabi_dsub>
 800f35e:	460b      	mov	r3, r1
 800f360:	4602      	mov	r2, r0
 800f362:	4939      	ldr	r1, [pc, #228]	; (800f448 <__ieee754_pow+0xa40>)
 800f364:	2000      	movs	r0, #0
 800f366:	f7f0 ffb7 	bl	80002d8 <__aeabi_dsub>
 800f36a:	ec41 0b10 	vmov	d0, r0, r1
 800f36e:	ee10 3a90 	vmov	r3, s1
 800f372:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f376:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f37a:	da2b      	bge.n	800f3d4 <__ieee754_pow+0x9cc>
 800f37c:	4650      	mov	r0, sl
 800f37e:	f000 f877 	bl	800f470 <scalbn>
 800f382:	ec51 0b10 	vmov	r0, r1, d0
 800f386:	ec53 2b18 	vmov	r2, r3, d8
 800f38a:	f7ff bbee 	b.w	800eb6a <__ieee754_pow+0x162>
 800f38e:	4b2f      	ldr	r3, [pc, #188]	; (800f44c <__ieee754_pow+0xa44>)
 800f390:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f394:	429e      	cmp	r6, r3
 800f396:	f77f af0d 	ble.w	800f1b4 <__ieee754_pow+0x7ac>
 800f39a:	4b2d      	ldr	r3, [pc, #180]	; (800f450 <__ieee754_pow+0xa48>)
 800f39c:	440b      	add	r3, r1
 800f39e:	4303      	orrs	r3, r0
 800f3a0:	d009      	beq.n	800f3b6 <__ieee754_pow+0x9ae>
 800f3a2:	ec51 0b18 	vmov	r0, r1, d8
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	f7f1 fbbf 	bl	8000b2c <__aeabi_dcmplt>
 800f3ae:	3800      	subs	r0, #0
 800f3b0:	bf18      	it	ne
 800f3b2:	2001      	movne	r0, #1
 800f3b4:	e448      	b.n	800ec48 <__ieee754_pow+0x240>
 800f3b6:	4622      	mov	r2, r4
 800f3b8:	462b      	mov	r3, r5
 800f3ba:	f7f0 ff8d 	bl	80002d8 <__aeabi_dsub>
 800f3be:	4642      	mov	r2, r8
 800f3c0:	464b      	mov	r3, r9
 800f3c2:	f7f1 fbc7 	bl	8000b54 <__aeabi_dcmpge>
 800f3c6:	2800      	cmp	r0, #0
 800f3c8:	f43f aef4 	beq.w	800f1b4 <__ieee754_pow+0x7ac>
 800f3cc:	e7e9      	b.n	800f3a2 <__ieee754_pow+0x99a>
 800f3ce:	f04f 0a00 	mov.w	sl, #0
 800f3d2:	e71a      	b.n	800f20a <__ieee754_pow+0x802>
 800f3d4:	ec51 0b10 	vmov	r0, r1, d0
 800f3d8:	4619      	mov	r1, r3
 800f3da:	e7d4      	b.n	800f386 <__ieee754_pow+0x97e>
 800f3dc:	491a      	ldr	r1, [pc, #104]	; (800f448 <__ieee754_pow+0xa40>)
 800f3de:	2000      	movs	r0, #0
 800f3e0:	f7ff bb31 	b.w	800ea46 <__ieee754_pow+0x3e>
 800f3e4:	2000      	movs	r0, #0
 800f3e6:	2100      	movs	r1, #0
 800f3e8:	f7ff bb2d 	b.w	800ea46 <__ieee754_pow+0x3e>
 800f3ec:	4630      	mov	r0, r6
 800f3ee:	4639      	mov	r1, r7
 800f3f0:	f7ff bb29 	b.w	800ea46 <__ieee754_pow+0x3e>
 800f3f4:	9204      	str	r2, [sp, #16]
 800f3f6:	f7ff bb7b 	b.w	800eaf0 <__ieee754_pow+0xe8>
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	f7ff bb65 	b.w	800eaca <__ieee754_pow+0xc2>
 800f400:	00000000 	.word	0x00000000
 800f404:	3fe62e43 	.word	0x3fe62e43
 800f408:	fefa39ef 	.word	0xfefa39ef
 800f40c:	3fe62e42 	.word	0x3fe62e42
 800f410:	0ca86c39 	.word	0x0ca86c39
 800f414:	be205c61 	.word	0xbe205c61
 800f418:	72bea4d0 	.word	0x72bea4d0
 800f41c:	3e663769 	.word	0x3e663769
 800f420:	c5d26bf1 	.word	0xc5d26bf1
 800f424:	3ebbbd41 	.word	0x3ebbbd41
 800f428:	af25de2c 	.word	0xaf25de2c
 800f42c:	3f11566a 	.word	0x3f11566a
 800f430:	16bebd93 	.word	0x16bebd93
 800f434:	3f66c16c 	.word	0x3f66c16c
 800f438:	5555553e 	.word	0x5555553e
 800f43c:	3fc55555 	.word	0x3fc55555
 800f440:	3fe00000 	.word	0x3fe00000
 800f444:	fff00000 	.word	0xfff00000
 800f448:	3ff00000 	.word	0x3ff00000
 800f44c:	4090cbff 	.word	0x4090cbff
 800f450:	3f6f3400 	.word	0x3f6f3400
 800f454:	652b82fe 	.word	0x652b82fe
 800f458:	3c971547 	.word	0x3c971547

0800f45c <fabs>:
 800f45c:	ec51 0b10 	vmov	r0, r1, d0
 800f460:	ee10 2a10 	vmov	r2, s0
 800f464:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f468:	ec43 2b10 	vmov	d0, r2, r3
 800f46c:	4770      	bx	lr
	...

0800f470 <scalbn>:
 800f470:	b570      	push	{r4, r5, r6, lr}
 800f472:	ec55 4b10 	vmov	r4, r5, d0
 800f476:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f47a:	4606      	mov	r6, r0
 800f47c:	462b      	mov	r3, r5
 800f47e:	b999      	cbnz	r1, 800f4a8 <scalbn+0x38>
 800f480:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f484:	4323      	orrs	r3, r4
 800f486:	d03f      	beq.n	800f508 <scalbn+0x98>
 800f488:	4b35      	ldr	r3, [pc, #212]	; (800f560 <scalbn+0xf0>)
 800f48a:	4629      	mov	r1, r5
 800f48c:	ee10 0a10 	vmov	r0, s0
 800f490:	2200      	movs	r2, #0
 800f492:	f7f1 f8d9 	bl	8000648 <__aeabi_dmul>
 800f496:	4b33      	ldr	r3, [pc, #204]	; (800f564 <scalbn+0xf4>)
 800f498:	429e      	cmp	r6, r3
 800f49a:	4604      	mov	r4, r0
 800f49c:	460d      	mov	r5, r1
 800f49e:	da10      	bge.n	800f4c2 <scalbn+0x52>
 800f4a0:	a327      	add	r3, pc, #156	; (adr r3, 800f540 <scalbn+0xd0>)
 800f4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a6:	e01f      	b.n	800f4e8 <scalbn+0x78>
 800f4a8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f4ac:	4291      	cmp	r1, r2
 800f4ae:	d10c      	bne.n	800f4ca <scalbn+0x5a>
 800f4b0:	ee10 2a10 	vmov	r2, s0
 800f4b4:	4620      	mov	r0, r4
 800f4b6:	4629      	mov	r1, r5
 800f4b8:	f7f0 ff10 	bl	80002dc <__adddf3>
 800f4bc:	4604      	mov	r4, r0
 800f4be:	460d      	mov	r5, r1
 800f4c0:	e022      	b.n	800f508 <scalbn+0x98>
 800f4c2:	460b      	mov	r3, r1
 800f4c4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f4c8:	3936      	subs	r1, #54	; 0x36
 800f4ca:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f4ce:	4296      	cmp	r6, r2
 800f4d0:	dd0d      	ble.n	800f4ee <scalbn+0x7e>
 800f4d2:	2d00      	cmp	r5, #0
 800f4d4:	a11c      	add	r1, pc, #112	; (adr r1, 800f548 <scalbn+0xd8>)
 800f4d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4da:	da02      	bge.n	800f4e2 <scalbn+0x72>
 800f4dc:	a11c      	add	r1, pc, #112	; (adr r1, 800f550 <scalbn+0xe0>)
 800f4de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4e2:	a319      	add	r3, pc, #100	; (adr r3, 800f548 <scalbn+0xd8>)
 800f4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e8:	f7f1 f8ae 	bl	8000648 <__aeabi_dmul>
 800f4ec:	e7e6      	b.n	800f4bc <scalbn+0x4c>
 800f4ee:	1872      	adds	r2, r6, r1
 800f4f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f4f4:	428a      	cmp	r2, r1
 800f4f6:	dcec      	bgt.n	800f4d2 <scalbn+0x62>
 800f4f8:	2a00      	cmp	r2, #0
 800f4fa:	dd08      	ble.n	800f50e <scalbn+0x9e>
 800f4fc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f500:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f504:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f508:	ec45 4b10 	vmov	d0, r4, r5
 800f50c:	bd70      	pop	{r4, r5, r6, pc}
 800f50e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f512:	da08      	bge.n	800f526 <scalbn+0xb6>
 800f514:	2d00      	cmp	r5, #0
 800f516:	a10a      	add	r1, pc, #40	; (adr r1, 800f540 <scalbn+0xd0>)
 800f518:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f51c:	dac0      	bge.n	800f4a0 <scalbn+0x30>
 800f51e:	a10e      	add	r1, pc, #56	; (adr r1, 800f558 <scalbn+0xe8>)
 800f520:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f524:	e7bc      	b.n	800f4a0 <scalbn+0x30>
 800f526:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f52a:	3236      	adds	r2, #54	; 0x36
 800f52c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f530:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f534:	4620      	mov	r0, r4
 800f536:	4b0c      	ldr	r3, [pc, #48]	; (800f568 <scalbn+0xf8>)
 800f538:	2200      	movs	r2, #0
 800f53a:	e7d5      	b.n	800f4e8 <scalbn+0x78>
 800f53c:	f3af 8000 	nop.w
 800f540:	c2f8f359 	.word	0xc2f8f359
 800f544:	01a56e1f 	.word	0x01a56e1f
 800f548:	8800759c 	.word	0x8800759c
 800f54c:	7e37e43c 	.word	0x7e37e43c
 800f550:	8800759c 	.word	0x8800759c
 800f554:	fe37e43c 	.word	0xfe37e43c
 800f558:	c2f8f359 	.word	0xc2f8f359
 800f55c:	81a56e1f 	.word	0x81a56e1f
 800f560:	43500000 	.word	0x43500000
 800f564:	ffff3cb0 	.word	0xffff3cb0
 800f568:	3c900000 	.word	0x3c900000

0800f56c <with_errno>:
 800f56c:	b570      	push	{r4, r5, r6, lr}
 800f56e:	4604      	mov	r4, r0
 800f570:	460d      	mov	r5, r1
 800f572:	4616      	mov	r6, r2
 800f574:	f7fd fa7e 	bl	800ca74 <__errno>
 800f578:	4629      	mov	r1, r5
 800f57a:	6006      	str	r6, [r0, #0]
 800f57c:	4620      	mov	r0, r4
 800f57e:	bd70      	pop	{r4, r5, r6, pc}

0800f580 <xflow>:
 800f580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f582:	4614      	mov	r4, r2
 800f584:	461d      	mov	r5, r3
 800f586:	b108      	cbz	r0, 800f58c <xflow+0xc>
 800f588:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f58c:	e9cd 2300 	strd	r2, r3, [sp]
 800f590:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f594:	4620      	mov	r0, r4
 800f596:	4629      	mov	r1, r5
 800f598:	f7f1 f856 	bl	8000648 <__aeabi_dmul>
 800f59c:	2222      	movs	r2, #34	; 0x22
 800f59e:	b003      	add	sp, #12
 800f5a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f5a4:	f7ff bfe2 	b.w	800f56c <with_errno>

0800f5a8 <__math_uflow>:
 800f5a8:	b508      	push	{r3, lr}
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f5b0:	f7ff ffe6 	bl	800f580 <xflow>
 800f5b4:	ec41 0b10 	vmov	d0, r0, r1
 800f5b8:	bd08      	pop	{r3, pc}

0800f5ba <__math_oflow>:
 800f5ba:	b508      	push	{r3, lr}
 800f5bc:	2200      	movs	r2, #0
 800f5be:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800f5c2:	f7ff ffdd 	bl	800f580 <xflow>
 800f5c6:	ec41 0b10 	vmov	d0, r0, r1
 800f5ca:	bd08      	pop	{r3, pc}

0800f5cc <__ieee754_sqrt>:
 800f5cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5d0:	ec55 4b10 	vmov	r4, r5, d0
 800f5d4:	4e67      	ldr	r6, [pc, #412]	; (800f774 <__ieee754_sqrt+0x1a8>)
 800f5d6:	43ae      	bics	r6, r5
 800f5d8:	ee10 0a10 	vmov	r0, s0
 800f5dc:	ee10 2a10 	vmov	r2, s0
 800f5e0:	4629      	mov	r1, r5
 800f5e2:	462b      	mov	r3, r5
 800f5e4:	d10d      	bne.n	800f602 <__ieee754_sqrt+0x36>
 800f5e6:	f7f1 f82f 	bl	8000648 <__aeabi_dmul>
 800f5ea:	4602      	mov	r2, r0
 800f5ec:	460b      	mov	r3, r1
 800f5ee:	4620      	mov	r0, r4
 800f5f0:	4629      	mov	r1, r5
 800f5f2:	f7f0 fe73 	bl	80002dc <__adddf3>
 800f5f6:	4604      	mov	r4, r0
 800f5f8:	460d      	mov	r5, r1
 800f5fa:	ec45 4b10 	vmov	d0, r4, r5
 800f5fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f602:	2d00      	cmp	r5, #0
 800f604:	dc0b      	bgt.n	800f61e <__ieee754_sqrt+0x52>
 800f606:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f60a:	4326      	orrs	r6, r4
 800f60c:	d0f5      	beq.n	800f5fa <__ieee754_sqrt+0x2e>
 800f60e:	b135      	cbz	r5, 800f61e <__ieee754_sqrt+0x52>
 800f610:	f7f0 fe62 	bl	80002d8 <__aeabi_dsub>
 800f614:	4602      	mov	r2, r0
 800f616:	460b      	mov	r3, r1
 800f618:	f7f1 f940 	bl	800089c <__aeabi_ddiv>
 800f61c:	e7eb      	b.n	800f5f6 <__ieee754_sqrt+0x2a>
 800f61e:	1509      	asrs	r1, r1, #20
 800f620:	f000 808d 	beq.w	800f73e <__ieee754_sqrt+0x172>
 800f624:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f628:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800f62c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f630:	07c9      	lsls	r1, r1, #31
 800f632:	bf5c      	itt	pl
 800f634:	005b      	lslpl	r3, r3, #1
 800f636:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800f63a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f63e:	bf58      	it	pl
 800f640:	0052      	lslpl	r2, r2, #1
 800f642:	2500      	movs	r5, #0
 800f644:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f648:	1076      	asrs	r6, r6, #1
 800f64a:	0052      	lsls	r2, r2, #1
 800f64c:	f04f 0e16 	mov.w	lr, #22
 800f650:	46ac      	mov	ip, r5
 800f652:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f656:	eb0c 0001 	add.w	r0, ip, r1
 800f65a:	4298      	cmp	r0, r3
 800f65c:	bfde      	ittt	le
 800f65e:	1a1b      	suble	r3, r3, r0
 800f660:	eb00 0c01 	addle.w	ip, r0, r1
 800f664:	186d      	addle	r5, r5, r1
 800f666:	005b      	lsls	r3, r3, #1
 800f668:	f1be 0e01 	subs.w	lr, lr, #1
 800f66c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f670:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f674:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f678:	d1ed      	bne.n	800f656 <__ieee754_sqrt+0x8a>
 800f67a:	4674      	mov	r4, lr
 800f67c:	2720      	movs	r7, #32
 800f67e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800f682:	4563      	cmp	r3, ip
 800f684:	eb01 000e 	add.w	r0, r1, lr
 800f688:	dc02      	bgt.n	800f690 <__ieee754_sqrt+0xc4>
 800f68a:	d113      	bne.n	800f6b4 <__ieee754_sqrt+0xe8>
 800f68c:	4290      	cmp	r0, r2
 800f68e:	d811      	bhi.n	800f6b4 <__ieee754_sqrt+0xe8>
 800f690:	2800      	cmp	r0, #0
 800f692:	eb00 0e01 	add.w	lr, r0, r1
 800f696:	da57      	bge.n	800f748 <__ieee754_sqrt+0x17c>
 800f698:	f1be 0f00 	cmp.w	lr, #0
 800f69c:	db54      	blt.n	800f748 <__ieee754_sqrt+0x17c>
 800f69e:	f10c 0801 	add.w	r8, ip, #1
 800f6a2:	eba3 030c 	sub.w	r3, r3, ip
 800f6a6:	4290      	cmp	r0, r2
 800f6a8:	bf88      	it	hi
 800f6aa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f6ae:	1a12      	subs	r2, r2, r0
 800f6b0:	440c      	add	r4, r1
 800f6b2:	46c4      	mov	ip, r8
 800f6b4:	005b      	lsls	r3, r3, #1
 800f6b6:	3f01      	subs	r7, #1
 800f6b8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f6bc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f6c0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f6c4:	d1dd      	bne.n	800f682 <__ieee754_sqrt+0xb6>
 800f6c6:	4313      	orrs	r3, r2
 800f6c8:	d01b      	beq.n	800f702 <__ieee754_sqrt+0x136>
 800f6ca:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800f778 <__ieee754_sqrt+0x1ac>
 800f6ce:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800f77c <__ieee754_sqrt+0x1b0>
 800f6d2:	e9da 0100 	ldrd	r0, r1, [sl]
 800f6d6:	e9db 2300 	ldrd	r2, r3, [fp]
 800f6da:	f7f0 fdfd 	bl	80002d8 <__aeabi_dsub>
 800f6de:	e9da 8900 	ldrd	r8, r9, [sl]
 800f6e2:	4602      	mov	r2, r0
 800f6e4:	460b      	mov	r3, r1
 800f6e6:	4640      	mov	r0, r8
 800f6e8:	4649      	mov	r1, r9
 800f6ea:	f7f1 fa29 	bl	8000b40 <__aeabi_dcmple>
 800f6ee:	b140      	cbz	r0, 800f702 <__ieee754_sqrt+0x136>
 800f6f0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f6f4:	e9da 0100 	ldrd	r0, r1, [sl]
 800f6f8:	e9db 2300 	ldrd	r2, r3, [fp]
 800f6fc:	d126      	bne.n	800f74c <__ieee754_sqrt+0x180>
 800f6fe:	3501      	adds	r5, #1
 800f700:	463c      	mov	r4, r7
 800f702:	106a      	asrs	r2, r5, #1
 800f704:	0863      	lsrs	r3, r4, #1
 800f706:	07e9      	lsls	r1, r5, #31
 800f708:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800f70c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800f710:	bf48      	it	mi
 800f712:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800f716:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800f71a:	461c      	mov	r4, r3
 800f71c:	e76d      	b.n	800f5fa <__ieee754_sqrt+0x2e>
 800f71e:	0ad3      	lsrs	r3, r2, #11
 800f720:	3815      	subs	r0, #21
 800f722:	0552      	lsls	r2, r2, #21
 800f724:	2b00      	cmp	r3, #0
 800f726:	d0fa      	beq.n	800f71e <__ieee754_sqrt+0x152>
 800f728:	02dc      	lsls	r4, r3, #11
 800f72a:	d50a      	bpl.n	800f742 <__ieee754_sqrt+0x176>
 800f72c:	f1c1 0420 	rsb	r4, r1, #32
 800f730:	fa22 f404 	lsr.w	r4, r2, r4
 800f734:	1e4d      	subs	r5, r1, #1
 800f736:	408a      	lsls	r2, r1
 800f738:	4323      	orrs	r3, r4
 800f73a:	1b41      	subs	r1, r0, r5
 800f73c:	e772      	b.n	800f624 <__ieee754_sqrt+0x58>
 800f73e:	4608      	mov	r0, r1
 800f740:	e7f0      	b.n	800f724 <__ieee754_sqrt+0x158>
 800f742:	005b      	lsls	r3, r3, #1
 800f744:	3101      	adds	r1, #1
 800f746:	e7ef      	b.n	800f728 <__ieee754_sqrt+0x15c>
 800f748:	46e0      	mov	r8, ip
 800f74a:	e7aa      	b.n	800f6a2 <__ieee754_sqrt+0xd6>
 800f74c:	f7f0 fdc6 	bl	80002dc <__adddf3>
 800f750:	e9da 8900 	ldrd	r8, r9, [sl]
 800f754:	4602      	mov	r2, r0
 800f756:	460b      	mov	r3, r1
 800f758:	4640      	mov	r0, r8
 800f75a:	4649      	mov	r1, r9
 800f75c:	f7f1 f9e6 	bl	8000b2c <__aeabi_dcmplt>
 800f760:	b120      	cbz	r0, 800f76c <__ieee754_sqrt+0x1a0>
 800f762:	1ca0      	adds	r0, r4, #2
 800f764:	bf08      	it	eq
 800f766:	3501      	addeq	r5, #1
 800f768:	3402      	adds	r4, #2
 800f76a:	e7ca      	b.n	800f702 <__ieee754_sqrt+0x136>
 800f76c:	3401      	adds	r4, #1
 800f76e:	f024 0401 	bic.w	r4, r4, #1
 800f772:	e7c6      	b.n	800f702 <__ieee754_sqrt+0x136>
 800f774:	7ff00000 	.word	0x7ff00000
 800f778:	20000210 	.word	0x20000210
 800f77c:	20000218 	.word	0x20000218

0800f780 <_init>:
 800f780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f782:	bf00      	nop
 800f784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f786:	bc08      	pop	{r3}
 800f788:	469e      	mov	lr, r3
 800f78a:	4770      	bx	lr

0800f78c <_fini>:
 800f78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f78e:	bf00      	nop
 800f790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f792:	bc08      	pop	{r3}
 800f794:	469e      	mov	lr, r3
 800f796:	4770      	bx	lr
