// Seed: 974756612
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  wire id_3;
  integer id_4 = 1'b0;
  tri0 id_5, id_6;
  assign id_5 = 1'b0;
  wire id_7, id_8;
  module_0();
  initial begin
    $display(id_3);
    id_3 = id_7;
  end
  wire id_9, id_10 = id_8, id_11, id_12, id_13;
  assign id_1 = 1;
  assign id_5 = 1;
endmodule
module module_2;
  logic [7:0] id_2, id_3, id_4 = id_2["" : 1], id_5;
  module_0();
endmodule
