
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock CLK
   0.42 source latency icache_1/lce.lce_data_cmd_fifo.mem_1r1w.synth.mem[955]$_DFFE_PP_/CK ^
  -0.31 target latency icache_1/data_mem_banks_3__data_mem_bank.macro_mem/mem/clk ^
   0.00 CRPR
--------------
   0.11 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lce_lce_tr_resp_i[382] (input port clocked by CLK)
Endpoint: icache_1/lce.lce_tr_resp_in_fifo.mem_1r1w.synth.mem[921]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.36    0.36 ^ input external delay
     1   12.32    0.00    0.00    0.36 ^ lce_lce_tr_resp_i[382] (in)
                                         lce_lce_tr_resp_i[382] (net)
                  0.00    0.00    0.36 ^ input962/A (BUF_X1)
     2    2.51    0.01    0.02    0.38 ^ input962/Z (BUF_X1)
                                         net962 (net)
                  0.01    0.00    0.38 ^ icache_1/_28866_/B (MUX2_X1)
     1    1.32    0.01    0.03    0.42 ^ icache_1/_28866_/Z (MUX2_X1)
                                         icache_1/_02903_ (net)
                  0.01    0.00    0.42 ^ icache_1/lce.lce_tr_resp_in_fifo.mem_1r1w.synth.mem[921]$_DFFE_PP_/D (DFF_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   63.10    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.48    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.11 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   53.25    0.04    0.08    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.04    0.00    0.19 ^ clkbuf_3_1_0_clk_i_regs/A (CLKBUF_X3)
     8   48.86    0.04    0.08    0.27 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_i_regs (net)
                  0.04    0.00    0.28 ^ clkbuf_6_14__f_clk_i_regs/A (CLKBUF_X3)
    14   49.65    0.04    0.08    0.35 ^ clkbuf_6_14__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_14__leaf_clk_i_regs (net)
                  0.04    0.00    0.36 ^ clkbuf_leaf_562_clk_i_regs/A (CLKBUF_X3)
    12   15.60    0.02    0.05    0.41 ^ clkbuf_leaf_562_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_562_clk_i_regs (net)
                  0.02    0.00    0.41 ^ icache_1/lce.lce_tr_resp_in_fifo.mem_1r1w.synth.mem[921]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.01    0.42   library hold time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: icache_1/addr_tv_r[17]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   63.10    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.48    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.11 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     4   53.36    0.04    0.08    0.19 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.04    0.00    0.20 ^ clkbuf_3_5_0_clk_i_regs/A (CLKBUF_X3)
     8   47.29    0.04    0.08    0.27 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk_i_regs (net)
                  0.04    0.00    0.28 ^ clkbuf_6_47__f_clk_i_regs/A (CLKBUF_X3)
    14   46.32    0.04    0.08    0.35 ^ clkbuf_6_47__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_47__leaf_clk_i_regs (net)
                  0.04    0.00    0.35 ^ clkbuf_leaf_446_clk_i_regs/A (CLKBUF_X3)
     9   13.02    0.01    0.05    0.40 ^ clkbuf_leaf_446_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_446_clk_i_regs (net)
                  0.01    0.00    0.40 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/CK (DFF_X1)
     2    5.64    0.02    0.10    0.50 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/addr_tv_r[17] (net)
                  0.02    0.00    0.50 ^ place13567/A (BUF_X4)
     6   18.25    0.01    0.03    0.53 ^ place13567/Z (BUF_X4)
                                         net13567 (net)
                  0.01    0.00    0.53 ^ place13569/A (BUF_X1)
     1    2.31    0.01    0.02    0.56 ^ place13569/Z (BUF_X1)
                                         net13569 (net)
                  0.01    0.00    0.56 ^ icache_1/_25764_/A (XNOR2_X1)
     2    4.47    0.03    0.04    0.60 ^ icache_1/_25764_/ZN (XNOR2_X1)
                                         icache_1/_03736_ (net)
                  0.03    0.00    0.60 ^ icache_1/_22889_/A1 (NAND4_X1)
     2    2.80    0.02    0.03    0.64 v icache_1/_22889_/ZN (NAND4_X1)
                                         icache_1/_15883_ (net)
                  0.02    0.00    0.64 v icache_1/_22890_/B3 (OAI33_X1)
     1    8.46    0.11    0.14    0.78 ^ icache_1/_22890_/ZN (OAI33_X1)
                                         icache_1/_15884_ (net)
                  0.11    0.00    0.78 ^ place13030/A (BUF_X4)
     2   25.90    0.02    0.04    0.82 ^ place13030/Z (BUF_X4)
                                         net13030 (net)
                  0.02    0.01    0.83 ^ icache_1/_22891_/A2 (NOR2_X1)
     1    1.84    0.01    0.01    0.84 v icache_1/_22891_/ZN (NOR2_X1)
                                         icache_1/_15885_ (net)
                  0.01    0.00    0.84 v icache_1/_22908_/B (MUX2_X2)
     2   12.82    0.01    0.07    0.91 v icache_1/_22908_/Z (MUX2_X2)
                                         icache_1/_15902_ (net)
                  0.02    0.00    0.91 v icache_1/_22913_/A1 (NOR2_X4)
     2    7.86    0.02    0.03    0.94 ^ icache_1/_22913_/ZN (NOR2_X4)
                                         icache_1/_15907_ (net)
                  0.02    0.00    0.94 ^ place12524/A (BUF_X4)
     5   17.58    0.01    0.03    0.97 ^ place12524/Z (BUF_X4)
                                         net12524 (net)
                  0.01    0.00    0.97 ^ icache_1/_22916_/S (MUX2_X1)
     1    1.76    0.01    0.06    1.03 v icache_1/_22916_/Z (MUX2_X1)
                                         icache_1/_15910_ (net)
                  0.01    0.00    1.03 v icache_1/_22930_/A (MUX2_X1)
     1    4.83    0.01    0.07    1.09 v icache_1/_22930_/Z (MUX2_X1)
                                         icache_1/_15924_ (net)
                  0.01    0.00    1.09 v icache_1/_22946_/A (MUX2_X1)
     1    2.18    0.01    0.06    1.16 v icache_1/_22946_/Z (MUX2_X1)
                                         icache_1/_15940_ (net)
                  0.01    0.00    1.16 v icache_1/_22974_/A (MUX2_X2)
     2    8.89    0.01    0.06    1.22 v icache_1/_22974_/Z (MUX2_X2)
                                         net1221 (net)
                  0.01    0.00    1.22 v _06220_/A (INV_X1)
     1    2.47    0.01    0.02    1.23 ^ _06220_/ZN (INV_X1)
                                         _00882_ (net)
                  0.01    0.00    1.23 ^ _06221_/A2 (NOR2_X1)
     1    1.92    0.01    0.01    1.24 v _06221_/ZN (NOR2_X1)
                                         _00883_ (net)
                  0.01    0.00    1.24 v place11953/A (BUF_X2)
     2    9.95    0.01    0.03    1.27 v place11953/Z (BUF_X2)
                                         net11953 (net)
                  0.01    0.00    1.27 v _06222_/A4 (NAND4_X4)
     2   14.14    0.02    0.03    1.30 ^ _06222_/ZN (NAND4_X4)
                                         _00884_ (net)
                  0.02    0.00    1.30 ^ _06236_/A (AOI21_X4)
     6   11.10    0.01    0.02    1.32 v _06236_/ZN (AOI21_X4)
                                         _00893_ (net)
                  0.01    0.00    1.32 v _06242_/A2 (AND2_X2)
     1    3.78    0.01    0.03    1.35 v _06242_/ZN (AND2_X2)
                                         _06087_[0] (net)
                  0.01    0.00    1.35 v _11558_/A (HA_X1)
     2    2.32    0.01    0.03    1.38 v _11558_/CO (HA_X1)
                                         _06088_[0] (net)
                  0.01    0.00    1.38 v _08623_/A4 (OR4_X1)
     2    2.25    0.02    0.12    1.50 v _08623_/ZN (OR4_X1)
                                         _02554_ (net)
                  0.02    0.00    1.50 v _08628_/A2 (OR2_X1)
     1    2.18    0.01    0.05    1.55 v _08628_/ZN (OR2_X1)
                                         _02559_ (net)
                  0.01    0.00    1.55 v _08629_/A (AOI21_X1)
     1    2.38    0.02    0.04    1.60 ^ _08629_/ZN (AOI21_X1)
                                         _02560_ (net)
                  0.02    0.00    1.60 ^ _08630_/B2 (OAI21_X1)
     2    4.00    0.01    0.03    1.62 v _08630_/ZN (OAI21_X1)
                                         _02561_ (net)
                  0.01    0.00    1.62 v _08765_/B2 (AOI221_X4)
     2    8.92    0.01    0.13    1.75 ^ _08765_/ZN (AOI221_X4)
                                         _02689_ (net)
                  0.01    0.00    1.75 ^ _09198_/B2 (OAI21_X2)
     3    8.71    0.02    0.02    1.77 v _09198_/ZN (OAI21_X2)
                                         _03100_ (net)
                  0.02    0.00    1.77 v place11686/A (BUF_X1)
     2    5.50    0.01    0.04    1.81 v place11686/Z (BUF_X1)
                                         net11686 (net)
                  0.01    0.00    1.81 v _09317_/B2 (AOI22_X2)
     3    4.78    0.03    0.05    1.86 ^ _09317_/ZN (AOI22_X2)
                                         _03213_ (net)
                  0.03    0.00    1.86 ^ place11679/A (BUF_X1)
     1    1.75    0.01    0.03    1.89 ^ place11679/Z (BUF_X1)
                                         net11679 (net)
                  0.01    0.00    1.89 ^ _09318_/A2 (NAND2_X1)
     1    2.61    0.01    0.02    1.90 v _09318_/ZN (NAND2_X1)
                                         _03214_ (net)
                  0.01    0.00    1.90 v _09319_/B (XNOR2_X1)
     1    1.67    0.01    0.04    1.94 v _09319_/ZN (XNOR2_X1)
                                         _03215_ (net)
                  0.01    0.00    1.94 v _09324_/A (MUX2_X1)
     1    1.46    0.01    0.06    2.00 v _09324_/Z (MUX2_X1)
                                         _03220_ (net)
                  0.01    0.00    2.00 v _09325_/B (MUX2_X1)
     1    3.37    0.01    0.06    2.06 v _09325_/Z (MUX2_X1)
                                         _03221_ (net)
                  0.01    0.00    2.06 v _09326_/B1 (AOI221_X2)
     1    2.20    0.04    0.07    2.13 ^ _09326_/ZN (AOI221_X2)
                                         _03222_ (net)
                  0.04    0.00    2.13 ^ _09328_/B1 (OAI21_X1)
     1    1.31    0.01    0.02    2.15 v _09328_/ZN (OAI21_X1)
                                         _00783_ (net)
                  0.01    0.00    2.15 v bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_/D (DFF_X1)
                                  2.15   data arrival time

                          1.80    1.80   clock CLK (rise edge)
                          0.00    1.80   clock source latency
     2   63.10    0.00    0.00    1.80 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.02    1.82 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    1.85 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    1.85 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.48    0.03    0.06    1.91 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    1.91 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     4   53.36    0.04    0.08    1.99 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.04    0.00    1.99 ^ clkbuf_3_7_0_clk_i_regs/A (CLKBUF_X3)
     8   51.01    0.04    0.08    2.07 ^ clkbuf_3_7_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk_i_regs (net)
                  0.04    0.00    2.08 ^ clkbuf_6_63__f_clk_i_regs/A (CLKBUF_X3)
    13   32.30    0.03    0.07    2.14 ^ clkbuf_6_63__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_63__leaf_clk_i_regs (net)
                  0.03    0.00    2.14 ^ clkbuf_leaf_299_clk_i_regs/A (CLKBUF_X3)
     3    9.83    0.01    0.04    2.19 ^ clkbuf_leaf_299_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_299_clk_i_regs (net)
                  0.01    0.00    2.19 ^ bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_/CK (DFF_X1)
                          0.00    2.19   clock reconvergence pessimism
                         -0.04    2.15   library setup time
                                  2.15   data required time
-----------------------------------------------------------------------------
                                  2.15   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: icache_1/addr_tv_r[17]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   63.10    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.48    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.11 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     4   53.36    0.04    0.08    0.19 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.04    0.00    0.20 ^ clkbuf_3_5_0_clk_i_regs/A (CLKBUF_X3)
     8   47.29    0.04    0.08    0.27 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk_i_regs (net)
                  0.04    0.00    0.28 ^ clkbuf_6_47__f_clk_i_regs/A (CLKBUF_X3)
    14   46.32    0.04    0.08    0.35 ^ clkbuf_6_47__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_47__leaf_clk_i_regs (net)
                  0.04    0.00    0.35 ^ clkbuf_leaf_446_clk_i_regs/A (CLKBUF_X3)
     9   13.02    0.01    0.05    0.40 ^ clkbuf_leaf_446_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_446_clk_i_regs (net)
                  0.01    0.00    0.40 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/CK (DFF_X1)
     2    5.64    0.02    0.10    0.50 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/addr_tv_r[17] (net)
                  0.02    0.00    0.50 ^ place13567/A (BUF_X4)
     6   18.25    0.01    0.03    0.53 ^ place13567/Z (BUF_X4)
                                         net13567 (net)
                  0.01    0.00    0.53 ^ place13569/A (BUF_X1)
     1    2.31    0.01    0.02    0.56 ^ place13569/Z (BUF_X1)
                                         net13569 (net)
                  0.01    0.00    0.56 ^ icache_1/_25764_/A (XNOR2_X1)
     2    4.47    0.03    0.04    0.60 ^ icache_1/_25764_/ZN (XNOR2_X1)
                                         icache_1/_03736_ (net)
                  0.03    0.00    0.60 ^ icache_1/_22889_/A1 (NAND4_X1)
     2    2.80    0.02    0.03    0.64 v icache_1/_22889_/ZN (NAND4_X1)
                                         icache_1/_15883_ (net)
                  0.02    0.00    0.64 v icache_1/_22890_/B3 (OAI33_X1)
     1    8.46    0.11    0.14    0.78 ^ icache_1/_22890_/ZN (OAI33_X1)
                                         icache_1/_15884_ (net)
                  0.11    0.00    0.78 ^ place13030/A (BUF_X4)
     2   25.90    0.02    0.04    0.82 ^ place13030/Z (BUF_X4)
                                         net13030 (net)
                  0.02    0.01    0.83 ^ icache_1/_22891_/A2 (NOR2_X1)
     1    1.84    0.01    0.01    0.84 v icache_1/_22891_/ZN (NOR2_X1)
                                         icache_1/_15885_ (net)
                  0.01    0.00    0.84 v icache_1/_22908_/B (MUX2_X2)
     2   12.82    0.01    0.07    0.91 v icache_1/_22908_/Z (MUX2_X2)
                                         icache_1/_15902_ (net)
                  0.02    0.00    0.91 v icache_1/_22913_/A1 (NOR2_X4)
     2    7.86    0.02    0.03    0.94 ^ icache_1/_22913_/ZN (NOR2_X4)
                                         icache_1/_15907_ (net)
                  0.02    0.00    0.94 ^ place12524/A (BUF_X4)
     5   17.58    0.01    0.03    0.97 ^ place12524/Z (BUF_X4)
                                         net12524 (net)
                  0.01    0.00    0.97 ^ icache_1/_22916_/S (MUX2_X1)
     1    1.76    0.01    0.06    1.03 v icache_1/_22916_/Z (MUX2_X1)
                                         icache_1/_15910_ (net)
                  0.01    0.00    1.03 v icache_1/_22930_/A (MUX2_X1)
     1    4.83    0.01    0.07    1.09 v icache_1/_22930_/Z (MUX2_X1)
                                         icache_1/_15924_ (net)
                  0.01    0.00    1.09 v icache_1/_22946_/A (MUX2_X1)
     1    2.18    0.01    0.06    1.16 v icache_1/_22946_/Z (MUX2_X1)
                                         icache_1/_15940_ (net)
                  0.01    0.00    1.16 v icache_1/_22974_/A (MUX2_X2)
     2    8.89    0.01    0.06    1.22 v icache_1/_22974_/Z (MUX2_X2)
                                         net1221 (net)
                  0.01    0.00    1.22 v _06220_/A (INV_X1)
     1    2.47    0.01    0.02    1.23 ^ _06220_/ZN (INV_X1)
                                         _00882_ (net)
                  0.01    0.00    1.23 ^ _06221_/A2 (NOR2_X1)
     1    1.92    0.01    0.01    1.24 v _06221_/ZN (NOR2_X1)
                                         _00883_ (net)
                  0.01    0.00    1.24 v place11953/A (BUF_X2)
     2    9.95    0.01    0.03    1.27 v place11953/Z (BUF_X2)
                                         net11953 (net)
                  0.01    0.00    1.27 v _06222_/A4 (NAND4_X4)
     2   14.14    0.02    0.03    1.30 ^ _06222_/ZN (NAND4_X4)
                                         _00884_ (net)
                  0.02    0.00    1.30 ^ _06236_/A (AOI21_X4)
     6   11.10    0.01    0.02    1.32 v _06236_/ZN (AOI21_X4)
                                         _00893_ (net)
                  0.01    0.00    1.32 v _06242_/A2 (AND2_X2)
     1    3.78    0.01    0.03    1.35 v _06242_/ZN (AND2_X2)
                                         _06087_[0] (net)
                  0.01    0.00    1.35 v _11558_/A (HA_X1)
     2    2.32    0.01    0.03    1.38 v _11558_/CO (HA_X1)
                                         _06088_[0] (net)
                  0.01    0.00    1.38 v _08623_/A4 (OR4_X1)
     2    2.25    0.02    0.12    1.50 v _08623_/ZN (OR4_X1)
                                         _02554_ (net)
                  0.02    0.00    1.50 v _08628_/A2 (OR2_X1)
     1    2.18    0.01    0.05    1.55 v _08628_/ZN (OR2_X1)
                                         _02559_ (net)
                  0.01    0.00    1.55 v _08629_/A (AOI21_X1)
     1    2.38    0.02    0.04    1.60 ^ _08629_/ZN (AOI21_X1)
                                         _02560_ (net)
                  0.02    0.00    1.60 ^ _08630_/B2 (OAI21_X1)
     2    4.00    0.01    0.03    1.62 v _08630_/ZN (OAI21_X1)
                                         _02561_ (net)
                  0.01    0.00    1.62 v _08765_/B2 (AOI221_X4)
     2    8.92    0.01    0.13    1.75 ^ _08765_/ZN (AOI221_X4)
                                         _02689_ (net)
                  0.01    0.00    1.75 ^ _09198_/B2 (OAI21_X2)
     3    8.71    0.02    0.02    1.77 v _09198_/ZN (OAI21_X2)
                                         _03100_ (net)
                  0.02    0.00    1.77 v place11686/A (BUF_X1)
     2    5.50    0.01    0.04    1.81 v place11686/Z (BUF_X1)
                                         net11686 (net)
                  0.01    0.00    1.81 v _09317_/B2 (AOI22_X2)
     3    4.78    0.03    0.05    1.86 ^ _09317_/ZN (AOI22_X2)
                                         _03213_ (net)
                  0.03    0.00    1.86 ^ place11679/A (BUF_X1)
     1    1.75    0.01    0.03    1.89 ^ place11679/Z (BUF_X1)
                                         net11679 (net)
                  0.01    0.00    1.89 ^ _09318_/A2 (NAND2_X1)
     1    2.61    0.01    0.02    1.90 v _09318_/ZN (NAND2_X1)
                                         _03214_ (net)
                  0.01    0.00    1.90 v _09319_/B (XNOR2_X1)
     1    1.67    0.01    0.04    1.94 v _09319_/ZN (XNOR2_X1)
                                         _03215_ (net)
                  0.01    0.00    1.94 v _09324_/A (MUX2_X1)
     1    1.46    0.01    0.06    2.00 v _09324_/Z (MUX2_X1)
                                         _03220_ (net)
                  0.01    0.00    2.00 v _09325_/B (MUX2_X1)
     1    3.37    0.01    0.06    2.06 v _09325_/Z (MUX2_X1)
                                         _03221_ (net)
                  0.01    0.00    2.06 v _09326_/B1 (AOI221_X2)
     1    2.20    0.04    0.07    2.13 ^ _09326_/ZN (AOI221_X2)
                                         _03222_ (net)
                  0.04    0.00    2.13 ^ _09328_/B1 (OAI21_X1)
     1    1.31    0.01    0.02    2.15 v _09328_/ZN (OAI21_X1)
                                         _00783_ (net)
                  0.01    0.00    2.15 v bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_/D (DFF_X1)
                                  2.15   data arrival time

                          1.80    1.80   clock CLK (rise edge)
                          0.00    1.80   clock source latency
     2   63.10    0.00    0.00    1.80 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.02    1.82 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    1.85 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    1.85 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.48    0.03    0.06    1.91 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    1.91 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     4   53.36    0.04    0.08    1.99 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.04    0.00    1.99 ^ clkbuf_3_7_0_clk_i_regs/A (CLKBUF_X3)
     8   51.01    0.04    0.08    2.07 ^ clkbuf_3_7_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk_i_regs (net)
                  0.04    0.00    2.08 ^ clkbuf_6_63__f_clk_i_regs/A (CLKBUF_X3)
    13   32.30    0.03    0.07    2.14 ^ clkbuf_6_63__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_63__leaf_clk_i_regs (net)
                  0.03    0.00    2.14 ^ clkbuf_leaf_299_clk_i_regs/A (CLKBUF_X3)
     3    9.83    0.01    0.04    2.19 ^ clkbuf_leaf_299_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_299_clk_i_regs (net)
                  0.01    0.00    2.19 ^ bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_/CK (DFF_X1)
                          0.00    2.19   clock reconvergence pessimism
                         -0.04    2.15   library setup time
                                  2.15   data required time
-----------------------------------------------------------------------------
                                  2.15   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.08568660169839859

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4316

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
3.0219857692718506

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2632

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: icache_1/addr_tv_r[17]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.19 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.35 ^ clkbuf_6_47__f_clk_i_regs/Z (CLKBUF_X3)
   0.05    0.40 ^ clkbuf_leaf_446_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.40 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.10    0.50 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/Q (DFF_X1)
   0.03    0.53 ^ place13567/Z (BUF_X4)
   0.03    0.56 ^ place13569/Z (BUF_X1)
   0.04    0.60 ^ icache_1/_25764_/ZN (XNOR2_X1)
   0.04    0.64 v icache_1/_22889_/ZN (NAND4_X1)
   0.14    0.78 ^ icache_1/_22890_/ZN (OAI33_X1)
   0.04    0.82 ^ place13030/Z (BUF_X4)
   0.02    0.84 v icache_1/_22891_/ZN (NOR2_X1)
   0.07    0.91 v icache_1/_22908_/Z (MUX2_X2)
   0.03    0.94 ^ icache_1/_22913_/ZN (NOR2_X4)
   0.03    0.97 ^ place12524/Z (BUF_X4)
   0.06    1.03 v icache_1/_22916_/Z (MUX2_X1)
   0.07    1.09 v icache_1/_22930_/Z (MUX2_X1)
   0.06    1.16 v icache_1/_22946_/Z (MUX2_X1)
   0.06    1.22 v icache_1/_22974_/Z (MUX2_X2)
   0.02    1.23 ^ _06220_/ZN (INV_X1)
   0.01    1.24 v _06221_/ZN (NOR2_X1)
   0.03    1.27 v place11953/Z (BUF_X2)
   0.03    1.30 ^ _06222_/ZN (NAND4_X4)
   0.02    1.32 v _06236_/ZN (AOI21_X4)
   0.03    1.35 v _06242_/ZN (AND2_X2)
   0.03    1.38 v _11558_/CO (HA_X1)
   0.12    1.50 v _08623_/ZN (OR4_X1)
   0.05    1.55 v _08628_/ZN (OR2_X1)
   0.04    1.60 ^ _08629_/ZN (AOI21_X1)
   0.03    1.62 v _08630_/ZN (OAI21_X1)
   0.13    1.75 ^ _08765_/ZN (AOI221_X4)
   0.02    1.77 v _09198_/ZN (OAI21_X2)
   0.04    1.81 v place11686/Z (BUF_X1)
   0.05    1.86 ^ _09317_/ZN (AOI22_X2)
   0.03    1.89 ^ place11679/Z (BUF_X1)
   0.02    1.90 v _09318_/ZN (NAND2_X1)
   0.04    1.94 v _09319_/ZN (XNOR2_X1)
   0.06    2.00 v _09324_/Z (MUX2_X1)
   0.06    2.06 v _09325_/Z (MUX2_X1)
   0.07    2.13 ^ _09326_/ZN (AOI221_X2)
   0.02    2.15 v _09328_/ZN (OAI21_X1)
   0.00    2.15 v bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_/D (DFF_X1)
           2.15   data arrival time

   1.80    1.80   clock CLK (rise edge)
   0.00    1.80   clock source latency
   0.00    1.80 ^ clk_i (in)
   0.05    1.85 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    1.91 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    1.99 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    2.07 ^ clkbuf_3_7_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    2.14 ^ clkbuf_6_63__f_clk_i_regs/Z (CLKBUF_X3)
   0.04    2.19 ^ clkbuf_leaf_299_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.19 ^ bp_fe_pc_gen_1.pc_gen_icache_o[47]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.00    2.19   clock reconvergence pessimism
  -0.04    2.15   library setup time
           2.15   data required time
---------------------------------------------------------
           2.15   data required time
          -2.15   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: icache_1/lce.lce_cmd_fifo.mem_1r1w.synth.mem[59]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache_1/tag_mem.macro_mem.mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.19 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.35 ^ clkbuf_6_46__f_clk_i_regs/Z (CLKBUF_X3)
   0.01    0.35 ^ icache_1/lce.lce_cmd_fifo.mem_1r1w.synth.mem[59]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.45 v icache_1/lce.lce_cmd_fifo.mem_1r1w.synth.mem[59]$_DFFE_PP_/Q (DFF_X1)
   0.04    0.49 ^ icache_1/_23633_/ZN (AOI21_X4)
   0.02    0.51 v icache_1/_25526_/ZN (NOR2_X4)
   0.01    0.52 v icache_1/tag_mem.macro_mem.mem/wd_in[86] (fakeram45_64x96)
           0.52   data arrival time

   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.08 ^ delaybuf_0_CLK/Z (CLKBUF_X3)
   0.03    0.10 ^ delaybuf_1_CLK/Z (CLKBUF_X3)
   0.03    0.13 ^ delaybuf_2_CLK/Z (CLKBUF_X3)
   0.05    0.18 ^ delaybuf_3_CLK/Z (CLKBUF_X3)
   0.12    0.30 ^ clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
   0.11    0.41 ^ clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
   0.02    0.42 ^ icache_1/tag_mem.macro_mem.mem/clk (fakeram45_64x96)
   0.00    0.42   clock reconvergence pessimism
   0.05    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.05   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3412

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4075

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1454

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0027

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.125851

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.94e-02   1.71e-03   3.35e-04   2.15e-02  13.5%
Combinational          1.64e-02   2.53e-02   1.10e-03   4.28e-02  26.9%
Clock                  6.03e-03   7.77e-03   4.52e-05   1.38e-02   8.7%
Macro                  7.34e-02   0.00e+00   7.60e-03   8.10e-02  50.9%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-01   3.48e-02   9.08e-03   1.59e-01 100.0%
                          72.5%      21.8%       5.7%
