C:\lscc\diamond\3.12\synpbase\bin64\syn_nfilter.exe  -link  -multisrs  C:\Users\eidos\GitHub\FPGA_PWM_FSM_Practice\common\db\work\impl1\synwork\study_001_impl1_comp.srs  -osyn  C:\Users\eidos\GitHub\FPGA_PWM_FSM_Practice\common\db\work\impl1\synwork\study_001_impl1_mult.srs  -log  C:\Users\eidos\GitHub\FPGA_PWM_FSM_Practice\common\db\work\impl1\synlog\study_001_impl1_multi_srs_gen.srr 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\syn_nfilter.exe -link -multisrs ..\synwork\study_001_impl1_comp.srs -osyn ..\synwork\study_001_impl1_mult.srs -log ..\synlog\study_001_impl1_multi_srs_gen.srr
rc:0 success:1 runtime:1
file:..\synwork\study_001_impl1_comp.srs|io:i|time:1667543405|size:23989|exec:0|csum:3DEF5A298097A4DC9E3EE84B5BF8EFFC
file:..\synwork\study_001_impl1_mult.srs|io:o|time:1667543406|size:11329|exec:0|csum:
file:..\synlog\study_001_impl1_multi_srs_gen.srr|io:o|time:1667543406|size:1420|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\syn_nfilter.exe|io:i|time:1628554958|size:8899584|exec:1|csum:163057E8B8449A642661642A20A2247D
