Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: controller_interface_test_synth.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller_interface_test_synth.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller_interface_test_synth"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : controller_interface_test_synth
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../controller.v" in library work
Module <controller_interface> compiled
Compiling verilog file "controller_interface_test_synth.v" in library work
Module <controller_clock_divider> compiled
Module <controller_interface_test_synth> compiled
No errors in compilation
Analysis of file <"controller_interface_test_synth.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controller_interface_test_synth> in library <work>.

Analyzing hierarchy for module <controller_interface> in library <work>.

Analyzing hierarchy for module <controller_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000001100011"
	DIV_SIZE = "00000000000000000000000000001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controller_interface_test_synth>.
Module <controller_interface_test_synth> is correct for synthesis.
 
Analyzing module <controller_interface> in library <work>.
WARNING:Xst:2725 - "../controller.v" line 67: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 71: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 76: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 81: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 86: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 91: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 96: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 101: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../controller.v" line 106: Size mismatch between case item and case selector.
Module <controller_interface> is correct for synthesis.
 
Analyzing module <controller_clock_divider> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000001100011
	DIV_SIZE = 32'sb00000000000000000000000000001111
Module <controller_clock_divider> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller_clock_divider>.
    Related source file is "../controller.v".
    Found 1-bit register for signal <clock_out>.
    Found 15-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <controller_clock_divider> synthesized.


Synthesizing Unit <controller_interface>.
    Related source file is "../controller.v".
    Found 16x1-bit ROM for signal <O_PULSE$mux0001>.
    Found 8-bit register for signal <O_BUTTONS>.
    Found 1-bit register for signal <O_LATCH>.
    Found 1-bit register for signal <O_PULSE>.
    Found 13-bit up counter for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <controller_interface> synthesized.


Synthesizing Unit <controller_interface_test_synth>.
    Related source file is "controller_interface_test_synth.v".
WARNING:Xst:647 - Input <GPIO_DIP_SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <USER_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPIO_SW_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <count> is used but never assigned.
Unit <controller_interface_test_synth> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Counters                                             : 2
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
# Registers                                            : 11
 1-bit register                                        : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <controller_interface>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_O_PULSE_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <controller_interface> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Counters                                             : 2
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller_interface_test_synth> ...

Optimizing unit <controller_interface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller_interface_test_synth, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller_interface_test_synth.ngr
Top Level Output File Name         : controller_interface_test_synth
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 143
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 24
#      LUT3                        : 8
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 20
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 39
#      FD                          : 38
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  69120     0%  
 Number of Slice LUTs:                   87  out of  69120     0%  
    Number used as Logic:                87  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     87
   Number with an unused Flip Flop:      48  out of     87    55%  
   Number with an unused LUT:             0  out of     87     0%  
   Number of fully used LUT-FF pairs:    39  out of     87    44%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  13  out of    640     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_33MHZ_FPGA                     | BUFGP                  | 16    |
controller/cdiv/clock_out1         | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.869ns (Maximum Frequency: 348.553MHz)
   Minimum input arrival time before clock: 2.019ns
   Maximum output required time after clock: 3.264ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_33MHZ_FPGA'
  Clock period: 2.869ns (frequency: 348.553MHz)
  Total number of paths / destination ports: 361 / 17
-------------------------------------------------------------------------
Delay:               2.869ns (Levels of Logic = 3)
  Source:            controller/cdiv/counter_1 (FF)
  Destination:       controller/cdiv/counter_14 (FF)
  Source Clock:      CLK_33MHZ_FPGA rising
  Destination Clock: CLK_33MHZ_FPGA rising

  Data Path: controller/cdiv/counter_1 to controller/cdiv/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.978  controller/cdiv/counter_1 (controller/cdiv/counter_1)
     LUT5:I0->O            1   0.094   0.576  controller/cdiv/clock_out_cmp_eq000014 (controller/cdiv/clock_out_cmp_eq000014)
     LUT6:I4->O           16   0.094   0.562  controller/cdiv/clock_out_cmp_eq000087 (controller/cdiv/clock_out_cmp_eq0000)
     LUT2:I1->O            1   0.094   0.000  controller/cdiv/counter_14_rstpot (controller/cdiv/counter_14_rstpot)
     FD:D                     -0.018          controller/cdiv/counter_14
    ----------------------------------------
    Total                      2.869ns (0.753ns logic, 2.116ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'controller/cdiv/clock_out1'
  Clock period: 2.774ns (frequency: 360.490MHz)
  Total number of paths / destination ports: 397 / 23
-------------------------------------------------------------------------
Delay:               2.774ns (Levels of Logic = 15)
  Source:            controller/state_0 (FF)
  Destination:       controller/state_12 (FF)
  Source Clock:      controller/cdiv/clock_out1 rising
  Destination Clock: controller/cdiv/clock_out1 rising

  Data Path: controller/state_0 to controller/state_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.471   0.380  controller/state_0 (controller/state_0)
     INV:I->O              1   0.238   0.000  controller/Mcount_state_lut<0>_INV_0 (controller/Mcount_state_lut<0>)
     MUXCY:S->O            1   0.372   0.000  controller/Mcount_state_cy<0> (controller/Mcount_state_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<1> (controller/Mcount_state_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<2> (controller/Mcount_state_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<3> (controller/Mcount_state_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<4> (controller/Mcount_state_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<5> (controller/Mcount_state_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<6> (controller/Mcount_state_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<7> (controller/Mcount_state_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<8> (controller/Mcount_state_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<9> (controller/Mcount_state_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  controller/Mcount_state_cy<10> (controller/Mcount_state_cy<10>)
     MUXCY:CI->O           0   0.026   0.000  controller/Mcount_state_cy<11> (controller/Mcount_state_cy<11>)
     XORCY:CI->O           1   0.357   0.576  controller/Mcount_state_xor<12> (controller/Result<12>1)
     LUT2:I0->O            1   0.094   0.000  controller/state_12_rstpot (controller/state_12_rstpot)
     FD:D                     -0.018          controller/state_12
    ----------------------------------------
    Total                      2.774ns (1.818ns logic, 0.956ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller/cdiv/clock_out1'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.019ns (Levels of Logic = 2)
  Source:            HDR2_6_SM_7_N (PAD)
  Destination:       controller/O_BUTTONS_1 (FF)
  Destination Clock: controller/cdiv/clock_out1 rising

  Data Path: HDR2_6_SM_7_N to controller/O_BUTTONS_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.818   1.107  HDR2_6_SM_7_N_IBUF (HDR2_6_SM_7_N_IBUF)
     LUT6:I0->O            1   0.094   0.000  controller/O_BUTTONS_1_rstpot (controller/O_BUTTONS_1_rstpot)
     FD:D                     -0.018          controller/O_BUTTONS_1
    ----------------------------------------
    Total                      2.019ns (0.912ns logic, 1.107ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controller/cdiv/clock_out1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            controller/O_BUTTONS_0 (FF)
  Destination:       GPIO_LED_0 (PAD)
  Source Clock:      controller/cdiv/clock_out1 rising

  Data Path: controller/O_BUTTONS_0 to GPIO_LED_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.341  controller/O_BUTTONS_0 (controller/O_BUTTONS_0)
     OBUF:I->O                 2.452          GPIO_LED_0_OBUF (GPIO_LED_0)
    ----------------------------------------
    Total                      3.264ns (2.923ns logic, 0.341ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.14 secs
 
--> 

Total memory usage is 285856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

