==Overview==
This project provides library of cores for implementation of network interconnect tester
instruments conforming to https://tools.ietf.org/html/draft-vassilev-bmwg-network-interconnect-tester-02
in hardware.

==Directory structure==
lib/hw/cores/lsi/*: Contains cores for implementation of network interconnect tester

systems/*: Contains example projects for available open hardware systems

==Building SD card image (FPGA bitstream + Linux)==
./build.sh

==Coding style==
The project coding style is based on the guidelines used in the NetFPGA project.
