{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564696873853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564696873936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 18:01:13 2019 " "Processing started: Thu Aug 01 18:01:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564696873936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696873936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_top -c DE2_115_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_top -c DE2_115_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696873936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564696874659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564696874659 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE2_115.v(233) " "Verilog HDL information at DE2_115.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564696890132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_top " "Found entity 1: DE2_115_top" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890135 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEG7_LUT " "Found entity 2: SEG7_LUT" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890135 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_7seg " "Found entity 3: hex_7seg" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890135 ""} { "Info" "ISGN_ENTITY_NAME" "4 LFSR " "Found entity 4: LFSR" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696890135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file letterrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 letterROMSV " "Found entity 1: letterROMSV" {  } { { "letterRom.sv" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696890139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_top " "Elaborating entity \"DE2_115_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564696890390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE2_115.v(116) " "Verilog HDL assignment warning at DE2_115.v(116): truncated value with size 32 to match size of target (8)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890399 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DE2_115.v(117) " "Verilog HDL assignment warning at DE2_115.v(117): truncated value with size 32 to match size of target (7)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890399 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE2_115.v(148) " "Verilog HDL assignment warning at DE2_115.v(148): truncated value with size 32 to match size of target (8)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890406 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DE2_115.v(149) " "Verilog HDL assignment warning at DE2_115.v(149): truncated value with size 32 to match size of target (7)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890406 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE2_115.v(167) " "Verilog HDL assignment warning at DE2_115.v(167): truncated value with size 32 to match size of target (8)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890413 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DE2_115.v(168) " "Verilog HDL assignment warning at DE2_115.v(168): truncated value with size 32 to match size of target (7)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890413 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.v(242) " "Verilog HDL assignment warning at DE2_115.v(242): truncated value with size 32 to match size of target (4)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890419 "|DE2_115_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 6 DE2_115.v(330) " "Verilog HDL assignment warning at DE2_115.v(330): truncated value with size 25 to match size of target (6)" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564696890423 "|DE2_115_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letterROMSV letterROMSV:gen_letters1\[1\].Letter " "Elaborating entity \"letterROMSV\" for hierarchy \"letterROMSV:gen_letters1\[1\].Letter\"" {  } { { "DE2_115.v" "gen_letters1\[1\].Letter" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890595 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "letter_rom.waddr_a 0 letterRom.sv(286) " "Net \"letter_rom.waddr_a\" at letterRom.sv(286) has no driver or initial value, using a default initial value '0'" {  } { { "letterRom.sv" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564696890596 "|DE2_115_top|letterROMSV:gen_letters1[1].Letter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "letter_rom.data_a 0 letterRom.sv(286) " "Net \"letter_rom.data_a\" at letterRom.sv(286) has no driver or initial value, using a default initial value '0'" {  } { { "letterRom.sv" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564696890596 "|DE2_115_top|letterROMSV:gen_letters1[1].Letter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "letter_rom.we_a 0 letterRom.sv(286) " "Net \"letter_rom.we_a\" at letterRom.sv(286) has no driver or initial value, using a default initial value '0'" {  } { { "letterRom.sv" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564696890596 "|DE2_115_top|letterROMSV:gen_letters1[1].Letter"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564696890638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "DE2_115.v" "VGA" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564696890657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696890728 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564696890728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696890795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696890858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696890932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696890934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696890998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696890998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/altsyncram_60g1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696891035 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564696891035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696891089 ""}  } { { "vga_pll.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564696891089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696891120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564696891120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:NUMBER1 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:NUMBER1\"" {  } { { "DE2_115.v" "NUMBER1" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:TIME_DEC_10 " "Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:TIME_DEC_10\"" {  } { { "DE2_115.v" "TIME_DEC_10" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lfst_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lfst_inst\"" {  } { { "DE2_115.v" "lfst_inst" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696891145 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "33 " "Found 33 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[1\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[1\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[2\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[2\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[3\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[3\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[4\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[4\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[5\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[5\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[6\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[6\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[7\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[7\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[8\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[8\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[9\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[9\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[10\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[10\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[11\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[11\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[12\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[12\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[13\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[13\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[14\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[14\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[15\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[15\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters1\[16\].Letter\|letter_rom " "RAM logic \"letterROMSV:gen_letters1\[16\].Letter\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[1\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[1\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[2\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[2\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[3\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[3\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[4\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[4\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[5\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[5\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[6\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[6\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[7\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[7\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[8\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[8\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[9\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[9\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[10\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[10\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[11\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[11\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[12\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[12\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[13\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[13\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[14\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[14\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[15\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[15\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:gen_letters2\[16\].LetterA\|letter_rom " "RAM logic \"letterROMSV:gen_letters2\[16\].LetterA\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "letterROMSV:LetterB\|letter_rom " "RAM logic \"letterROMSV:LetterB\|letter_rom\" is uninferred due to asynchronous read logic" {  } { { "letterRom.sv" "letter_rom" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/letterRom.sv" 286 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1564696892051 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1564696892051 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE2_115.v" "Mod1" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696896529 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE2_115.v" "Div1" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696896529 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE2_115.v" "Mod0" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696896529 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE2_115.v" "Div0" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696896529 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1564696896529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696896588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896588 ""}  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564696896588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696896651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696896651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696896676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696896676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_74f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_74f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_74f " "Found entity 1: alt_u_div_74f" {  } { { "db/alt_u_div_74f.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/alt_u_div_74f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696896699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696896699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696896761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696896761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696896823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696896823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696896842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896842 ""}  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564696896842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564696896912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696896912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696896943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896943 ""}  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564696896943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696896973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564696896973 ""}  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564696896973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564696897638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564696901779 "|DE2_115_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564696901779 "|DE2_115_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564696901779 "|DE2_115_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564696901779 "|DE2_115_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564696901779 "|DE2_115_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564696901779 "|DE2_115_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564696901779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564696902030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564696944342 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 26 " "Ignored 26 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1564696944459 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1564696944459 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/output_files/DE2_115_top.map.smsg " "Generated suppressed messages file C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/output_files/DE2_115_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696944488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564696944855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564696944855 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/husni/Desktop/B58 Project/Checkmarks/August 1 2019/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564696945218 "|DE2_115_top|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564696945218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5575 " "Implemented 5575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564696945218 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564696945218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5457 " "Implemented 5457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564696945218 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564696945218 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1564696945218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564696945218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564696945248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 18:02:25 2019 " "Processing ended: Thu Aug 01 18:02:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564696945248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564696945248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564696945248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564696945248 ""}
