m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/simulation/modelsim
vAL_MOVE
Z1 !s110 1611706772
!i10b 1
!s100 Eob9nYYJ`UmDKYP`YIJLc0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I^7<jAHP5gg]XOKPQIZWCk0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1611662360
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/AL_MOVE.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/AL_MOVE.v
!i122 10
L0 1 46
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1611706772.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/AL_MOVE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/AL_MOVE.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24
Z8 tCvgOpt 0
n@a@l_@m@o@v@e
vALARMSET
R1
!i10b 1
!s100 2`G8jaR?H[l8d`kU2`cz31
R2
ITUfTTWKFc>h^oP;dLimWz0
R3
R0
w1611621954
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ALARMSET.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ALARMSET.v
!i122 9
Z9 L0 1 73
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ALARMSET.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ALARMSET.v|
!i113 1
R6
R7
R8
n@a@l@a@r@m@s@e@t
vBUZZER
R1
!i10b 1
!s100 >HS0D?<kMK?09]m?dIeZi1
R2
I98ziaa=zOm7@jC62U;K@z3
R3
R0
w1611662034
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/BUZZER.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/BUZZER.v
!i122 11
L0 1 30
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/BUZZER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/BUZZER.v|
!i113 1
R6
R7
R8
n@b@u@z@z@e@r
vCNT24
R1
!i10b 1
!s100 i`KW@9l@?b6n>4aYIcLU`0
R2
I>MeJ[EVP0ACLQF7@_g_3J0
R3
R0
w1611624942
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT24.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT24.v
!i122 4
L0 1 89
R4
r1
!s85 0
31
Z10 !s108 1611706771.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT24.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT24.v|
!i113 1
R6
R7
R8
n@c@n@t24
vCNT60
Z11 !s110 1611706771
!i10b 1
!s100 8D`gCOeT8<_AY1eXMgQ[Y3
R2
IDLFZXRD_C__jdOGN`haMf3
R3
R0
w1611624802
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT60.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT60.v
!i122 2
L0 4 116
R4
r1
!s85 0
31
R10
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT60.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT60.v|
!i113 1
R6
R7
R8
n@c@n@t60
vDECODER
R11
!i10b 1
!s100 W5Wff;0U_LehK3D[SDkFn1
R2
ImT3Zn[<gS1<P5kZlKZKLQ0
R3
R0
w1611622417
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DECODER.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DECODER.v
!i122 3
L0 4 35
R4
r1
!s85 0
31
R10
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DECODER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DECODER.v|
!i113 1
R6
R7
R8
n@d@e@c@o@d@e@r
vDIGIT_24
R11
!i10b 1
!s100 3U>c@[liV4C;ITb^NZEBa3
R2
IX[?4N6FGVg>`Vh3WL:7LQ1
R3
R0
w1611704856
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v
!i122 0
L0 4 64
R4
r1
!s85 0
31
R10
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v|
!i113 1
R6
R7
R8
n@d@i@g@i@t_24
vDIGIT_24_sim
R1
!i10b 1
!s100 A]NXNJB9>J9QzJVn:9@]G2
R2
ITYOj=:aoHKoH5DMjSjg>C0
R3
R0
w1611706720
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24_sim.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24_sim.v
!i122 12
L0 5 45
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24_sim.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24_sim.v|
!i113 1
R6
R7
R8
n@d@i@g@i@t_24_sim
vENABLE_GENERATE
R11
!i10b 1
!s100 ZBc2<ieW]E^BR_e=PnBjI2
R2
I3O[B>=8OF^FSP]ETAX4`O3
R3
R0
w1611658286
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ENABLE_GENERATE.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ENABLE_GENERATE.v
!i122 1
L0 4 32
R4
r1
!s85 0
31
R10
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ENABLE_GENERATE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ENABLE_GENERATE.v|
!i113 1
R6
R7
R8
n@e@n@a@b@l@e_@g@e@n@e@r@a@t@e
vSEQUENCER
R1
!i10b 1
!s100 KD1R_a0oIHaG?mYXOXGnj2
R2
I0>bi?FXn1`B?>Z9GlkzzR2
R3
R0
Z12 w1611576785
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v
!i122 7
L0 1 38
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v|
!i113 1
R6
R7
R8
n@s@e@q@u@e@n@c@e@r
vSERECTOR
R1
!i10b 1
!s100 Eh=ZIUnWQ9P33;H[z4=`X3
R2
Ib5Fiah^OC2GSK63Rai5h<0
R3
R0
w1611655576
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v
!i122 5
L0 1 239
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v|
!i113 1
R6
R7
R8
n@s@e@r@e@c@t@o@r
vSW_GEN
R1
!i10b 1
!s100 Q`PkleEVTkKGn5:99c4]52
R2
I<Vo2Z5c7[E10<i]_SfQ1U0
R3
R0
w1611574806
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SW_GEN.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SW_GEN.v
!i122 8
L0 4 26
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SW_GEN.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SW_GEN.v|
!i113 1
R6
R7
R8
n@s@w_@g@e@n
vTSET
R1
!i10b 1
!s100 Y14cz0ILER>j;ciFQlo3g3
R2
IlKnH8`aI7lzha5dIJjHNT3
R3
R0
R12
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/TSET.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/TSET.v
!i122 6
R9
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/TSET.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/TSET.v|
!i113 1
R6
R7
R8
n@t@s@e@t
