<MODULE>
square
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0001,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,005F,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0006,NO
R_DSEG,data,000A,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0151,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,0029,0000
L002001?,R_CSEG,001E,0000
L003002?,R_CSEG,0083,0000
_Timer2_ISR_sloc0_1_0,R_BSEG,0000,0001
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
L008002?,R_CSEG,014C,0000
</LOCALS>

<PUBLICS>
_PWMStraight,R_CSEG,00CC,0000
_main,R_CSEG,0122,0000
_PWMLeft,R_CSEG,00F9,0000
__c51_external_startup,R_CSEG,0000,0000
_Timer2_ISR,R_CSEG,0069,0000
_pwmSig1,R_DSEG,0002,0002
_pwmSig2,R_DSEG,0004,0002
_pwmSig3,R_DSEG,0006,0002
_pwmSig4,R_DSEG,0008,0002
_pwm_count,R_DSEG,0000,0001
_PWMRight,R_CSEG,010E,0000
_PWMback,R_CSEG,00E2,0000
_pwm_count1,R_DSEG,0001,0001
</PUBLICS>

<EXTERNALS>
_printf,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 002B>
02 addr16(_Timer2_ISR;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
75 data8(_pwm_count;) 00
75 data8(_pwm_count1;) 00
</CODE>

<CODE R_CSEG>
75 A7 00
75 97 DE
75 97 AD
75 FF 80
75 EF 06
75 A7 10
75 C1 20
75 A7 00
75 A9 00
75 A9 00
E5 A9
30 E7 rel3(L002001?;)
75 A9 03
75 A9 03
E5 A9
30 E7 rel3(L002004?;)
43 A4 10
75 E1 01
75 E2 00
75 E3 40
75 98 10
75 8D E6
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
75 C8 00
43 8E 10
75 CA E0
75 CB E3
75 CE FF
75 CF FF
D2 AD
D2 CA
D2 AF
75 82 00
22
C0 E0
C0 02
C0 03
C0 D0
75 D0 00
C2 CF
05 data8(_pwm_count;)
05 data8(_pwm_count1;)
E5 data8(_pwm_count;)
24 9B
50 rel2(L003002?;)
75 data8(_pwm_count;) 00
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig1;)
9A
E5 data8(_pwmSig1;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 A4
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig2;)
9A
E5 data8(_pwmSig2;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 A5
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig3;)
9A
E5 data8(_pwmSig3;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 96
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig4;)
9A
E5 data8(_pwmSig4;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 95
D0 D0
D0 03
D0 02
D0 E0
32
75 data8(_pwmSig1;) 63
E4
F5 data8(_pwmSig1;0x0001;+;)
E4
F5 data8(_pwmSig2;)
F5 data8(_pwmSig2;0x0001;+;)
F5 data8(_pwmSig3;)
F5 data8(_pwmSig3;0x0001;+;)
75 data8(_pwmSig4;) 63
E4
F5 data8(_pwmSig4;0x0001;+;)
22
E4
F5 data8(_pwmSig1;)
F5 data8(_pwmSig1;0x0001;+;)
75 data8(_pwmSig2;) 63
E4
F5 data8(_pwmSig2;0x0001;+;)
75 data8(_pwmSig3;) 63
E4
F5 data8(_pwmSig3;0x0001;+;)
E4
F5 data8(_pwmSig4;)
F5 data8(_pwmSig4;0x0001;+;)
22
E4
F5 data8(_pwmSig1;)
F5 data8(_pwmSig1;0x0001;+;)
F5 data8(_pwmSig2;)
F5 data8(_pwmSig2;0x0001;+;)
75 data8(_pwmSig3;) 5A
E4
F5 data8(_pwmSig3;0x0001;+;)
E4
F5 data8(_pwmSig4;)
F5 data8(_pwmSig4;0x0001;+;)
22
75 data8(_pwmSig1;) 63
E4
F5 data8(_pwmSig1;0x0001;+;)
E4
F5 data8(_pwmSig2;)
F5 data8(_pwmSig2;0x0001;+;)
F5 data8(_pwmSig3;)
F5 data8(_pwmSig3;0x0001;+;)
F5 data8(_pwmSig4;)
F5 data8(_pwmSig4;0x0001;+;)
22
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
12 addr16(_PWMRight;)  
80 rel2(L008002?;)
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
53 71 75 61 72 65 20 77 61 76 65 20 67 65 6E 65 72
61 74 6F 72 20 66 6F 72 20 74 68 65 20 45 46 4D
38 4C 42 31 2E 
0D
0A
43 68 65 63 6B 20 70 69 6E 73 20 50 32 2E 30 20 61
6E 64 20 
50 32 2E 31 20 77 69 74 68 20 74 68 65 20 6F 73 63
69 6C 6C 6F 73 63 6F 70 65 2E 
0D
0A
00
</CODE>

<CODE AT 002E>
</CODE>
