:author: The NEORV32 Community and Stephan Nolting
:email: stnolting@gmail.com
:keywords: neorv32, risc-v, riscv, rv32, fpga, soft-core, vhdl, microcontroller, cpu, soc, processor, gcc, openocd, gdb, verilog, rtl, asip, asic
:description: A size-optimized, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
:revnumber: v1.11.8
:icons: font
:source-highlighter: highlight.js
:imagesdir: ../figures
:toc: macro
:doctype: book
:sectnums:
:stem:
:reproducible:
:listing-caption: Listing
:toclevels: 3
:title-logo-image: ../figures/neorv32_logo_riscv.png
:favicon: img/icon.png
