-------------------------------------------------------------------------
-- Riley lawson
-- Department of Electrical and Computer Engineering
-- Iowa State University
-------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

entity OnesComp is
  generic(N : integer := 16);
  port(i_D0  : in std_logic_vector(N-1 downto 0);
       o_O   : out std_logic_vector(N-1 downto 0));

end OnesComp;

architecture structural of OnesComp is

component invg
  port(i_A  : in std_logic;
       o_F   : out std_logic);
end component;

begin
	G1: for i in 0 to N-1 generate
	  inverse: invg
	    port map(i_A  => i_D(i)),
	  	     o_F  => o_O(i));
	end generate;

end structural;

