C:/Users/Aadhithan/Documents/Verilog_labs/lab4/rtl/dff.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab4/rtl/dff.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module dfflop

Top level modules:
	dfflop

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab4/tb/dff_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab4/tb/dff_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module dff_tb

Top level modules:
	dff_tb

} {} {}}
