Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 29 22:50:35 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 18         |
| TIMING-20 | Warning  | Non-clocked latch             | 24         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on as relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on b relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on c relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cs relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on d relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on down relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ds relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on e relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on f relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on fs relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on g relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gs relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on pianoOn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on soundOn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on up relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on audioOut relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on soundLED relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[0] cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[0]_rep cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[0]_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[0]_rep__0 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[0]_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[0]_rep__1 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[0]_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[0]_rep__2 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[0]_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[0]_rep__3 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[0]_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[1] cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[1]_rep cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[1]_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[1]_rep__0 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[1]_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[1]_rep__1 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[1]_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[1]_rep__2 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[1]_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[1]_rep__3 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[1]_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[2] cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[2]_rep cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[2]_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[2]_rep__0 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[2]_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[2]_rep__1 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[2]_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[2]_rep__2 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[2]_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[2]_rep__3 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[2]_rep__3/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[3] cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[3]_rep cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[3]_rep/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[3]_rep__0 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[3]_rep__0/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[3]_rep__1 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[3]_rep__1/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[3]_rep__2 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[3]_rep__2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch mainStage0/buttonStage1/a2_reg[3]_rep__3 cannot be properly analyzed as its control pin mainStage0/buttonStage1/a2_reg[3]_rep__3/G is not reached by a timing clock
Related violations: <none>


