
dma-reader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078c4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08007984  08007984  00008984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b24  08007b24  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007b24  08007b24  00008b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b2c  08007b2c  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b2c  08007b2c  00008b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b30  08007b30  00008b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007b34  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  20000068  08007b9c  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08007b9c  0000937c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116fe  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000284c  00000000  00000000  0001a78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  0001cfe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5e  00000000  00000000  0001dfc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001699b  00000000  00000000  0001ec1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014199  00000000  00000000  000355b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088159  00000000  00000000  00049752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d18ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040b0  00000000  00000000  000d18f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000d59a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800796c 	.word	0x0800796c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	0800796c 	.word	0x0800796c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 8000460:	b5b0      	push	{r4, r5, r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	b29a      	uxth	r2, r3
 8000470:	2517      	movs	r5, #23
 8000472:	197c      	adds	r4, r7, r5
 8000474:	2301      	movs	r3, #1
 8000476:	425b      	negs	r3, r3
 8000478:	68b9      	ldr	r1, [r7, #8]
 800047a:	4808      	ldr	r0, [pc, #32]	@ (800049c <_write+0x3c>)
 800047c:	f005 f9e6 	bl	800584c <HAL_UART_Transmit>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 8000484:	197b      	adds	r3, r7, r5
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d101      	bne.n	8000490 <_write+0x30>
		return len;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	e001      	b.n	8000494 <_write+0x34>
	else
		return -1;
 8000490:	2301      	movs	r3, #1
 8000492:	425b      	negs	r3, r3
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b006      	add	sp, #24
 800049a:	bdb0      	pop	{r4, r5, r7, pc}
 800049c:	2000019c 	.word	0x2000019c

080004a0 <MPU6050_WakeUp>:

uint8_t MPU6050_WakeUp(I2C_HandleTypeDef *i2c){
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b088      	sub	sp, #32
 80004a4:	af04      	add	r7, sp, #16
 80004a6:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x0;
 80004a8:	210f      	movs	r1, #15
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Write(i2c,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,100)==HAL_OK)
 80004b0:	6878      	ldr	r0, [r7, #4]
 80004b2:	2364      	movs	r3, #100	@ 0x64
 80004b4:	9302      	str	r3, [sp, #8]
 80004b6:	2301      	movs	r3, #1
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	9300      	str	r3, [sp, #0]
 80004be:	2301      	movs	r3, #1
 80004c0:	226b      	movs	r2, #107	@ 0x6b
 80004c2:	21d0      	movs	r1, #208	@ 0xd0
 80004c4:	f001 fbec 	bl	8001ca0 <HAL_I2C_Mem_Write>
 80004c8:	1e03      	subs	r3, r0, #0
 80004ca:	d101      	bne.n	80004d0 <MPU6050_WakeUp+0x30>
		return 1;
 80004cc:	2301      	movs	r3, #1
 80004ce:	e000      	b.n	80004d2 <MPU6050_WakeUp+0x32>
	else
		return 0;
 80004d0:	2300      	movs	r3, #0
}
 80004d2:	0018      	movs	r0, r3
 80004d4:	46bd      	mov	sp, r7
 80004d6:	b004      	add	sp, #16
 80004d8:	bd80      	pop	{r7, pc}
	...

080004dc <MPU6050_Read_DMA>:

void MPU6050_Read_DMA() {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af02      	add	r7, sp, #8
    if(HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR<<1 , REG_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, acc_buffer, 2)==HAL_OK)
 80004e2:	480c      	ldr	r0, [pc, #48]	@ (8000514 <MPU6050_Read_DMA+0x38>)
 80004e4:	2302      	movs	r3, #2
 80004e6:	9301      	str	r3, [sp, #4]
 80004e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000518 <MPU6050_Read_DMA+0x3c>)
 80004ea:	9300      	str	r3, [sp, #0]
 80004ec:	2301      	movs	r3, #1
 80004ee:	223b      	movs	r2, #59	@ 0x3b
 80004f0:	21d0      	movs	r1, #208	@ 0xd0
 80004f2:	f001 fd03 	bl	8001efc <HAL_I2C_Mem_Read_DMA>
 80004f6:	1e03      	subs	r3, r0, #0
 80004f8:	d104      	bne.n	8000504 <MPU6050_Read_DMA+0x28>
    	printf("\nDMA initiation success!");
 80004fa:	4b08      	ldr	r3, [pc, #32]	@ (800051c <MPU6050_Read_DMA+0x40>)
 80004fc:	0018      	movs	r0, r3
 80004fe:	f006 fb39 	bl	8006b74 <iprintf>
    else
    	printf("\nDMA initiation failed!");

}
 8000502:	e003      	b.n	800050c <MPU6050_Read_DMA+0x30>
    	printf("\nDMA initiation failed!");
 8000504:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <MPU6050_Read_DMA+0x44>)
 8000506:	0018      	movs	r0, r3
 8000508:	f006 fb34 	bl	8006b74 <iprintf>
}
 800050c:	46c0      	nop			@ (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	20000084 	.word	0x20000084
 8000518:	20000224 	.word	0x20000224
 800051c:	08007984 	.word	0x08007984
 8000520:	080079a0 	.word	0x080079a0

08000524 <HAL_I2C_MemRxCpltCallback>:


void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a05      	ldr	r2, [pc, #20]	@ (8000548 <HAL_I2C_MemRxCpltCallback+0x24>)
 8000532:	4293      	cmp	r3, r2
 8000534:	d103      	bne.n	800053e <HAL_I2C_MemRxCpltCallback+0x1a>
    	printf("\nReading through DMA complete!");
 8000536:	4b05      	ldr	r3, [pc, #20]	@ (800054c <HAL_I2C_MemRxCpltCallback+0x28>)
 8000538:	0018      	movs	r0, r3
 800053a:	f006 fb1b 	bl	8006b74 <iprintf>
    }
}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	46bd      	mov	sp, r7
 8000542:	b002      	add	sp, #8
 8000544:	bd80      	pop	{r7, pc}
 8000546:	46c0      	nop			@ (mov r8, r8)
 8000548:	40005400 	.word	0x40005400
 800054c:	080079b8 	.word	0x080079b8

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000556:	f000 fd7b 	bl	8001050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800055a:	f000 f84d 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055e:	f000 fa2d 	bl	80009bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000562:	f000 fa0d 	bl	8000980 <MX_DMA_Init>
  MX_I2C1_Init();
 8000566:	f000 f8c3 	bl	80006f0 <MX_I2C1_Init>
  MX_RTC_Init();
 800056a:	f000 f901 	bl	8000770 <MX_RTC_Init>
  MX_SPI1_Init();
 800056e:	f000 f99f 	bl	80008b0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000572:	f000 f9d5 	bl	8000920 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("*****************Started MPU code***********************\n");
 8000576:	4b19      	ldr	r3, [pc, #100]	@ (80005dc <main+0x8c>)
 8000578:	0018      	movs	r0, r3
 800057a:	f006 fb61 	bl	8006c40 <puts>
  printf("Waking up the sensor now.");
 800057e:	4b18      	ldr	r3, [pc, #96]	@ (80005e0 <main+0x90>)
 8000580:	0018      	movs	r0, r3
 8000582:	f006 faf7 	bl	8006b74 <iprintf>
    uint8_t stat = MPU6050_WakeUp(&hi2c1);
 8000586:	1dfc      	adds	r4, r7, #7
 8000588:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <main+0x94>)
 800058a:	0018      	movs	r0, r3
 800058c:	f7ff ff88 	bl	80004a0 <MPU6050_WakeUp>
 8000590:	0003      	movs	r3, r0
 8000592:	7023      	strb	r3, [r4, #0]
    if(stat==1)
 8000594:	1dfb      	adds	r3, r7, #7
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d104      	bne.n	80005a6 <main+0x56>
  	  printf("\nSensor woke up!");
 800059c:	4b12      	ldr	r3, [pc, #72]	@ (80005e8 <main+0x98>)
 800059e:	0018      	movs	r0, r3
 80005a0:	f006 fae8 	bl	8006b74 <iprintf>
 80005a4:	e003      	b.n	80005ae <main+0x5e>
    else
  	  printf("\nFailed to wake up sensor!");
 80005a6:	4b11      	ldr	r3, [pc, #68]	@ (80005ec <main+0x9c>)
 80005a8:	0018      	movs	r0, r3
 80005aa:	f006 fae3 	bl	8006b74 <iprintf>

    HAL_Delay(500);
 80005ae:	23fa      	movs	r3, #250	@ 0xfa
 80005b0:	005b      	lsls	r3, r3, #1
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 fdbc 	bl	8001130 <HAL_Delay>
    printf("\nStarting DMA...");
 80005b8:	4b0d      	ldr	r3, [pc, #52]	@ (80005f0 <main+0xa0>)
 80005ba:	0018      	movs	r0, r3
 80005bc:	f006 fada 	bl	8006b74 <iprintf>
    MPU6050_Read_DMA();
 80005c0:	f7ff ff8c 	bl	80004dc <MPU6050_Read_DMA>
    printf("\nDMA exited!");
 80005c4:	4b0b      	ldr	r3, [pc, #44]	@ (80005f4 <main+0xa4>)
 80005c6:	0018      	movs	r0, r3
 80005c8:	f006 fad4 	bl	8006b74 <iprintf>
//	uint8_t data = 0x0;
//  if(HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,2000)==HAL_OK)
//	  printf("\nSensor woke up!");
//  else
//	  printf("\nFailed to wake up sensor!");
    HAL_Delay(1000);
 80005cc:	23fa      	movs	r3, #250	@ 0xfa
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	0018      	movs	r0, r3
 80005d2:	f000 fdad 	bl	8001130 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	e7fd      	b.n	80005d6 <main+0x86>
 80005da:	46c0      	nop			@ (mov r8, r8)
 80005dc:	080079d8 	.word	0x080079d8
 80005e0:	08007a14 	.word	0x08007a14
 80005e4:	20000084 	.word	0x20000084
 80005e8:	08007a30 	.word	0x08007a30
 80005ec:	08007a44 	.word	0x08007a44
 80005f0:	08007a60 	.word	0x08007a60
 80005f4:	08007a74 	.word	0x08007a74

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b590      	push	{r4, r7, lr}
 80005fa:	b09d      	sub	sp, #116	@ 0x74
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	2438      	movs	r4, #56	@ 0x38
 8000600:	193b      	adds	r3, r7, r4
 8000602:	0018      	movs	r0, r3
 8000604:	2338      	movs	r3, #56	@ 0x38
 8000606:	001a      	movs	r2, r3
 8000608:	2100      	movs	r1, #0
 800060a:	f006 fc0f 	bl	8006e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060e:	2324      	movs	r3, #36	@ 0x24
 8000610:	18fb      	adds	r3, r7, r3
 8000612:	0018      	movs	r0, r3
 8000614:	2314      	movs	r3, #20
 8000616:	001a      	movs	r2, r3
 8000618:	2100      	movs	r1, #0
 800061a:	f006 fc07 	bl	8006e2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800061e:	003b      	movs	r3, r7
 8000620:	0018      	movs	r0, r3
 8000622:	2324      	movs	r3, #36	@ 0x24
 8000624:	001a      	movs	r2, r3
 8000626:	2100      	movs	r1, #0
 8000628:	f006 fc00 	bl	8006e2c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800062c:	4b2e      	ldr	r3, [pc, #184]	@ (80006e8 <SystemClock_Config+0xf0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a2e      	ldr	r2, [pc, #184]	@ (80006ec <SystemClock_Config+0xf4>)
 8000632:	401a      	ands	r2, r3
 8000634:	4b2c      	ldr	r3, [pc, #176]	@ (80006e8 <SystemClock_Config+0xf0>)
 8000636:	2180      	movs	r1, #128	@ 0x80
 8000638:	0109      	lsls	r1, r1, #4
 800063a:	430a      	orrs	r2, r1
 800063c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800063e:	0021      	movs	r1, r4
 8000640:	187b      	adds	r3, r7, r1
 8000642:	220a      	movs	r2, #10
 8000644:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2201      	movs	r2, #1
 800064a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2210      	movs	r2, #16
 8000650:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2201      	movs	r2, #1
 8000656:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2202      	movs	r2, #2
 800065c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800065e:	187b      	adds	r3, r7, r1
 8000660:	2200      	movs	r2, #0
 8000662:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2280      	movs	r2, #128	@ 0x80
 8000668:	0312      	lsls	r2, r2, #12
 800066a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2280      	movs	r2, #128	@ 0x80
 8000670:	0412      	lsls	r2, r2, #16
 8000672:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000674:	187b      	adds	r3, r7, r1
 8000676:	0018      	movs	r0, r3
 8000678:	f003 fc7a 	bl	8003f70 <HAL_RCC_OscConfig>
 800067c:	1e03      	subs	r3, r0, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000680:	f000 fa4c 	bl	8000b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000684:	2124      	movs	r1, #36	@ 0x24
 8000686:	187b      	adds	r3, r7, r1
 8000688:	220f      	movs	r2, #15
 800068a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2203      	movs	r2, #3
 8000690:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2101      	movs	r1, #1
 80006a8:	0018      	movs	r0, r3
 80006aa:	f004 f835 	bl	8004718 <HAL_RCC_ClockConfig>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80006b2:	f000 fa33 	bl	8000b1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80006b6:	003b      	movs	r3, r7
 80006b8:	222a      	movs	r2, #42	@ 0x2a
 80006ba:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006bc:	003b      	movs	r3, r7
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006c2:	003b      	movs	r3, r7
 80006c4:	2200      	movs	r2, #0
 80006c6:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80006c8:	003b      	movs	r3, r7
 80006ca:	2280      	movs	r2, #128	@ 0x80
 80006cc:	0292      	lsls	r2, r2, #10
 80006ce:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006d0:	003b      	movs	r3, r7
 80006d2:	0018      	movs	r0, r3
 80006d4:	f004 fa24 	bl	8004b20 <HAL_RCCEx_PeriphCLKConfig>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80006dc:	f000 fa1e 	bl	8000b1c <Error_Handler>
  }
}
 80006e0:	46c0      	nop			@ (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b01d      	add	sp, #116	@ 0x74
 80006e6:	bd90      	pop	{r4, r7, pc}
 80006e8:	40007000 	.word	0x40007000
 80006ec:	ffffe7ff 	.word	0xffffe7ff

080006f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <MX_I2C1_Init+0x74>)
 80006f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000768 <MX_I2C1_Init+0x78>)
 80006f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80006fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <MX_I2C1_Init+0x74>)
 80006fc:	4a1b      	ldr	r2, [pc, #108]	@ (800076c <MX_I2C1_Init+0x7c>)
 80006fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000700:	4b18      	ldr	r3, [pc, #96]	@ (8000764 <MX_I2C1_Init+0x74>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000706:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <MX_I2C1_Init+0x74>)
 8000708:	2201      	movs	r2, #1
 800070a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800070c:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <MX_I2C1_Init+0x74>)
 800070e:	2200      	movs	r2, #0
 8000710:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <MX_I2C1_Init+0x74>)
 8000714:	2200      	movs	r2, #0
 8000716:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000718:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_I2C1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <MX_I2C1_Init+0x74>)
 8000720:	2200      	movs	r2, #0
 8000722:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <MX_I2C1_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_I2C1_Init+0x74>)
 800072c:	0018      	movs	r0, r3
 800072e:	f001 fa11 	bl	8001b54 <HAL_I2C_Init>
 8000732:	1e03      	subs	r3, r0, #0
 8000734:	d001      	beq.n	800073a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000736:	f000 f9f1 	bl	8000b1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <MX_I2C1_Init+0x74>)
 800073c:	2100      	movs	r1, #0
 800073e:	0018      	movs	r0, r3
 8000740:	f003 fb7e 	bl	8003e40 <HAL_I2CEx_ConfigAnalogFilter>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000748:	f000 f9e8 	bl	8000b1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800074c:	4b05      	ldr	r3, [pc, #20]	@ (8000764 <MX_I2C1_Init+0x74>)
 800074e:	2100      	movs	r1, #0
 8000750:	0018      	movs	r0, r3
 8000752:	f003 fbc1 	bl	8003ed8 <HAL_I2CEx_ConfigDigitalFilter>
 8000756:	1e03      	subs	r3, r0, #0
 8000758:	d001      	beq.n	800075e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800075a:	f000 f9df 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000084 	.word	0x20000084
 8000768:	40005400 	.word	0x40005400
 800076c:	00b07cb4 	.word	0x00b07cb4

08000770 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b090      	sub	sp, #64	@ 0x40
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000776:	232c      	movs	r3, #44	@ 0x2c
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	0018      	movs	r0, r3
 800077c:	2314      	movs	r3, #20
 800077e:	001a      	movs	r2, r3
 8000780:	2100      	movs	r1, #0
 8000782:	f006 fb53 	bl	8006e2c <memset>
  RTC_DateTypeDef sDate = {0};
 8000786:	2328      	movs	r3, #40	@ 0x28
 8000788:	18fb      	adds	r3, r7, r3
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800078e:	003b      	movs	r3, r7
 8000790:	0018      	movs	r0, r3
 8000792:	2328      	movs	r3, #40	@ 0x28
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f006 fb48 	bl	8006e2c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800079c:	4b41      	ldr	r3, [pc, #260]	@ (80008a4 <MX_RTC_Init+0x134>)
 800079e:	4a42      	ldr	r2, [pc, #264]	@ (80008a8 <MX_RTC_Init+0x138>)
 80007a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80007a2:	4b40      	ldr	r3, [pc, #256]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 80007a8:	4b3e      	ldr	r3, [pc, #248]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007aa:	221f      	movs	r2, #31
 80007ac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 80007ae:	4b3d      	ldr	r3, [pc, #244]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007b0:	4a3e      	ldr	r2, [pc, #248]	@ (80008ac <MX_RTC_Init+0x13c>)
 80007b2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007b4:	4b3b      	ldr	r3, [pc, #236]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80007ba:	4b3a      	ldr	r3, [pc, #232]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007bc:	2200      	movs	r2, #0
 80007be:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007c0:	4b38      	ldr	r3, [pc, #224]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007c6:	4b37      	ldr	r3, [pc, #220]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007cc:	4b35      	ldr	r3, [pc, #212]	@ (80008a4 <MX_RTC_Init+0x134>)
 80007ce:	0018      	movs	r0, r3
 80007d0:	f004 fb02 	bl	8004dd8 <HAL_RTC_Init>
 80007d4:	1e03      	subs	r3, r0, #0
 80007d6:	d001      	beq.n	80007dc <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80007d8:	f000 f9a0 	bl	8000b1c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80007dc:	212c      	movs	r1, #44	@ 0x2c
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2200      	movs	r2, #0
 80007e8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2200      	movs	r2, #0
 80007ee:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	4b29      	ldr	r3, [pc, #164]	@ (80008a4 <MX_RTC_Init+0x134>)
 8000800:	2200      	movs	r2, #0
 8000802:	0018      	movs	r0, r3
 8000804:	f004 fb84 	bl	8004f10 <HAL_RTC_SetTime>
 8000808:	1e03      	subs	r3, r0, #0
 800080a:	d001      	beq.n	8000810 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 800080c:	f000 f986 	bl	8000b1c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000810:	2128      	movs	r1, #40	@ 0x28
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2201      	movs	r2, #1
 8000816:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000818:	187b      	adds	r3, r7, r1
 800081a:	2201      	movs	r2, #1
 800081c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2201      	movs	r2, #1
 8000822:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2200      	movs	r2, #0
 8000828:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800082a:	1879      	adds	r1, r7, r1
 800082c:	4b1d      	ldr	r3, [pc, #116]	@ (80008a4 <MX_RTC_Init+0x134>)
 800082e:	2200      	movs	r2, #0
 8000830:	0018      	movs	r0, r3
 8000832:	f004 fc17 	bl	8005064 <HAL_RTC_SetDate>
 8000836:	1e03      	subs	r3, r0, #0
 8000838:	d001      	beq.n	800083e <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800083a:	f000 f96f 	bl	8000b1c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 800083e:	003b      	movs	r3, r7
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8000844:	003b      	movs	r3, r7
 8000846:	2200      	movs	r2, #0
 8000848:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 800084a:	003b      	movs	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000850:	003b      	movs	r3, r7
 8000852:	2200      	movs	r2, #0
 8000854:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000856:	003b      	movs	r3, r7
 8000858:	2200      	movs	r2, #0
 800085a:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800085c:	003b      	movs	r3, r7
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000862:	003b      	movs	r3, r7
 8000864:	2200      	movs	r2, #0
 8000866:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000868:	003b      	movs	r3, r7
 800086a:	22f0      	movs	r2, #240	@ 0xf0
 800086c:	0512      	lsls	r2, r2, #20
 800086e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000870:	003b      	movs	r3, r7
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8000876:	003b      	movs	r3, r7
 8000878:	2220      	movs	r2, #32
 800087a:	2101      	movs	r1, #1
 800087c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800087e:	003b      	movs	r3, r7
 8000880:	2280      	movs	r2, #128	@ 0x80
 8000882:	0052      	lsls	r2, r2, #1
 8000884:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000886:	0039      	movs	r1, r7
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_RTC_Init+0x134>)
 800088a:	2200      	movs	r2, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f004 fc7d 	bl	800518c <HAL_RTC_SetAlarm_IT>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8000896:	f000 f941 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b010      	add	sp, #64	@ 0x40
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	20000120 	.word	0x20000120
 80008a8:	40002800 	.word	0x40002800
 80008ac:	000003ff 	.word	0x000003ff

080008b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008b4:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008b6:	4a19      	ldr	r2, [pc, #100]	@ (800091c <MX_SPI1_Init+0x6c>)
 80008b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ba:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008bc:	2282      	movs	r2, #130	@ 0x82
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008c8:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008ce:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008d4:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008dc:	2280      	movs	r2, #128	@ 0x80
 80008de:	0092      	lsls	r2, r2, #2
 80008e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80008e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008e4:	2220      	movs	r2, #32
 80008e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f4:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008fa:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008fc:	2207      	movs	r2, #7
 80008fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <MX_SPI1_Init+0x68>)
 8000902:	0018      	movs	r0, r3
 8000904:	f004 feba 	bl	800567c <HAL_SPI_Init>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d001      	beq.n	8000910 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800090c:	f000 f906 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000910:	46c0      	nop			@ (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	20000144 	.word	0x20000144
 800091c:	40013000 	.word	0x40013000

08000920 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000924:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000926:	4a15      	ldr	r2, [pc, #84]	@ (800097c <MX_USART2_UART_Init+0x5c>)
 8000928:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800092a:	4b13      	ldr	r3, [pc, #76]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 800092c:	22e1      	movs	r2, #225	@ 0xe1
 800092e:	0252      	lsls	r2, r2, #9
 8000930:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000932:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800093e:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000946:	220c      	movs	r2, #12
 8000948:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094a:	4b0b      	ldr	r3, [pc, #44]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000950:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000952:	2200      	movs	r2, #0
 8000954:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000956:	4b08      	ldr	r3, [pc, #32]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000958:	2200      	movs	r2, #0
 800095a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800095c:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000962:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <MX_USART2_UART_Init+0x58>)
 8000964:	0018      	movs	r0, r3
 8000966:	f004 ff1d 	bl	80057a4 <HAL_UART_Init>
 800096a:	1e03      	subs	r3, r0, #0
 800096c:	d001      	beq.n	8000972 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800096e:	f000 f8d5 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000972:	46c0      	nop			@ (mov r8, r8)
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	2000019c 	.word	0x2000019c
 800097c:	40004400 	.word	0x40004400

08000980 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000986:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <MX_DMA_Init+0x38>)
 8000988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800098a:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <MX_DMA_Init+0x38>)
 800098c:	2101      	movs	r1, #1
 800098e:	430a      	orrs	r2, r1
 8000990:	631a      	str	r2, [r3, #48]	@ 0x30
 8000992:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_DMA_Init+0x38>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	2201      	movs	r2, #1
 8000998:	4013      	ands	r3, r2
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2100      	movs	r1, #0
 80009a2:	200a      	movs	r0, #10
 80009a4:	f000 fc94 	bl	80012d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80009a8:	200a      	movs	r0, #10
 80009aa:	f000 fca6 	bl	80012fa <HAL_NVIC_EnableIRQ>

}
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b002      	add	sp, #8
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	40021000 	.word	0x40021000

080009bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b08b      	sub	sp, #44	@ 0x2c
 80009c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	2414      	movs	r4, #20
 80009c4:	193b      	adds	r3, r7, r4
 80009c6:	0018      	movs	r0, r3
 80009c8:	2314      	movs	r3, #20
 80009ca:	001a      	movs	r2, r3
 80009cc:	2100      	movs	r1, #0
 80009ce:	f006 fa2d 	bl	8006e2c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d2:	4b4e      	ldr	r3, [pc, #312]	@ (8000b0c <MX_GPIO_Init+0x150>)
 80009d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009d6:	4b4d      	ldr	r3, [pc, #308]	@ (8000b0c <MX_GPIO_Init+0x150>)
 80009d8:	2101      	movs	r1, #1
 80009da:	430a      	orrs	r2, r1
 80009dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009de:	4b4b      	ldr	r3, [pc, #300]	@ (8000b0c <MX_GPIO_Init+0x150>)
 80009e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e2:	2201      	movs	r2, #1
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ea:	4b48      	ldr	r3, [pc, #288]	@ (8000b0c <MX_GPIO_Init+0x150>)
 80009ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009ee:	4b47      	ldr	r3, [pc, #284]	@ (8000b0c <MX_GPIO_Init+0x150>)
 80009f0:	2102      	movs	r1, #2
 80009f2:	430a      	orrs	r2, r1
 80009f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009f6:	4b45      	ldr	r3, [pc, #276]	@ (8000b0c <MX_GPIO_Init+0x150>)
 80009f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009fa:	2202      	movs	r2, #2
 80009fc:	4013      	ands	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a02:	4b42      	ldr	r3, [pc, #264]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a06:	4b41      	ldr	r3, [pc, #260]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a08:	2104      	movs	r1, #4
 8000a0a:	430a      	orrs	r2, r1
 8000a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a12:	2204      	movs	r2, #4
 8000a14:	4013      	ands	r3, r2
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1a:	4b3c      	ldr	r3, [pc, #240]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a1e:	4b3b      	ldr	r3, [pc, #236]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a20:	2180      	movs	r1, #128	@ 0x80
 8000a22:	430a      	orrs	r2, r1
 8000a24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a26:	4b39      	ldr	r3, [pc, #228]	@ (8000b0c <MX_GPIO_Init+0x150>)
 8000a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a2a:	2280      	movs	r2, #128	@ 0x80
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8000a32:	4937      	ldr	r1, [pc, #220]	@ (8000b10 <MX_GPIO_Init+0x154>)
 8000a34:	23a0      	movs	r3, #160	@ 0xa0
 8000a36:	05db      	lsls	r3, r3, #23
 8000a38:	2200      	movs	r2, #0
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f001 f846 	bl	8001acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8000a40:	4b34      	ldr	r3, [pc, #208]	@ (8000b14 <MX_GPIO_Init+0x158>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	2107      	movs	r1, #7
 8000a46:	0018      	movs	r0, r3
 8000a48:	f001 f840 	bl	8001acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	4a30      	ldr	r2, [pc, #192]	@ (8000b10 <MX_GPIO_Init+0x154>)
 8000a50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	2201      	movs	r2, #1
 8000a56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	2202      	movs	r2, #2
 8000a62:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	193a      	adds	r2, r7, r4
 8000a66:	23a0      	movs	r3, #160	@ 0xa0
 8000a68:	05db      	lsls	r3, r3, #23
 8000a6a:	0011      	movs	r1, r2
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f000 feaf 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8000a72:	0021      	movs	r1, r4
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2213      	movs	r2, #19
 8000a78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2288      	movs	r2, #136	@ 0x88
 8000a7e:	0352      	lsls	r2, r2, #13
 8000a80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a88:	000c      	movs	r4, r1
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	4a22      	ldr	r2, [pc, #136]	@ (8000b18 <MX_GPIO_Init+0x15c>)
 8000a8e:	0019      	movs	r1, r3
 8000a90:	0010      	movs	r0, r2
 8000a92:	f000 fe9d 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8000a96:	0021      	movs	r1, r4
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2280      	movs	r2, #128	@ 0x80
 8000a9c:	0192      	lsls	r2, r2, #6
 8000a9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2288      	movs	r2, #136	@ 0x88
 8000aa4:	0352      	lsls	r2, r2, #13
 8000aa6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000aae:	000c      	movs	r4, r1
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	4a18      	ldr	r2, [pc, #96]	@ (8000b14 <MX_GPIO_Init+0x158>)
 8000ab4:	0019      	movs	r1, r3
 8000ab6:	0010      	movs	r0, r2
 8000ab8:	f000 fe8a 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000abc:	0021      	movs	r1, r4
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2207      	movs	r2, #7
 8000ac2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	187b      	adds	r3, r7, r1
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2202      	movs	r2, #2
 8000ad4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8000b14 <MX_GPIO_Init+0x158>)
 8000ada:	0019      	movs	r1, r3
 8000adc:	0010      	movs	r0, r2
 8000ade:	f000 fe77 	bl	80017d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	2005      	movs	r0, #5
 8000ae8:	f000 fbf2 	bl	80012d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000aec:	2005      	movs	r0, #5
 8000aee:	f000 fc04 	bl	80012fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2100      	movs	r1, #0
 8000af6:	2007      	movs	r0, #7
 8000af8:	f000 fbea 	bl	80012d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000afc:	2007      	movs	r0, #7
 8000afe:	f000 fbfc 	bl	80012fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b00b      	add	sp, #44	@ 0x2c
 8000b08:	bd90      	pop	{r4, r7, pc}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	00009002 	.word	0x00009002
 8000b14:	50000800 	.word	0x50000800
 8000b18:	50000400 	.word	0x50000400

08000b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b20:	b672      	cpsid	i
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b24:	46c0      	nop			@ (mov r8, r8)
 8000b26:	e7fd      	b.n	8000b24 <Error_Handler+0x8>

08000b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2c:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <HAL_MspInit+0x24>)
 8000b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b30:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <HAL_MspInit+0x24>)
 8000b32:	2101      	movs	r1, #1
 8000b34:	430a      	orrs	r2, r1
 8000b36:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b38:	4b04      	ldr	r3, [pc, #16]	@ (8000b4c <HAL_MspInit+0x24>)
 8000b3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b3c:	4b03      	ldr	r3, [pc, #12]	@ (8000b4c <HAL_MspInit+0x24>)
 8000b3e:	2180      	movs	r1, #128	@ 0x80
 8000b40:	0549      	lsls	r1, r1, #21
 8000b42:	430a      	orrs	r2, r1
 8000b44:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40021000 	.word	0x40021000

08000b50 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b089      	sub	sp, #36	@ 0x24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	240c      	movs	r4, #12
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	2314      	movs	r3, #20
 8000b60:	001a      	movs	r2, r3
 8000b62:	2100      	movs	r1, #0
 8000b64:	f006 f962 	bl	8006e2c <memset>
  if(hi2c->Instance==I2C1)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a3b      	ldr	r2, [pc, #236]	@ (8000c5c <HAL_I2C_MspInit+0x10c>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d170      	bne.n	8000c54 <HAL_I2C_MspInit+0x104>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	4b3b      	ldr	r3, [pc, #236]	@ (8000c60 <HAL_I2C_MspInit+0x110>)
 8000b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b76:	4b3a      	ldr	r3, [pc, #232]	@ (8000c60 <HAL_I2C_MspInit+0x110>)
 8000b78:	2102      	movs	r1, #2
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b7e:	4b38      	ldr	r3, [pc, #224]	@ (8000c60 <HAL_I2C_MspInit+0x110>)
 8000b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b82:	2202      	movs	r2, #2
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	2280      	movs	r2, #128	@ 0x80
 8000b8e:	0092      	lsls	r2, r2, #2
 8000b90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2212      	movs	r2, #18
 8000b96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	4a2d      	ldr	r2, [pc, #180]	@ (8000c64 <HAL_I2C_MspInit+0x114>)
 8000bae:	0019      	movs	r1, r3
 8000bb0:	0010      	movs	r0, r2
 8000bb2:	f000 fe0d 	bl	80017d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bb6:	0021      	movs	r1, r4
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2240      	movs	r2, #64	@ 0x40
 8000bbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	2212      	movs	r2, #18
 8000bc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bca:	187b      	adds	r3, r7, r1
 8000bcc:	2203      	movs	r2, #3
 8000bce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	4a22      	ldr	r2, [pc, #136]	@ (8000c64 <HAL_I2C_MspInit+0x114>)
 8000bda:	0019      	movs	r1, r3
 8000bdc:	0010      	movs	r0, r2
 8000bde:	f000 fdf7 	bl	80017d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000be2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c60 <HAL_I2C_MspInit+0x110>)
 8000be4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000be6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <HAL_I2C_MspInit+0x110>)
 8000be8:	2180      	movs	r1, #128	@ 0x80
 8000bea:	0389      	lsls	r1, r1, #14
 8000bec:	430a      	orrs	r2, r1
 8000bee:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8000bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8000c6c <HAL_I2C_MspInit+0x11c>)
 8000bf4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 8000bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000bf8:	2206      	movs	r2, #6
 8000bfa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c02:	4b19      	ldr	r3, [pc, #100]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c08:	4b17      	ldr	r3, [pc, #92]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c0a:	2280      	movs	r2, #128	@ 0x80
 8000c0c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c0e:	4b16      	ldr	r3, [pc, #88]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c14:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000c1a:	4b13      	ldr	r3, [pc, #76]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c20:	4b11      	ldr	r3, [pc, #68]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c22:	2280      	movs	r2, #128	@ 0x80
 8000c24:	0152      	lsls	r2, r2, #5
 8000c26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000c28:	4b0f      	ldr	r3, [pc, #60]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f000 fb82 	bl	8001334 <HAL_DMA_Init>
 8000c30:	1e03      	subs	r3, r0, #0
 8000c32:	d001      	beq.n	8000c38 <HAL_I2C_MspInit+0xe8>
    {
      Error_Handler();
 8000c34:	f7ff ff72 	bl	8000b1c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c3c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c68 <HAL_I2C_MspInit+0x118>)
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2100      	movs	r1, #0
 8000c48:	2017      	movs	r0, #23
 8000c4a:	f000 fb41 	bl	80012d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000c4e:	2017      	movs	r0, #23
 8000c50:	f000 fb53 	bl	80012fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c54:	46c0      	nop			@ (mov r8, r8)
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b009      	add	sp, #36	@ 0x24
 8000c5a:	bd90      	pop	{r4, r7, pc}
 8000c5c:	40005400 	.word	0x40005400
 8000c60:	40021000 	.word	0x40021000
 8000c64:	50000400 	.word	0x50000400
 8000c68:	200000d8 	.word	0x200000d8
 8000c6c:	40020030 	.word	0x40020030

08000c70 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca8 <HAL_RTC_MspInit+0x38>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d10e      	bne.n	8000ca0 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c82:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_RTC_MspInit+0x3c>)
 8000c84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000c86:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <HAL_RTC_MspInit+0x3c>)
 8000c88:	2180      	movs	r1, #128	@ 0x80
 8000c8a:	02c9      	lsls	r1, r1, #11
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000c90:	2200      	movs	r2, #0
 8000c92:	2100      	movs	r1, #0
 8000c94:	2002      	movs	r0, #2
 8000c96:	f000 fb1b 	bl	80012d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000c9a:	2002      	movs	r0, #2
 8000c9c:	f000 fb2d 	bl	80012fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b002      	add	sp, #8
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40002800 	.word	0x40002800
 8000cac:	40021000 	.word	0x40021000

08000cb0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cb0:	b590      	push	{r4, r7, lr}
 8000cb2:	b08b      	sub	sp, #44	@ 0x2c
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	2414      	movs	r4, #20
 8000cba:	193b      	adds	r3, r7, r4
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	2314      	movs	r3, #20
 8000cc0:	001a      	movs	r2, r3
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	f006 f8b2 	bl	8006e2c <memset>
  if(hspi->Instance==SPI1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a28      	ldr	r2, [pc, #160]	@ (8000d70 <HAL_SPI_MspInit+0xc0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d14a      	bne.n	8000d68 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cd2:	4b28      	ldr	r3, [pc, #160]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000cd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cd6:	4b27      	ldr	r3, [pc, #156]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000cd8:	2180      	movs	r1, #128	@ 0x80
 8000cda:	0149      	lsls	r1, r1, #5
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce0:	4b24      	ldr	r3, [pc, #144]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ce4:	4b23      	ldr	r3, [pc, #140]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cec:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf0:	2202      	movs	r2, #2
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000cfe:	2101      	movs	r1, #1
 8000d00:	430a      	orrs	r2, r1
 8000d02:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d04:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <HAL_SPI_MspInit+0xc4>)
 8000d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000d10:	193b      	adds	r3, r7, r4
 8000d12:	2208      	movs	r2, #8
 8000d14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	193b      	adds	r3, r7, r4
 8000d18:	2202      	movs	r2, #2
 8000d1a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	193b      	adds	r3, r7, r4
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d22:	193b      	adds	r3, r7, r4
 8000d24:	2203      	movs	r2, #3
 8000d26:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d28:	193b      	adds	r3, r7, r4
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	193b      	adds	r3, r7, r4
 8000d30:	4a11      	ldr	r2, [pc, #68]	@ (8000d78 <HAL_SPI_MspInit+0xc8>)
 8000d32:	0019      	movs	r1, r3
 8000d34:	0010      	movs	r0, r2
 8000d36:	f000 fd4b 	bl	80017d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000d3a:	0021      	movs	r1, r4
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	22c0      	movs	r2, #192	@ 0xc0
 8000d40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	187b      	adds	r3, r7, r1
 8000d44:	2202      	movs	r2, #2
 8000d46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4e:	187b      	adds	r3, r7, r1
 8000d50:	2203      	movs	r2, #3
 8000d52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5a:	187a      	adds	r2, r7, r1
 8000d5c:	23a0      	movs	r3, #160	@ 0xa0
 8000d5e:	05db      	lsls	r3, r3, #23
 8000d60:	0011      	movs	r1, r2
 8000d62:	0018      	movs	r0, r3
 8000d64:	f000 fd34 	bl	80017d0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000d68:	46c0      	nop			@ (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b00b      	add	sp, #44	@ 0x2c
 8000d6e:	bd90      	pop	{r4, r7, pc}
 8000d70:	40013000 	.word	0x40013000
 8000d74:	40021000 	.word	0x40021000
 8000d78:	50000400 	.word	0x50000400

08000d7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d7c:	b590      	push	{r4, r7, lr}
 8000d7e:	b089      	sub	sp, #36	@ 0x24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	240c      	movs	r4, #12
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	0018      	movs	r0, r3
 8000d8a:	2314      	movs	r3, #20
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	2100      	movs	r1, #0
 8000d90:	f006 f84c 	bl	8006e2c <memset>
  if(huart->Instance==USART2)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a1c      	ldr	r2, [pc, #112]	@ (8000e0c <HAL_UART_MspInit+0x90>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d131      	bne.n	8000e02 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <HAL_UART_MspInit+0x94>)
 8000da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000da2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <HAL_UART_MspInit+0x94>)
 8000da4:	2180      	movs	r1, #128	@ 0x80
 8000da6:	0289      	lsls	r1, r1, #10
 8000da8:	430a      	orrs	r2, r1
 8000daa:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dac:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <HAL_UART_MspInit+0x94>)
 8000dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000db0:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <HAL_UART_MspInit+0x94>)
 8000db2:	2101      	movs	r1, #1
 8000db4:	430a      	orrs	r2, r1
 8000db6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_UART_MspInit+0x94>)
 8000dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000dc4:	0021      	movs	r1, r4
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	220c      	movs	r2, #12
 8000dca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	2202      	movs	r2, #2
 8000dd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	2203      	movs	r2, #3
 8000ddc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	2204      	movs	r2, #4
 8000de2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de4:	187a      	adds	r2, r7, r1
 8000de6:	23a0      	movs	r3, #160	@ 0xa0
 8000de8:	05db      	lsls	r3, r3, #23
 8000dea:	0011      	movs	r1, r2
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 fcef 	bl	80017d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2100      	movs	r1, #0
 8000df6:	201c      	movs	r0, #28
 8000df8:	f000 fa6a 	bl	80012d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000dfc:	201c      	movs	r0, #28
 8000dfe:	f000 fa7c 	bl	80012fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b009      	add	sp, #36	@ 0x24
 8000e08:	bd90      	pop	{r4, r7, pc}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	40004400 	.word	0x40004400
 8000e10:	40021000 	.word	0x40021000

08000e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	e7fd      	b.n	8000e18 <NMI_Handler+0x4>

08000e1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	e7fd      	b.n	8000e20 <HardFault_Handler+0x4>

08000e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e28:	46c0      	nop			@ (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3c:	f000 f95c 	bl	80010f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e40:	46c0      	nop			@ (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000e4c:	4b03      	ldr	r3, [pc, #12]	@ (8000e5c <RTC_IRQHandler+0x14>)
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f004 fafe 	bl	8005450 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000e54:	46c0      	nop			@ (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	20000120 	.word	0x20000120

08000e60 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000e64:	2001      	movs	r0, #1
 8000e66:	f000 fe4f 	bl	8001b08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000e6a:	2002      	movs	r0, #2
 8000e6c:	f000 fe4c 	bl	8001b08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000e70:	46c0      	nop			@ (mov r8, r8)
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000e7a:	2010      	movs	r0, #16
 8000e7c:	f000 fe44 	bl	8001b08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000e80:	2380      	movs	r3, #128	@ 0x80
 8000e82:	019b      	lsls	r3, r3, #6
 8000e84:	0018      	movs	r0, r3
 8000e86:	f000 fe3f 	bl	8001b08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000e8a:	46c0      	nop			@ (mov r8, r8)
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000e96:	0018      	movs	r0, r3
 8000e98:	f000 fbb1 	bl	80015fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000e9c:	46c0      	nop			@ (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	46c0      	nop			@ (mov r8, r8)
 8000ea4:	200000d8 	.word	0x200000d8

08000ea8 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8000eac:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <I2C1_IRQHandler+0x2c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	699a      	ldr	r2, [r3, #24]
 8000eb2:	23e0      	movs	r3, #224	@ 0xe0
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	d004      	beq.n	8000ec4 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000eba:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <I2C1_IRQHandler+0x2c>)
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f001 f937 	bl	8002130 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000ec2:	e003      	b.n	8000ecc <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000ec4:	4b03      	ldr	r3, [pc, #12]	@ (8000ed4 <I2C1_IRQHandler+0x2c>)
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f001 f918 	bl	80020fc <HAL_I2C_EV_IRQHandler>
}
 8000ecc:	46c0      	nop			@ (mov r8, r8)
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	20000084 	.word	0x20000084

08000ed8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000edc:	4b03      	ldr	r3, [pc, #12]	@ (8000eec <USART2_IRQHandler+0x14>)
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f004 fd54 	bl	800598c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	46c0      	nop			@ (mov r8, r8)
 8000eec:	2000019c 	.word	0x2000019c

08000ef0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	e00a      	b.n	8000f18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f02:	e000      	b.n	8000f06 <_read+0x16>
 8000f04:	bf00      	nop
 8000f06:	0001      	movs	r1, r0
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	60ba      	str	r2, [r7, #8]
 8000f0e:	b2ca      	uxtb	r2, r1
 8000f10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	3301      	adds	r3, #1
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	697a      	ldr	r2, [r7, #20]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	dbf0      	blt.n	8000f02 <_read+0x12>
  }

  return len;
 8000f20:	687b      	ldr	r3, [r7, #4]
}
 8000f22:	0018      	movs	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b006      	add	sp, #24
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b082      	sub	sp, #8
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f32:	2301      	movs	r3, #1
 8000f34:	425b      	negs	r3, r3
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b002      	add	sp, #8
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2280      	movs	r2, #128	@ 0x80
 8000f4c:	0192      	lsls	r2, r2, #6
 8000f4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	0018      	movs	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	b002      	add	sp, #8
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_isatty>:

int _isatty(int file)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b002      	add	sp, #8
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b004      	add	sp, #16
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f8c:	4a14      	ldr	r2, [pc, #80]	@ (8000fe0 <_sbrk+0x5c>)
 8000f8e:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <_sbrk+0x60>)
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f98:	4b13      	ldr	r3, [pc, #76]	@ (8000fe8 <_sbrk+0x64>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d102      	bne.n	8000fa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fa0:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <_sbrk+0x64>)
 8000fa2:	4a12      	ldr	r2, [pc, #72]	@ (8000fec <_sbrk+0x68>)
 8000fa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <_sbrk+0x64>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	18d3      	adds	r3, r2, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d207      	bcs.n	8000fc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fb4:	f005 ff90 	bl	8006ed8 <__errno>
 8000fb8:	0003      	movs	r3, r0
 8000fba:	220c      	movs	r2, #12
 8000fbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	425b      	negs	r3, r3
 8000fc2:	e009      	b.n	8000fd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fc4:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <_sbrk+0x64>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fca:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <_sbrk+0x64>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	18d2      	adds	r2, r2, r3
 8000fd2:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <_sbrk+0x64>)
 8000fd4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b006      	add	sp, #24
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20005000 	.word	0x20005000
 8000fe4:	00000400 	.word	0x00000400
 8000fe8:	20000228 	.word	0x20000228
 8000fec:	20000380 	.word	0x20000380

08000ff0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff4:	46c0      	nop			@ (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ffc:	480d      	ldr	r0, [pc, #52]	@ (8001034 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000ffe:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001000:	f7ff fff6 	bl	8000ff0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001004:	480c      	ldr	r0, [pc, #48]	@ (8001038 <LoopForever+0x6>)
  ldr r1, =_edata
 8001006:	490d      	ldr	r1, [pc, #52]	@ (800103c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001008:	4a0d      	ldr	r2, [pc, #52]	@ (8001040 <LoopForever+0xe>)
  movs r3, #0
 800100a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800100c:	e002      	b.n	8001014 <LoopCopyDataInit>

0800100e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001012:	3304      	adds	r3, #4

08001014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001018:	d3f9      	bcc.n	800100e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800101a:	4a0a      	ldr	r2, [pc, #40]	@ (8001044 <LoopForever+0x12>)
  ldr r4, =_ebss
 800101c:	4c0a      	ldr	r4, [pc, #40]	@ (8001048 <LoopForever+0x16>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001020:	e001      	b.n	8001026 <LoopFillZerobss>

08001022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001024:	3204      	adds	r2, #4

08001026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001028:	d3fb      	bcc.n	8001022 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800102a:	f005 ff5b 	bl	8006ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800102e:	f7ff fa8f 	bl	8000550 <main>

08001032 <LoopForever>:

LoopForever:
    b LoopForever
 8001032:	e7fe      	b.n	8001032 <LoopForever>
   ldr   r0, =_estack
 8001034:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001038:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800103c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001040:	08007b34 	.word	0x08007b34
  ldr r2, =_sbss
 8001044:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001048:	2000037c 	.word	0x2000037c

0800104c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800104c:	e7fe      	b.n	800104c <ADC1_COMP_IRQHandler>
	...

08001050 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001056:	1dfb      	adds	r3, r7, #7
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800105c:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <HAL_Init+0x3c>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <HAL_Init+0x3c>)
 8001062:	2140      	movs	r1, #64	@ 0x40
 8001064:	430a      	orrs	r2, r1
 8001066:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001068:	2000      	movs	r0, #0
 800106a:	f000 f811 	bl	8001090 <HAL_InitTick>
 800106e:	1e03      	subs	r3, r0, #0
 8001070:	d003      	beq.n	800107a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001072:	1dfb      	adds	r3, r7, #7
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
 8001078:	e001      	b.n	800107e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107a:	f7ff fd55 	bl	8000b28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	781b      	ldrb	r3, [r3, #0]
}
 8001082:	0018      	movs	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	b002      	add	sp, #8
 8001088:	bd80      	pop	{r7, pc}
 800108a:	46c0      	nop			@ (mov r8, r8)
 800108c:	40022000 	.word	0x40022000

08001090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001090:	b590      	push	{r4, r7, lr}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <HAL_InitTick+0x5c>)
 800109a:	681c      	ldr	r4, [r3, #0]
 800109c:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <HAL_InitTick+0x60>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	0019      	movs	r1, r3
 80010a2:	23fa      	movs	r3, #250	@ 0xfa
 80010a4:	0098      	lsls	r0, r3, #2
 80010a6:	f7ff f839 	bl	800011c <__udivsi3>
 80010aa:	0003      	movs	r3, r0
 80010ac:	0019      	movs	r1, r3
 80010ae:	0020      	movs	r0, r4
 80010b0:	f7ff f834 	bl	800011c <__udivsi3>
 80010b4:	0003      	movs	r3, r0
 80010b6:	0018      	movs	r0, r3
 80010b8:	f000 f92f 	bl	800131a <HAL_SYSTICK_Config>
 80010bc:	1e03      	subs	r3, r0, #0
 80010be:	d001      	beq.n	80010c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e00f      	b.n	80010e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b03      	cmp	r3, #3
 80010c8:	d80b      	bhi.n	80010e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	2301      	movs	r3, #1
 80010ce:	425b      	negs	r3, r3
 80010d0:	2200      	movs	r2, #0
 80010d2:	0018      	movs	r0, r3
 80010d4:	f000 f8fc 	bl	80012d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <HAL_InitTick+0x64>)
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	e000      	b.n	80010e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
}
 80010e4:	0018      	movs	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b003      	add	sp, #12
 80010ea:	bd90      	pop	{r4, r7, pc}
 80010ec:	20000000 	.word	0x20000000
 80010f0:	20000008 	.word	0x20000008
 80010f4:	20000004 	.word	0x20000004

080010f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010fc:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <HAL_IncTick+0x1c>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	001a      	movs	r2, r3
 8001102:	4b05      	ldr	r3, [pc, #20]	@ (8001118 <HAL_IncTick+0x20>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	18d2      	adds	r2, r2, r3
 8001108:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <HAL_IncTick+0x20>)
 800110a:	601a      	str	r2, [r3, #0]
}
 800110c:	46c0      	nop			@ (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	20000008 	.word	0x20000008
 8001118:	2000022c 	.word	0x2000022c

0800111c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  return uwTick;
 8001120:	4b02      	ldr	r3, [pc, #8]	@ (800112c <HAL_GetTick+0x10>)
 8001122:	681b      	ldr	r3, [r3, #0]
}
 8001124:	0018      	movs	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	46c0      	nop			@ (mov r8, r8)
 800112c:	2000022c 	.word	0x2000022c

08001130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001138:	f7ff fff0 	bl	800111c <HAL_GetTick>
 800113c:	0003      	movs	r3, r0
 800113e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3301      	adds	r3, #1
 8001148:	d005      	beq.n	8001156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800114a:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <HAL_Delay+0x44>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	001a      	movs	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	189b      	adds	r3, r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001156:	46c0      	nop			@ (mov r8, r8)
 8001158:	f7ff ffe0 	bl	800111c <HAL_GetTick>
 800115c:	0002      	movs	r2, r0
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	429a      	cmp	r2, r3
 8001166:	d8f7      	bhi.n	8001158 <HAL_Delay+0x28>
  {
  }
}
 8001168:	46c0      	nop			@ (mov r8, r8)
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	46bd      	mov	sp, r7
 800116e:	b004      	add	sp, #16
 8001170:	bd80      	pop	{r7, pc}
 8001172:	46c0      	nop			@ (mov r8, r8)
 8001174:	20000008 	.word	0x20000008

08001178 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	0002      	movs	r2, r0
 8001180:	1dfb      	adds	r3, r7, #7
 8001182:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001184:	1dfb      	adds	r3, r7, #7
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b7f      	cmp	r3, #127	@ 0x7f
 800118a:	d809      	bhi.n	80011a0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800118c:	1dfb      	adds	r3, r7, #7
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	001a      	movs	r2, r3
 8001192:	231f      	movs	r3, #31
 8001194:	401a      	ands	r2, r3
 8001196:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <__NVIC_EnableIRQ+0x30>)
 8001198:	2101      	movs	r1, #1
 800119a:	4091      	lsls	r1, r2
 800119c:	000a      	movs	r2, r1
 800119e:	601a      	str	r2, [r3, #0]
  }
}
 80011a0:	46c0      	nop			@ (mov r8, r8)
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b002      	add	sp, #8
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	e000e100 	.word	0xe000e100

080011ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	0002      	movs	r2, r0
 80011b4:	6039      	str	r1, [r7, #0]
 80011b6:	1dfb      	adds	r3, r7, #7
 80011b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b7f      	cmp	r3, #127	@ 0x7f
 80011c0:	d828      	bhi.n	8001214 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c2:	4a2f      	ldr	r2, [pc, #188]	@ (8001280 <__NVIC_SetPriority+0xd4>)
 80011c4:	1dfb      	adds	r3, r7, #7
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	089b      	lsrs	r3, r3, #2
 80011cc:	33c0      	adds	r3, #192	@ 0xc0
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	589b      	ldr	r3, [r3, r2]
 80011d2:	1dfa      	adds	r2, r7, #7
 80011d4:	7812      	ldrb	r2, [r2, #0]
 80011d6:	0011      	movs	r1, r2
 80011d8:	2203      	movs	r2, #3
 80011da:	400a      	ands	r2, r1
 80011dc:	00d2      	lsls	r2, r2, #3
 80011de:	21ff      	movs	r1, #255	@ 0xff
 80011e0:	4091      	lsls	r1, r2
 80011e2:	000a      	movs	r2, r1
 80011e4:	43d2      	mvns	r2, r2
 80011e6:	401a      	ands	r2, r3
 80011e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	019b      	lsls	r3, r3, #6
 80011ee:	22ff      	movs	r2, #255	@ 0xff
 80011f0:	401a      	ands	r2, r3
 80011f2:	1dfb      	adds	r3, r7, #7
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	0018      	movs	r0, r3
 80011f8:	2303      	movs	r3, #3
 80011fa:	4003      	ands	r3, r0
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001200:	481f      	ldr	r0, [pc, #124]	@ (8001280 <__NVIC_SetPriority+0xd4>)
 8001202:	1dfb      	adds	r3, r7, #7
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	b25b      	sxtb	r3, r3
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	430a      	orrs	r2, r1
 800120c:	33c0      	adds	r3, #192	@ 0xc0
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001212:	e031      	b.n	8001278 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001214:	4a1b      	ldr	r2, [pc, #108]	@ (8001284 <__NVIC_SetPriority+0xd8>)
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	0019      	movs	r1, r3
 800121c:	230f      	movs	r3, #15
 800121e:	400b      	ands	r3, r1
 8001220:	3b08      	subs	r3, #8
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	3306      	adds	r3, #6
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	18d3      	adds	r3, r2, r3
 800122a:	3304      	adds	r3, #4
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	1dfa      	adds	r2, r7, #7
 8001230:	7812      	ldrb	r2, [r2, #0]
 8001232:	0011      	movs	r1, r2
 8001234:	2203      	movs	r2, #3
 8001236:	400a      	ands	r2, r1
 8001238:	00d2      	lsls	r2, r2, #3
 800123a:	21ff      	movs	r1, #255	@ 0xff
 800123c:	4091      	lsls	r1, r2
 800123e:	000a      	movs	r2, r1
 8001240:	43d2      	mvns	r2, r2
 8001242:	401a      	ands	r2, r3
 8001244:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	019b      	lsls	r3, r3, #6
 800124a:	22ff      	movs	r2, #255	@ 0xff
 800124c:	401a      	ands	r2, r3
 800124e:	1dfb      	adds	r3, r7, #7
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	0018      	movs	r0, r3
 8001254:	2303      	movs	r3, #3
 8001256:	4003      	ands	r3, r0
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800125c:	4809      	ldr	r0, [pc, #36]	@ (8001284 <__NVIC_SetPriority+0xd8>)
 800125e:	1dfb      	adds	r3, r7, #7
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	001c      	movs	r4, r3
 8001264:	230f      	movs	r3, #15
 8001266:	4023      	ands	r3, r4
 8001268:	3b08      	subs	r3, #8
 800126a:	089b      	lsrs	r3, r3, #2
 800126c:	430a      	orrs	r2, r1
 800126e:	3306      	adds	r3, #6
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	18c3      	adds	r3, r0, r3
 8001274:	3304      	adds	r3, #4
 8001276:	601a      	str	r2, [r3, #0]
}
 8001278:	46c0      	nop			@ (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	b003      	add	sp, #12
 800127e:	bd90      	pop	{r4, r7, pc}
 8001280:	e000e100 	.word	0xe000e100
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	1e5a      	subs	r2, r3, #1
 8001294:	2380      	movs	r3, #128	@ 0x80
 8001296:	045b      	lsls	r3, r3, #17
 8001298:	429a      	cmp	r2, r3
 800129a:	d301      	bcc.n	80012a0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800129c:	2301      	movs	r3, #1
 800129e:	e010      	b.n	80012c2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012a0:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <SysTick_Config+0x44>)
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	3a01      	subs	r2, #1
 80012a6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a8:	2301      	movs	r3, #1
 80012aa:	425b      	negs	r3, r3
 80012ac:	2103      	movs	r1, #3
 80012ae:	0018      	movs	r0, r3
 80012b0:	f7ff ff7c 	bl	80011ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <SysTick_Config+0x44>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ba:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <SysTick_Config+0x44>)
 80012bc:	2207      	movs	r2, #7
 80012be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	0018      	movs	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b002      	add	sp, #8
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	e000e010 	.word	0xe000e010

080012d0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
 80012da:	210f      	movs	r1, #15
 80012dc:	187b      	adds	r3, r7, r1
 80012de:	1c02      	adds	r2, r0, #0
 80012e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	187b      	adds	r3, r7, r1
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	b25b      	sxtb	r3, r3
 80012ea:	0011      	movs	r1, r2
 80012ec:	0018      	movs	r0, r3
 80012ee:	f7ff ff5d 	bl	80011ac <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b004      	add	sp, #16
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	0002      	movs	r2, r0
 8001302:	1dfb      	adds	r3, r7, #7
 8001304:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001306:	1dfb      	adds	r3, r7, #7
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b25b      	sxtb	r3, r3
 800130c:	0018      	movs	r0, r3
 800130e:	f7ff ff33 	bl	8001178 <__NVIC_EnableIRQ>
}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b002      	add	sp, #8
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b082      	sub	sp, #8
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	0018      	movs	r0, r3
 8001326:	f7ff ffaf 	bl	8001288 <SysTick_Config>
 800132a:	0003      	movs	r3, r0
}
 800132c:	0018      	movs	r0, r3
 800132e:	46bd      	mov	sp, r7
 8001330:	b002      	add	sp, #8
 8001332:	bd80      	pop	{r7, pc}

08001334 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e061      	b.n	800140a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a32      	ldr	r2, [pc, #200]	@ (8001414 <HAL_DMA_Init+0xe0>)
 800134c:	4694      	mov	ip, r2
 800134e:	4463      	add	r3, ip
 8001350:	2114      	movs	r1, #20
 8001352:	0018      	movs	r0, r3
 8001354:	f7fe fee2 	bl	800011c <__udivsi3>
 8001358:	0003      	movs	r3, r0
 800135a:	009a      	lsls	r2, r3, #2
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a2d      	ldr	r2, [pc, #180]	@ (8001418 <HAL_DMA_Init+0xe4>)
 8001364:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2225      	movs	r2, #37	@ 0x25
 800136a:	2102      	movs	r1, #2
 800136c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4a28      	ldr	r2, [pc, #160]	@ (800141c <HAL_DMA_Init+0xe8>)
 800137a:	4013      	ands	r3, r2
 800137c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001386:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001392:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800139e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	2380      	movs	r3, #128	@ 0x80
 80013ba:	01db      	lsls	r3, r3, #7
 80013bc:	429a      	cmp	r2, r3
 80013be:	d018      	beq.n	80013f2 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80013c0:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <HAL_DMA_Init+0xec>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c8:	211c      	movs	r1, #28
 80013ca:	400b      	ands	r3, r1
 80013cc:	210f      	movs	r1, #15
 80013ce:	4099      	lsls	r1, r3
 80013d0:	000b      	movs	r3, r1
 80013d2:	43d9      	mvns	r1, r3
 80013d4:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <HAL_DMA_Init+0xec>)
 80013d6:	400a      	ands	r2, r1
 80013d8:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013da:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <HAL_DMA_Init+0xec>)
 80013dc:	6819      	ldr	r1, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685a      	ldr	r2, [r3, #4]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e6:	201c      	movs	r0, #28
 80013e8:	4003      	ands	r3, r0
 80013ea:	409a      	lsls	r2, r3
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <HAL_DMA_Init+0xec>)
 80013ee:	430a      	orrs	r2, r1
 80013f0:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2225      	movs	r2, #37	@ 0x25
 80013fc:	2101      	movs	r1, #1
 80013fe:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2224      	movs	r2, #36	@ 0x24
 8001404:	2100      	movs	r1, #0
 8001406:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	0018      	movs	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	b004      	add	sp, #16
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			@ (mov r8, r8)
 8001414:	bffdfff8 	.word	0xbffdfff8
 8001418:	40020000 	.word	0x40020000
 800141c:	ffff800f 	.word	0xffff800f
 8001420:	400200a8 	.word	0x400200a8

08001424 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
 8001430:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001432:	2317      	movs	r3, #23
 8001434:	18fb      	adds	r3, r7, r3
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2224      	movs	r2, #36	@ 0x24
 800143e:	5c9b      	ldrb	r3, [r3, r2]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <HAL_DMA_Start_IT+0x24>
 8001444:	2302      	movs	r3, #2
 8001446:	e04f      	b.n	80014e8 <HAL_DMA_Start_IT+0xc4>
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2224      	movs	r2, #36	@ 0x24
 800144c:	2101      	movs	r1, #1
 800144e:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2225      	movs	r2, #37	@ 0x25
 8001454:	5c9b      	ldrb	r3, [r3, r2]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b01      	cmp	r3, #1
 800145a:	d13a      	bne.n	80014d2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2225      	movs	r2, #37	@ 0x25
 8001460:	2102      	movs	r1, #2
 8001462:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2200      	movs	r2, #0
 8001468:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2101      	movs	r1, #1
 8001476:	438a      	bics	r2, r1
 8001478:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	68b9      	ldr	r1, [r7, #8]
 8001480:	68f8      	ldr	r0, [r7, #12]
 8001482:	f000 f976 	bl	8001772 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	2b00      	cmp	r3, #0
 800148c:	d008      	beq.n	80014a0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	210e      	movs	r1, #14
 800149a:	430a      	orrs	r2, r1
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	e00f      	b.n	80014c0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2104      	movs	r1, #4
 80014ac:	438a      	bics	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	210a      	movs	r1, #10
 80014bc:	430a      	orrs	r2, r1
 80014be:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2101      	movs	r1, #1
 80014cc:	430a      	orrs	r2, r1
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	e007      	b.n	80014e2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2224      	movs	r2, #36	@ 0x24
 80014d6:	2100      	movs	r1, #0
 80014d8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80014da:	2317      	movs	r3, #23
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	2202      	movs	r2, #2
 80014e0:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80014e2:	2317      	movs	r3, #23
 80014e4:	18fb      	adds	r3, r7, r3
 80014e6:	781b      	ldrb	r3, [r3, #0]
}
 80014e8:	0018      	movs	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b006      	add	sp, #24
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014f8:	230f      	movs	r3, #15
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2225      	movs	r2, #37	@ 0x25
 8001504:	5c9b      	ldrb	r3, [r3, r2]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d008      	beq.n	800151e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2204      	movs	r2, #4
 8001510:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2224      	movs	r2, #36	@ 0x24
 8001516:	2100      	movs	r1, #0
 8001518:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e024      	b.n	8001568 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	210e      	movs	r1, #14
 800152a:	438a      	bics	r2, r1
 800152c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2101      	movs	r1, #1
 800153a:	438a      	bics	r2, r1
 800153c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001542:	221c      	movs	r2, #28
 8001544:	401a      	ands	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	2101      	movs	r1, #1
 800154c:	4091      	lsls	r1, r2
 800154e:	000a      	movs	r2, r1
 8001550:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2225      	movs	r2, #37	@ 0x25
 8001556:	2101      	movs	r1, #1
 8001558:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2224      	movs	r2, #36	@ 0x24
 800155e:	2100      	movs	r1, #0
 8001560:	5499      	strb	r1, [r3, r2]

    return status;
 8001562:	230f      	movs	r3, #15
 8001564:	18fb      	adds	r3, r7, r3
 8001566:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001568:	0018      	movs	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	b004      	add	sp, #16
 800156e:	bd80      	pop	{r7, pc}

08001570 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001578:	210f      	movs	r1, #15
 800157a:	187b      	adds	r3, r7, r1
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2225      	movs	r2, #37	@ 0x25
 8001584:	5c9b      	ldrb	r3, [r3, r2]
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d006      	beq.n	800159a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2204      	movs	r2, #4
 8001590:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001592:	187b      	adds	r3, r7, r1
 8001594:	2201      	movs	r2, #1
 8001596:	701a      	strb	r2, [r3, #0]
 8001598:	e02a      	b.n	80015f0 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	210e      	movs	r1, #14
 80015a6:	438a      	bics	r2, r1
 80015a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2101      	movs	r1, #1
 80015b6:	438a      	bics	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015be:	221c      	movs	r2, #28
 80015c0:	401a      	ands	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c6:	2101      	movs	r1, #1
 80015c8:	4091      	lsls	r1, r2
 80015ca:	000a      	movs	r2, r1
 80015cc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2225      	movs	r2, #37	@ 0x25
 80015d2:	2101      	movs	r1, #1
 80015d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2224      	movs	r2, #36	@ 0x24
 80015da:	2100      	movs	r1, #0
 80015dc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d004      	beq.n	80015f0 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	0010      	movs	r0, r2
 80015ee:	4798      	blx	r3
    }
  }
  return status;
 80015f0:	230f      	movs	r3, #15
 80015f2:	18fb      	adds	r3, r7, r3
 80015f4:	781b      	ldrb	r3, [r3, #0]
}
 80015f6:	0018      	movs	r0, r3
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b004      	add	sp, #16
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b084      	sub	sp, #16
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161a:	221c      	movs	r2, #28
 800161c:	4013      	ands	r3, r2
 800161e:	2204      	movs	r2, #4
 8001620:	409a      	lsls	r2, r3
 8001622:	0013      	movs	r3, r2
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	4013      	ands	r3, r2
 8001628:	d026      	beq.n	8001678 <HAL_DMA_IRQHandler+0x7a>
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2204      	movs	r2, #4
 800162e:	4013      	ands	r3, r2
 8001630:	d022      	beq.n	8001678 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2220      	movs	r2, #32
 800163a:	4013      	ands	r3, r2
 800163c:	d107      	bne.n	800164e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2104      	movs	r1, #4
 800164a:	438a      	bics	r2, r1
 800164c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001652:	221c      	movs	r2, #28
 8001654:	401a      	ands	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165a:	2104      	movs	r1, #4
 800165c:	4091      	lsls	r1, r2
 800165e:	000a      	movs	r2, r1
 8001660:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	2b00      	cmp	r3, #0
 8001668:	d100      	bne.n	800166c <HAL_DMA_IRQHandler+0x6e>
 800166a:	e071      	b.n	8001750 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	0010      	movs	r0, r2
 8001674:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001676:	e06b      	b.n	8001750 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167c:	221c      	movs	r2, #28
 800167e:	4013      	ands	r3, r2
 8001680:	2202      	movs	r2, #2
 8001682:	409a      	lsls	r2, r3
 8001684:	0013      	movs	r3, r2
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	4013      	ands	r3, r2
 800168a:	d02d      	beq.n	80016e8 <HAL_DMA_IRQHandler+0xea>
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	2202      	movs	r2, #2
 8001690:	4013      	ands	r3, r2
 8001692:	d029      	beq.n	80016e8 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2220      	movs	r2, #32
 800169c:	4013      	ands	r3, r2
 800169e:	d10b      	bne.n	80016b8 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	210a      	movs	r1, #10
 80016ac:	438a      	bics	r2, r1
 80016ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2225      	movs	r2, #37	@ 0x25
 80016b4:	2101      	movs	r1, #1
 80016b6:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016bc:	221c      	movs	r2, #28
 80016be:	401a      	ands	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	2102      	movs	r1, #2
 80016c6:	4091      	lsls	r1, r2
 80016c8:	000a      	movs	r2, r1
 80016ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2224      	movs	r2, #36	@ 0x24
 80016d0:	2100      	movs	r1, #0
 80016d2:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d039      	beq.n	8001750 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	0010      	movs	r0, r2
 80016e4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80016e6:	e033      	b.n	8001750 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ec:	221c      	movs	r2, #28
 80016ee:	4013      	ands	r3, r2
 80016f0:	2208      	movs	r2, #8
 80016f2:	409a      	lsls	r2, r3
 80016f4:	0013      	movs	r3, r2
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	4013      	ands	r3, r2
 80016fa:	d02a      	beq.n	8001752 <HAL_DMA_IRQHandler+0x154>
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	2208      	movs	r2, #8
 8001700:	4013      	ands	r3, r2
 8001702:	d026      	beq.n	8001752 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	210e      	movs	r1, #14
 8001710:	438a      	bics	r2, r1
 8001712:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001718:	221c      	movs	r2, #28
 800171a:	401a      	ands	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001720:	2101      	movs	r1, #1
 8001722:	4091      	lsls	r1, r2
 8001724:	000a      	movs	r2, r1
 8001726:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2201      	movs	r2, #1
 800172c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2225      	movs	r2, #37	@ 0x25
 8001732:	2101      	movs	r1, #1
 8001734:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2224      	movs	r2, #36	@ 0x24
 800173a:	2100      	movs	r1, #0
 800173c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001742:	2b00      	cmp	r3, #0
 8001744:	d005      	beq.n	8001752 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	0010      	movs	r0, r2
 800174e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001750:	46c0      	nop			@ (mov r8, r8)
 8001752:	46c0      	nop			@ (mov r8, r8)
}
 8001754:	46bd      	mov	sp, r7
 8001756:	b004      	add	sp, #16
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2225      	movs	r2, #37	@ 0x25
 8001766:	5c9b      	ldrb	r3, [r3, r2]
 8001768:	b2db      	uxtb	r3, r3
}
 800176a:	0018      	movs	r0, r3
 800176c:	46bd      	mov	sp, r7
 800176e:	b002      	add	sp, #8
 8001770:	bd80      	pop	{r7, pc}

08001772 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b084      	sub	sp, #16
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001784:	221c      	movs	r2, #28
 8001786:	401a      	ands	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	2101      	movs	r1, #1
 800178e:	4091      	lsls	r1, r2
 8001790:	000a      	movs	r2, r1
 8001792:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	2b10      	cmp	r3, #16
 80017a2:	d108      	bne.n	80017b6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	68ba      	ldr	r2, [r7, #8]
 80017b2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80017b4:	e007      	b.n	80017c6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	68ba      	ldr	r2, [r7, #8]
 80017bc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	60da      	str	r2, [r3, #12]
}
 80017c6:	46c0      	nop			@ (mov r8, r8)
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b004      	add	sp, #16
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80017e6:	e155      	b.n	8001a94 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2101      	movs	r1, #1
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	4091      	lsls	r1, r2
 80017f2:	000a      	movs	r2, r1
 80017f4:	4013      	ands	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d100      	bne.n	8001800 <HAL_GPIO_Init+0x30>
 80017fe:	e146      	b.n	8001a8e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2203      	movs	r2, #3
 8001806:	4013      	ands	r3, r2
 8001808:	2b01      	cmp	r3, #1
 800180a:	d005      	beq.n	8001818 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	2203      	movs	r2, #3
 8001812:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001814:	2b02      	cmp	r3, #2
 8001816:	d130      	bne.n	800187a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	2203      	movs	r2, #3
 8001824:	409a      	lsls	r2, r3
 8001826:	0013      	movs	r3, r2
 8001828:	43da      	mvns	r2, r3
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	4013      	ands	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	68da      	ldr	r2, [r3, #12]
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	409a      	lsls	r2, r3
 800183a:	0013      	movs	r3, r2
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800184e:	2201      	movs	r2, #1
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	409a      	lsls	r2, r3
 8001854:	0013      	movs	r3, r2
 8001856:	43da      	mvns	r2, r3
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	4013      	ands	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	091b      	lsrs	r3, r3, #4
 8001864:	2201      	movs	r2, #1
 8001866:	401a      	ands	r2, r3
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	409a      	lsls	r2, r3
 800186c:	0013      	movs	r3, r2
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	2203      	movs	r2, #3
 8001880:	4013      	ands	r3, r2
 8001882:	2b03      	cmp	r3, #3
 8001884:	d017      	beq.n	80018b6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	2203      	movs	r2, #3
 8001892:	409a      	lsls	r2, r3
 8001894:	0013      	movs	r3, r2
 8001896:	43da      	mvns	r2, r3
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	409a      	lsls	r2, r3
 80018a8:	0013      	movs	r3, r2
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2203      	movs	r2, #3
 80018bc:	4013      	ands	r3, r2
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d123      	bne.n	800190a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	08da      	lsrs	r2, r3, #3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	3208      	adds	r2, #8
 80018ca:	0092      	lsls	r2, r2, #2
 80018cc:	58d3      	ldr	r3, [r2, r3]
 80018ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	2207      	movs	r2, #7
 80018d4:	4013      	ands	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	220f      	movs	r2, #15
 80018da:	409a      	lsls	r2, r3
 80018dc:	0013      	movs	r3, r2
 80018de:	43da      	mvns	r2, r3
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	691a      	ldr	r2, [r3, #16]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	2107      	movs	r1, #7
 80018ee:	400b      	ands	r3, r1
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	409a      	lsls	r2, r3
 80018f4:	0013      	movs	r3, r2
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	08da      	lsrs	r2, r3, #3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3208      	adds	r2, #8
 8001904:	0092      	lsls	r2, r2, #2
 8001906:	6939      	ldr	r1, [r7, #16]
 8001908:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	2203      	movs	r2, #3
 8001916:	409a      	lsls	r2, r3
 8001918:	0013      	movs	r3, r2
 800191a:	43da      	mvns	r2, r3
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	4013      	ands	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	2203      	movs	r2, #3
 8001928:	401a      	ands	r2, r3
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	409a      	lsls	r2, r3
 8001930:	0013      	movs	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685a      	ldr	r2, [r3, #4]
 8001942:	23c0      	movs	r3, #192	@ 0xc0
 8001944:	029b      	lsls	r3, r3, #10
 8001946:	4013      	ands	r3, r2
 8001948:	d100      	bne.n	800194c <HAL_GPIO_Init+0x17c>
 800194a:	e0a0      	b.n	8001a8e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194c:	4b57      	ldr	r3, [pc, #348]	@ (8001aac <HAL_GPIO_Init+0x2dc>)
 800194e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001950:	4b56      	ldr	r3, [pc, #344]	@ (8001aac <HAL_GPIO_Init+0x2dc>)
 8001952:	2101      	movs	r1, #1
 8001954:	430a      	orrs	r2, r1
 8001956:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001958:	4a55      	ldr	r2, [pc, #340]	@ (8001ab0 <HAL_GPIO_Init+0x2e0>)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	3302      	adds	r3, #2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	589b      	ldr	r3, [r3, r2]
 8001964:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	2203      	movs	r2, #3
 800196a:	4013      	ands	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	220f      	movs	r2, #15
 8001970:	409a      	lsls	r2, r3
 8001972:	0013      	movs	r3, r2
 8001974:	43da      	mvns	r2, r3
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	23a0      	movs	r3, #160	@ 0xa0
 8001980:	05db      	lsls	r3, r3, #23
 8001982:	429a      	cmp	r2, r3
 8001984:	d01f      	beq.n	80019c6 <HAL_GPIO_Init+0x1f6>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a4a      	ldr	r2, [pc, #296]	@ (8001ab4 <HAL_GPIO_Init+0x2e4>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d019      	beq.n	80019c2 <HAL_GPIO_Init+0x1f2>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a49      	ldr	r2, [pc, #292]	@ (8001ab8 <HAL_GPIO_Init+0x2e8>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d013      	beq.n	80019be <HAL_GPIO_Init+0x1ee>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a48      	ldr	r2, [pc, #288]	@ (8001abc <HAL_GPIO_Init+0x2ec>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d00d      	beq.n	80019ba <HAL_GPIO_Init+0x1ea>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a47      	ldr	r2, [pc, #284]	@ (8001ac0 <HAL_GPIO_Init+0x2f0>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d007      	beq.n	80019b6 <HAL_GPIO_Init+0x1e6>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a46      	ldr	r2, [pc, #280]	@ (8001ac4 <HAL_GPIO_Init+0x2f4>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d101      	bne.n	80019b2 <HAL_GPIO_Init+0x1e2>
 80019ae:	2305      	movs	r3, #5
 80019b0:	e00a      	b.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019b2:	2306      	movs	r3, #6
 80019b4:	e008      	b.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019b6:	2304      	movs	r3, #4
 80019b8:	e006      	b.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019ba:	2303      	movs	r3, #3
 80019bc:	e004      	b.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019be:	2302      	movs	r3, #2
 80019c0:	e002      	b.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019c6:	2300      	movs	r3, #0
 80019c8:	697a      	ldr	r2, [r7, #20]
 80019ca:	2103      	movs	r1, #3
 80019cc:	400a      	ands	r2, r1
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	4093      	lsls	r3, r2
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019d8:	4935      	ldr	r1, [pc, #212]	@ (8001ab0 <HAL_GPIO_Init+0x2e0>)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	089b      	lsrs	r3, r3, #2
 80019de:	3302      	adds	r3, #2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019e6:	4b38      	ldr	r3, [pc, #224]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	43da      	mvns	r2, r3
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	2380      	movs	r3, #128	@ 0x80
 80019fc:	035b      	lsls	r3, r3, #13
 80019fe:	4013      	ands	r3, r2
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a10:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	43da      	mvns	r2, r3
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	2380      	movs	r3, #128	@ 0x80
 8001a26:	039b      	lsls	r3, r3, #14
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d003      	beq.n	8001a34 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a34:	4b24      	ldr	r3, [pc, #144]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001a3a:	4b23      	ldr	r3, [pc, #140]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	43da      	mvns	r2, r3
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4013      	ands	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	2380      	movs	r3, #128	@ 0x80
 8001a50:	029b      	lsls	r3, r3, #10
 8001a52:	4013      	ands	r3, r2
 8001a54:	d003      	beq.n	8001a5e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a64:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	43da      	mvns	r2, r3
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685a      	ldr	r2, [r3, #4]
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	025b      	lsls	r3, r3, #9
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d003      	beq.n	8001a88 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <HAL_GPIO_Init+0x2f8>)
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3301      	adds	r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	40da      	lsrs	r2, r3
 8001a9c:	1e13      	subs	r3, r2, #0
 8001a9e:	d000      	beq.n	8001aa2 <HAL_GPIO_Init+0x2d2>
 8001aa0:	e6a2      	b.n	80017e8 <HAL_GPIO_Init+0x18>
  }
}
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	46c0      	nop			@ (mov r8, r8)
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	b006      	add	sp, #24
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40010000 	.word	0x40010000
 8001ab4:	50000400 	.word	0x50000400
 8001ab8:	50000800 	.word	0x50000800
 8001abc:	50000c00 	.word	0x50000c00
 8001ac0:	50001000 	.word	0x50001000
 8001ac4:	50001c00 	.word	0x50001c00
 8001ac8:	40010400 	.word	0x40010400

08001acc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	0008      	movs	r0, r1
 8001ad6:	0011      	movs	r1, r2
 8001ad8:	1cbb      	adds	r3, r7, #2
 8001ada:	1c02      	adds	r2, r0, #0
 8001adc:	801a      	strh	r2, [r3, #0]
 8001ade:	1c7b      	adds	r3, r7, #1
 8001ae0:	1c0a      	adds	r2, r1, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ae4:	1c7b      	adds	r3, r7, #1
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aec:	1cbb      	adds	r3, r7, #2
 8001aee:	881a      	ldrh	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001af4:	e003      	b.n	8001afe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001af6:	1cbb      	adds	r3, r7, #2
 8001af8:	881a      	ldrh	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001afe:	46c0      	nop			@ (mov r8, r8)
 8001b00:	46bd      	mov	sp, r7
 8001b02:	b002      	add	sp, #8
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	0002      	movs	r2, r0
 8001b10:	1dbb      	adds	r3, r7, #6
 8001b12:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	1dba      	adds	r2, r7, #6
 8001b1a:	8812      	ldrh	r2, [r2, #0]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d008      	beq.n	8001b32 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001b22:	1dba      	adds	r2, r7, #6
 8001b24:	8812      	ldrh	r2, [r2, #0]
 8001b26:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b28:	1dbb      	adds	r3, r7, #6
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	f000 f807 	bl	8001b40 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b32:	46c0      	nop			@ (mov r8, r8)
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b002      	add	sp, #8
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	40010400 	.word	0x40010400

08001b40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	0002      	movs	r2, r0
 8001b48:	1dbb      	adds	r3, r7, #6
 8001b4a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b4c:	46c0      	nop			@ (mov r8, r8)
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	b002      	add	sp, #8
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e08f      	b.n	8001c86 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2241      	movs	r2, #65	@ 0x41
 8001b6a:	5c9b      	ldrb	r3, [r3, r2]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d107      	bne.n	8001b82 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2240      	movs	r2, #64	@ 0x40
 8001b76:	2100      	movs	r1, #0
 8001b78:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f7fe ffe7 	bl	8000b50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2241      	movs	r2, #65	@ 0x41
 8001b86:	2124      	movs	r1, #36	@ 0x24
 8001b88:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2101      	movs	r1, #1
 8001b96:	438a      	bics	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	493b      	ldr	r1, [pc, #236]	@ (8001c90 <HAL_I2C_Init+0x13c>)
 8001ba4:	400a      	ands	r2, r1
 8001ba6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4938      	ldr	r1, [pc, #224]	@ (8001c94 <HAL_I2C_Init+0x140>)
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d108      	bne.n	8001bd2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2180      	movs	r1, #128	@ 0x80
 8001bca:	0209      	lsls	r1, r1, #8
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	e007      	b.n	8001be2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2184      	movs	r1, #132	@ 0x84
 8001bdc:	0209      	lsls	r1, r1, #8
 8001bde:	430a      	orrs	r2, r1
 8001be0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d109      	bne.n	8001bfe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2180      	movs	r1, #128	@ 0x80
 8001bf6:	0109      	lsls	r1, r1, #4
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	e007      	b.n	8001c0e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4923      	ldr	r1, [pc, #140]	@ (8001c98 <HAL_I2C_Init+0x144>)
 8001c0a:	400a      	ands	r2, r1
 8001c0c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4920      	ldr	r1, [pc, #128]	@ (8001c9c <HAL_I2C_Init+0x148>)
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	68da      	ldr	r2, [r3, #12]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	491a      	ldr	r1, [pc, #104]	@ (8001c94 <HAL_I2C_Init+0x140>)
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691a      	ldr	r2, [r3, #16]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	431a      	orrs	r2, r3
 8001c38:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69d9      	ldr	r1, [r3, #28]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a1a      	ldr	r2, [r3, #32]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	430a      	orrs	r2, r1
 8001c56:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2101      	movs	r1, #1
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2241      	movs	r2, #65	@ 0x41
 8001c72:	2120      	movs	r1, #32
 8001c74:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2242      	movs	r2, #66	@ 0x42
 8001c80:	2100      	movs	r1, #0
 8001c82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	0018      	movs	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	b002      	add	sp, #8
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	46c0      	nop			@ (mov r8, r8)
 8001c90:	f0ffffff 	.word	0xf0ffffff
 8001c94:	ffff7fff 	.word	0xffff7fff
 8001c98:	fffff7ff 	.word	0xfffff7ff
 8001c9c:	02008000 	.word	0x02008000

08001ca0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b089      	sub	sp, #36	@ 0x24
 8001ca4:	af02      	add	r7, sp, #8
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	000c      	movs	r4, r1
 8001caa:	0010      	movs	r0, r2
 8001cac:	0019      	movs	r1, r3
 8001cae:	230a      	movs	r3, #10
 8001cb0:	18fb      	adds	r3, r7, r3
 8001cb2:	1c22      	adds	r2, r4, #0
 8001cb4:	801a      	strh	r2, [r3, #0]
 8001cb6:	2308      	movs	r3, #8
 8001cb8:	18fb      	adds	r3, r7, r3
 8001cba:	1c02      	adds	r2, r0, #0
 8001cbc:	801a      	strh	r2, [r3, #0]
 8001cbe:	1dbb      	adds	r3, r7, #6
 8001cc0:	1c0a      	adds	r2, r1, #0
 8001cc2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2241      	movs	r2, #65	@ 0x41
 8001cc8:	5c9b      	ldrb	r3, [r3, r2]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	d000      	beq.n	8001cd2 <HAL_I2C_Mem_Write+0x32>
 8001cd0:	e10c      	b.n	8001eec <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d004      	beq.n	8001ce2 <HAL_I2C_Mem_Write+0x42>
 8001cd8:	232c      	movs	r3, #44	@ 0x2c
 8001cda:	18fb      	adds	r3, r7, r3
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d105      	bne.n	8001cee <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2280      	movs	r2, #128	@ 0x80
 8001ce6:	0092      	lsls	r2, r2, #2
 8001ce8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e0ff      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2240      	movs	r2, #64	@ 0x40
 8001cf2:	5c9b      	ldrb	r3, [r3, r2]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d101      	bne.n	8001cfc <HAL_I2C_Mem_Write+0x5c>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	e0f8      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2240      	movs	r2, #64	@ 0x40
 8001d00:	2101      	movs	r1, #1
 8001d02:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d04:	f7ff fa0a 	bl	800111c <HAL_GetTick>
 8001d08:	0003      	movs	r3, r0
 8001d0a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	0219      	lsls	r1, r3, #8
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	2319      	movs	r3, #25
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f001 fd8f 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8001d1e:	1e03      	subs	r3, r0, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e0e3      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2241      	movs	r2, #65	@ 0x41
 8001d2a:	2121      	movs	r1, #33	@ 0x21
 8001d2c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2242      	movs	r2, #66	@ 0x42
 8001d32:	2140      	movs	r1, #64	@ 0x40
 8001d34:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	222c      	movs	r2, #44	@ 0x2c
 8001d46:	18ba      	adds	r2, r7, r2
 8001d48:	8812      	ldrh	r2, [r2, #0]
 8001d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d52:	1dbb      	adds	r3, r7, #6
 8001d54:	881c      	ldrh	r4, [r3, #0]
 8001d56:	2308      	movs	r3, #8
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	881a      	ldrh	r2, [r3, #0]
 8001d5c:	230a      	movs	r3, #10
 8001d5e:	18fb      	adds	r3, r7, r3
 8001d60:	8819      	ldrh	r1, [r3, #0]
 8001d62:	68f8      	ldr	r0, [r7, #12]
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	0023      	movs	r3, r4
 8001d6e:	f000 ff15 	bl	8002b9c <I2C_RequestMemoryWrite>
 8001d72:	1e03      	subs	r3, r0, #0
 8001d74:	d005      	beq.n	8001d82 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2240      	movs	r2, #64	@ 0x40
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e0b5      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	2bff      	cmp	r3, #255	@ 0xff
 8001d8a:	d911      	bls.n	8001db0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	22ff      	movs	r2, #255	@ 0xff
 8001d90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d96:	b2da      	uxtb	r2, r3
 8001d98:	2380      	movs	r3, #128	@ 0x80
 8001d9a:	045c      	lsls	r4, r3, #17
 8001d9c:	230a      	movs	r3, #10
 8001d9e:	18fb      	adds	r3, r7, r3
 8001da0:	8819      	ldrh	r1, [r3, #0]
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	2300      	movs	r3, #0
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	0023      	movs	r3, r4
 8001daa:	f001 ff21 	bl	8003bf0 <I2C_TransferConfig>
 8001dae:	e012      	b.n	8001dd6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	049c      	lsls	r4, r3, #18
 8001dc4:	230a      	movs	r3, #10
 8001dc6:	18fb      	adds	r3, r7, r3
 8001dc8:	8819      	ldrh	r1, [r3, #0]
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	2300      	movs	r3, #0
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	0023      	movs	r3, r4
 8001dd2:	f001 ff0d 	bl	8003bf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f001 fd85 	bl	80038ec <I2C_WaitOnTXISFlagUntilTimeout>
 8001de2:	1e03      	subs	r3, r0, #0
 8001de4:	d001      	beq.n	8001dea <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e081      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dee:	781a      	ldrb	r2, [r3, #0]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	3b01      	subs	r3, #1
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e12:	3b01      	subs	r3, #1
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d03a      	beq.n	8001e9a <HAL_I2C_Mem_Write+0x1fa>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d136      	bne.n	8001e9a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e2e:	68f8      	ldr	r0, [r7, #12]
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	0013      	movs	r3, r2
 8001e36:	2200      	movs	r2, #0
 8001e38:	2180      	movs	r1, #128	@ 0x80
 8001e3a:	f001 fcff 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8001e3e:	1e03      	subs	r3, r0, #0
 8001e40:	d001      	beq.n	8001e46 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e053      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	2bff      	cmp	r3, #255	@ 0xff
 8001e4e:	d911      	bls.n	8001e74 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	22ff      	movs	r2, #255	@ 0xff
 8001e54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	2380      	movs	r3, #128	@ 0x80
 8001e5e:	045c      	lsls	r4, r3, #17
 8001e60:	230a      	movs	r3, #10
 8001e62:	18fb      	adds	r3, r7, r3
 8001e64:	8819      	ldrh	r1, [r3, #0]
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	2300      	movs	r3, #0
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	0023      	movs	r3, r4
 8001e6e:	f001 febf 	bl	8003bf0 <I2C_TransferConfig>
 8001e72:	e012      	b.n	8001e9a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	049c      	lsls	r4, r3, #18
 8001e88:	230a      	movs	r3, #10
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	8819      	ldrh	r1, [r3, #0]
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	2300      	movs	r3, #0
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	0023      	movs	r3, r4
 8001e96:	f001 feab 	bl	8003bf0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d198      	bne.n	8001dd6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f001 fd64 	bl	8003978 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001eb0:	1e03      	subs	r3, r0, #0
 8001eb2:	d001      	beq.n	8001eb8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e01a      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	490b      	ldr	r1, [pc, #44]	@ (8001ef8 <HAL_I2C_Mem_Write+0x258>)
 8001ecc:	400a      	ands	r2, r1
 8001ece:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2241      	movs	r2, #65	@ 0x41
 8001ed4:	2120      	movs	r1, #32
 8001ed6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2242      	movs	r2, #66	@ 0x42
 8001edc:	2100      	movs	r1, #0
 8001ede:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2240      	movs	r2, #64	@ 0x40
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	e000      	b.n	8001eee <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001eec:	2302      	movs	r3, #2
  }
}
 8001eee:	0018      	movs	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	b007      	add	sp, #28
 8001ef4:	bd90      	pop	{r4, r7, pc}
 8001ef6:	46c0      	nop			@ (mov r8, r8)
 8001ef8:	fe00e800 	.word	0xfe00e800

08001efc <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8001efc:	b5b0      	push	{r4, r5, r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	000c      	movs	r4, r1
 8001f06:	0010      	movs	r0, r2
 8001f08:	0019      	movs	r1, r3
 8001f0a:	230a      	movs	r3, #10
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	1c22      	adds	r2, r4, #0
 8001f10:	801a      	strh	r2, [r3, #0]
 8001f12:	2308      	movs	r3, #8
 8001f14:	18fb      	adds	r3, r7, r3
 8001f16:	1c02      	adds	r2, r0, #0
 8001f18:	801a      	strh	r2, [r3, #0]
 8001f1a:	1dbb      	adds	r3, r7, #6
 8001f1c:	1c0a      	adds	r2, r1, #0
 8001f1e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2241      	movs	r2, #65	@ 0x41
 8001f24:	5c9b      	ldrb	r3, [r3, r2]
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b20      	cmp	r3, #32
 8001f2a:	d000      	beq.n	8001f2e <HAL_I2C_Mem_Read_DMA+0x32>
 8001f2c:	e0d6      	b.n	80020dc <HAL_I2C_Mem_Read_DMA+0x1e0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d004      	beq.n	8001f3e <HAL_I2C_Mem_Read_DMA+0x42>
 8001f34:	232c      	movs	r3, #44	@ 0x2c
 8001f36:	18fb      	adds	r3, r7, r3
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d105      	bne.n	8001f4a <HAL_I2C_Mem_Read_DMA+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2280      	movs	r2, #128	@ 0x80
 8001f42:	0092      	lsls	r2, r2, #2
 8001f44:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e0c9      	b.n	80020de <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	699a      	ldr	r2, [r3, #24]
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	021b      	lsls	r3, r3, #8
 8001f54:	401a      	ands	r2, r3
 8001f56:	2380      	movs	r3, #128	@ 0x80
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d101      	bne.n	8001f62 <HAL_I2C_Mem_Read_DMA+0x66>
    {
      return HAL_BUSY;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	e0bd      	b.n	80020de <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2240      	movs	r2, #64	@ 0x40
 8001f66:	5c9b      	ldrb	r3, [r3, r2]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_I2C_Mem_Read_DMA+0x74>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e0b6      	b.n	80020de <HAL_I2C_Mem_Read_DMA+0x1e2>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2240      	movs	r2, #64	@ 0x40
 8001f74:	2101      	movs	r1, #1
 8001f76:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2241      	movs	r2, #65	@ 0x41
 8001f7c:	2122      	movs	r1, #34	@ 0x22
 8001f7e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2242      	movs	r2, #66	@ 0x42
 8001f84:	2140      	movs	r1, #64	@ 0x40
 8001f86:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	222c      	movs	r2, #44	@ 0x2c
 8001f98:	18ba      	adds	r2, r7, r2
 8001f9a:	8812      	ldrh	r2, [r2, #0]
 8001f9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	4a51      	ldr	r2, [pc, #324]	@ (80020e8 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 8001fa2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4a51      	ldr	r2, [pc, #324]	@ (80020ec <HAL_I2C_Mem_Read_DMA+0x1f0>)
 8001fa8:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8001faa:	230a      	movs	r3, #10
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	881a      	ldrh	r2, [r3, #0]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	2bff      	cmp	r3, #255	@ 0xff
 8001fbc:	d903      	bls.n	8001fc6 <HAL_I2C_Mem_Read_DMA+0xca>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	22ff      	movs	r2, #255	@ 0xff
 8001fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8001fc4:	e004      	b.n	8001fd0 <HAL_I2C_Mem_Read_DMA+0xd4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001fd0:	1dbb      	adds	r3, r7, #6
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d10b      	bne.n	8001ff0 <HAL_I2C_Mem_Read_DMA+0xf4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fd8:	2308      	movs	r3, #8
 8001fda:	18fb      	adds	r3, r7, r3
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	4252      	negs	r2, r2
 8001fec:	651a      	str	r2, [r3, #80]	@ 0x50
 8001fee:	e00e      	b.n	800200e <HAL_I2C_Mem_Read_DMA+0x112>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ff0:	2108      	movs	r1, #8
 8001ff2:	187b      	adds	r3, r7, r1
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	0a1b      	lsrs	r3, r3, #8
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002002:	187b      	adds	r3, r7, r1
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	001a      	movs	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002012:	2b00      	cmp	r3, #0
 8002014:	d023      	beq.n	800205e <HAL_I2C_Mem_Read_DMA+0x162>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800201a:	4a35      	ldr	r2, [pc, #212]	@ (80020f0 <HAL_I2C_Mem_Read_DMA+0x1f4>)
 800201c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002022:	4a34      	ldr	r2, [pc, #208]	@ (80020f4 <HAL_I2C_Mem_Read_DMA+0x1f8>)
 8002024:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800202a:	2200      	movs	r2, #0
 800202c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002032:	2200      	movs	r2, #0
 8002034:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	3324      	adds	r3, #36	@ 0x24
 8002040:	0019      	movs	r1, r3
 8002042:	6aba      	ldr	r2, [r7, #40]	@ 0x28
                                       hi2c->XferSize);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002048:	2517      	movs	r5, #23
 800204a:	197c      	adds	r4, r7, r5
 800204c:	f7ff f9ea 	bl	8001424 <HAL_DMA_Start_IT>
 8002050:	0003      	movs	r3, r0
 8002052:	7023      	strb	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8002054:	197b      	adds	r3, r7, r5
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d12b      	bne.n	80020b4 <HAL_I2C_Mem_Read_DMA+0x1b8>
 800205c:	e013      	b.n	8002086 <HAL_I2C_Mem_Read_DMA+0x18a>
      hi2c->State     = HAL_I2C_STATE_READY;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2241      	movs	r2, #65	@ 0x41
 8002062:	2120      	movs	r1, #32
 8002064:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2242      	movs	r2, #66	@ 0x42
 800206a:	2100      	movs	r1, #0
 800206c:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002072:	2280      	movs	r2, #128	@ 0x80
 8002074:	431a      	orrs	r2, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2240      	movs	r2, #64	@ 0x40
 800207e:	2100      	movs	r1, #0
 8002080:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e02b      	b.n	80020de <HAL_I2C_Mem_Read_DMA+0x1e2>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002086:	1dbb      	adds	r3, r7, #6
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	230a      	movs	r3, #10
 800208e:	18fb      	adds	r3, r7, r3
 8002090:	8819      	ldrh	r1, [r3, #0]
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <HAL_I2C_Mem_Read_DMA+0x1fc>)
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	2300      	movs	r3, #0
 800209a:	f001 fda9 	bl	8003bf0 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2240      	movs	r2, #64	@ 0x40
 80020a2:	2100      	movs	r1, #0
 80020a4:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2101      	movs	r1, #1
 80020aa:	0018      	movs	r0, r3
 80020ac:	f001 fdda 	bl	8003c64 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	e014      	b.n	80020de <HAL_I2C_Mem_Read_DMA+0x1e2>
      hi2c->State     = HAL_I2C_STATE_READY;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2241      	movs	r2, #65	@ 0x41
 80020b8:	2120      	movs	r1, #32
 80020ba:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2242      	movs	r2, #66	@ 0x42
 80020c0:	2100      	movs	r1, #0
 80020c2:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c8:	2210      	movs	r2, #16
 80020ca:	431a      	orrs	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2240      	movs	r2, #64	@ 0x40
 80020d4:	2100      	movs	r1, #0
 80020d6:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e000      	b.n	80020de <HAL_I2C_Mem_Read_DMA+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80020dc:	2302      	movs	r3, #2
  }
}
 80020de:	0018      	movs	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	b006      	add	sp, #24
 80020e4:	bdb0      	pop	{r4, r5, r7, pc}
 80020e6:	46c0      	nop			@ (mov r8, r8)
 80020e8:	ffff0000 	.word	0xffff0000
 80020ec:	080026f1 	.word	0x080026f1
 80020f0:	08003711 	.word	0x08003711
 80020f4:	080037cd 	.word	0x080037cd
 80020f8:	80002000 	.word	0x80002000

080020fc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002118:	2b00      	cmp	r3, #0
 800211a:	d005      	beq.n	8002128 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	68f9      	ldr	r1, [r7, #12]
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	4798      	blx	r3
  }
}
 8002128:	46c0      	nop			@ (mov r8, r8)
 800212a:	46bd      	mov	sp, r7
 800212c:	b004      	add	sp, #16
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	0a1b      	lsrs	r3, r3, #8
 800214c:	001a      	movs	r2, r3
 800214e:	2301      	movs	r3, #1
 8002150:	4013      	ands	r3, r2
 8002152:	d010      	beq.n	8002176 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	09db      	lsrs	r3, r3, #7
 8002158:	001a      	movs	r2, r3
 800215a:	2301      	movs	r3, #1
 800215c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800215e:	d00a      	beq.n	8002176 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002164:	2201      	movs	r2, #1
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2280      	movs	r2, #128	@ 0x80
 8002172:	0052      	lsls	r2, r2, #1
 8002174:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	0a9b      	lsrs	r3, r3, #10
 800217a:	001a      	movs	r2, r3
 800217c:	2301      	movs	r3, #1
 800217e:	4013      	ands	r3, r2
 8002180:	d010      	beq.n	80021a4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	09db      	lsrs	r3, r3, #7
 8002186:	001a      	movs	r2, r3
 8002188:	2301      	movs	r3, #1
 800218a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800218c:	d00a      	beq.n	80021a4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	2208      	movs	r2, #8
 8002194:	431a      	orrs	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2280      	movs	r2, #128	@ 0x80
 80021a0:	00d2      	lsls	r2, r2, #3
 80021a2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	0a5b      	lsrs	r3, r3, #9
 80021a8:	001a      	movs	r2, r3
 80021aa:	2301      	movs	r3, #1
 80021ac:	4013      	ands	r3, r2
 80021ae:	d010      	beq.n	80021d2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	09db      	lsrs	r3, r3, #7
 80021b4:	001a      	movs	r2, r3
 80021b6:	2301      	movs	r3, #1
 80021b8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80021ba:	d00a      	beq.n	80021d2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	2202      	movs	r2, #2
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2280      	movs	r2, #128	@ 0x80
 80021ce:	0092      	lsls	r2, r2, #2
 80021d0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	220b      	movs	r2, #11
 80021dc:	4013      	ands	r3, r2
 80021de:	d005      	beq.n	80021ec <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	0011      	movs	r1, r2
 80021e6:	0018      	movs	r0, r3
 80021e8:	f001 f944 	bl	8003474 <I2C_ITError>
  }
}
 80021ec:	46c0      	nop			@ (mov r8, r8)
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b006      	add	sp, #24
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80021fc:	46c0      	nop			@ (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b002      	add	sp, #8
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800220c:	46c0      	nop			@ (mov r8, r8)
 800220e:	46bd      	mov	sp, r7
 8002210:	b002      	add	sp, #8
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800221c:	46c0      	nop			@ (mov r8, r8)
 800221e:	46bd      	mov	sp, r7
 8002220:	b002      	add	sp, #8
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800222c:	46c0      	nop			@ (mov r8, r8)
 800222e:	46bd      	mov	sp, r7
 8002230:	b002      	add	sp, #8
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	0008      	movs	r0, r1
 800223e:	0011      	movs	r1, r2
 8002240:	1cfb      	adds	r3, r7, #3
 8002242:	1c02      	adds	r2, r0, #0
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	003b      	movs	r3, r7
 8002248:	1c0a      	adds	r2, r1, #0
 800224a:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800224c:	46c0      	nop			@ (mov r8, r8)
 800224e:	46bd      	mov	sp, r7
 8002250:	b002      	add	sp, #8
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800225c:	46c0      	nop			@ (mov r8, r8)
 800225e:	46bd      	mov	sp, r7
 8002260:	b002      	add	sp, #8
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800226c:	46c0      	nop			@ (mov r8, r8)
 800226e:	46bd      	mov	sp, r7
 8002270:	b002      	add	sp, #8
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800227c:	46c0      	nop			@ (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b002      	add	sp, #8
 8002282:	bd80      	pop	{r7, pc}

08002284 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800228c:	46c0      	nop			@ (mov r8, r8)
 800228e:	46bd      	mov	sp, r7
 8002290:	b002      	add	sp, #8
 8002292:	bd80      	pop	{r7, pc}

08002294 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2240      	movs	r2, #64	@ 0x40
 80022ae:	5c9b      	ldrb	r3, [r3, r2]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d101      	bne.n	80022b8 <I2C_Slave_ISR_IT+0x24>
 80022b4:	2302      	movs	r3, #2
 80022b6:	e0fb      	b.n	80024b0 <I2C_Slave_ISR_IT+0x21c>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2240      	movs	r2, #64	@ 0x40
 80022bc:	2101      	movs	r1, #1
 80022be:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	095b      	lsrs	r3, r3, #5
 80022c4:	001a      	movs	r2, r3
 80022c6:	2301      	movs	r3, #1
 80022c8:	4013      	ands	r3, r2
 80022ca:	d00c      	beq.n	80022e6 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	001a      	movs	r2, r3
 80022d2:	2301      	movs	r3, #1
 80022d4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80022d6:	d006      	beq.n	80022e6 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	0011      	movs	r1, r2
 80022de:	0018      	movs	r0, r3
 80022e0:	f000 fede 	bl	80030a0 <I2C_ITSlaveCplt>
 80022e4:	e0df      	b.n	80024a6 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	001a      	movs	r2, r3
 80022ec:	2301      	movs	r3, #1
 80022ee:	4013      	ands	r3, r2
 80022f0:	d054      	beq.n	800239c <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	091b      	lsrs	r3, r3, #4
 80022f6:	001a      	movs	r2, r3
 80022f8:	2301      	movs	r3, #1
 80022fa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80022fc:	d04e      	beq.n	800239c <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002302:	b29b      	uxth	r3, r3
 8002304:	2b00      	cmp	r3, #0
 8002306:	d12d      	bne.n	8002364 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2241      	movs	r2, #65	@ 0x41
 800230c:	5c9b      	ldrb	r3, [r3, r2]
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2b28      	cmp	r3, #40	@ 0x28
 8002312:	d10b      	bne.n	800232c <I2C_Slave_ISR_IT+0x98>
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	2380      	movs	r3, #128	@ 0x80
 8002318:	049b      	lsls	r3, r3, #18
 800231a:	429a      	cmp	r2, r3
 800231c:	d106      	bne.n	800232c <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	0011      	movs	r1, r2
 8002324:	0018      	movs	r0, r3
 8002326:	f001 f84b 	bl	80033c0 <I2C_ITListenCplt>
 800232a:	e036      	b.n	800239a <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2241      	movs	r2, #65	@ 0x41
 8002330:	5c9b      	ldrb	r3, [r3, r2]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b29      	cmp	r3, #41	@ 0x29
 8002336:	d110      	bne.n	800235a <I2C_Slave_ISR_IT+0xc6>
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	4a5f      	ldr	r2, [pc, #380]	@ (80024b8 <I2C_Slave_ISR_IT+0x224>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d00c      	beq.n	800235a <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2210      	movs	r2, #16
 8002346:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	0018      	movs	r0, r3
 800234c:	f001 f9bd 	bl	80036ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	0018      	movs	r0, r3
 8002354:	f000 fd6c 	bl	8002e30 <I2C_ITSlaveSeqCplt>
 8002358:	e01f      	b.n	800239a <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2210      	movs	r2, #16
 8002360:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002362:	e09d      	b.n	80024a0 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2210      	movs	r2, #16
 800236a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002370:	2204      	movs	r2, #4
 8002372:	431a      	orrs	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d005      	beq.n	800238a <I2C_Slave_ISR_IT+0xf6>
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	2380      	movs	r3, #128	@ 0x80
 8002382:	045b      	lsls	r3, r3, #17
 8002384:	429a      	cmp	r2, r3
 8002386:	d000      	beq.n	800238a <I2C_Slave_ISR_IT+0xf6>
 8002388:	e08a      	b.n	80024a0 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	0011      	movs	r1, r2
 8002392:	0018      	movs	r0, r3
 8002394:	f001 f86e 	bl	8003474 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002398:	e082      	b.n	80024a0 <I2C_Slave_ISR_IT+0x20c>
 800239a:	e081      	b.n	80024a0 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	089b      	lsrs	r3, r3, #2
 80023a0:	001a      	movs	r2, r3
 80023a2:	2301      	movs	r3, #1
 80023a4:	4013      	ands	r3, r2
 80023a6:	d031      	beq.n	800240c <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	001a      	movs	r2, r3
 80023ae:	2301      	movs	r3, #1
 80023b0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80023b2:	d02b      	beq.n	800240c <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d018      	beq.n	80023f0 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	1c5a      	adds	r2, r3, #1
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	3b01      	subs	r3, #1
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d154      	bne.n	80024a4 <I2C_Slave_ISR_IT+0x210>
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	4a2e      	ldr	r2, [pc, #184]	@ (80024b8 <I2C_Slave_ISR_IT+0x224>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d050      	beq.n	80024a4 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	0018      	movs	r0, r3
 8002406:	f000 fd13 	bl	8002e30 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800240a:	e04b      	b.n	80024a4 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	08db      	lsrs	r3, r3, #3
 8002410:	001a      	movs	r2, r3
 8002412:	2301      	movs	r3, #1
 8002414:	4013      	ands	r3, r2
 8002416:	d00c      	beq.n	8002432 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	08db      	lsrs	r3, r3, #3
 800241c:	001a      	movs	r2, r3
 800241e:	2301      	movs	r3, #1
 8002420:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002422:	d006      	beq.n	8002432 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	0011      	movs	r1, r2
 800242a:	0018      	movs	r0, r3
 800242c:	f000 fc1a 	bl	8002c64 <I2C_ITAddrCplt>
 8002430:	e039      	b.n	80024a6 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	085b      	lsrs	r3, r3, #1
 8002436:	001a      	movs	r2, r3
 8002438:	2301      	movs	r3, #1
 800243a:	4013      	ands	r3, r2
 800243c:	d033      	beq.n	80024a6 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	085b      	lsrs	r3, r3, #1
 8002442:	001a      	movs	r2, r3
 8002444:	2301      	movs	r3, #1
 8002446:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002448:	d02d      	beq.n	80024a6 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244e:	b29b      	uxth	r3, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d018      	beq.n	8002486 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002458:	781a      	ldrb	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246e:	b29b      	uxth	r3, r3
 8002470:	3b01      	subs	r3, #1
 8002472:	b29a      	uxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002484:	e00f      	b.n	80024a6 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	2380      	movs	r3, #128	@ 0x80
 800248a:	045b      	lsls	r3, r3, #17
 800248c:	429a      	cmp	r2, r3
 800248e:	d002      	beq.n	8002496 <I2C_Slave_ISR_IT+0x202>
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d107      	bne.n	80024a6 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	0018      	movs	r0, r3
 800249a:	f000 fcc9 	bl	8002e30 <I2C_ITSlaveSeqCplt>
 800249e:	e002      	b.n	80024a6 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 80024a0:	46c0      	nop			@ (mov r8, r8)
 80024a2:	e000      	b.n	80024a6 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 80024a4:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2240      	movs	r2, #64	@ 0x40
 80024aa:	2100      	movs	r1, #0
 80024ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	0018      	movs	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	b006      	add	sp, #24
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	ffff0000 	.word	0xffff0000

080024bc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80024bc:	b590      	push	{r4, r7, lr}
 80024be:	b089      	sub	sp, #36	@ 0x24
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2240      	movs	r2, #64	@ 0x40
 80024cc:	5c9b      	ldrb	r3, [r3, r2]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d101      	bne.n	80024d6 <I2C_Master_ISR_DMA+0x1a>
 80024d2:	2302      	movs	r3, #2
 80024d4:	e105      	b.n	80026e2 <I2C_Master_ISR_DMA+0x226>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2240      	movs	r2, #64	@ 0x40
 80024da:	2101      	movs	r1, #1
 80024dc:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	091b      	lsrs	r3, r3, #4
 80024e2:	001a      	movs	r2, r3
 80024e4:	2301      	movs	r3, #1
 80024e6:	4013      	ands	r3, r2
 80024e8:	d019      	beq.n	800251e <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	091b      	lsrs	r3, r3, #4
 80024ee:	001a      	movs	r2, r3
 80024f0:	2301      	movs	r3, #1
 80024f2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80024f4:	d013      	beq.n	800251e <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2210      	movs	r2, #16
 80024fc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002502:	2204      	movs	r2, #4
 8002504:	431a      	orrs	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2120      	movs	r1, #32
 800250e:	0018      	movs	r0, r3
 8002510:	f001 fba8 	bl	8003c64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	0018      	movs	r0, r3
 8002518:	f001 f8d7 	bl	80036ca <I2C_Flush_TXDR>
 800251c:	e0dc      	b.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	09db      	lsrs	r3, r3, #7
 8002522:	001a      	movs	r2, r3
 8002524:	2301      	movs	r3, #1
 8002526:	4013      	ands	r3, r2
 8002528:	d100      	bne.n	800252c <I2C_Master_ISR_DMA+0x70>
 800252a:	e08c      	b.n	8002646 <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	099b      	lsrs	r3, r3, #6
 8002530:	001a      	movs	r2, r3
 8002532:	2301      	movs	r3, #1
 8002534:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002536:	d100      	bne.n	800253a <I2C_Master_ISR_DMA+0x7e>
 8002538:	e085      	b.n	8002646 <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2140      	movs	r1, #64	@ 0x40
 8002546:	438a      	bics	r2, r1
 8002548:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800254e:	b29b      	uxth	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d063      	beq.n	800261c <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	b29a      	uxth	r2, r3
 800255c:	2312      	movs	r3, #18
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	0592      	lsls	r2, r2, #22
 8002562:	0d92      	lsrs	r2, r2, #22
 8002564:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800256a:	b29b      	uxth	r3, r3
 800256c:	2bff      	cmp	r3, #255	@ 0xff
 800256e:	d914      	bls.n	800259a <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	0c1b      	lsrs	r3, r3, #16
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2201      	movs	r2, #1
 800257c:	4013      	ands	r3, r2
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b01      	cmp	r3, #1
 8002582:	d103      	bne.n	800258c <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2201      	movs	r2, #1
 8002588:	851a      	strh	r2, [r3, #40]	@ 0x28
 800258a:	e002      	b.n	8002592 <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	22ff      	movs	r2, #255	@ 0xff
 8002590:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8002592:	2380      	movs	r3, #128	@ 0x80
 8002594:	045b      	lsls	r3, r3, #17
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	e010      	b.n	80025bc <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a8:	4a50      	ldr	r2, [pc, #320]	@ (80026ec <I2C_Master_ISR_DMA+0x230>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d003      	beq.n	80025b6 <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	e002      	b.n	80025bc <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80025b6:	2380      	movs	r3, #128	@ 0x80
 80025b8:	049b      	lsls	r3, r3, #18
 80025ba:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	697c      	ldr	r4, [r7, #20]
 80025c4:	2312      	movs	r3, #18
 80025c6:	18fb      	adds	r3, r7, r3
 80025c8:	8819      	ldrh	r1, [r3, #0]
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	2300      	movs	r3, #0
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	0023      	movs	r3, r4
 80025d2:	f001 fb0d 	bl	8003bf0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025da:	b29a      	uxth	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2241      	movs	r2, #65	@ 0x41
 80025ec:	5c9b      	ldrb	r3, [r3, r2]
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b22      	cmp	r3, #34	@ 0x22
 80025f2:	d109      	bne.n	8002608 <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2180      	movs	r1, #128	@ 0x80
 8002600:	0209      	lsls	r1, r1, #8
 8002602:	430a      	orrs	r2, r1
 8002604:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002606:	e067      	b.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2180      	movs	r1, #128	@ 0x80
 8002614:	01c9      	lsls	r1, r1, #7
 8002616:	430a      	orrs	r2, r1
 8002618:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800261a:	e05d      	b.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	2380      	movs	r3, #128	@ 0x80
 8002624:	049b      	lsls	r3, r3, #18
 8002626:	401a      	ands	r2, r3
 8002628:	2380      	movs	r3, #128	@ 0x80
 800262a:	049b      	lsls	r3, r3, #18
 800262c:	429a      	cmp	r2, r3
 800262e:	d004      	beq.n	800263a <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	0018      	movs	r0, r3
 8002634:	f000 fbba 	bl	8002dac <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002638:	e04e      	b.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2140      	movs	r1, #64	@ 0x40
 800263e:	0018      	movs	r0, r3
 8002640:	f000 ff18 	bl	8003474 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002644:	e048      	b.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	099b      	lsrs	r3, r3, #6
 800264a:	001a      	movs	r2, r3
 800264c:	2301      	movs	r3, #1
 800264e:	4013      	ands	r3, r2
 8002650:	d02e      	beq.n	80026b0 <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	099b      	lsrs	r3, r3, #6
 8002656:	001a      	movs	r2, r3
 8002658:	2301      	movs	r3, #1
 800265a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800265c:	d028      	beq.n	80026b0 <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002662:	b29b      	uxth	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d11d      	bne.n	80026a4 <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	2380      	movs	r3, #128	@ 0x80
 8002670:	049b      	lsls	r3, r3, #18
 8002672:	401a      	ands	r2, r3
 8002674:	2380      	movs	r3, #128	@ 0x80
 8002676:	049b      	lsls	r3, r3, #18
 8002678:	429a      	cmp	r2, r3
 800267a:	d02c      	beq.n	80026d6 <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002680:	4a1a      	ldr	r2, [pc, #104]	@ (80026ec <I2C_Master_ISR_DMA+0x230>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d109      	bne.n	800269a <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2180      	movs	r1, #128	@ 0x80
 8002692:	01c9      	lsls	r1, r1, #7
 8002694:	430a      	orrs	r2, r1
 8002696:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002698:	e01d      	b.n	80026d6 <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	0018      	movs	r0, r3
 800269e:	f000 fb85 	bl	8002dac <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80026a2:	e018      	b.n	80026d6 <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2140      	movs	r1, #64	@ 0x40
 80026a8:	0018      	movs	r0, r3
 80026aa:	f000 fee3 	bl	8003474 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80026ae:	e012      	b.n	80026d6 <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	001a      	movs	r2, r3
 80026b6:	2301      	movs	r3, #1
 80026b8:	4013      	ands	r3, r2
 80026ba:	d00d      	beq.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	001a      	movs	r2, r3
 80026c2:	2301      	movs	r3, #1
 80026c4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80026c6:	d007      	beq.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	0011      	movs	r1, r2
 80026ce:	0018      	movs	r0, r3
 80026d0:	f000 fc14 	bl	8002efc <I2C_ITMasterCplt>
 80026d4:	e000      	b.n	80026d8 <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 80026d6:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2240      	movs	r2, #64	@ 0x40
 80026dc:	2100      	movs	r1, #0
 80026de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	0018      	movs	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b007      	add	sp, #28
 80026e8:	bd90      	pop	{r4, r7, pc}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	ffff0000 	.word	0xffff0000

080026f0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b089      	sub	sp, #36	@ 0x24
 80026f4:	af02      	add	r7, sp, #8
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80026fc:	4ba9      	ldr	r3, [pc, #676]	@ (80029a4 <I2C_Mem_ISR_DMA+0x2b4>)
 80026fe:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2240      	movs	r2, #64	@ 0x40
 8002704:	5c9b      	ldrb	r3, [r3, r2]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d101      	bne.n	800270e <I2C_Mem_ISR_DMA+0x1e>
 800270a:	2302      	movs	r3, #2
 800270c:	e146      	b.n	800299c <I2C_Mem_ISR_DMA+0x2ac>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2240      	movs	r2, #64	@ 0x40
 8002712:	2101      	movs	r1, #1
 8002714:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	091b      	lsrs	r3, r3, #4
 800271a:	001a      	movs	r2, r3
 800271c:	2301      	movs	r3, #1
 800271e:	4013      	ands	r3, r2
 8002720:	d019      	beq.n	8002756 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	091b      	lsrs	r3, r3, #4
 8002726:	001a      	movs	r2, r3
 8002728:	2301      	movs	r3, #1
 800272a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800272c:	d013      	beq.n	8002756 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2210      	movs	r2, #16
 8002734:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273a:	2204      	movs	r2, #4
 800273c:	431a      	orrs	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2120      	movs	r1, #32
 8002746:	0018      	movs	r0, r3
 8002748:	f001 fa8c 	bl	8003c64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	0018      	movs	r0, r3
 8002750:	f000 ffbb 	bl	80036ca <I2C_Flush_TXDR>
 8002754:	e11d      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	085b      	lsrs	r3, r3, #1
 800275a:	001a      	movs	r2, r3
 800275c:	2301      	movs	r3, #1
 800275e:	4013      	ands	r3, r2
 8002760:	d00f      	beq.n	8002782 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	085b      	lsrs	r3, r3, #1
 8002766:	001a      	movs	r2, r3
 8002768:	2301      	movs	r3, #1
 800276a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800276c:	d009      	beq.n	8002782 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	4252      	negs	r2, r2
 800277e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002780:	e107      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	09db      	lsrs	r3, r3, #7
 8002786:	001a      	movs	r2, r3
 8002788:	2301      	movs	r3, #1
 800278a:	4013      	ands	r3, r2
 800278c:	d100      	bne.n	8002790 <I2C_Mem_ISR_DMA+0xa0>
 800278e:	e074      	b.n	800287a <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	099b      	lsrs	r3, r3, #6
 8002794:	001a      	movs	r2, r3
 8002796:	2301      	movs	r3, #1
 8002798:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800279a:	d100      	bne.n	800279e <I2C_Mem_ISR_DMA+0xae>
 800279c:	e06d      	b.n	800287a <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2101      	movs	r1, #1
 80027a2:	0018      	movs	r0, r3
 80027a4:	f001 fae8 	bl	8003d78 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2110      	movs	r1, #16
 80027ac:	0018      	movs	r0, r3
 80027ae:	f001 fa59 	bl	8003c64 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d058      	beq.n	800286e <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2bff      	cmp	r3, #255	@ 0xff
 80027c4:	d91e      	bls.n	8002804 <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	0c1b      	lsrs	r3, r3, #16
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2201      	movs	r2, #1
 80027d2:	4013      	ands	r3, r2
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d103      	bne.n	80027e2 <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2201      	movs	r2, #1
 80027de:	851a      	strh	r2, [r3, #40]	@ 0x28
 80027e0:	e002      	b.n	80027e8 <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	22ff      	movs	r2, #255	@ 0xff
 80027e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ec:	b299      	uxth	r1, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	2380      	movs	r3, #128	@ 0x80
 80027f6:	045b      	lsls	r3, r3, #17
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	2400      	movs	r4, #0
 80027fc:	9400      	str	r4, [sp, #0]
 80027fe:	f001 f9f7 	bl	8003bf0 <I2C_TransferConfig>
 8002802:	e011      	b.n	8002828 <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002808:	b29a      	uxth	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002812:	b299      	uxth	r1, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002818:	b2da      	uxtb	r2, r3
 800281a:	2380      	movs	r3, #128	@ 0x80
 800281c:	049b      	lsls	r3, r3, #18
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	2400      	movs	r4, #0
 8002822:	9400      	str	r4, [sp, #0]
 8002824:	f001 f9e4 	bl	8003bf0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282c:	b29a      	uxth	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	b29a      	uxth	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2241      	movs	r2, #65	@ 0x41
 800283e:	5c9b      	ldrb	r3, [r3, r2]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b22      	cmp	r3, #34	@ 0x22
 8002844:	d109      	bne.n	800285a <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2180      	movs	r1, #128	@ 0x80
 8002852:	0209      	lsls	r1, r1, #8
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002858:	e09b      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2180      	movs	r1, #128	@ 0x80
 8002866:	01c9      	lsls	r1, r1, #7
 8002868:	430a      	orrs	r2, r1
 800286a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800286c:	e091      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2140      	movs	r1, #64	@ 0x40
 8002872:	0018      	movs	r0, r3
 8002874:	f000 fdfe 	bl	8003474 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002878:	e08b      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	099b      	lsrs	r3, r3, #6
 800287e:	001a      	movs	r2, r3
 8002880:	2301      	movs	r3, #1
 8002882:	4013      	ands	r3, r2
 8002884:	d100      	bne.n	8002888 <I2C_Mem_ISR_DMA+0x198>
 8002886:	e072      	b.n	800296e <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	099b      	lsrs	r3, r3, #6
 800288c:	001a      	movs	r2, r3
 800288e:	2301      	movs	r3, #1
 8002890:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002892:	d06c      	beq.n	800296e <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2101      	movs	r1, #1
 8002898:	0018      	movs	r0, r3
 800289a:	f001 fa6d 	bl	8003d78 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2110      	movs	r1, #16
 80028a2:	0018      	movs	r0, r3
 80028a4:	f001 f9de 	bl	8003c64 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2241      	movs	r2, #65	@ 0x41
 80028ac:	5c9b      	ldrb	r3, [r3, r2]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b22      	cmp	r3, #34	@ 0x22
 80028b2:	d101      	bne.n	80028b8 <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 80028b4:	4b3c      	ldr	r3, [pc, #240]	@ (80029a8 <I2C_Mem_ISR_DMA+0x2b8>)
 80028b6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028bc:	b29b      	uxth	r3, r3
 80028be:	2bff      	cmp	r3, #255	@ 0xff
 80028c0:	d91f      	bls.n	8002902 <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2201      	movs	r2, #1
 80028ce:	4013      	ands	r3, r2
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d103      	bne.n	80028de <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2201      	movs	r2, #1
 80028da:	851a      	strh	r2, [r3, #40]	@ 0x28
 80028dc:	e002      	b.n	80028e4 <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	22ff      	movs	r2, #255	@ 0xff
 80028e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e8:	b299      	uxth	r1, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	2380      	movs	r3, #128	@ 0x80
 80028f2:	045c      	lsls	r4, r3, #17
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	0023      	movs	r3, r4
 80028fc:	f001 f978 	bl	8003bf0 <I2C_TransferConfig>
 8002900:	e012      	b.n	8002928 <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002906:	b29a      	uxth	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002910:	b299      	uxth	r1, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002916:	b2da      	uxtb	r2, r3
 8002918:	2380      	movs	r3, #128	@ 0x80
 800291a:	049c      	lsls	r4, r3, #18
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	0023      	movs	r3, r4
 8002924:	f001 f964 	bl	8003bf0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2241      	movs	r2, #65	@ 0x41
 800293e:	5c9b      	ldrb	r3, [r3, r2]
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b22      	cmp	r3, #34	@ 0x22
 8002944:	d109      	bne.n	800295a <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2180      	movs	r1, #128	@ 0x80
 8002952:	0209      	lsls	r1, r1, #8
 8002954:	430a      	orrs	r2, r1
 8002956:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002958:	e01b      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2180      	movs	r1, #128	@ 0x80
 8002966:	01c9      	lsls	r1, r1, #7
 8002968:	430a      	orrs	r2, r1
 800296a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800296c:	e011      	b.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	095b      	lsrs	r3, r3, #5
 8002972:	001a      	movs	r2, r3
 8002974:	2301      	movs	r3, #1
 8002976:	4013      	ands	r3, r2
 8002978:	d00b      	beq.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	001a      	movs	r2, r3
 8002980:	2301      	movs	r3, #1
 8002982:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002984:	d005      	beq.n	8002992 <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	0011      	movs	r1, r2
 800298c:	0018      	movs	r0, r3
 800298e:	f000 fab5 	bl	8002efc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2240      	movs	r2, #64	@ 0x40
 8002996:	2100      	movs	r1, #0
 8002998:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	b007      	add	sp, #28
 80029a2:	bd90      	pop	{r4, r7, pc}
 80029a4:	80002000 	.word	0x80002000
 80029a8:	80002400 	.word	0x80002400

080029ac <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029bc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2240      	movs	r2, #64	@ 0x40
 80029c6:	5c9b      	ldrb	r3, [r3, r2]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d101      	bne.n	80029d0 <I2C_Slave_ISR_DMA+0x24>
 80029cc:	2302      	movs	r3, #2
 80029ce:	e0de      	b.n	8002b8e <I2C_Slave_ISR_DMA+0x1e2>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2240      	movs	r2, #64	@ 0x40
 80029d4:	2101      	movs	r1, #1
 80029d6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	095b      	lsrs	r3, r3, #5
 80029dc:	001a      	movs	r2, r3
 80029de:	2301      	movs	r3, #1
 80029e0:	4013      	ands	r3, r2
 80029e2:	d00c      	beq.n	80029fe <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	095b      	lsrs	r3, r3, #5
 80029e8:	001a      	movs	r2, r3
 80029ea:	2301      	movs	r3, #1
 80029ec:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80029ee:	d006      	beq.n	80029fe <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	0011      	movs	r1, r2
 80029f6:	0018      	movs	r0, r3
 80029f8:	f000 fb52 	bl	80030a0 <I2C_ITSlaveCplt>
 80029fc:	e0c2      	b.n	8002b84 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	091b      	lsrs	r3, r3, #4
 8002a02:	001a      	movs	r2, r3
 8002a04:	2301      	movs	r3, #1
 8002a06:	4013      	ands	r3, r2
 8002a08:	d100      	bne.n	8002a0c <I2C_Slave_ISR_DMA+0x60>
 8002a0a:	e0a9      	b.n	8002b60 <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	091b      	lsrs	r3, r3, #4
 8002a10:	001a      	movs	r2, r3
 8002a12:	2301      	movs	r3, #1
 8002a14:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002a16:	d100      	bne.n	8002a1a <I2C_Slave_ISR_DMA+0x6e>
 8002a18:	e0a2      	b.n	8002b60 <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	0b9b      	lsrs	r3, r3, #14
 8002a1e:	001a      	movs	r2, r3
 8002a20:	2301      	movs	r3, #1
 8002a22:	4013      	ands	r3, r2
 8002a24:	d106      	bne.n	8002a34 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	0bdb      	lsrs	r3, r3, #15
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a30:	d100      	bne.n	8002a34 <I2C_Slave_ISR_DMA+0x88>
 8002a32:	e08e      	b.n	8002b52 <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00d      	beq.n	8002a58 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	0bdb      	lsrs	r3, r3, #15
 8002a40:	001a      	movs	r2, r3
 8002a42:	2301      	movs	r3, #1
 8002a44:	4013      	ands	r3, r2
 8002a46:	d007      	beq.n	8002a58 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8002a54:	2301      	movs	r3, #1
 8002a56:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00d      	beq.n	8002a7c <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	0b9b      	lsrs	r3, r3, #14
 8002a64:	001a      	movs	r2, r3
 8002a66:	2301      	movs	r3, #1
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d007      	beq.n	8002a7c <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d12d      	bne.n	8002ade <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2241      	movs	r2, #65	@ 0x41
 8002a86:	5c9b      	ldrb	r3, [r3, r2]
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b28      	cmp	r3, #40	@ 0x28
 8002a8c:	d10b      	bne.n	8002aa6 <I2C_Slave_ISR_DMA+0xfa>
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	2380      	movs	r3, #128	@ 0x80
 8002a92:	049b      	lsls	r3, r3, #18
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d106      	bne.n	8002aa6 <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	0011      	movs	r1, r2
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f000 fc8e 	bl	80033c0 <I2C_ITListenCplt>
 8002aa4:	e054      	b.n	8002b50 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2241      	movs	r2, #65	@ 0x41
 8002aaa:	5c9b      	ldrb	r3, [r3, r2]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b29      	cmp	r3, #41	@ 0x29
 8002ab0:	d110      	bne.n	8002ad4 <I2C_Slave_ISR_DMA+0x128>
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	4a38      	ldr	r2, [pc, #224]	@ (8002b98 <I2C_Slave_ISR_DMA+0x1ec>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d00c      	beq.n	8002ad4 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2210      	movs	r2, #16
 8002ac0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f000 fe00 	bl	80036ca <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	0018      	movs	r0, r3
 8002ace:	f000 f9af 	bl	8002e30 <I2C_ITSlaveSeqCplt>
 8002ad2:	e03d      	b.n	8002b50 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2210      	movs	r2, #16
 8002ada:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002adc:	e03e      	b.n	8002b5c <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2210      	movs	r2, #16
 8002ae4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aea:	2204      	movs	r2, #4
 8002aec:	431a      	orrs	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002af2:	2317      	movs	r3, #23
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	2141      	movs	r1, #65	@ 0x41
 8002afa:	5c52      	ldrb	r2, [r2, r1]
 8002afc:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d004      	beq.n	8002b0e <I2C_Slave_ISR_DMA+0x162>
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	2380      	movs	r3, #128	@ 0x80
 8002b08:	045b      	lsls	r3, r3, #17
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d126      	bne.n	8002b5c <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002b0e:	2217      	movs	r2, #23
 8002b10:	18bb      	adds	r3, r7, r2
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b21      	cmp	r3, #33	@ 0x21
 8002b16:	d003      	beq.n	8002b20 <I2C_Slave_ISR_DMA+0x174>
 8002b18:	18bb      	adds	r3, r7, r2
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b29      	cmp	r3, #41	@ 0x29
 8002b1e:	d103      	bne.n	8002b28 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2221      	movs	r2, #33	@ 0x21
 8002b24:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b26:	e00b      	b.n	8002b40 <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002b28:	2217      	movs	r2, #23
 8002b2a:	18bb      	adds	r3, r7, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	2b22      	cmp	r3, #34	@ 0x22
 8002b30:	d003      	beq.n	8002b3a <I2C_Slave_ISR_DMA+0x18e>
 8002b32:	18bb      	adds	r3, r7, r2
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b38:	d102      	bne.n	8002b40 <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2222      	movs	r2, #34	@ 0x22
 8002b3e:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	0011      	movs	r1, r2
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f000 fc93 	bl	8003474 <I2C_ITError>
      if (treatdmanack == 1U)
 8002b4e:	e005      	b.n	8002b5c <I2C_Slave_ISR_DMA+0x1b0>
 8002b50:	e004      	b.n	8002b5c <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2210      	movs	r2, #16
 8002b58:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002b5a:	e013      	b.n	8002b84 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8002b5c:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002b5e:	e011      	b.n	8002b84 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	08db      	lsrs	r3, r3, #3
 8002b64:	001a      	movs	r2, r3
 8002b66:	2301      	movs	r3, #1
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d00b      	beq.n	8002b84 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	08db      	lsrs	r3, r3, #3
 8002b70:	001a      	movs	r2, r3
 8002b72:	2301      	movs	r3, #1
 8002b74:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002b76:	d005      	beq.n	8002b84 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	0011      	movs	r1, r2
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 f870 	bl	8002c64 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2240      	movs	r2, #64	@ 0x40
 8002b88:	2100      	movs	r1, #0
 8002b8a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	0018      	movs	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	b008      	add	sp, #32
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	46c0      	nop			@ (mov r8, r8)
 8002b98:	ffff0000 	.word	0xffff0000

08002b9c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002b9c:	b5b0      	push	{r4, r5, r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af02      	add	r7, sp, #8
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	000c      	movs	r4, r1
 8002ba6:	0010      	movs	r0, r2
 8002ba8:	0019      	movs	r1, r3
 8002baa:	250a      	movs	r5, #10
 8002bac:	197b      	adds	r3, r7, r5
 8002bae:	1c22      	adds	r2, r4, #0
 8002bb0:	801a      	strh	r2, [r3, #0]
 8002bb2:	2308      	movs	r3, #8
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	1c02      	adds	r2, r0, #0
 8002bb8:	801a      	strh	r2, [r3, #0]
 8002bba:	1dbb      	adds	r3, r7, #6
 8002bbc:	1c0a      	adds	r2, r1, #0
 8002bbe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002bc0:	1dbb      	adds	r3, r7, #6
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	2380      	movs	r3, #128	@ 0x80
 8002bc8:	045c      	lsls	r4, r3, #17
 8002bca:	197b      	adds	r3, r7, r5
 8002bcc:	8819      	ldrh	r1, [r3, #0]
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	4b23      	ldr	r3, [pc, #140]	@ (8002c60 <I2C_RequestMemoryWrite+0xc4>)
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	0023      	movs	r3, r4
 8002bd6:	f001 f80b 	bl	8003bf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bdc:	6a39      	ldr	r1, [r7, #32]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f000 fe83 	bl	80038ec <I2C_WaitOnTXISFlagUntilTimeout>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d001      	beq.n	8002bee <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e033      	b.n	8002c56 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bee:	1dbb      	adds	r3, r7, #6
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d107      	bne.n	8002c06 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002bf6:	2308      	movs	r3, #8
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c04:	e019      	b.n	8002c3a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c06:	2308      	movs	r3, #8
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	0a1b      	lsrs	r3, r3, #8
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c1a:	6a39      	ldr	r1, [r7, #32]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 fe64 	bl	80038ec <I2C_WaitOnTXISFlagUntilTimeout>
 8002c24:	1e03      	subs	r3, r0, #0
 8002c26:	d001      	beq.n	8002c2c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e014      	b.n	8002c56 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c2c:	2308      	movs	r3, #8
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3a:	6a3a      	ldr	r2, [r7, #32]
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	0013      	movs	r3, r2
 8002c44:	2200      	movs	r2, #0
 8002c46:	2180      	movs	r1, #128	@ 0x80
 8002c48:	f000 fdf8 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	1e03      	subs	r3, r0, #0
 8002c4e:	d001      	beq.n	8002c54 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e000      	b.n	8002c56 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	0018      	movs	r0, r3
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b004      	add	sp, #16
 8002c5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002c5e:	46c0      	nop			@ (mov r8, r8)
 8002c60:	80002000 	.word	0x80002000

08002c64 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c64:	b5b0      	push	{r4, r5, r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2241      	movs	r2, #65	@ 0x41
 8002c72:	5c9b      	ldrb	r3, [r3, r2]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	001a      	movs	r2, r3
 8002c78:	2328      	movs	r3, #40	@ 0x28
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b28      	cmp	r3, #40	@ 0x28
 8002c7e:	d000      	beq.n	8002c82 <I2C_ITAddrCplt+0x1e>
 8002c80:	e088      	b.n	8002d94 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	0c1b      	lsrs	r3, r3, #16
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	250f      	movs	r5, #15
 8002c8e:	197b      	adds	r3, r7, r5
 8002c90:	2101      	movs	r1, #1
 8002c92:	400a      	ands	r2, r1
 8002c94:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	0c1b      	lsrs	r3, r3, #16
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	200c      	movs	r0, #12
 8002ca2:	183b      	adds	r3, r7, r0
 8002ca4:	21fe      	movs	r1, #254	@ 0xfe
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	240a      	movs	r4, #10
 8002cb4:	193b      	adds	r3, r7, r4
 8002cb6:	0592      	lsls	r2, r2, #22
 8002cb8:	0d92      	lsrs	r2, r2, #22
 8002cba:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	18fb      	adds	r3, r7, r3
 8002cc8:	21fe      	movs	r1, #254	@ 0xfe
 8002cca:	400a      	ands	r2, r1
 8002ccc:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d148      	bne.n	8002d68 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002cd6:	0021      	movs	r1, r4
 8002cd8:	187b      	adds	r3, r7, r1
 8002cda:	881b      	ldrh	r3, [r3, #0]
 8002cdc:	09db      	lsrs	r3, r3, #7
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	183b      	adds	r3, r7, r0
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	4053      	eors	r3, r2
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	001a      	movs	r2, r3
 8002cea:	2306      	movs	r3, #6
 8002cec:	4013      	ands	r3, r2
 8002cee:	d120      	bne.n	8002d32 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002cf0:	183b      	adds	r3, r7, r0
 8002cf2:	187a      	adds	r2, r7, r1
 8002cf4:	8812      	ldrh	r2, [r2, #0]
 8002cf6:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d14c      	bne.n	8002da4 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2208      	movs	r2, #8
 8002d16:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2240      	movs	r2, #64	@ 0x40
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d20:	183b      	adds	r3, r7, r0
 8002d22:	881a      	ldrh	r2, [r3, #0]
 8002d24:	197b      	adds	r3, r7, r5
 8002d26:	7819      	ldrb	r1, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f7ff fa82 	bl	8002234 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002d30:	e038      	b.n	8002da4 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002d32:	240c      	movs	r4, #12
 8002d34:	193b      	adds	r3, r7, r4
 8002d36:	2208      	movs	r2, #8
 8002d38:	18ba      	adds	r2, r7, r2
 8002d3a:	8812      	ldrh	r2, [r2, #0]
 8002d3c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	021a      	lsls	r2, r3, #8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0011      	movs	r1, r2
 8002d46:	0018      	movs	r0, r3
 8002d48:	f001 f816 	bl	8003d78 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2240      	movs	r2, #64	@ 0x40
 8002d50:	2100      	movs	r1, #0
 8002d52:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d54:	193b      	adds	r3, r7, r4
 8002d56:	881a      	ldrh	r2, [r3, #0]
 8002d58:	230f      	movs	r3, #15
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	7819      	ldrb	r1, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	0018      	movs	r0, r3
 8002d62:	f7ff fa67 	bl	8002234 <HAL_I2C_AddrCallback>
}
 8002d66:	e01d      	b.n	8002da4 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d68:	2380      	movs	r3, #128	@ 0x80
 8002d6a:	021a      	lsls	r2, r3, #8
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	0011      	movs	r1, r2
 8002d70:	0018      	movs	r0, r3
 8002d72:	f001 f801 	bl	8003d78 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2240      	movs	r2, #64	@ 0x40
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d7e:	230c      	movs	r3, #12
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	881a      	ldrh	r2, [r3, #0]
 8002d84:	230f      	movs	r3, #15
 8002d86:	18fb      	adds	r3, r7, r3
 8002d88:	7819      	ldrb	r1, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f7ff fa51 	bl	8002234 <HAL_I2C_AddrCallback>
}
 8002d92:	e007      	b.n	8002da4 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2208      	movs	r2, #8
 8002d9a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2240      	movs	r2, #64	@ 0x40
 8002da0:	2100      	movs	r1, #0
 8002da2:	5499      	strb	r1, [r3, r2]
}
 8002da4:	46c0      	nop			@ (mov r8, r8)
 8002da6:	46bd      	mov	sp, r7
 8002da8:	b004      	add	sp, #16
 8002daa:	bdb0      	pop	{r4, r5, r7, pc}

08002dac <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2242      	movs	r2, #66	@ 0x42
 8002db8:	2100      	movs	r1, #0
 8002dba:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2241      	movs	r2, #65	@ 0x41
 8002dc0:	5c9b      	ldrb	r3, [r3, r2]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b21      	cmp	r3, #33	@ 0x21
 8002dc6:	d117      	bne.n	8002df8 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2241      	movs	r2, #65	@ 0x41
 8002dcc:	2120      	movs	r1, #32
 8002dce:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2211      	movs	r2, #17
 8002dd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2101      	movs	r1, #1
 8002de0:	0018      	movs	r0, r3
 8002de2:	f000 ffc9 	bl	8003d78 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2240      	movs	r2, #64	@ 0x40
 8002dea:	2100      	movs	r1, #0
 8002dec:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	0018      	movs	r0, r3
 8002df2:	f7ff f9ff 	bl	80021f4 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002df6:	e016      	b.n	8002e26 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2241      	movs	r2, #65	@ 0x41
 8002dfc:	2120      	movs	r1, #32
 8002dfe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2212      	movs	r2, #18
 8002e04:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2102      	movs	r1, #2
 8002e10:	0018      	movs	r0, r3
 8002e12:	f000 ffb1 	bl	8003d78 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2240      	movs	r2, #64	@ 0x40
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f7ff f9ef 	bl	8002204 <HAL_I2C_MasterRxCpltCallback>
}
 8002e26:	46c0      	nop			@ (mov r8, r8)
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	b002      	add	sp, #8
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2242      	movs	r2, #66	@ 0x42
 8002e44:	2100      	movs	r1, #0
 8002e46:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	0b9b      	lsrs	r3, r3, #14
 8002e4c:	001a      	movs	r2, r3
 8002e4e:	2301      	movs	r3, #1
 8002e50:	4013      	ands	r3, r2
 8002e52:	d008      	beq.n	8002e66 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4925      	ldr	r1, [pc, #148]	@ (8002ef4 <I2C_ITSlaveSeqCplt+0xc4>)
 8002e60:	400a      	ands	r2, r1
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	e00d      	b.n	8002e82 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	0bdb      	lsrs	r3, r3, #15
 8002e6a:	001a      	movs	r2, r3
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d007      	beq.n	8002e82 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	491e      	ldr	r1, [pc, #120]	@ (8002ef8 <I2C_ITSlaveSeqCplt+0xc8>)
 8002e7e:	400a      	ands	r2, r1
 8002e80:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2241      	movs	r2, #65	@ 0x41
 8002e86:	5c9b      	ldrb	r3, [r3, r2]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b29      	cmp	r3, #41	@ 0x29
 8002e8c:	d114      	bne.n	8002eb8 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2241      	movs	r2, #65	@ 0x41
 8002e92:	2128      	movs	r1, #40	@ 0x28
 8002e94:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2221      	movs	r2, #33	@ 0x21
 8002e9a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f000 ff69 	bl	8003d78 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2240      	movs	r2, #64	@ 0x40
 8002eaa:	2100      	movs	r1, #0
 8002eac:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	f7ff f9af 	bl	8002214 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002eb6:	e019      	b.n	8002eec <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2241      	movs	r2, #65	@ 0x41
 8002ebc:	5c9b      	ldrb	r3, [r3, r2]
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ec2:	d113      	bne.n	8002eec <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2241      	movs	r2, #65	@ 0x41
 8002ec8:	2128      	movs	r1, #40	@ 0x28
 8002eca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2222      	movs	r2, #34	@ 0x22
 8002ed0:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2102      	movs	r1, #2
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 ff4e 	bl	8003d78 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2240      	movs	r2, #64	@ 0x40
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f7ff f99c 	bl	8002224 <HAL_I2C_SlaveRxCpltCallback>
}
 8002eec:	46c0      	nop			@ (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b004      	add	sp, #16
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	ffffbfff 	.word	0xffffbfff
 8002ef8:	ffff7fff 	.word	0xffff7fff

08002efc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2241      	movs	r2, #65	@ 0x41
 8002f16:	5c9b      	ldrb	r3, [r3, r2]
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b21      	cmp	r3, #33	@ 0x21
 8002f1c:	d108      	bne.n	8002f30 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2101      	movs	r1, #1
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 ff28 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2211      	movs	r2, #17
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f2e:	e00d      	b.n	8002f4c <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2241      	movs	r2, #65	@ 0x41
 8002f34:	5c9b      	ldrb	r3, [r3, r2]
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b22      	cmp	r3, #34	@ 0x22
 8002f3a:	d107      	bne.n	8002f4c <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2102      	movs	r1, #2
 8002f40:	0018      	movs	r0, r3
 8002f42:	f000 ff19 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2212      	movs	r2, #18
 8002f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4950      	ldr	r1, [pc, #320]	@ (8003098 <I2C_ITMasterCplt+0x19c>)
 8002f58:	400a      	ands	r2, r1
 8002f5a:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a4d      	ldr	r2, [pc, #308]	@ (800309c <I2C_ITMasterCplt+0x1a0>)
 8002f66:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	001a      	movs	r2, r3
 8002f6e:	2301      	movs	r3, #1
 8002f70:	4013      	ands	r3, r2
 8002f72:	d009      	beq.n	8002f88 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2210      	movs	r2, #16
 8002f7a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f80:	2204      	movs	r2, #4
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2241      	movs	r2, #65	@ 0x41
 8002f8c:	5c9b      	ldrb	r3, [r3, r2]
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b60      	cmp	r3, #96	@ 0x60
 8002f92:	d10b      	bne.n	8002fac <I2C_ITMasterCplt+0xb0>
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	001a      	movs	r2, r3
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	d005      	beq.n	8002fac <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002faa:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f000 fb8b 	bl	80036ca <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb8:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2241      	movs	r2, #65	@ 0x41
 8002fbe:	5c9b      	ldrb	r3, [r3, r2]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b60      	cmp	r3, #96	@ 0x60
 8002fc4:	d002      	beq.n	8002fcc <I2C_ITMasterCplt+0xd0>
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	0011      	movs	r1, r2
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	f000 fa4d 	bl	8003474 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002fda:	e058      	b.n	800308e <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2241      	movs	r2, #65	@ 0x41
 8002fe0:	5c9b      	ldrb	r3, [r3, r2]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b21      	cmp	r3, #33	@ 0x21
 8002fe6:	d126      	bne.n	8003036 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2241      	movs	r2, #65	@ 0x41
 8002fec:	2120      	movs	r1, #32
 8002fee:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2242      	movs	r2, #66	@ 0x42
 8002ffa:	5c9b      	ldrb	r3, [r3, r2]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b40      	cmp	r3, #64	@ 0x40
 8003000:	d10c      	bne.n	800301c <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2242      	movs	r2, #66	@ 0x42
 8003006:	2100      	movs	r1, #0
 8003008:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2240      	movs	r2, #64	@ 0x40
 800300e:	2100      	movs	r1, #0
 8003010:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff f925 	bl	8002264 <HAL_I2C_MemTxCpltCallback>
}
 800301a:	e038      	b.n	800308e <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2242      	movs	r2, #66	@ 0x42
 8003020:	2100      	movs	r1, #0
 8003022:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2240      	movs	r2, #64	@ 0x40
 8003028:	2100      	movs	r1, #0
 800302a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0018      	movs	r0, r3
 8003030:	f7ff f8e0 	bl	80021f4 <HAL_I2C_MasterTxCpltCallback>
}
 8003034:	e02b      	b.n	800308e <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2241      	movs	r2, #65	@ 0x41
 800303a:	5c9b      	ldrb	r3, [r3, r2]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b22      	cmp	r3, #34	@ 0x22
 8003040:	d125      	bne.n	800308e <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2241      	movs	r2, #65	@ 0x41
 8003046:	2120      	movs	r1, #32
 8003048:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2242      	movs	r2, #66	@ 0x42
 8003054:	5c9b      	ldrb	r3, [r3, r2]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b40      	cmp	r3, #64	@ 0x40
 800305a:	d10c      	bne.n	8003076 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2242      	movs	r2, #66	@ 0x42
 8003060:	2100      	movs	r1, #0
 8003062:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2240      	movs	r2, #64	@ 0x40
 8003068:	2100      	movs	r1, #0
 800306a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	0018      	movs	r0, r3
 8003070:	f7fd fa58 	bl	8000524 <HAL_I2C_MemRxCpltCallback>
}
 8003074:	e00b      	b.n	800308e <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2242      	movs	r2, #66	@ 0x42
 800307a:	2100      	movs	r1, #0
 800307c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2240      	movs	r2, #64	@ 0x40
 8003082:	2100      	movs	r1, #0
 8003084:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	0018      	movs	r0, r3
 800308a:	f7ff f8bb 	bl	8002204 <HAL_I2C_MasterRxCpltCallback>
}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	46bd      	mov	sp, r7
 8003092:	b006      	add	sp, #24
 8003094:	bd80      	pop	{r7, pc}
 8003096:	46c0      	nop			@ (mov r8, r8)
 8003098:	fe00e800 	.word	0xfe00e800
 800309c:	ffff0000 	.word	0xffff0000

080030a0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ba:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80030bc:	200b      	movs	r0, #11
 80030be:	183b      	adds	r3, r7, r0
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	2141      	movs	r1, #65	@ 0x41
 80030c4:	5c52      	ldrb	r2, [r2, r1]
 80030c6:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2220      	movs	r2, #32
 80030ce:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80030d0:	183b      	adds	r3, r7, r0
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b21      	cmp	r3, #33	@ 0x21
 80030d6:	d003      	beq.n	80030e0 <I2C_ITSlaveCplt+0x40>
 80030d8:	183b      	adds	r3, r7, r0
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	2b29      	cmp	r3, #41	@ 0x29
 80030de:	d109      	bne.n	80030f4 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80030e0:	4ab0      	ldr	r2, [pc, #704]	@ (80033a4 <I2C_ITSlaveCplt+0x304>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	0011      	movs	r1, r2
 80030e6:	0018      	movs	r0, r3
 80030e8:	f000 fe46 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2221      	movs	r2, #33	@ 0x21
 80030f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80030f2:	e020      	b.n	8003136 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80030f4:	220b      	movs	r2, #11
 80030f6:	18bb      	adds	r3, r7, r2
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b22      	cmp	r3, #34	@ 0x22
 80030fc:	d003      	beq.n	8003106 <I2C_ITSlaveCplt+0x66>
 80030fe:	18bb      	adds	r3, r7, r2
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	2b2a      	cmp	r3, #42	@ 0x2a
 8003104:	d109      	bne.n	800311a <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003106:	4aa8      	ldr	r2, [pc, #672]	@ (80033a8 <I2C_ITSlaveCplt+0x308>)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	0011      	movs	r1, r2
 800310c:	0018      	movs	r0, r3
 800310e:	f000 fe33 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2222      	movs	r2, #34	@ 0x22
 8003116:	631a      	str	r2, [r3, #48]	@ 0x30
 8003118:	e00d      	b.n	8003136 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800311a:	230b      	movs	r3, #11
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b28      	cmp	r3, #40	@ 0x28
 8003122:	d108      	bne.n	8003136 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003124:	4aa1      	ldr	r2, [pc, #644]	@ (80033ac <I2C_ITSlaveCplt+0x30c>)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	0011      	movs	r1, r2
 800312a:	0018      	movs	r0, r3
 800312c:	f000 fe24 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2180      	movs	r1, #128	@ 0x80
 8003142:	0209      	lsls	r1, r1, #8
 8003144:	430a      	orrs	r2, r1
 8003146:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4997      	ldr	r1, [pc, #604]	@ (80033b0 <I2C_ITSlaveCplt+0x310>)
 8003154:	400a      	ands	r2, r1
 8003156:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	0018      	movs	r0, r3
 800315c:	f000 fab5 	bl	80036ca <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	0b9b      	lsrs	r3, r3, #14
 8003164:	001a      	movs	r2, r3
 8003166:	2301      	movs	r3, #1
 8003168:	4013      	ands	r3, r2
 800316a:	d013      	beq.n	8003194 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	498f      	ldr	r1, [pc, #572]	@ (80033b4 <I2C_ITSlaveCplt+0x314>)
 8003178:	400a      	ands	r2, r1
 800317a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003180:	2b00      	cmp	r3, #0
 8003182:	d020      	beq.n	80031c6 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	b29a      	uxth	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003192:	e018      	b.n	80031c6 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	0bdb      	lsrs	r3, r3, #15
 8003198:	001a      	movs	r2, r3
 800319a:	2301      	movs	r3, #1
 800319c:	4013      	ands	r3, r2
 800319e:	d012      	beq.n	80031c6 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4983      	ldr	r1, [pc, #524]	@ (80033b8 <I2C_ITSlaveCplt+0x318>)
 80031ac:	400a      	ands	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d006      	beq.n	80031c6 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	089b      	lsrs	r3, r3, #2
 80031ca:	001a      	movs	r2, r3
 80031cc:	2301      	movs	r3, #1
 80031ce:	4013      	ands	r3, r2
 80031d0:	d020      	beq.n	8003214 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2204      	movs	r2, #4
 80031d6:	4393      	bics	r3, r2
 80031d8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ec:	1c5a      	adds	r2, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00c      	beq.n	8003214 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003218:	b29b      	uxth	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d005      	beq.n	800322a <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003222:	2204      	movs	r2, #4
 8003224:	431a      	orrs	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	091b      	lsrs	r3, r3, #4
 800322e:	001a      	movs	r2, r3
 8003230:	2301      	movs	r3, #1
 8003232:	4013      	ands	r3, r2
 8003234:	d051      	beq.n	80032da <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	091b      	lsrs	r3, r3, #4
 800323a:	001a      	movs	r2, r3
 800323c:	2301      	movs	r3, #1
 800323e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003240:	d04b      	beq.n	80032da <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003246:	b29b      	uxth	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	d12d      	bne.n	80032a8 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2241      	movs	r2, #65	@ 0x41
 8003250:	5c9b      	ldrb	r3, [r3, r2]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b28      	cmp	r3, #40	@ 0x28
 8003256:	d10b      	bne.n	8003270 <I2C_ITSlaveCplt+0x1d0>
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	049b      	lsls	r3, r3, #18
 800325e:	429a      	cmp	r2, r3
 8003260:	d106      	bne.n	8003270 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	0011      	movs	r1, r2
 8003268:	0018      	movs	r0, r3
 800326a:	f000 f8a9 	bl	80033c0 <I2C_ITListenCplt>
 800326e:	e034      	b.n	80032da <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2241      	movs	r2, #65	@ 0x41
 8003274:	5c9b      	ldrb	r3, [r3, r2]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b29      	cmp	r3, #41	@ 0x29
 800327a:	d110      	bne.n	800329e <I2C_ITSlaveCplt+0x1fe>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4a4f      	ldr	r2, [pc, #316]	@ (80033bc <I2C_ITSlaveCplt+0x31c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d00c      	beq.n	800329e <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2210      	movs	r2, #16
 800328a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	0018      	movs	r0, r3
 8003290:	f000 fa1b 	bl	80036ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	0018      	movs	r0, r3
 8003298:	f7ff fdca 	bl	8002e30 <I2C_ITSlaveSeqCplt>
 800329c:	e01d      	b.n	80032da <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2210      	movs	r2, #16
 80032a4:	61da      	str	r2, [r3, #28]
 80032a6:	e018      	b.n	80032da <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2210      	movs	r2, #16
 80032ae:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b4:	2204      	movs	r2, #4
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d004      	beq.n	80032cc <I2C_ITSlaveCplt+0x22c>
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	2380      	movs	r3, #128	@ 0x80
 80032c6:	045b      	lsls	r3, r3, #17
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d106      	bne.n	80032da <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	0011      	movs	r1, r2
 80032d4:	0018      	movs	r0, r3
 80032d6:	f000 f8cd 	bl	8003474 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2242      	movs	r2, #66	@ 0x42
 80032de:	2100      	movs	r1, #0
 80032e0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d013      	beq.n	8003318 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	0011      	movs	r1, r2
 80032f8:	0018      	movs	r0, r3
 80032fa:	f000 f8bb 	bl	8003474 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2241      	movs	r2, #65	@ 0x41
 8003302:	5c9b      	ldrb	r3, [r3, r2]
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b28      	cmp	r3, #40	@ 0x28
 8003308:	d147      	bne.n	800339a <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	0011      	movs	r1, r2
 8003310:	0018      	movs	r0, r3
 8003312:	f000 f855 	bl	80033c0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003316:	e040      	b.n	800339a <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331c:	4a27      	ldr	r2, [pc, #156]	@ (80033bc <I2C_ITSlaveCplt+0x31c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d016      	beq.n	8003350 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	0018      	movs	r0, r3
 8003326:	f7ff fd83 	bl	8002e30 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a23      	ldr	r2, [pc, #140]	@ (80033bc <I2C_ITSlaveCplt+0x31c>)
 800332e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2241      	movs	r2, #65	@ 0x41
 8003334:	2120      	movs	r1, #32
 8003336:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2240      	movs	r2, #64	@ 0x40
 8003342:	2100      	movs	r1, #0
 8003344:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	0018      	movs	r0, r3
 800334a:	f7fe ff83 	bl	8002254 <HAL_I2C_ListenCpltCallback>
}
 800334e:	e024      	b.n	800339a <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2241      	movs	r2, #65	@ 0x41
 8003354:	5c9b      	ldrb	r3, [r3, r2]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b22      	cmp	r3, #34	@ 0x22
 800335a:	d10f      	bne.n	800337c <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2241      	movs	r2, #65	@ 0x41
 8003360:	2120      	movs	r1, #32
 8003362:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2240      	movs	r2, #64	@ 0x40
 800336e:	2100      	movs	r1, #0
 8003370:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	0018      	movs	r0, r3
 8003376:	f7fe ff55 	bl	8002224 <HAL_I2C_SlaveRxCpltCallback>
}
 800337a:	e00e      	b.n	800339a <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2241      	movs	r2, #65	@ 0x41
 8003380:	2120      	movs	r1, #32
 8003382:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2240      	movs	r2, #64	@ 0x40
 800338e:	2100      	movs	r1, #0
 8003390:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	0018      	movs	r0, r3
 8003396:	f7fe ff3d 	bl	8002214 <HAL_I2C_SlaveTxCpltCallback>
}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	46bd      	mov	sp, r7
 800339e:	b006      	add	sp, #24
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	00008001 	.word	0x00008001
 80033a8:	00008002 	.word	0x00008002
 80033ac:	00008003 	.word	0x00008003
 80033b0:	fe00e800 	.word	0xfe00e800
 80033b4:	ffffbfff 	.word	0xffffbfff
 80033b8:	ffff7fff 	.word	0xffff7fff
 80033bc:	ffff0000 	.word	0xffff0000

080033c0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a27      	ldr	r2, [pc, #156]	@ (800346c <I2C_ITListenCplt+0xac>)
 80033ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2241      	movs	r2, #65	@ 0x41
 80033da:	2120      	movs	r1, #32
 80033dc:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2242      	movs	r2, #66	@ 0x42
 80033e2:	2100      	movs	r1, #0
 80033e4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	001a      	movs	r2, r3
 80033f2:	2301      	movs	r3, #1
 80033f4:	4013      	ands	r3, r2
 80033f6:	d022      	beq.n	800343e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003414:	2b00      	cmp	r3, #0
 8003416:	d012      	beq.n	800343e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003428:	b29b      	uxth	r3, r3
 800342a:	3b01      	subs	r3, #1
 800342c:	b29a      	uxth	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	2204      	movs	r2, #4
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800343e:	4a0c      	ldr	r2, [pc, #48]	@ (8003470 <I2C_ITListenCplt+0xb0>)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	0011      	movs	r1, r2
 8003444:	0018      	movs	r0, r3
 8003446:	f000 fc97 	bl	8003d78 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2210      	movs	r2, #16
 8003450:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2240      	movs	r2, #64	@ 0x40
 8003456:	2100      	movs	r1, #0
 8003458:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	0018      	movs	r0, r3
 800345e:	f7fe fef9 	bl	8002254 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	46bd      	mov	sp, r7
 8003466:	b002      	add	sp, #8
 8003468:	bd80      	pop	{r7, pc}
 800346a:	46c0      	nop			@ (mov r8, r8)
 800346c:	ffff0000 	.word	0xffff0000
 8003470:	00008003 	.word	0x00008003

08003474 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800347e:	200f      	movs	r0, #15
 8003480:	183b      	adds	r3, r7, r0
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	2141      	movs	r1, #65	@ 0x41
 8003486:	5c52      	ldrb	r2, [r2, r1]
 8003488:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2242      	movs	r2, #66	@ 0x42
 800348e:	2100      	movs	r1, #0
 8003490:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a72      	ldr	r2, [pc, #456]	@ (8003660 <I2C_ITError+0x1ec>)
 8003496:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80034aa:	183b      	adds	r3, r7, r0
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	2b28      	cmp	r3, #40	@ 0x28
 80034b0:	d007      	beq.n	80034c2 <I2C_ITError+0x4e>
 80034b2:	183b      	adds	r3, r7, r0
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	2b29      	cmp	r3, #41	@ 0x29
 80034b8:	d003      	beq.n	80034c2 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80034ba:	183b      	adds	r3, r7, r0
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b2a      	cmp	r3, #42	@ 0x2a
 80034c0:	d10c      	bne.n	80034dc <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2103      	movs	r1, #3
 80034c6:	0018      	movs	r0, r3
 80034c8:	f000 fc56 	bl	8003d78 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2241      	movs	r2, #65	@ 0x41
 80034d0:	2128      	movs	r1, #40	@ 0x28
 80034d2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a63      	ldr	r2, [pc, #396]	@ (8003664 <I2C_ITError+0x1f0>)
 80034d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80034da:	e032      	b.n	8003542 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80034dc:	4a62      	ldr	r2, [pc, #392]	@ (8003668 <I2C_ITError+0x1f4>)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	0011      	movs	r1, r2
 80034e2:	0018      	movs	r0, r3
 80034e4:	f000 fc48 	bl	8003d78 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	0018      	movs	r0, r3
 80034ec:	f000 f8ed 	bl	80036ca <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2241      	movs	r2, #65	@ 0x41
 80034f4:	5c9b      	ldrb	r3, [r3, r2]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2b60      	cmp	r3, #96	@ 0x60
 80034fa:	d01f      	beq.n	800353c <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2241      	movs	r2, #65	@ 0x41
 8003500:	2120      	movs	r1, #32
 8003502:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	2220      	movs	r2, #32
 800350c:	4013      	ands	r3, r2
 800350e:	2b20      	cmp	r3, #32
 8003510:	d114      	bne.n	800353c <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2210      	movs	r2, #16
 800351a:	4013      	ands	r3, r2
 800351c:	2b10      	cmp	r3, #16
 800351e:	d109      	bne.n	8003534 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2210      	movs	r2, #16
 8003526:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352c:	2204      	movs	r2, #4
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2220      	movs	r2, #32
 800353a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354c:	2b00      	cmp	r3, #0
 800354e:	d03b      	beq.n	80035c8 <I2C_ITError+0x154>
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b11      	cmp	r3, #17
 8003554:	d002      	beq.n	800355c <I2C_ITError+0xe8>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b21      	cmp	r3, #33	@ 0x21
 800355a:	d135      	bne.n	80035c8 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	2380      	movs	r3, #128	@ 0x80
 8003564:	01db      	lsls	r3, r3, #7
 8003566:	401a      	ands	r2, r3
 8003568:	2380      	movs	r3, #128	@ 0x80
 800356a:	01db      	lsls	r3, r3, #7
 800356c:	429a      	cmp	r2, r3
 800356e:	d107      	bne.n	8003580 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	493c      	ldr	r1, [pc, #240]	@ (800366c <I2C_ITError+0x1f8>)
 800357c:	400a      	ands	r2, r1
 800357e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003584:	0018      	movs	r0, r3
 8003586:	f7fe f8e8 	bl	800175a <HAL_DMA_GetState>
 800358a:	0003      	movs	r3, r0
 800358c:	2b01      	cmp	r3, #1
 800358e:	d016      	beq.n	80035be <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003594:	4a36      	ldr	r2, [pc, #216]	@ (8003670 <I2C_ITError+0x1fc>)
 8003596:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2240      	movs	r2, #64	@ 0x40
 800359c:	2100      	movs	r1, #0
 800359e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7fd ffe3 	bl	8001570 <HAL_DMA_Abort_IT>
 80035aa:	1e03      	subs	r3, r0, #0
 80035ac:	d051      	beq.n	8003652 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b8:	0018      	movs	r0, r3
 80035ba:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035bc:	e049      	b.n	8003652 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	0018      	movs	r0, r3
 80035c2:	f000 f859 	bl	8003678 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035c6:	e044      	b.n	8003652 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d03b      	beq.n	8003648 <I2C_ITError+0x1d4>
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b12      	cmp	r3, #18
 80035d4:	d002      	beq.n	80035dc <I2C_ITError+0x168>
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2b22      	cmp	r3, #34	@ 0x22
 80035da:	d135      	bne.n	8003648 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	2380      	movs	r3, #128	@ 0x80
 80035e4:	021b      	lsls	r3, r3, #8
 80035e6:	401a      	ands	r2, r3
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	021b      	lsls	r3, r3, #8
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d107      	bne.n	8003600 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	491e      	ldr	r1, [pc, #120]	@ (8003674 <I2C_ITError+0x200>)
 80035fc:	400a      	ands	r2, r1
 80035fe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003604:	0018      	movs	r0, r3
 8003606:	f7fe f8a8 	bl	800175a <HAL_DMA_GetState>
 800360a:	0003      	movs	r3, r0
 800360c:	2b01      	cmp	r3, #1
 800360e:	d016      	beq.n	800363e <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003614:	4a16      	ldr	r2, [pc, #88]	@ (8003670 <I2C_ITError+0x1fc>)
 8003616:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2240      	movs	r2, #64	@ 0x40
 800361c:	2100      	movs	r1, #0
 800361e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	0018      	movs	r0, r3
 8003626:	f7fd ffa3 	bl	8001570 <HAL_DMA_Abort_IT>
 800362a:	1e03      	subs	r3, r0, #0
 800362c:	d013      	beq.n	8003656 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003632:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003638:	0018      	movs	r0, r3
 800363a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800363c:	e00b      	b.n	8003656 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	0018      	movs	r0, r3
 8003642:	f000 f819 	bl	8003678 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003646:	e006      	b.n	8003656 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	0018      	movs	r0, r3
 800364c:	f000 f814 	bl	8003678 <I2C_TreatErrorCallback>
  }
}
 8003650:	e002      	b.n	8003658 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	e000      	b.n	8003658 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003656:	46c0      	nop			@ (mov r8, r8)
}
 8003658:	46c0      	nop			@ (mov r8, r8)
 800365a:	46bd      	mov	sp, r7
 800365c:	b004      	add	sp, #16
 800365e:	bd80      	pop	{r7, pc}
 8003660:	ffff0000 	.word	0xffff0000
 8003664:	08002295 	.word	0x08002295
 8003668:	00008003 	.word	0x00008003
 800366c:	ffffbfff 	.word	0xffffbfff
 8003670:	080037ff 	.word	0x080037ff
 8003674:	ffff7fff 	.word	0xffff7fff

08003678 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2241      	movs	r2, #65	@ 0x41
 8003684:	5c9b      	ldrb	r3, [r3, r2]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b60      	cmp	r3, #96	@ 0x60
 800368a:	d10f      	bne.n	80036ac <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2241      	movs	r2, #65	@ 0x41
 8003690:	2120      	movs	r1, #32
 8003692:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2240      	movs	r2, #64	@ 0x40
 800369e:	2100      	movs	r1, #0
 80036a0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	0018      	movs	r0, r3
 80036a6:	f7fe fded 	bl	8002284 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80036aa:	e00a      	b.n	80036c2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2240      	movs	r2, #64	@ 0x40
 80036b6:	2100      	movs	r1, #0
 80036b8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	0018      	movs	r0, r3
 80036be:	f7fe fdd9 	bl	8002274 <HAL_I2C_ErrorCallback>
}
 80036c2:	46c0      	nop			@ (mov r8, r8)
 80036c4:	46bd      	mov	sp, r7
 80036c6:	b002      	add	sp, #8
 80036c8:	bd80      	pop	{r7, pc}

080036ca <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b082      	sub	sp, #8
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	2202      	movs	r2, #2
 80036da:	4013      	ands	r3, r2
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d103      	bne.n	80036e8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2200      	movs	r2, #0
 80036e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2201      	movs	r2, #1
 80036f0:	4013      	ands	r3, r2
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d007      	beq.n	8003706 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	699a      	ldr	r2, [r3, #24]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2101      	movs	r1, #1
 8003702:	430a      	orrs	r2, r1
 8003704:	619a      	str	r2, [r3, #24]
  }
}
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	46bd      	mov	sp, r7
 800370a:	b002      	add	sp, #8
 800370c:	bd80      	pop	{r7, pc}
	...

08003710 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4927      	ldr	r1, [pc, #156]	@ (80037c8 <I2C_DMAMasterReceiveCplt+0xb8>)
 800372a:	400a      	ands	r2, r1
 800372c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003732:	b29b      	uxth	r3, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	d105      	bne.n	8003744 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2120      	movs	r1, #32
 800373c:	0018      	movs	r0, r3
 800373e:	f000 fa91 	bl	8003c64 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8003742:	e03c      	b.n	80037be <I2C_DMAMasterReceiveCplt+0xae>
    hi2c->pBuffPtr += hi2c->XferSize;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800374c:	189a      	adds	r2, r3, r2
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003756:	b29b      	uxth	r3, r3
 8003758:	2bff      	cmp	r3, #255	@ 0xff
 800375a:	d911      	bls.n	8003780 <I2C_DMAMasterReceiveCplt+0x70>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	0c1b      	lsrs	r3, r3, #16
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2201      	movs	r2, #1
 8003768:	4013      	ands	r3, r2
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b01      	cmp	r3, #1
 800376e:	d103      	bne.n	8003778 <I2C_DMAMasterReceiveCplt+0x68>
        hi2c->XferSize = 1U;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003776:	e008      	b.n	800378a <I2C_DMAMasterReceiveCplt+0x7a>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	22ff      	movs	r2, #255	@ 0xff
 800377c:	851a      	strh	r2, [r3, #40]	@ 0x28
 800377e:	e004      	b.n	800378a <I2C_DMAMasterReceiveCplt+0x7a>
      hi2c->XferSize = hi2c->XferCount;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	3324      	adds	r3, #36	@ 0x24
 8003794:	0019      	movs	r1, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379a:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80037a0:	f7fd fe40 	bl	8001424 <HAL_DMA_Start_IT>
 80037a4:	1e03      	subs	r3, r0, #0
 80037a6:	d005      	beq.n	80037b4 <I2C_DMAMasterReceiveCplt+0xa4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2110      	movs	r1, #16
 80037ac:	0018      	movs	r0, r3
 80037ae:	f7ff fe61 	bl	8003474 <I2C_ITError>
}
 80037b2:	e004      	b.n	80037be <I2C_DMAMasterReceiveCplt+0xae>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2140      	movs	r1, #64	@ 0x40
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 fa53 	bl	8003c64 <I2C_Enable_IRQ>
}
 80037be:	46c0      	nop			@ (mov r8, r8)
 80037c0:	46bd      	mov	sp, r7
 80037c2:	b004      	add	sp, #16
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	ffff7fff 	.word	0xffff7fff

080037cc <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2180      	movs	r1, #128	@ 0x80
 80037e6:	0209      	lsls	r1, r1, #8
 80037e8:	430a      	orrs	r2, r1
 80037ea:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2110      	movs	r1, #16
 80037f0:	0018      	movs	r0, r3
 80037f2:	f7ff fe3f 	bl	8003474 <I2C_ITError>
}
 80037f6:	46c0      	nop			@ (mov r8, r8)
 80037f8:	46bd      	mov	sp, r7
 80037fa:	b004      	add	sp, #16
 80037fc:	bd80      	pop	{r7, pc}

080037fe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003818:	2200      	movs	r2, #0
 800381a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003820:	2b00      	cmp	r3, #0
 8003822:	d003      	beq.n	800382c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003828:	2200      	movs	r2, #0
 800382a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	0018      	movs	r0, r3
 8003830:	f7ff ff22 	bl	8003678 <I2C_TreatErrorCallback>
}
 8003834:	46c0      	nop			@ (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	b004      	add	sp, #16
 800383a:	bd80      	pop	{r7, pc}

0800383c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	603b      	str	r3, [r7, #0]
 8003848:	1dfb      	adds	r3, r7, #7
 800384a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800384c:	e03a      	b.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	6839      	ldr	r1, [r7, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	0018      	movs	r0, r3
 8003856:	f000 f8d3 	bl	8003a00 <I2C_IsErrorOccurred>
 800385a:	1e03      	subs	r3, r0, #0
 800385c:	d001      	beq.n	8003862 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e040      	b.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	3301      	adds	r3, #1
 8003866:	d02d      	beq.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003868:	f7fd fc58 	bl	800111c <HAL_GetTick>
 800386c:	0002      	movs	r2, r0
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d302      	bcc.n	800387e <I2C_WaitOnFlagUntilTimeout+0x42>
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d122      	bne.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	68ba      	ldr	r2, [r7, #8]
 8003886:	4013      	ands	r3, r2
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	425a      	negs	r2, r3
 800388e:	4153      	adcs	r3, r2
 8003890:	b2db      	uxtb	r3, r3
 8003892:	001a      	movs	r2, r3
 8003894:	1dfb      	adds	r3, r7, #7
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	429a      	cmp	r2, r3
 800389a:	d113      	bne.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a0:	2220      	movs	r2, #32
 80038a2:	431a      	orrs	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2241      	movs	r2, #65	@ 0x41
 80038ac:	2120      	movs	r1, #32
 80038ae:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2242      	movs	r2, #66	@ 0x42
 80038b4:	2100      	movs	r1, #0
 80038b6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2240      	movs	r2, #64	@ 0x40
 80038bc:	2100      	movs	r1, #0
 80038be:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e00f      	b.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	4013      	ands	r3, r2
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	425a      	negs	r2, r3
 80038d4:	4153      	adcs	r3, r2
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	001a      	movs	r2, r3
 80038da:	1dfb      	adds	r3, r7, #7
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d0b5      	beq.n	800384e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	0018      	movs	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b004      	add	sp, #16
 80038ea:	bd80      	pop	{r7, pc}

080038ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038f8:	e032      	b.n	8003960 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	0018      	movs	r0, r3
 8003902:	f000 f87d 	bl	8003a00 <I2C_IsErrorOccurred>
 8003906:	1e03      	subs	r3, r0, #0
 8003908:	d001      	beq.n	800390e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e030      	b.n	8003970 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	3301      	adds	r3, #1
 8003912:	d025      	beq.n	8003960 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003914:	f7fd fc02 	bl	800111c <HAL_GetTick>
 8003918:	0002      	movs	r2, r0
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	429a      	cmp	r2, r3
 8003922:	d302      	bcc.n	800392a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d11a      	bne.n	8003960 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	2202      	movs	r2, #2
 8003932:	4013      	ands	r3, r2
 8003934:	2b02      	cmp	r3, #2
 8003936:	d013      	beq.n	8003960 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393c:	2220      	movs	r2, #32
 800393e:	431a      	orrs	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2241      	movs	r2, #65	@ 0x41
 8003948:	2120      	movs	r1, #32
 800394a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2242      	movs	r2, #66	@ 0x42
 8003950:	2100      	movs	r1, #0
 8003952:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2240      	movs	r2, #64	@ 0x40
 8003958:	2100      	movs	r1, #0
 800395a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e007      	b.n	8003970 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	2202      	movs	r2, #2
 8003968:	4013      	ands	r3, r2
 800396a:	2b02      	cmp	r3, #2
 800396c:	d1c5      	bne.n	80038fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	0018      	movs	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	b004      	add	sp, #16
 8003976:	bd80      	pop	{r7, pc}

08003978 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003984:	e02f      	b.n	80039e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	68b9      	ldr	r1, [r7, #8]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	0018      	movs	r0, r3
 800398e:	f000 f837 	bl	8003a00 <I2C_IsErrorOccurred>
 8003992:	1e03      	subs	r3, r0, #0
 8003994:	d001      	beq.n	800399a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e02d      	b.n	80039f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399a:	f7fd fbbf 	bl	800111c <HAL_GetTick>
 800399e:	0002      	movs	r2, r0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d302      	bcc.n	80039b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d11a      	bne.n	80039e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	2220      	movs	r2, #32
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b20      	cmp	r3, #32
 80039bc:	d013      	beq.n	80039e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	2220      	movs	r2, #32
 80039c4:	431a      	orrs	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2241      	movs	r2, #65	@ 0x41
 80039ce:	2120      	movs	r1, #32
 80039d0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2242      	movs	r2, #66	@ 0x42
 80039d6:	2100      	movs	r1, #0
 80039d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2240      	movs	r2, #64	@ 0x40
 80039de:	2100      	movs	r1, #0
 80039e0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e007      	b.n	80039f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	2220      	movs	r2, #32
 80039ee:	4013      	ands	r3, r2
 80039f0:	2b20      	cmp	r3, #32
 80039f2:	d1c8      	bne.n	8003986 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	0018      	movs	r0, r3
 80039f8:	46bd      	mov	sp, r7
 80039fa:	b004      	add	sp, #16
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	@ 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a0c:	2327      	movs	r3, #39	@ 0x27
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	2210      	movs	r2, #16
 8003a28:	4013      	ands	r3, r2
 8003a2a:	d100      	bne.n	8003a2e <I2C_IsErrorOccurred+0x2e>
 8003a2c:	e079      	b.n	8003b22 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2210      	movs	r2, #16
 8003a34:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a36:	e057      	b.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
 8003a38:	2227      	movs	r2, #39	@ 0x27
 8003a3a:	18bb      	adds	r3, r7, r2
 8003a3c:	18ba      	adds	r2, r7, r2
 8003a3e:	7812      	ldrb	r2, [r2, #0]
 8003a40:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	3301      	adds	r3, #1
 8003a46:	d04f      	beq.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a48:	f7fd fb68 	bl	800111c <HAL_GetTick>
 8003a4c:	0002      	movs	r2, r0
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d302      	bcc.n	8003a5e <I2C_IsErrorOccurred+0x5e>
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d144      	bne.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	2380      	movs	r3, #128	@ 0x80
 8003a66:	01db      	lsls	r3, r3, #7
 8003a68:	4013      	ands	r3, r2
 8003a6a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a6c:	2013      	movs	r0, #19
 8003a6e:	183b      	adds	r3, r7, r0
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	2142      	movs	r1, #66	@ 0x42
 8003a74:	5c52      	ldrb	r2, [r2, r1]
 8003a76:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	2380      	movs	r3, #128	@ 0x80
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	401a      	ands	r2, r3
 8003a84:	2380      	movs	r3, #128	@ 0x80
 8003a86:	021b      	lsls	r3, r3, #8
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d126      	bne.n	8003ada <I2C_IsErrorOccurred+0xda>
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	2380      	movs	r3, #128	@ 0x80
 8003a90:	01db      	lsls	r3, r3, #7
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d021      	beq.n	8003ada <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003a96:	183b      	adds	r3, r7, r0
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	d01d      	beq.n	8003ada <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2180      	movs	r1, #128	@ 0x80
 8003aaa:	01c9      	lsls	r1, r1, #7
 8003aac:	430a      	orrs	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ab0:	f7fd fb34 	bl	800111c <HAL_GetTick>
 8003ab4:	0003      	movs	r3, r0
 8003ab6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ab8:	e00f      	b.n	8003ada <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003aba:	f7fd fb2f 	bl	800111c <HAL_GetTick>
 8003abe:	0002      	movs	r2, r0
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b19      	cmp	r3, #25
 8003ac6:	d908      	bls.n	8003ada <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	2220      	movs	r2, #32
 8003acc:	4313      	orrs	r3, r2
 8003ace:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ad0:	2327      	movs	r3, #39	@ 0x27
 8003ad2:	18fb      	adds	r3, r7, r3
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	701a      	strb	r2, [r3, #0]

              break;
 8003ad8:	e006      	b.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2b20      	cmp	r3, #32
 8003ae6:	d1e8      	bne.n	8003aba <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	2220      	movs	r2, #32
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b20      	cmp	r3, #32
 8003af4:	d004      	beq.n	8003b00 <I2C_IsErrorOccurred+0x100>
 8003af6:	2327      	movs	r3, #39	@ 0x27
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d09b      	beq.n	8003a38 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b00:	2327      	movs	r3, #39	@ 0x27
 8003b02:	18fb      	adds	r3, r7, r3
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d103      	bne.n	8003b12 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	2204      	movs	r2, #4
 8003b16:	4313      	orrs	r3, r2
 8003b18:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b1a:	2327      	movs	r3, #39	@ 0x27
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	2201      	movs	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	2380      	movs	r3, #128	@ 0x80
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	4013      	ands	r3, r2
 8003b32:	d00c      	beq.n	8003b4e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	2201      	movs	r2, #1
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2280      	movs	r2, #128	@ 0x80
 8003b42:	0052      	lsls	r2, r2, #1
 8003b44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b46:	2327      	movs	r3, #39	@ 0x27
 8003b48:	18fb      	adds	r3, r7, r3
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	2380      	movs	r3, #128	@ 0x80
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4013      	ands	r3, r2
 8003b56:	d00c      	beq.n	8003b72 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2280      	movs	r2, #128	@ 0x80
 8003b66:	00d2      	lsls	r2, r2, #3
 8003b68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b6a:	2327      	movs	r3, #39	@ 0x27
 8003b6c:	18fb      	adds	r3, r7, r3
 8003b6e:	2201      	movs	r2, #1
 8003b70:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	2380      	movs	r3, #128	@ 0x80
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d00c      	beq.n	8003b96 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	4313      	orrs	r3, r2
 8003b82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2280      	movs	r2, #128	@ 0x80
 8003b8a:	0092      	lsls	r2, r2, #2
 8003b8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b8e:	2327      	movs	r3, #39	@ 0x27
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	2201      	movs	r2, #1
 8003b94:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003b96:	2327      	movs	r3, #39	@ 0x27
 8003b98:	18fb      	adds	r3, r7, r3
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01d      	beq.n	8003bdc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f7ff fd91 	bl	80036ca <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	490e      	ldr	r1, [pc, #56]	@ (8003bec <I2C_IsErrorOccurred+0x1ec>)
 8003bb4:	400a      	ands	r2, r1
 8003bb6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2241      	movs	r2, #65	@ 0x41
 8003bc8:	2120      	movs	r1, #32
 8003bca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2242      	movs	r2, #66	@ 0x42
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2240      	movs	r2, #64	@ 0x40
 8003bd8:	2100      	movs	r1, #0
 8003bda:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003bdc:	2327      	movs	r3, #39	@ 0x27
 8003bde:	18fb      	adds	r3, r7, r3
 8003be0:	781b      	ldrb	r3, [r3, #0]
}
 8003be2:	0018      	movs	r0, r3
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b00a      	add	sp, #40	@ 0x28
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			@ (mov r8, r8)
 8003bec:	fe00e800 	.word	0xfe00e800

08003bf0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003bf0:	b590      	push	{r4, r7, lr}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	0008      	movs	r0, r1
 8003bfa:	0011      	movs	r1, r2
 8003bfc:	607b      	str	r3, [r7, #4]
 8003bfe:	240a      	movs	r4, #10
 8003c00:	193b      	adds	r3, r7, r4
 8003c02:	1c02      	adds	r2, r0, #0
 8003c04:	801a      	strh	r2, [r3, #0]
 8003c06:	2009      	movs	r0, #9
 8003c08:	183b      	adds	r3, r7, r0
 8003c0a:	1c0a      	adds	r2, r1, #0
 8003c0c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c0e:	193b      	adds	r3, r7, r4
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	059b      	lsls	r3, r3, #22
 8003c14:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c16:	183b      	adds	r3, r7, r0
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	0419      	lsls	r1, r3, #16
 8003c1c:	23ff      	movs	r3, #255	@ 0xff
 8003c1e:	041b      	lsls	r3, r3, #16
 8003c20:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c22:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	085b      	lsrs	r3, r3, #1
 8003c30:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c3a:	0d51      	lsrs	r1, r2, #21
 8003c3c:	2280      	movs	r2, #128	@ 0x80
 8003c3e:	00d2      	lsls	r2, r2, #3
 8003c40:	400a      	ands	r2, r1
 8003c42:	4907      	ldr	r1, [pc, #28]	@ (8003c60 <I2C_TransferConfig+0x70>)
 8003c44:	430a      	orrs	r2, r1
 8003c46:	43d2      	mvns	r2, r2
 8003c48:	401a      	ands	r2, r3
 8003c4a:	0011      	movs	r1, r2
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c56:	46c0      	nop			@ (mov r8, r8)
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b007      	add	sp, #28
 8003c5c:	bd90      	pop	{r4, r7, pc}
 8003c5e:	46c0      	nop			@ (mov r8, r8)
 8003c60:	03ff63ff 	.word	0x03ff63ff

08003c64 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	000a      	movs	r2, r1
 8003c6e:	1cbb      	adds	r3, r7, #2
 8003c70:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d6c <I2C_Enable_IRQ+0x108>)
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d035      	beq.n	8003cec <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003c84:	4b3a      	ldr	r3, [pc, #232]	@ (8003d70 <I2C_Enable_IRQ+0x10c>)
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d030      	beq.n	8003cec <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003c8e:	4b39      	ldr	r3, [pc, #228]	@ (8003d74 <I2C_Enable_IRQ+0x110>)
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d02b      	beq.n	8003cec <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003c94:	1cbb      	adds	r3, r7, #2
 8003c96:	2200      	movs	r2, #0
 8003c98:	5e9b      	ldrsh	r3, [r3, r2]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	da03      	bge.n	8003ca6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	22b8      	movs	r2, #184	@ 0xb8
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003ca6:	1cbb      	adds	r3, r7, #2
 8003ca8:	881b      	ldrh	r3, [r3, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	4013      	ands	r3, r2
 8003cae:	d003      	beq.n	8003cb8 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	22f2      	movs	r2, #242	@ 0xf2
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003cb8:	1cbb      	adds	r3, r7, #2
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	d003      	beq.n	8003cca <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	22f4      	movs	r2, #244	@ 0xf4
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003cca:	1cbb      	adds	r3, r7, #2
 8003ccc:	881b      	ldrh	r3, [r3, #0]
 8003cce:	2b10      	cmp	r3, #16
 8003cd0:	d103      	bne.n	8003cda <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2290      	movs	r2, #144	@ 0x90
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003cda:	1cbb      	adds	r3, r7, #2
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	d137      	bne.n	8003d52 <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003cea:	e032      	b.n	8003d52 <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003cec:	1cbb      	adds	r3, r7, #2
 8003cee:	2200      	movs	r2, #0
 8003cf0:	5e9b      	ldrsh	r3, [r3, r2]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	da03      	bge.n	8003cfe <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	22b8      	movs	r2, #184	@ 0xb8
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003cfe:	1cbb      	adds	r3, r7, #2
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	2201      	movs	r2, #1
 8003d04:	4013      	ands	r3, r2
 8003d06:	d003      	beq.n	8003d10 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	22f2      	movs	r2, #242	@ 0xf2
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003d10:	1cbb      	adds	r3, r7, #2
 8003d12:	881b      	ldrh	r3, [r3, #0]
 8003d14:	2202      	movs	r2, #2
 8003d16:	4013      	ands	r3, r2
 8003d18:	d003      	beq.n	8003d22 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	22f4      	movs	r2, #244	@ 0xf4
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003d22:	1cbb      	adds	r3, r7, #2
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	2b10      	cmp	r3, #16
 8003d28:	d103      	bne.n	8003d32 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2290      	movs	r2, #144	@ 0x90
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003d32:	1cbb      	adds	r3, r7, #2
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	2b20      	cmp	r3, #32
 8003d38:	d103      	bne.n	8003d42 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2260      	movs	r2, #96	@ 0x60
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003d42:	1cbb      	adds	r3, r7, #2
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	2b40      	cmp	r3, #64	@ 0x40
 8003d48:	d103      	bne.n	8003d52 <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2240      	movs	r2, #64	@ 0x40
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6819      	ldr	r1, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]
}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b004      	add	sp, #16
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	46c0      	nop			@ (mov r8, r8)
 8003d6c:	080024bd 	.word	0x080024bd
 8003d70:	080029ad 	.word	0x080029ad
 8003d74:	080026f1 	.word	0x080026f1

08003d78 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	000a      	movs	r2, r1
 8003d82:	1cbb      	adds	r3, r7, #2
 8003d84:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003d8a:	1cbb      	adds	r3, r7, #2
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4013      	ands	r3, r2
 8003d92:	d010      	beq.n	8003db6 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2242      	movs	r2, #66	@ 0x42
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2241      	movs	r2, #65	@ 0x41
 8003da0:	5c9b      	ldrb	r3, [r3, r2]
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	001a      	movs	r2, r3
 8003da6:	2328      	movs	r3, #40	@ 0x28
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b28      	cmp	r3, #40	@ 0x28
 8003dac:	d003      	beq.n	8003db6 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	22b0      	movs	r2, #176	@ 0xb0
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003db6:	1cbb      	adds	r3, r7, #2
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d010      	beq.n	8003de2 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2244      	movs	r2, #68	@ 0x44
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2241      	movs	r2, #65	@ 0x41
 8003dcc:	5c9b      	ldrb	r3, [r3, r2]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	001a      	movs	r2, r3
 8003dd2:	2328      	movs	r3, #40	@ 0x28
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b28      	cmp	r3, #40	@ 0x28
 8003dd8:	d003      	beq.n	8003de2 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	22b0      	movs	r2, #176	@ 0xb0
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003de2:	1cbb      	adds	r3, r7, #2
 8003de4:	2200      	movs	r2, #0
 8003de6:	5e9b      	ldrsh	r3, [r3, r2]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	da03      	bge.n	8003df4 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	22b8      	movs	r2, #184	@ 0xb8
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003df4:	1cbb      	adds	r3, r7, #2
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	2b10      	cmp	r3, #16
 8003dfa:	d103      	bne.n	8003e04 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2290      	movs	r2, #144	@ 0x90
 8003e00:	4313      	orrs	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003e04:	1cbb      	adds	r3, r7, #2
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	2b20      	cmp	r3, #32
 8003e0a:	d103      	bne.n	8003e14 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	4313      	orrs	r3, r2
 8003e12:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003e14:	1cbb      	adds	r3, r7, #2
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	2b40      	cmp	r3, #64	@ 0x40
 8003e1a:	d103      	bne.n	8003e24 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2240      	movs	r2, #64	@ 0x40
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	43d9      	mvns	r1, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	400a      	ands	r2, r1
 8003e34:	601a      	str	r2, [r3, #0]
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b004      	add	sp, #16
 8003e3c:	bd80      	pop	{r7, pc}
	...

08003e40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2241      	movs	r2, #65	@ 0x41
 8003e4e:	5c9b      	ldrb	r3, [r3, r2]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d138      	bne.n	8003ec8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2240      	movs	r2, #64	@ 0x40
 8003e5a:	5c9b      	ldrb	r3, [r3, r2]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e032      	b.n	8003eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2240      	movs	r2, #64	@ 0x40
 8003e68:	2101      	movs	r1, #1
 8003e6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2241      	movs	r2, #65	@ 0x41
 8003e70:	2124      	movs	r1, #36	@ 0x24
 8003e72:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2101      	movs	r1, #1
 8003e80:	438a      	bics	r2, r1
 8003e82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4911      	ldr	r1, [pc, #68]	@ (8003ed4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003e90:	400a      	ands	r2, r1
 8003e92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6819      	ldr	r1, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2101      	movs	r1, #1
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2241      	movs	r2, #65	@ 0x41
 8003eb8:	2120      	movs	r1, #32
 8003eba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2240      	movs	r2, #64	@ 0x40
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e000      	b.n	8003eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
  }
}
 8003eca:	0018      	movs	r0, r3
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	b002      	add	sp, #8
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	46c0      	nop			@ (mov r8, r8)
 8003ed4:	ffffefff 	.word	0xffffefff

08003ed8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2241      	movs	r2, #65	@ 0x41
 8003ee6:	5c9b      	ldrb	r3, [r3, r2]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b20      	cmp	r3, #32
 8003eec:	d139      	bne.n	8003f62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2240      	movs	r2, #64	@ 0x40
 8003ef2:	5c9b      	ldrb	r3, [r3, r2]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e033      	b.n	8003f64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2240      	movs	r2, #64	@ 0x40
 8003f00:	2101      	movs	r1, #1
 8003f02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2241      	movs	r2, #65	@ 0x41
 8003f08:	2124      	movs	r1, #36	@ 0x24
 8003f0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2101      	movs	r1, #1
 8003f18:	438a      	bics	r2, r1
 8003f1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4a11      	ldr	r2, [pc, #68]	@ (8003f6c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2101      	movs	r1, #1
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2241      	movs	r2, #65	@ 0x41
 8003f52:	2120      	movs	r1, #32
 8003f54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2240      	movs	r2, #64	@ 0x40
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e000      	b.n	8003f64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
  }
}
 8003f64:	0018      	movs	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b004      	add	sp, #16
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	fffff0ff 	.word	0xfffff0ff

08003f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f70:	b5b0      	push	{r4, r5, r7, lr}
 8003f72:	b08a      	sub	sp, #40	@ 0x28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d102      	bne.n	8003f84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	f000 fbbf 	bl	8004702 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f84:	4bc9      	ldr	r3, [pc, #804]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	220c      	movs	r2, #12
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f8e:	4bc7      	ldr	r3, [pc, #796]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003f90:	68da      	ldr	r2, [r3, #12]
 8003f92:	2380      	movs	r3, #128	@ 0x80
 8003f94:	025b      	lsls	r3, r3, #9
 8003f96:	4013      	ands	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	d100      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x36>
 8003fa4:	e07e      	b.n	80040a4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d007      	beq.n	8003fbc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	2b0c      	cmp	r3, #12
 8003fb0:	d112      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x68>
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	2380      	movs	r3, #128	@ 0x80
 8003fb6:	025b      	lsls	r3, r3, #9
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d10d      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fbc:	4bbb      	ldr	r3, [pc, #748]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	2380      	movs	r3, #128	@ 0x80
 8003fc2:	029b      	lsls	r3, r3, #10
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	d100      	bne.n	8003fca <HAL_RCC_OscConfig+0x5a>
 8003fc8:	e06b      	b.n	80040a2 <HAL_RCC_OscConfig+0x132>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d167      	bne.n	80040a2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f000 fb95 	bl	8004702 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	2380      	movs	r3, #128	@ 0x80
 8003fde:	025b      	lsls	r3, r3, #9
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d107      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x84>
 8003fe4:	4bb1      	ldr	r3, [pc, #708]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	4bb0      	ldr	r3, [pc, #704]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003fea:	2180      	movs	r1, #128	@ 0x80
 8003fec:	0249      	lsls	r1, r1, #9
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	601a      	str	r2, [r3, #0]
 8003ff2:	e027      	b.n	8004044 <HAL_RCC_OscConfig+0xd4>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	23a0      	movs	r3, #160	@ 0xa0
 8003ffa:	02db      	lsls	r3, r3, #11
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d10e      	bne.n	800401e <HAL_RCC_OscConfig+0xae>
 8004000:	4baa      	ldr	r3, [pc, #680]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	4ba9      	ldr	r3, [pc, #676]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004006:	2180      	movs	r1, #128	@ 0x80
 8004008:	02c9      	lsls	r1, r1, #11
 800400a:	430a      	orrs	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	4ba7      	ldr	r3, [pc, #668]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	4ba6      	ldr	r3, [pc, #664]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004014:	2180      	movs	r1, #128	@ 0x80
 8004016:	0249      	lsls	r1, r1, #9
 8004018:	430a      	orrs	r2, r1
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	e012      	b.n	8004044 <HAL_RCC_OscConfig+0xd4>
 800401e:	4ba3      	ldr	r3, [pc, #652]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	4ba2      	ldr	r3, [pc, #648]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004024:	49a2      	ldr	r1, [pc, #648]	@ (80042b0 <HAL_RCC_OscConfig+0x340>)
 8004026:	400a      	ands	r2, r1
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	4ba0      	ldr	r3, [pc, #640]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	2380      	movs	r3, #128	@ 0x80
 8004030:	025b      	lsls	r3, r3, #9
 8004032:	4013      	ands	r3, r2
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4b9c      	ldr	r3, [pc, #624]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b9b      	ldr	r3, [pc, #620]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800403e:	499d      	ldr	r1, [pc, #628]	@ (80042b4 <HAL_RCC_OscConfig+0x344>)
 8004040:	400a      	ands	r2, r1
 8004042:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d015      	beq.n	8004078 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7fd f866 	bl	800111c <HAL_GetTick>
 8004050:	0003      	movs	r3, r0
 8004052:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004054:	e009      	b.n	800406a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004056:	f7fd f861 	bl	800111c <HAL_GetTick>
 800405a:	0002      	movs	r2, r0
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b64      	cmp	r3, #100	@ 0x64
 8004062:	d902      	bls.n	800406a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	f000 fb4c 	bl	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800406a:	4b90      	ldr	r3, [pc, #576]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	2380      	movs	r3, #128	@ 0x80
 8004070:	029b      	lsls	r3, r3, #10
 8004072:	4013      	ands	r3, r2
 8004074:	d0ef      	beq.n	8004056 <HAL_RCC_OscConfig+0xe6>
 8004076:	e015      	b.n	80040a4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004078:	f7fd f850 	bl	800111c <HAL_GetTick>
 800407c:	0003      	movs	r3, r0
 800407e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004082:	f7fd f84b 	bl	800111c <HAL_GetTick>
 8004086:	0002      	movs	r2, r0
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b64      	cmp	r3, #100	@ 0x64
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e336      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004094:	4b85      	ldr	r3, [pc, #532]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	2380      	movs	r3, #128	@ 0x80
 800409a:	029b      	lsls	r3, r3, #10
 800409c:	4013      	ands	r3, r2
 800409e:	d1f0      	bne.n	8004082 <HAL_RCC_OscConfig+0x112>
 80040a0:	e000      	b.n	80040a4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2202      	movs	r2, #2
 80040aa:	4013      	ands	r3, r2
 80040ac:	d100      	bne.n	80040b0 <HAL_RCC_OscConfig+0x140>
 80040ae:	e099      	b.n	80041e4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	2220      	movs	r2, #32
 80040ba:	4013      	ands	r3, r2
 80040bc:	d009      	beq.n	80040d2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80040be:	4b7b      	ldr	r3, [pc, #492]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	4b7a      	ldr	r3, [pc, #488]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040c4:	2120      	movs	r1, #32
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	2220      	movs	r2, #32
 80040ce:	4393      	bics	r3, r2
 80040d0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d005      	beq.n	80040e4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	2b0c      	cmp	r3, #12
 80040dc:	d13e      	bne.n	800415c <HAL_RCC_OscConfig+0x1ec>
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d13b      	bne.n	800415c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80040e4:	4b71      	ldr	r3, [pc, #452]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2204      	movs	r2, #4
 80040ea:	4013      	ands	r3, r2
 80040ec:	d004      	beq.n	80040f8 <HAL_RCC_OscConfig+0x188>
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e304      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f8:	4b6c      	ldr	r3, [pc, #432]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4a6e      	ldr	r2, [pc, #440]	@ (80042b8 <HAL_RCC_OscConfig+0x348>)
 80040fe:	4013      	ands	r3, r2
 8004100:	0019      	movs	r1, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	021a      	lsls	r2, r3, #8
 8004108:	4b68      	ldr	r3, [pc, #416]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800410e:	4b67      	ldr	r3, [pc, #412]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2209      	movs	r2, #9
 8004114:	4393      	bics	r3, r2
 8004116:	0019      	movs	r1, r3
 8004118:	4b64      	ldr	r3, [pc, #400]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800411a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411c:	430a      	orrs	r2, r1
 800411e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004120:	f000 fc42 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004124:	0001      	movs	r1, r0
 8004126:	4b61      	ldr	r3, [pc, #388]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	091b      	lsrs	r3, r3, #4
 800412c:	220f      	movs	r2, #15
 800412e:	4013      	ands	r3, r2
 8004130:	4a62      	ldr	r2, [pc, #392]	@ (80042bc <HAL_RCC_OscConfig+0x34c>)
 8004132:	5cd3      	ldrb	r3, [r2, r3]
 8004134:	000a      	movs	r2, r1
 8004136:	40da      	lsrs	r2, r3
 8004138:	4b61      	ldr	r3, [pc, #388]	@ (80042c0 <HAL_RCC_OscConfig+0x350>)
 800413a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800413c:	4b61      	ldr	r3, [pc, #388]	@ (80042c4 <HAL_RCC_OscConfig+0x354>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2513      	movs	r5, #19
 8004142:	197c      	adds	r4, r7, r5
 8004144:	0018      	movs	r0, r3
 8004146:	f7fc ffa3 	bl	8001090 <HAL_InitTick>
 800414a:	0003      	movs	r3, r0
 800414c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800414e:	197b      	adds	r3, r7, r5
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d046      	beq.n	80041e4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004156:	197b      	adds	r3, r7, r5
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	e2d2      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800415c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415e:	2b00      	cmp	r3, #0
 8004160:	d027      	beq.n	80041b2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004162:	4b52      	ldr	r3, [pc, #328]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2209      	movs	r2, #9
 8004168:	4393      	bics	r3, r2
 800416a:	0019      	movs	r1, r3
 800416c:	4b4f      	ldr	r3, [pc, #316]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800416e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004170:	430a      	orrs	r2, r1
 8004172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004174:	f7fc ffd2 	bl	800111c <HAL_GetTick>
 8004178:	0003      	movs	r3, r0
 800417a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800417e:	f7fc ffcd 	bl	800111c <HAL_GetTick>
 8004182:	0002      	movs	r2, r0
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e2b8      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004190:	4b46      	ldr	r3, [pc, #280]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2204      	movs	r2, #4
 8004196:	4013      	ands	r3, r2
 8004198:	d0f1      	beq.n	800417e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419a:	4b44      	ldr	r3, [pc, #272]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	4a46      	ldr	r2, [pc, #280]	@ (80042b8 <HAL_RCC_OscConfig+0x348>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	0019      	movs	r1, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	021a      	lsls	r2, r3, #8
 80041aa:	4b40      	ldr	r3, [pc, #256]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041ac:	430a      	orrs	r2, r1
 80041ae:	605a      	str	r2, [r3, #4]
 80041b0:	e018      	b.n	80041e4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041b2:	4b3e      	ldr	r3, [pc, #248]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	4b3d      	ldr	r3, [pc, #244]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041b8:	2101      	movs	r1, #1
 80041ba:	438a      	bics	r2, r1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041be:	f7fc ffad 	bl	800111c <HAL_GetTick>
 80041c2:	0003      	movs	r3, r0
 80041c4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041c8:	f7fc ffa8 	bl	800111c <HAL_GetTick>
 80041cc:	0002      	movs	r2, r0
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e293      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041da:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2204      	movs	r2, #4
 80041e0:	4013      	ands	r3, r2
 80041e2:	d1f1      	bne.n	80041c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2210      	movs	r2, #16
 80041ea:	4013      	ands	r3, r2
 80041ec:	d100      	bne.n	80041f0 <HAL_RCC_OscConfig+0x280>
 80041ee:	e0a2      	b.n	8004336 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d140      	bne.n	8004278 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041f6:	4b2d      	ldr	r3, [pc, #180]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	2380      	movs	r3, #128	@ 0x80
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4013      	ands	r3, r2
 8004200:	d005      	beq.n	800420e <HAL_RCC_OscConfig+0x29e>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e279      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800420e:	4b27      	ldr	r3, [pc, #156]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	4a2d      	ldr	r2, [pc, #180]	@ (80042c8 <HAL_RCC_OscConfig+0x358>)
 8004214:	4013      	ands	r3, r2
 8004216:	0019      	movs	r1, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800421c:	4b23      	ldr	r3, [pc, #140]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004222:	4b22      	ldr	r3, [pc, #136]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	021b      	lsls	r3, r3, #8
 8004228:	0a19      	lsrs	r1, r3, #8
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	061a      	lsls	r2, r3, #24
 8004230:	4b1e      	ldr	r3, [pc, #120]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004232:	430a      	orrs	r2, r1
 8004234:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	0b5b      	lsrs	r3, r3, #13
 800423c:	3301      	adds	r3, #1
 800423e:	2280      	movs	r2, #128	@ 0x80
 8004240:	0212      	lsls	r2, r2, #8
 8004242:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004244:	4b19      	ldr	r3, [pc, #100]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	210f      	movs	r1, #15
 800424c:	400b      	ands	r3, r1
 800424e:	491b      	ldr	r1, [pc, #108]	@ (80042bc <HAL_RCC_OscConfig+0x34c>)
 8004250:	5ccb      	ldrb	r3, [r1, r3]
 8004252:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004254:	4b1a      	ldr	r3, [pc, #104]	@ (80042c0 <HAL_RCC_OscConfig+0x350>)
 8004256:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004258:	4b1a      	ldr	r3, [pc, #104]	@ (80042c4 <HAL_RCC_OscConfig+0x354>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2513      	movs	r5, #19
 800425e:	197c      	adds	r4, r7, r5
 8004260:	0018      	movs	r0, r3
 8004262:	f7fc ff15 	bl	8001090 <HAL_InitTick>
 8004266:	0003      	movs	r3, r0
 8004268:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800426a:	197b      	adds	r3, r7, r5
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d061      	beq.n	8004336 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004272:	197b      	adds	r3, r7, r5
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	e244      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d040      	beq.n	8004302 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004280:	4b0a      	ldr	r3, [pc, #40]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	4b09      	ldr	r3, [pc, #36]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004286:	2180      	movs	r1, #128	@ 0x80
 8004288:	0049      	lsls	r1, r1, #1
 800428a:	430a      	orrs	r2, r1
 800428c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428e:	f7fc ff45 	bl	800111c <HAL_GetTick>
 8004292:	0003      	movs	r3, r0
 8004294:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004296:	e019      	b.n	80042cc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004298:	f7fc ff40 	bl	800111c <HAL_GetTick>
 800429c:	0002      	movs	r2, r0
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d912      	bls.n	80042cc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e22b      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	40021000 	.word	0x40021000
 80042b0:	fffeffff 	.word	0xfffeffff
 80042b4:	fffbffff 	.word	0xfffbffff
 80042b8:	ffffe0ff 	.word	0xffffe0ff
 80042bc:	08007a84 	.word	0x08007a84
 80042c0:	20000000 	.word	0x20000000
 80042c4:	20000004 	.word	0x20000004
 80042c8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80042cc:	4bca      	ldr	r3, [pc, #808]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	2380      	movs	r3, #128	@ 0x80
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4013      	ands	r3, r2
 80042d6:	d0df      	beq.n	8004298 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042d8:	4bc7      	ldr	r3, [pc, #796]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	4ac7      	ldr	r2, [pc, #796]	@ (80045fc <HAL_RCC_OscConfig+0x68c>)
 80042de:	4013      	ands	r3, r2
 80042e0:	0019      	movs	r1, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042e6:	4bc4      	ldr	r3, [pc, #784]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042e8:	430a      	orrs	r2, r1
 80042ea:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042ec:	4bc2      	ldr	r3, [pc, #776]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	021b      	lsls	r3, r3, #8
 80042f2:	0a19      	lsrs	r1, r3, #8
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	061a      	lsls	r2, r3, #24
 80042fa:	4bbf      	ldr	r3, [pc, #764]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042fc:	430a      	orrs	r2, r1
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	e019      	b.n	8004336 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004302:	4bbd      	ldr	r3, [pc, #756]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4bbc      	ldr	r3, [pc, #752]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004308:	49bd      	ldr	r1, [pc, #756]	@ (8004600 <HAL_RCC_OscConfig+0x690>)
 800430a:	400a      	ands	r2, r1
 800430c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430e:	f7fc ff05 	bl	800111c <HAL_GetTick>
 8004312:	0003      	movs	r3, r0
 8004314:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004318:	f7fc ff00 	bl	800111c <HAL_GetTick>
 800431c:	0002      	movs	r2, r0
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e1eb      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800432a:	4bb3      	ldr	r3, [pc, #716]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	2380      	movs	r3, #128	@ 0x80
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4013      	ands	r3, r2
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2208      	movs	r2, #8
 800433c:	4013      	ands	r3, r2
 800433e:	d036      	beq.n	80043ae <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d019      	beq.n	800437c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004348:	4bab      	ldr	r3, [pc, #684]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800434a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800434c:	4baa      	ldr	r3, [pc, #680]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800434e:	2101      	movs	r1, #1
 8004350:	430a      	orrs	r2, r1
 8004352:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004354:	f7fc fee2 	bl	800111c <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800435e:	f7fc fedd 	bl	800111c <HAL_GetTick>
 8004362:	0002      	movs	r2, r0
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e1c8      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004370:	4ba1      	ldr	r3, [pc, #644]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004374:	2202      	movs	r2, #2
 8004376:	4013      	ands	r3, r2
 8004378:	d0f1      	beq.n	800435e <HAL_RCC_OscConfig+0x3ee>
 800437a:	e018      	b.n	80043ae <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800437c:	4b9e      	ldr	r3, [pc, #632]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800437e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004380:	4b9d      	ldr	r3, [pc, #628]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004382:	2101      	movs	r1, #1
 8004384:	438a      	bics	r2, r1
 8004386:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004388:	f7fc fec8 	bl	800111c <HAL_GetTick>
 800438c:	0003      	movs	r3, r0
 800438e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004392:	f7fc fec3 	bl	800111c <HAL_GetTick>
 8004396:	0002      	movs	r2, r0
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e1ae      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043a4:	4b94      	ldr	r3, [pc, #592]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a8:	2202      	movs	r2, #2
 80043aa:	4013      	ands	r3, r2
 80043ac:	d1f1      	bne.n	8004392 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2204      	movs	r2, #4
 80043b4:	4013      	ands	r3, r2
 80043b6:	d100      	bne.n	80043ba <HAL_RCC_OscConfig+0x44a>
 80043b8:	e0ae      	b.n	8004518 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ba:	2023      	movs	r0, #35	@ 0x23
 80043bc:	183b      	adds	r3, r7, r0
 80043be:	2200      	movs	r2, #0
 80043c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043c2:	4b8d      	ldr	r3, [pc, #564]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043c6:	2380      	movs	r3, #128	@ 0x80
 80043c8:	055b      	lsls	r3, r3, #21
 80043ca:	4013      	ands	r3, r2
 80043cc:	d109      	bne.n	80043e2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ce:	4b8a      	ldr	r3, [pc, #552]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043d2:	4b89      	ldr	r3, [pc, #548]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043d4:	2180      	movs	r1, #128	@ 0x80
 80043d6:	0549      	lsls	r1, r1, #21
 80043d8:	430a      	orrs	r2, r1
 80043da:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80043dc:	183b      	adds	r3, r7, r0
 80043de:	2201      	movs	r2, #1
 80043e0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	4b88      	ldr	r3, [pc, #544]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	2380      	movs	r3, #128	@ 0x80
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	4013      	ands	r3, r2
 80043ec:	d11a      	bne.n	8004424 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ee:	4b85      	ldr	r3, [pc, #532]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	4b84      	ldr	r3, [pc, #528]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 80043f4:	2180      	movs	r1, #128	@ 0x80
 80043f6:	0049      	lsls	r1, r1, #1
 80043f8:	430a      	orrs	r2, r1
 80043fa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043fc:	f7fc fe8e 	bl	800111c <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004406:	f7fc fe89 	bl	800111c <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b64      	cmp	r3, #100	@ 0x64
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e174      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004418:	4b7a      	ldr	r3, [pc, #488]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	@ 0x80
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	4013      	ands	r3, r2
 8004422:	d0f0      	beq.n	8004406 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	2380      	movs	r3, #128	@ 0x80
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	429a      	cmp	r2, r3
 800442e:	d107      	bne.n	8004440 <HAL_RCC_OscConfig+0x4d0>
 8004430:	4b71      	ldr	r3, [pc, #452]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004432:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004434:	4b70      	ldr	r3, [pc, #448]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004436:	2180      	movs	r1, #128	@ 0x80
 8004438:	0049      	lsls	r1, r1, #1
 800443a:	430a      	orrs	r2, r1
 800443c:	651a      	str	r2, [r3, #80]	@ 0x50
 800443e:	e031      	b.n	80044a4 <HAL_RCC_OscConfig+0x534>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10c      	bne.n	8004462 <HAL_RCC_OscConfig+0x4f2>
 8004448:	4b6b      	ldr	r3, [pc, #428]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800444a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800444c:	4b6a      	ldr	r3, [pc, #424]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800444e:	496c      	ldr	r1, [pc, #432]	@ (8004600 <HAL_RCC_OscConfig+0x690>)
 8004450:	400a      	ands	r2, r1
 8004452:	651a      	str	r2, [r3, #80]	@ 0x50
 8004454:	4b68      	ldr	r3, [pc, #416]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004456:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004458:	4b67      	ldr	r3, [pc, #412]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800445a:	496b      	ldr	r1, [pc, #428]	@ (8004608 <HAL_RCC_OscConfig+0x698>)
 800445c:	400a      	ands	r2, r1
 800445e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004460:	e020      	b.n	80044a4 <HAL_RCC_OscConfig+0x534>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689a      	ldr	r2, [r3, #8]
 8004466:	23a0      	movs	r3, #160	@ 0xa0
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	429a      	cmp	r2, r3
 800446c:	d10e      	bne.n	800448c <HAL_RCC_OscConfig+0x51c>
 800446e:	4b62      	ldr	r3, [pc, #392]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004470:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004472:	4b61      	ldr	r3, [pc, #388]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004474:	2180      	movs	r1, #128	@ 0x80
 8004476:	00c9      	lsls	r1, r1, #3
 8004478:	430a      	orrs	r2, r1
 800447a:	651a      	str	r2, [r3, #80]	@ 0x50
 800447c:	4b5e      	ldr	r3, [pc, #376]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800447e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004480:	4b5d      	ldr	r3, [pc, #372]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004482:	2180      	movs	r1, #128	@ 0x80
 8004484:	0049      	lsls	r1, r1, #1
 8004486:	430a      	orrs	r2, r1
 8004488:	651a      	str	r2, [r3, #80]	@ 0x50
 800448a:	e00b      	b.n	80044a4 <HAL_RCC_OscConfig+0x534>
 800448c:	4b5a      	ldr	r3, [pc, #360]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800448e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004490:	4b59      	ldr	r3, [pc, #356]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004492:	495b      	ldr	r1, [pc, #364]	@ (8004600 <HAL_RCC_OscConfig+0x690>)
 8004494:	400a      	ands	r2, r1
 8004496:	651a      	str	r2, [r3, #80]	@ 0x50
 8004498:	4b57      	ldr	r3, [pc, #348]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800449a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800449c:	4b56      	ldr	r3, [pc, #344]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800449e:	495a      	ldr	r1, [pc, #360]	@ (8004608 <HAL_RCC_OscConfig+0x698>)
 80044a0:	400a      	ands	r2, r1
 80044a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d015      	beq.n	80044d8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ac:	f7fc fe36 	bl	800111c <HAL_GetTick>
 80044b0:	0003      	movs	r3, r0
 80044b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044b4:	e009      	b.n	80044ca <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044b6:	f7fc fe31 	bl	800111c <HAL_GetTick>
 80044ba:	0002      	movs	r2, r0
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	4a52      	ldr	r2, [pc, #328]	@ (800460c <HAL_RCC_OscConfig+0x69c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e11b      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044ca:	4b4b      	ldr	r3, [pc, #300]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80044cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044ce:	2380      	movs	r3, #128	@ 0x80
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4013      	ands	r3, r2
 80044d4:	d0ef      	beq.n	80044b6 <HAL_RCC_OscConfig+0x546>
 80044d6:	e014      	b.n	8004502 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044d8:	f7fc fe20 	bl	800111c <HAL_GetTick>
 80044dc:	0003      	movs	r3, r0
 80044de:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044e0:	e009      	b.n	80044f6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e2:	f7fc fe1b 	bl	800111c <HAL_GetTick>
 80044e6:	0002      	movs	r2, r0
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	4a47      	ldr	r2, [pc, #284]	@ (800460c <HAL_RCC_OscConfig+0x69c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e105      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044f6:	4b40      	ldr	r3, [pc, #256]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80044f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044fa:	2380      	movs	r3, #128	@ 0x80
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4013      	ands	r3, r2
 8004500:	d1ef      	bne.n	80044e2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004502:	2323      	movs	r3, #35	@ 0x23
 8004504:	18fb      	adds	r3, r7, r3
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d105      	bne.n	8004518 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800450c:	4b3a      	ldr	r3, [pc, #232]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800450e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004510:	4b39      	ldr	r3, [pc, #228]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004512:	493f      	ldr	r1, [pc, #252]	@ (8004610 <HAL_RCC_OscConfig+0x6a0>)
 8004514:	400a      	ands	r2, r1
 8004516:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2220      	movs	r2, #32
 800451e:	4013      	ands	r3, r2
 8004520:	d049      	beq.n	80045b6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d026      	beq.n	8004578 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800452a:	4b33      	ldr	r3, [pc, #204]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800452c:	689a      	ldr	r2, [r3, #8]
 800452e:	4b32      	ldr	r3, [pc, #200]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004530:	2101      	movs	r1, #1
 8004532:	430a      	orrs	r2, r1
 8004534:	609a      	str	r2, [r3, #8]
 8004536:	4b30      	ldr	r3, [pc, #192]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800453a:	4b2f      	ldr	r3, [pc, #188]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800453c:	2101      	movs	r1, #1
 800453e:	430a      	orrs	r2, r1
 8004540:	635a      	str	r2, [r3, #52]	@ 0x34
 8004542:	4b34      	ldr	r3, [pc, #208]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	4b33      	ldr	r3, [pc, #204]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 8004548:	2180      	movs	r1, #128	@ 0x80
 800454a:	0189      	lsls	r1, r1, #6
 800454c:	430a      	orrs	r2, r1
 800454e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7fc fde4 	bl	800111c <HAL_GetTick>
 8004554:	0003      	movs	r3, r0
 8004556:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800455a:	f7fc fddf 	bl	800111c <HAL_GetTick>
 800455e:	0002      	movs	r2, r0
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e0ca      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800456c:	4b22      	ldr	r3, [pc, #136]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	2202      	movs	r2, #2
 8004572:	4013      	ands	r3, r2
 8004574:	d0f1      	beq.n	800455a <HAL_RCC_OscConfig+0x5ea>
 8004576:	e01e      	b.n	80045b6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004578:	4b1f      	ldr	r3, [pc, #124]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	4b1e      	ldr	r3, [pc, #120]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800457e:	2101      	movs	r1, #1
 8004580:	438a      	bics	r2, r1
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	4b23      	ldr	r3, [pc, #140]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 8004586:	6a1a      	ldr	r2, [r3, #32]
 8004588:	4b22      	ldr	r3, [pc, #136]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 800458a:	4923      	ldr	r1, [pc, #140]	@ (8004618 <HAL_RCC_OscConfig+0x6a8>)
 800458c:	400a      	ands	r2, r1
 800458e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004590:	f7fc fdc4 	bl	800111c <HAL_GetTick>
 8004594:	0003      	movs	r3, r0
 8004596:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800459a:	f7fc fdbf 	bl	800111c <HAL_GetTick>
 800459e:	0002      	movs	r2, r0
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e0aa      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045ac:	4b12      	ldr	r3, [pc, #72]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	2202      	movs	r2, #2
 80045b2:	4013      	ands	r3, r2
 80045b4:	d1f1      	bne.n	800459a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d100      	bne.n	80045c0 <HAL_RCC_OscConfig+0x650>
 80045be:	e09f      	b.n	8004700 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	2b0c      	cmp	r3, #12
 80045c4:	d100      	bne.n	80045c8 <HAL_RCC_OscConfig+0x658>
 80045c6:	e078      	b.n	80046ba <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d159      	bne.n	8004684 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d0:	4b09      	ldr	r3, [pc, #36]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b08      	ldr	r3, [pc, #32]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80045d6:	4911      	ldr	r1, [pc, #68]	@ (800461c <HAL_RCC_OscConfig+0x6ac>)
 80045d8:	400a      	ands	r2, r1
 80045da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045dc:	f7fc fd9e 	bl	800111c <HAL_GetTick>
 80045e0:	0003      	movs	r3, r0
 80045e2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80045e4:	e01c      	b.n	8004620 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045e6:	f7fc fd99 	bl	800111c <HAL_GetTick>
 80045ea:	0002      	movs	r2, r0
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d915      	bls.n	8004620 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e084      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
 80045f8:	40021000 	.word	0x40021000
 80045fc:	ffff1fff 	.word	0xffff1fff
 8004600:	fffffeff 	.word	0xfffffeff
 8004604:	40007000 	.word	0x40007000
 8004608:	fffffbff 	.word	0xfffffbff
 800460c:	00001388 	.word	0x00001388
 8004610:	efffffff 	.word	0xefffffff
 8004614:	40010000 	.word	0x40010000
 8004618:	ffffdfff 	.word	0xffffdfff
 800461c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004620:	4b3a      	ldr	r3, [pc, #232]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	2380      	movs	r3, #128	@ 0x80
 8004626:	049b      	lsls	r3, r3, #18
 8004628:	4013      	ands	r3, r2
 800462a:	d1dc      	bne.n	80045e6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800462c:	4b37      	ldr	r3, [pc, #220]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a37      	ldr	r2, [pc, #220]	@ (8004710 <HAL_RCC_OscConfig+0x7a0>)
 8004632:	4013      	ands	r3, r2
 8004634:	0019      	movs	r1, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004644:	431a      	orrs	r2, r3
 8004646:	4b31      	ldr	r3, [pc, #196]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004648:	430a      	orrs	r2, r1
 800464a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800464c:	4b2f      	ldr	r3, [pc, #188]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	4b2e      	ldr	r3, [pc, #184]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004652:	2180      	movs	r1, #128	@ 0x80
 8004654:	0449      	lsls	r1, r1, #17
 8004656:	430a      	orrs	r2, r1
 8004658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc fd5f 	bl	800111c <HAL_GetTick>
 800465e:	0003      	movs	r3, r0
 8004660:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004664:	f7fc fd5a 	bl	800111c <HAL_GetTick>
 8004668:	0002      	movs	r2, r0
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e045      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004676:	4b25      	ldr	r3, [pc, #148]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	2380      	movs	r3, #128	@ 0x80
 800467c:	049b      	lsls	r3, r3, #18
 800467e:	4013      	ands	r3, r2
 8004680:	d0f0      	beq.n	8004664 <HAL_RCC_OscConfig+0x6f4>
 8004682:	e03d      	b.n	8004700 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004684:	4b21      	ldr	r3, [pc, #132]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4b20      	ldr	r3, [pc, #128]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 800468a:	4922      	ldr	r1, [pc, #136]	@ (8004714 <HAL_RCC_OscConfig+0x7a4>)
 800468c:	400a      	ands	r2, r1
 800468e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004690:	f7fc fd44 	bl	800111c <HAL_GetTick>
 8004694:	0003      	movs	r3, r0
 8004696:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800469a:	f7fc fd3f 	bl	800111c <HAL_GetTick>
 800469e:	0002      	movs	r2, r0
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e02a      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80046ac:	4b17      	ldr	r3, [pc, #92]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	2380      	movs	r3, #128	@ 0x80
 80046b2:	049b      	lsls	r3, r3, #18
 80046b4:	4013      	ands	r3, r2
 80046b6:	d1f0      	bne.n	800469a <HAL_RCC_OscConfig+0x72a>
 80046b8:	e022      	b.n	8004700 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d101      	bne.n	80046c6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e01d      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046c6:	4b11      	ldr	r3, [pc, #68]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	2380      	movs	r3, #128	@ 0x80
 80046d0:	025b      	lsls	r3, r3, #9
 80046d2:	401a      	ands	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d8:	429a      	cmp	r2, r3
 80046da:	d10f      	bne.n	80046fc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	23f0      	movs	r3, #240	@ 0xf0
 80046e0:	039b      	lsls	r3, r3, #14
 80046e2:	401a      	ands	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d107      	bne.n	80046fc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	23c0      	movs	r3, #192	@ 0xc0
 80046f0:	041b      	lsls	r3, r3, #16
 80046f2:	401a      	ands	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e000      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	0018      	movs	r0, r3
 8004704:	46bd      	mov	sp, r7
 8004706:	b00a      	add	sp, #40	@ 0x28
 8004708:	bdb0      	pop	{r4, r5, r7, pc}
 800470a:	46c0      	nop			@ (mov r8, r8)
 800470c:	40021000 	.word	0x40021000
 8004710:	ff02ffff 	.word	0xff02ffff
 8004714:	feffffff 	.word	0xfeffffff

08004718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004718:	b5b0      	push	{r4, r5, r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e128      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800472c:	4b96      	ldr	r3, [pc, #600]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2201      	movs	r2, #1
 8004732:	4013      	ands	r3, r2
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d91e      	bls.n	8004778 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800473a:	4b93      	ldr	r3, [pc, #588]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2201      	movs	r2, #1
 8004740:	4393      	bics	r3, r2
 8004742:	0019      	movs	r1, r3
 8004744:	4b90      	ldr	r3, [pc, #576]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800474c:	f7fc fce6 	bl	800111c <HAL_GetTick>
 8004750:	0003      	movs	r3, r0
 8004752:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004754:	e009      	b.n	800476a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004756:	f7fc fce1 	bl	800111c <HAL_GetTick>
 800475a:	0002      	movs	r2, r0
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	4a8a      	ldr	r2, [pc, #552]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e109      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800476a:	4b87      	ldr	r3, [pc, #540]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2201      	movs	r2, #1
 8004770:	4013      	ands	r3, r2
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d1ee      	bne.n	8004756 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2202      	movs	r2, #2
 800477e:	4013      	ands	r3, r2
 8004780:	d009      	beq.n	8004796 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004782:	4b83      	ldr	r3, [pc, #524]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	22f0      	movs	r2, #240	@ 0xf0
 8004788:	4393      	bics	r3, r2
 800478a:	0019      	movs	r1, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	4b7f      	ldr	r3, [pc, #508]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004792:	430a      	orrs	r2, r1
 8004794:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2201      	movs	r2, #1
 800479c:	4013      	ands	r3, r2
 800479e:	d100      	bne.n	80047a2 <HAL_RCC_ClockConfig+0x8a>
 80047a0:	e089      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d107      	bne.n	80047ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047aa:	4b79      	ldr	r3, [pc, #484]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	2380      	movs	r3, #128	@ 0x80
 80047b0:	029b      	lsls	r3, r3, #10
 80047b2:	4013      	ands	r3, r2
 80047b4:	d120      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e0e1      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d107      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047c2:	4b73      	ldr	r3, [pc, #460]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	2380      	movs	r3, #128	@ 0x80
 80047c8:	049b      	lsls	r3, r3, #18
 80047ca:	4013      	ands	r3, r2
 80047cc:	d114      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e0d5      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d106      	bne.n	80047e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047da:	4b6d      	ldr	r3, [pc, #436]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2204      	movs	r2, #4
 80047e0:	4013      	ands	r3, r2
 80047e2:	d109      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0ca      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80047e8:	4b69      	ldr	r3, [pc, #420]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	2380      	movs	r3, #128	@ 0x80
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4013      	ands	r3, r2
 80047f2:	d101      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0c2      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047f8:	4b65      	ldr	r3, [pc, #404]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	2203      	movs	r2, #3
 80047fe:	4393      	bics	r3, r2
 8004800:	0019      	movs	r1, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	4b62      	ldr	r3, [pc, #392]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004808:	430a      	orrs	r2, r1
 800480a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800480c:	f7fc fc86 	bl	800111c <HAL_GetTick>
 8004810:	0003      	movs	r3, r0
 8004812:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b02      	cmp	r3, #2
 800481a:	d111      	bne.n	8004840 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800481c:	e009      	b.n	8004832 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800481e:	f7fc fc7d 	bl	800111c <HAL_GetTick>
 8004822:	0002      	movs	r2, r0
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	4a58      	ldr	r2, [pc, #352]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e0a5      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004832:	4b57      	ldr	r3, [pc, #348]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	220c      	movs	r2, #12
 8004838:	4013      	ands	r3, r2
 800483a:	2b08      	cmp	r3, #8
 800483c:	d1ef      	bne.n	800481e <HAL_RCC_ClockConfig+0x106>
 800483e:	e03a      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	2b03      	cmp	r3, #3
 8004846:	d111      	bne.n	800486c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004848:	e009      	b.n	800485e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800484a:	f7fc fc67 	bl	800111c <HAL_GetTick>
 800484e:	0002      	movs	r2, r0
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	4a4d      	ldr	r2, [pc, #308]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e08f      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800485e:	4b4c      	ldr	r3, [pc, #304]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	220c      	movs	r2, #12
 8004864:	4013      	ands	r3, r2
 8004866:	2b0c      	cmp	r3, #12
 8004868:	d1ef      	bne.n	800484a <HAL_RCC_ClockConfig+0x132>
 800486a:	e024      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d11b      	bne.n	80048ac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004874:	e009      	b.n	800488a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004876:	f7fc fc51 	bl	800111c <HAL_GetTick>
 800487a:	0002      	movs	r2, r0
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	4a42      	ldr	r2, [pc, #264]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d901      	bls.n	800488a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e079      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800488a:	4b41      	ldr	r3, [pc, #260]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	220c      	movs	r2, #12
 8004890:	4013      	ands	r3, r2
 8004892:	2b04      	cmp	r3, #4
 8004894:	d1ef      	bne.n	8004876 <HAL_RCC_ClockConfig+0x15e>
 8004896:	e00e      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004898:	f7fc fc40 	bl	800111c <HAL_GetTick>
 800489c:	0002      	movs	r2, r0
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	4a3a      	ldr	r2, [pc, #232]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e068      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80048ac:	4b38      	ldr	r3, [pc, #224]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	220c      	movs	r2, #12
 80048b2:	4013      	ands	r3, r2
 80048b4:	d1f0      	bne.n	8004898 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048b6:	4b34      	ldr	r3, [pc, #208]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2201      	movs	r2, #1
 80048bc:	4013      	ands	r3, r2
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d21e      	bcs.n	8004902 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c4:	4b30      	ldr	r3, [pc, #192]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2201      	movs	r2, #1
 80048ca:	4393      	bics	r3, r2
 80048cc:	0019      	movs	r1, r3
 80048ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048d6:	f7fc fc21 	bl	800111c <HAL_GetTick>
 80048da:	0003      	movs	r3, r0
 80048dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	e009      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e0:	f7fc fc1c 	bl	800111c <HAL_GetTick>
 80048e4:	0002      	movs	r2, r0
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	4a28      	ldr	r2, [pc, #160]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e044      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f4:	4b24      	ldr	r3, [pc, #144]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2201      	movs	r2, #1
 80048fa:	4013      	ands	r3, r2
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d1ee      	bne.n	80048e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2204      	movs	r2, #4
 8004908:	4013      	ands	r3, r2
 800490a:	d009      	beq.n	8004920 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800490c:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	4a20      	ldr	r2, [pc, #128]	@ (8004994 <HAL_RCC_ClockConfig+0x27c>)
 8004912:	4013      	ands	r3, r2
 8004914:	0019      	movs	r1, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	4b1d      	ldr	r3, [pc, #116]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800491c:	430a      	orrs	r2, r1
 800491e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2208      	movs	r2, #8
 8004926:	4013      	ands	r3, r2
 8004928:	d00a      	beq.n	8004940 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800492a:	4b19      	ldr	r3, [pc, #100]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	4a1a      	ldr	r2, [pc, #104]	@ (8004998 <HAL_RCC_ClockConfig+0x280>)
 8004930:	4013      	ands	r3, r2
 8004932:	0019      	movs	r1, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	00da      	lsls	r2, r3, #3
 800493a:	4b15      	ldr	r3, [pc, #84]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800493c:	430a      	orrs	r2, r1
 800493e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004940:	f000 f832 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004944:	0001      	movs	r1, r0
 8004946:	4b12      	ldr	r3, [pc, #72]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	091b      	lsrs	r3, r3, #4
 800494c:	220f      	movs	r2, #15
 800494e:	4013      	ands	r3, r2
 8004950:	4a12      	ldr	r2, [pc, #72]	@ (800499c <HAL_RCC_ClockConfig+0x284>)
 8004952:	5cd3      	ldrb	r3, [r2, r3]
 8004954:	000a      	movs	r2, r1
 8004956:	40da      	lsrs	r2, r3
 8004958:	4b11      	ldr	r3, [pc, #68]	@ (80049a0 <HAL_RCC_ClockConfig+0x288>)
 800495a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800495c:	4b11      	ldr	r3, [pc, #68]	@ (80049a4 <HAL_RCC_ClockConfig+0x28c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	250b      	movs	r5, #11
 8004962:	197c      	adds	r4, r7, r5
 8004964:	0018      	movs	r0, r3
 8004966:	f7fc fb93 	bl	8001090 <HAL_InitTick>
 800496a:	0003      	movs	r3, r0
 800496c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800496e:	197b      	adds	r3, r7, r5
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004976:	197b      	adds	r3, r7, r5
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	e000      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b004      	add	sp, #16
 8004984:	bdb0      	pop	{r4, r5, r7, pc}
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	40022000 	.word	0x40022000
 800498c:	00001388 	.word	0x00001388
 8004990:	40021000 	.word	0x40021000
 8004994:	fffff8ff 	.word	0xfffff8ff
 8004998:	ffffc7ff 	.word	0xffffc7ff
 800499c:	08007a84 	.word	0x08007a84
 80049a0:	20000000 	.word	0x20000000
 80049a4:	20000004 	.word	0x20000004

080049a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80049ae:	4b3c      	ldr	r3, [pc, #240]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	220c      	movs	r2, #12
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b0c      	cmp	r3, #12
 80049bc:	d013      	beq.n	80049e6 <HAL_RCC_GetSysClockFreq+0x3e>
 80049be:	d85c      	bhi.n	8004a7a <HAL_RCC_GetSysClockFreq+0xd2>
 80049c0:	2b04      	cmp	r3, #4
 80049c2:	d002      	beq.n	80049ca <HAL_RCC_GetSysClockFreq+0x22>
 80049c4:	2b08      	cmp	r3, #8
 80049c6:	d00b      	beq.n	80049e0 <HAL_RCC_GetSysClockFreq+0x38>
 80049c8:	e057      	b.n	8004a7a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80049ca:	4b35      	ldr	r3, [pc, #212]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2210      	movs	r2, #16
 80049d0:	4013      	ands	r3, r2
 80049d2:	d002      	beq.n	80049da <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80049d4:	4b33      	ldr	r3, [pc, #204]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80049d6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80049d8:	e05d      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80049da:	4b33      	ldr	r3, [pc, #204]	@ (8004aa8 <HAL_RCC_GetSysClockFreq+0x100>)
 80049dc:	613b      	str	r3, [r7, #16]
      break;
 80049de:	e05a      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049e0:	4b32      	ldr	r3, [pc, #200]	@ (8004aac <HAL_RCC_GetSysClockFreq+0x104>)
 80049e2:	613b      	str	r3, [r7, #16]
      break;
 80049e4:	e057      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	0c9b      	lsrs	r3, r3, #18
 80049ea:	220f      	movs	r2, #15
 80049ec:	4013      	ands	r3, r2
 80049ee:	4a30      	ldr	r2, [pc, #192]	@ (8004ab0 <HAL_RCC_GetSysClockFreq+0x108>)
 80049f0:	5cd3      	ldrb	r3, [r2, r3]
 80049f2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	0d9b      	lsrs	r3, r3, #22
 80049f8:	2203      	movs	r2, #3
 80049fa:	4013      	ands	r3, r2
 80049fc:	3301      	adds	r3, #1
 80049fe:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a00:	4b27      	ldr	r3, [pc, #156]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	2380      	movs	r3, #128	@ 0x80
 8004a06:	025b      	lsls	r3, r3, #9
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d00f      	beq.n	8004a2c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	000a      	movs	r2, r1
 8004a10:	0152      	lsls	r2, r2, #5
 8004a12:	1a52      	subs	r2, r2, r1
 8004a14:	0193      	lsls	r3, r2, #6
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	185b      	adds	r3, r3, r1
 8004a1c:	025b      	lsls	r3, r3, #9
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	0018      	movs	r0, r3
 8004a22:	f7fb fb7b 	bl	800011c <__udivsi3>
 8004a26:	0003      	movs	r3, r0
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	e023      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2210      	movs	r2, #16
 8004a32:	4013      	ands	r3, r2
 8004a34:	d00f      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004a36:	68b9      	ldr	r1, [r7, #8]
 8004a38:	000a      	movs	r2, r1
 8004a3a:	0152      	lsls	r2, r2, #5
 8004a3c:	1a52      	subs	r2, r2, r1
 8004a3e:	0193      	lsls	r3, r2, #6
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	00db      	lsls	r3, r3, #3
 8004a44:	185b      	adds	r3, r3, r1
 8004a46:	021b      	lsls	r3, r3, #8
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	f7fb fb66 	bl	800011c <__udivsi3>
 8004a50:	0003      	movs	r3, r0
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	e00e      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004a56:	68b9      	ldr	r1, [r7, #8]
 8004a58:	000a      	movs	r2, r1
 8004a5a:	0152      	lsls	r2, r2, #5
 8004a5c:	1a52      	subs	r2, r2, r1
 8004a5e:	0193      	lsls	r3, r2, #6
 8004a60:	1a9b      	subs	r3, r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	185b      	adds	r3, r3, r1
 8004a66:	029b      	lsls	r3, r3, #10
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f7fb fb56 	bl	800011c <__udivsi3>
 8004a70:	0003      	movs	r3, r0
 8004a72:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	613b      	str	r3, [r7, #16]
      break;
 8004a78:	e00d      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004a7a:	4b09      	ldr	r3, [pc, #36]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	0b5b      	lsrs	r3, r3, #13
 8004a80:	2207      	movs	r2, #7
 8004a82:	4013      	ands	r3, r2
 8004a84:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	2280      	movs	r2, #128	@ 0x80
 8004a8c:	0212      	lsls	r2, r2, #8
 8004a8e:	409a      	lsls	r2, r3
 8004a90:	0013      	movs	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
      break;
 8004a94:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004a96:	693b      	ldr	r3, [r7, #16]
}
 8004a98:	0018      	movs	r0, r3
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b006      	add	sp, #24
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	003d0900 	.word	0x003d0900
 8004aa8:	00f42400 	.word	0x00f42400
 8004aac:	007a1200 	.word	0x007a1200
 8004ab0:	08007a9c 	.word	0x08007a9c

08004ab4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ab8:	4b02      	ldr	r3, [pc, #8]	@ (8004ac4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004aba:	681b      	ldr	r3, [r3, #0]
}
 8004abc:	0018      	movs	r0, r3
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	46c0      	nop			@ (mov r8, r8)
 8004ac4:	20000000 	.word	0x20000000

08004ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004acc:	f7ff fff2 	bl	8004ab4 <HAL_RCC_GetHCLKFreq>
 8004ad0:	0001      	movs	r1, r0
 8004ad2:	4b06      	ldr	r3, [pc, #24]	@ (8004aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	0a1b      	lsrs	r3, r3, #8
 8004ad8:	2207      	movs	r2, #7
 8004ada:	4013      	ands	r3, r2
 8004adc:	4a04      	ldr	r2, [pc, #16]	@ (8004af0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ade:	5cd3      	ldrb	r3, [r2, r3]
 8004ae0:	40d9      	lsrs	r1, r3
 8004ae2:	000b      	movs	r3, r1
}
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	40021000 	.word	0x40021000
 8004af0:	08007a94 	.word	0x08007a94

08004af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004af8:	f7ff ffdc 	bl	8004ab4 <HAL_RCC_GetHCLKFreq>
 8004afc:	0001      	movs	r1, r0
 8004afe:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	0adb      	lsrs	r3, r3, #11
 8004b04:	2207      	movs	r2, #7
 8004b06:	4013      	ands	r3, r2
 8004b08:	4a04      	ldr	r2, [pc, #16]	@ (8004b1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b0a:	5cd3      	ldrb	r3, [r2, r3]
 8004b0c:	40d9      	lsrs	r1, r3
 8004b0e:	000b      	movs	r3, r1
}
 8004b10:	0018      	movs	r0, r3
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	46c0      	nop			@ (mov r8, r8)
 8004b18:	40021000 	.word	0x40021000
 8004b1c:	08007a94 	.word	0x08007a94

08004b20 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004b28:	2017      	movs	r0, #23
 8004b2a:	183b      	adds	r3, r7, r0
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2220      	movs	r2, #32
 8004b36:	4013      	ands	r3, r2
 8004b38:	d100      	bne.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8004b3a:	e0c7      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b3c:	4b9b      	ldr	r3, [pc, #620]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b40:	2380      	movs	r3, #128	@ 0x80
 8004b42:	055b      	lsls	r3, r3, #21
 8004b44:	4013      	ands	r3, r2
 8004b46:	d109      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b48:	4b98      	ldr	r3, [pc, #608]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b4c:	4b97      	ldr	r3, [pc, #604]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b4e:	2180      	movs	r1, #128	@ 0x80
 8004b50:	0549      	lsls	r1, r1, #21
 8004b52:	430a      	orrs	r2, r1
 8004b54:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004b56:	183b      	adds	r3, r7, r0
 8004b58:	2201      	movs	r2, #1
 8004b5a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5c:	4b94      	ldr	r3, [pc, #592]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	2380      	movs	r3, #128	@ 0x80
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	4013      	ands	r3, r2
 8004b66:	d11a      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b68:	4b91      	ldr	r3, [pc, #580]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	4b90      	ldr	r3, [pc, #576]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004b6e:	2180      	movs	r1, #128	@ 0x80
 8004b70:	0049      	lsls	r1, r1, #1
 8004b72:	430a      	orrs	r2, r1
 8004b74:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b76:	f7fc fad1 	bl	800111c <HAL_GetTick>
 8004b7a:	0003      	movs	r3, r0
 8004b7c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b7e:	e008      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b80:	f7fc facc 	bl	800111c <HAL_GetTick>
 8004b84:	0002      	movs	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b64      	cmp	r3, #100	@ 0x64
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e107      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b92:	4b87      	ldr	r3, [pc, #540]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	2380      	movs	r3, #128	@ 0x80
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d0f0      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004b9e:	4b83      	ldr	r3, [pc, #524]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	23c0      	movs	r3, #192	@ 0xc0
 8004ba4:	039b      	lsls	r3, r3, #14
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	23c0      	movs	r3, #192	@ 0xc0
 8004bb0:	039b      	lsls	r3, r3, #14
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d013      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	23c0      	movs	r3, #192	@ 0xc0
 8004bc0:	029b      	lsls	r3, r3, #10
 8004bc2:	401a      	ands	r2, r3
 8004bc4:	23c0      	movs	r3, #192	@ 0xc0
 8004bc6:	029b      	lsls	r3, r3, #10
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d10a      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004bcc:	4b77      	ldr	r3, [pc, #476]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	2380      	movs	r3, #128	@ 0x80
 8004bd2:	029b      	lsls	r3, r3, #10
 8004bd4:	401a      	ands	r2, r3
 8004bd6:	2380      	movs	r3, #128	@ 0x80
 8004bd8:	029b      	lsls	r3, r3, #10
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d101      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e0df      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004be2:	4b72      	ldr	r3, [pc, #456]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004be4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004be6:	23c0      	movs	r3, #192	@ 0xc0
 8004be8:	029b      	lsls	r3, r3, #10
 8004bea:	4013      	ands	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d03b      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	23c0      	movs	r3, #192	@ 0xc0
 8004bfa:	029b      	lsls	r3, r3, #10
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d033      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	d02e      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004c0e:	4b67      	ldr	r3, [pc, #412]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c12:	4a68      	ldr	r2, [pc, #416]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8004c14:	4013      	ands	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c18:	4b64      	ldr	r3, [pc, #400]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c1c:	4b63      	ldr	r3, [pc, #396]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c1e:	2180      	movs	r1, #128	@ 0x80
 8004c20:	0309      	lsls	r1, r1, #12
 8004c22:	430a      	orrs	r2, r1
 8004c24:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c26:	4b61      	ldr	r3, [pc, #388]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c2a:	4b60      	ldr	r3, [pc, #384]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c2c:	4962      	ldr	r1, [pc, #392]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8004c2e:	400a      	ands	r2, r1
 8004c30:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004c32:	4b5e      	ldr	r3, [pc, #376]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	2380      	movs	r3, #128	@ 0x80
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d014      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c42:	f7fc fa6b 	bl	800111c <HAL_GetTick>
 8004c46:	0003      	movs	r3, r0
 8004c48:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c4a:	e009      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c4c:	f7fc fa66 	bl	800111c <HAL_GetTick>
 8004c50:	0002      	movs	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	4a59      	ldr	r2, [pc, #356]	@ (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e0a0      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c60:	4b52      	ldr	r3, [pc, #328]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c64:	2380      	movs	r3, #128	@ 0x80
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4013      	ands	r3, r2
 8004c6a:	d0ef      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2220      	movs	r2, #32
 8004c72:	4013      	ands	r3, r2
 8004c74:	d01f      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	23c0      	movs	r3, #192	@ 0xc0
 8004c7c:	029b      	lsls	r3, r3, #10
 8004c7e:	401a      	ands	r2, r3
 8004c80:	23c0      	movs	r3, #192	@ 0xc0
 8004c82:	029b      	lsls	r3, r3, #10
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d10c      	bne.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004c88:	4b48      	ldr	r3, [pc, #288]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a4c      	ldr	r2, [pc, #304]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	0019      	movs	r1, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	23c0      	movs	r3, #192	@ 0xc0
 8004c98:	039b      	lsls	r3, r3, #14
 8004c9a:	401a      	ands	r2, r3
 8004c9c:	4b43      	ldr	r3, [pc, #268]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	4b42      	ldr	r3, [pc, #264]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ca4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	23c0      	movs	r3, #192	@ 0xc0
 8004cac:	029b      	lsls	r3, r3, #10
 8004cae:	401a      	ands	r2, r3
 8004cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cb6:	2317      	movs	r3, #23
 8004cb8:	18fb      	adds	r3, r7, r3
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d105      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc0:	4b3a      	ldr	r3, [pc, #232]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cc4:	4b39      	ldr	r3, [pc, #228]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cc6:	493f      	ldr	r1, [pc, #252]	@ (8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004cc8:	400a      	ands	r2, r1
 8004cca:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	d009      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cd6:	4b35      	ldr	r3, [pc, #212]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cda:	2203      	movs	r2, #3
 8004cdc:	4393      	bics	r3, r2
 8004cde:	0019      	movs	r1, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689a      	ldr	r2, [r3, #8]
 8004ce4:	4b31      	ldr	r3, [pc, #196]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	d009      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cf4:	4b2d      	ldr	r3, [pc, #180]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf8:	220c      	movs	r2, #12
 8004cfa:	4393      	bics	r3, r2
 8004cfc:	0019      	movs	r1, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	4b2a      	ldr	r3, [pc, #168]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d04:	430a      	orrs	r2, r1
 8004d06:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2204      	movs	r2, #4
 8004d0e:	4013      	ands	r3, r2
 8004d10:	d009      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d12:	4b26      	ldr	r3, [pc, #152]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d16:	4a2c      	ldr	r2, [pc, #176]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004d18:	4013      	ands	r3, r2
 8004d1a:	0019      	movs	r1, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691a      	ldr	r2, [r3, #16]
 8004d20:	4b22      	ldr	r3, [pc, #136]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d22:	430a      	orrs	r2, r1
 8004d24:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2208      	movs	r2, #8
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	d009      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d30:	4b1e      	ldr	r3, [pc, #120]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d34:	4a25      	ldr	r2, [pc, #148]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	0019      	movs	r1, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	695a      	ldr	r2, [r3, #20]
 8004d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d40:	430a      	orrs	r2, r1
 8004d42:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	2380      	movs	r3, #128	@ 0x80
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	d009      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d50:	4b16      	ldr	r3, [pc, #88]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d54:	4a17      	ldr	r2, [pc, #92]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8004d56:	4013      	ands	r3, r2
 8004d58:	0019      	movs	r1, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699a      	ldr	r2, [r3, #24]
 8004d5e:	4b13      	ldr	r3, [pc, #76]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d60:	430a      	orrs	r2, r1
 8004d62:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2240      	movs	r2, #64	@ 0x40
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d009      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d72:	4a17      	ldr	r2, [pc, #92]	@ (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004d74:	4013      	ands	r3, r2
 8004d76:	0019      	movs	r1, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a1a      	ldr	r2, [r3, #32]
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2280      	movs	r2, #128	@ 0x80
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d009      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004d8c:	4b07      	ldr	r3, [pc, #28]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d90:	4a10      	ldr	r2, [pc, #64]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	0019      	movs	r1, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69da      	ldr	r2, [r3, #28]
 8004d9a:	4b04      	ldr	r3, [pc, #16]	@ (8004dac <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	0018      	movs	r0, r3
 8004da4:	46bd      	mov	sp, r7
 8004da6:	b006      	add	sp, #24
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	46c0      	nop			@ (mov r8, r8)
 8004dac:	40021000 	.word	0x40021000
 8004db0:	40007000 	.word	0x40007000
 8004db4:	fffcffff 	.word	0xfffcffff
 8004db8:	fff7ffff 	.word	0xfff7ffff
 8004dbc:	00001388 	.word	0x00001388
 8004dc0:	ffcfffff 	.word	0xffcfffff
 8004dc4:	efffffff 	.word	0xefffffff
 8004dc8:	fffff3ff 	.word	0xfffff3ff
 8004dcc:	ffffcfff 	.word	0xffffcfff
 8004dd0:	fbffffff 	.word	0xfbffffff
 8004dd4:	fff3ffff 	.word	0xfff3ffff

08004dd8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004dd8:	b5b0      	push	{r4, r5, r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004de0:	230f      	movs	r3, #15
 8004de2:	18fb      	adds	r3, r7, r3
 8004de4:	2201      	movs	r2, #1
 8004de6:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e088      	b.n	8004f04 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2221      	movs	r2, #33	@ 0x21
 8004df6:	5c9b      	ldrb	r3, [r3, r2]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d107      	bne.n	8004e0e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2220      	movs	r2, #32
 8004e02:	2100      	movs	r1, #0
 8004e04:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f7fb ff31 	bl	8000c70 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2221      	movs	r2, #33	@ 0x21
 8004e12:	2102      	movs	r1, #2
 8004e14:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	2210      	movs	r2, #16
 8004e1e:	4013      	ands	r3, r2
 8004e20:	2b10      	cmp	r3, #16
 8004e22:	d05f      	beq.n	8004ee4 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	22ca      	movs	r2, #202	@ 0xca
 8004e2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2253      	movs	r2, #83	@ 0x53
 8004e32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004e34:	250f      	movs	r5, #15
 8004e36:	197c      	adds	r4, r7, r5
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f000 fb86 	bl	800554c <RTC_EnterInitMode>
 8004e40:	0003      	movs	r3, r0
 8004e42:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8004e44:	0028      	movs	r0, r5
 8004e46:	183b      	adds	r3, r7, r0
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d12c      	bne.n	8004ea8 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	492c      	ldr	r1, [pc, #176]	@ (8004f0c <HAL_RTC_Init+0x134>)
 8004e5a:	400a      	ands	r2, r1
 8004e5c:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	6899      	ldr	r1, [r3, #8]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	431a      	orrs	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	68d2      	ldr	r2, [r2, #12]
 8004e84:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6919      	ldr	r1, [r3, #16]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	041a      	lsls	r2, r3, #16
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	430a      	orrs	r2, r1
 8004e98:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004e9a:	183c      	adds	r4, r7, r0
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f000 fb98 	bl	80055d4 <RTC_ExitInitMode>
 8004ea4:	0003      	movs	r3, r0
 8004ea6:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8004ea8:	230f      	movs	r3, #15
 8004eaa:	18fb      	adds	r3, r7, r3
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d113      	bne.n	8004eda <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2103      	movs	r1, #3
 8004ebe:	438a      	bics	r2, r1
 8004ec0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	69da      	ldr	r2, [r3, #28]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	22ff      	movs	r2, #255	@ 0xff
 8004ee0:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ee2:	e003      	b.n	8004eec <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004ee4:	230f      	movs	r3, #15
 8004ee6:	18fb      	adds	r3, r7, r3
 8004ee8:	2200      	movs	r2, #0
 8004eea:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004eec:	230f      	movs	r3, #15
 8004eee:	18fb      	adds	r3, r7, r3
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d103      	bne.n	8004efe <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2221      	movs	r2, #33	@ 0x21
 8004efa:	2101      	movs	r1, #1
 8004efc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004efe:	230f      	movs	r3, #15
 8004f00:	18fb      	adds	r3, r7, r3
 8004f02:	781b      	ldrb	r3, [r3, #0]
}
 8004f04:	0018      	movs	r0, r3
 8004f06:	46bd      	mov	sp, r7
 8004f08:	b004      	add	sp, #16
 8004f0a:	bdb0      	pop	{r4, r5, r7, pc}
 8004f0c:	ff8fffbf 	.word	0xff8fffbf

08004f10 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004f10:	b5b0      	push	{r4, r5, r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2220      	movs	r2, #32
 8004f24:	5c9b      	ldrb	r3, [r3, r2]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d101      	bne.n	8004f2e <HAL_RTC_SetTime+0x1e>
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	e092      	b.n	8005054 <HAL_RTC_SetTime+0x144>
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2220      	movs	r2, #32
 8004f32:	2101      	movs	r1, #1
 8004f34:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2221      	movs	r2, #33	@ 0x21
 8004f3a:	2102      	movs	r1, #2
 8004f3c:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d125      	bne.n	8004f90 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	2240      	movs	r2, #64	@ 0x40
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d102      	bne.n	8004f56 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2200      	movs	r2, #0
 8004f54:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	0018      	movs	r0, r3
 8004f5c:	f000 fb64 	bl	8005628 <RTC_ByteToBcd2>
 8004f60:	0003      	movs	r3, r0
 8004f62:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	785b      	ldrb	r3, [r3, #1]
 8004f68:	0018      	movs	r0, r3
 8004f6a:	f000 fb5d 	bl	8005628 <RTC_ByteToBcd2>
 8004f6e:	0003      	movs	r3, r0
 8004f70:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f72:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	789b      	ldrb	r3, [r3, #2]
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f000 fb55 	bl	8005628 <RTC_ByteToBcd2>
 8004f7e:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004f80:	0022      	movs	r2, r4
 8004f82:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	78db      	ldrb	r3, [r3, #3]
 8004f88:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	e017      	b.n	8004fc0 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	2240      	movs	r2, #64	@ 0x40
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d102      	bne.n	8004fa2 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	785b      	ldrb	r3, [r3, #1]
 8004fac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004fae:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004fb0:	68ba      	ldr	r2, [r7, #8]
 8004fb2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004fb4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	78db      	ldrb	r3, [r3, #3]
 8004fba:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	22ca      	movs	r2, #202	@ 0xca
 8004fc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2253      	movs	r2, #83	@ 0x53
 8004fce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004fd0:	2513      	movs	r5, #19
 8004fd2:	197c      	adds	r4, r7, r5
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f000 fab8 	bl	800554c <RTC_EnterInitMode>
 8004fdc:	0003      	movs	r3, r0
 8004fde:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004fe0:	0028      	movs	r0, r5
 8004fe2:	183b      	adds	r3, r7, r0
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d120      	bne.n	800502c <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	491a      	ldr	r1, [pc, #104]	@ (800505c <HAL_RTC_SetTime+0x14c>)
 8004ff2:	400a      	ands	r2, r1
 8004ff4:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4917      	ldr	r1, [pc, #92]	@ (8005060 <HAL_RTC_SetTime+0x150>)
 8005002:	400a      	ands	r2, r1
 8005004:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6899      	ldr	r1, [r3, #8]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	431a      	orrs	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	430a      	orrs	r2, r1
 800501c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800501e:	183c      	adds	r4, r7, r0
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	0018      	movs	r0, r3
 8005024:	f000 fad6 	bl	80055d4 <RTC_ExitInitMode>
 8005028:	0003      	movs	r3, r0
 800502a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800502c:	2313      	movs	r3, #19
 800502e:	18fb      	adds	r3, r7, r3
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d103      	bne.n	800503e <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2221      	movs	r2, #33	@ 0x21
 800503a:	2101      	movs	r1, #1
 800503c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	22ff      	movs	r2, #255	@ 0xff
 8005044:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2220      	movs	r2, #32
 800504a:	2100      	movs	r1, #0
 800504c:	5499      	strb	r1, [r3, r2]

  return status;
 800504e:	2313      	movs	r3, #19
 8005050:	18fb      	adds	r3, r7, r3
 8005052:	781b      	ldrb	r3, [r3, #0]
}
 8005054:	0018      	movs	r0, r3
 8005056:	46bd      	mov	sp, r7
 8005058:	b006      	add	sp, #24
 800505a:	bdb0      	pop	{r4, r5, r7, pc}
 800505c:	007f7f7f 	.word	0x007f7f7f
 8005060:	fffbffff 	.word	0xfffbffff

08005064 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005064:	b5b0      	push	{r4, r5, r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2220      	movs	r2, #32
 8005078:	5c9b      	ldrb	r3, [r3, r2]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_RTC_SetDate+0x1e>
 800507e:	2302      	movs	r3, #2
 8005080:	e07e      	b.n	8005180 <HAL_RTC_SetDate+0x11c>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2220      	movs	r2, #32
 8005086:	2101      	movs	r1, #1
 8005088:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2221      	movs	r2, #33	@ 0x21
 800508e:	2102      	movs	r1, #2
 8005090:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d10e      	bne.n	80050b6 <HAL_RTC_SetDate+0x52>
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	785b      	ldrb	r3, [r3, #1]
 800509c:	001a      	movs	r2, r3
 800509e:	2310      	movs	r3, #16
 80050a0:	4013      	ands	r3, r2
 80050a2:	d008      	beq.n	80050b6 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	785b      	ldrb	r3, [r3, #1]
 80050a8:	2210      	movs	r2, #16
 80050aa:	4393      	bics	r3, r2
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	330a      	adds	r3, #10
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d11c      	bne.n	80050f6 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	78db      	ldrb	r3, [r3, #3]
 80050c0:	0018      	movs	r0, r3
 80050c2:	f000 fab1 	bl	8005628 <RTC_ByteToBcd2>
 80050c6:	0003      	movs	r3, r0
 80050c8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	785b      	ldrb	r3, [r3, #1]
 80050ce:	0018      	movs	r0, r3
 80050d0:	f000 faaa 	bl	8005628 <RTC_ByteToBcd2>
 80050d4:	0003      	movs	r3, r0
 80050d6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050d8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	789b      	ldrb	r3, [r3, #2]
 80050de:	0018      	movs	r0, r3
 80050e0:	f000 faa2 	bl	8005628 <RTC_ByteToBcd2>
 80050e4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80050e6:	0022      	movs	r2, r4
 80050e8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050f0:	4313      	orrs	r3, r2
 80050f2:	617b      	str	r3, [r7, #20]
 80050f4:	e00e      	b.n	8005114 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	78db      	ldrb	r3, [r3, #3]
 80050fa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	785b      	ldrb	r3, [r3, #1]
 8005100:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005102:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005108:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	22ca      	movs	r2, #202	@ 0xca
 800511a:	625a      	str	r2, [r3, #36]	@ 0x24
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2253      	movs	r2, #83	@ 0x53
 8005122:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005124:	2513      	movs	r5, #19
 8005126:	197c      	adds	r4, r7, r5
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	0018      	movs	r0, r3
 800512c:	f000 fa0e 	bl	800554c <RTC_EnterInitMode>
 8005130:	0003      	movs	r3, r0
 8005132:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005134:	0028      	movs	r0, r5
 8005136:	183b      	adds	r3, r7, r0
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d10c      	bne.n	8005158 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	4910      	ldr	r1, [pc, #64]	@ (8005188 <HAL_RTC_SetDate+0x124>)
 8005146:	400a      	ands	r2, r1
 8005148:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800514a:	183c      	adds	r4, r7, r0
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	0018      	movs	r0, r3
 8005150:	f000 fa40 	bl	80055d4 <RTC_ExitInitMode>
 8005154:	0003      	movs	r3, r0
 8005156:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005158:	2313      	movs	r3, #19
 800515a:	18fb      	adds	r3, r7, r3
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d103      	bne.n	800516a <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2221      	movs	r2, #33	@ 0x21
 8005166:	2101      	movs	r1, #1
 8005168:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	22ff      	movs	r2, #255	@ 0xff
 8005170:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2220      	movs	r2, #32
 8005176:	2100      	movs	r1, #0
 8005178:	5499      	strb	r1, [r3, r2]

  return status;
 800517a:	2313      	movs	r3, #19
 800517c:	18fb      	adds	r3, r7, r3
 800517e:	781b      	ldrb	r3, [r3, #0]
}
 8005180:	0018      	movs	r0, r3
 8005182:	46bd      	mov	sp, r7
 8005184:	b006      	add	sp, #24
 8005186:	bdb0      	pop	{r4, r5, r7, pc}
 8005188:	00ffff3f 	.word	0x00ffff3f

0800518c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800518c:	b590      	push	{r4, r7, lr}
 800518e:	b089      	sub	sp, #36	@ 0x24
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005198:	4ba7      	ldr	r3, [pc, #668]	@ (8005438 <HAL_RTC_SetAlarm_IT+0x2ac>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	22fa      	movs	r2, #250	@ 0xfa
 800519e:	01d1      	lsls	r1, r2, #7
 80051a0:	0018      	movs	r0, r3
 80051a2:	f7fa ffbb 	bl	800011c <__udivsi3>
 80051a6:	0003      	movs	r3, r0
 80051a8:	001a      	movs	r2, r3
 80051aa:	0013      	movs	r3, r2
 80051ac:	015b      	lsls	r3, r3, #5
 80051ae:	1a9b      	subs	r3, r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	189b      	adds	r3, r3, r2
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2220      	movs	r2, #32
 80051c4:	5c9b      	ldrb	r3, [r3, r2]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d101      	bne.n	80051ce <HAL_RTC_SetAlarm_IT+0x42>
 80051ca:	2302      	movs	r3, #2
 80051cc:	e130      	b.n	8005430 <HAL_RTC_SetAlarm_IT+0x2a4>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2220      	movs	r2, #32
 80051d2:	2101      	movs	r1, #1
 80051d4:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2221      	movs	r2, #33	@ 0x21
 80051da:	2102      	movs	r1, #2
 80051dc:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d136      	bne.n	8005252 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2240      	movs	r2, #64	@ 0x40
 80051ec:	4013      	ands	r3, r2
 80051ee:	d102      	bne.n	80051f6 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	2200      	movs	r2, #0
 80051f4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	0018      	movs	r0, r3
 80051fc:	f000 fa14 	bl	8005628 <RTC_ByteToBcd2>
 8005200:	0003      	movs	r3, r0
 8005202:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	785b      	ldrb	r3, [r3, #1]
 8005208:	0018      	movs	r0, r3
 800520a:	f000 fa0d 	bl	8005628 <RTC_ByteToBcd2>
 800520e:	0003      	movs	r3, r0
 8005210:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005212:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	789b      	ldrb	r3, [r3, #2]
 8005218:	0018      	movs	r0, r3
 800521a:	f000 fa05 	bl	8005628 <RTC_ByteToBcd2>
 800521e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005220:	0022      	movs	r2, r4
 8005222:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	78db      	ldrb	r3, [r3, #3]
 8005228:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800522a:	431a      	orrs	r2, r3
 800522c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2220      	movs	r2, #32
 8005232:	5c9b      	ldrb	r3, [r3, r2]
 8005234:	0018      	movs	r0, r3
 8005236:	f000 f9f7 	bl	8005628 <RTC_ByteToBcd2>
 800523a:	0003      	movs	r3, r0
 800523c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800523e:	0022      	movs	r2, r4
 8005240:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005246:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800524c:	4313      	orrs	r3, r2
 800524e:	61fb      	str	r3, [r7, #28]
 8005250:	e022      	b.n	8005298 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	2240      	movs	r2, #64	@ 0x40
 800525a:	4013      	ands	r3, r2
 800525c:	d102      	bne.n	8005264 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2200      	movs	r2, #0
 8005262:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	785b      	ldrb	r3, [r3, #1]
 800526e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005270:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005276:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	78db      	ldrb	r3, [r3, #3]
 800527c:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800527e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2120      	movs	r1, #32
 8005284:	5c5b      	ldrb	r3, [r3, r1]
 8005286:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005288:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800528e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005294:	4313      	orrs	r3, r2
 8005296:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80052a0:	4313      	orrs	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	22ca      	movs	r2, #202	@ 0xca
 80052aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2253      	movs	r2, #83	@ 0x53
 80052b2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	429a      	cmp	r2, r3
 80052be:	d146      	bne.n	800534e <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	495c      	ldr	r1, [pc, #368]	@ (800543c <HAL_RTC_SetAlarm_IT+0x2b0>)
 80052cc:	400a      	ands	r2, r1
 80052ce:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	22ff      	movs	r2, #255	@ 0xff
 80052d8:	401a      	ands	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4958      	ldr	r1, [pc, #352]	@ (8005440 <HAL_RTC_SetAlarm_IT+0x2b4>)
 80052e0:	430a      	orrs	r2, r1
 80052e2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10d      	bne.n	800530c <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	22ff      	movs	r2, #255	@ 0xff
 80052f6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2221      	movs	r2, #33	@ 0x21
 80052fc:	2103      	movs	r1, #3
 80052fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	2100      	movs	r1, #0
 8005306:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e091      	b.n	8005430 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	2201      	movs	r2, #1
 8005314:	4013      	ands	r3, r2
 8005316:	d0e5      	beq.n	80052e4 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	69fa      	ldr	r2, [r7, #28]
 800531e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2180      	movs	r1, #128	@ 0x80
 8005334:	0049      	lsls	r1, r1, #1
 8005336:	430a      	orrs	r2, r1
 8005338:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2180      	movs	r1, #128	@ 0x80
 8005346:	0149      	lsls	r1, r1, #5
 8005348:	430a      	orrs	r2, r1
 800534a:	609a      	str	r2, [r3, #8]
 800534c:	e055      	b.n	80053fa <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	689a      	ldr	r2, [r3, #8]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	493a      	ldr	r1, [pc, #232]	@ (8005444 <HAL_RTC_SetAlarm_IT+0x2b8>)
 800535a:	400a      	ands	r2, r1
 800535c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	22ff      	movs	r2, #255	@ 0xff
 8005366:	401a      	ands	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4936      	ldr	r1, [pc, #216]	@ (8005448 <HAL_RTC_SetAlarm_IT+0x2bc>)
 800536e:	430a      	orrs	r2, r1
 8005370:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005372:	4b31      	ldr	r3, [pc, #196]	@ (8005438 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	22fa      	movs	r2, #250	@ 0xfa
 8005378:	01d1      	lsls	r1, r2, #7
 800537a:	0018      	movs	r0, r3
 800537c:	f7fa fece 	bl	800011c <__udivsi3>
 8005380:	0003      	movs	r3, r0
 8005382:	001a      	movs	r2, r3
 8005384:	0013      	movs	r3, r2
 8005386:	015b      	lsls	r3, r3, #5
 8005388:	1a9b      	subs	r3, r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	189b      	adds	r3, r3, r2
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	3b01      	subs	r3, #1
 8005396:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10d      	bne.n	80053ba <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	22ff      	movs	r2, #255	@ 0xff
 80053a4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2221      	movs	r2, #33	@ 0x21
 80053aa:	2103      	movs	r1, #3
 80053ac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2220      	movs	r2, #32
 80053b2:	2100      	movs	r1, #0
 80053b4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e03a      	b.n	8005430 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	2202      	movs	r2, #2
 80053c2:	4013      	ands	r3, r2
 80053c4:	d0e5      	beq.n	8005392 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69fa      	ldr	r2, [r7, #28]
 80053cc:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2180      	movs	r1, #128	@ 0x80
 80053e2:	0089      	lsls	r1, r1, #2
 80053e4:	430a      	orrs	r2, r1
 80053e6:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2180      	movs	r1, #128	@ 0x80
 80053f4:	0189      	lsls	r1, r1, #6
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80053fa:	4b14      	ldr	r3, [pc, #80]	@ (800544c <HAL_RTC_SetAlarm_IT+0x2c0>)
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	4b13      	ldr	r3, [pc, #76]	@ (800544c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005400:	2180      	movs	r1, #128	@ 0x80
 8005402:	0289      	lsls	r1, r1, #10
 8005404:	430a      	orrs	r2, r1
 8005406:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005408:	4b10      	ldr	r3, [pc, #64]	@ (800544c <HAL_RTC_SetAlarm_IT+0x2c0>)
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	4b0f      	ldr	r3, [pc, #60]	@ (800544c <HAL_RTC_SetAlarm_IT+0x2c0>)
 800540e:	2180      	movs	r1, #128	@ 0x80
 8005410:	0289      	lsls	r1, r1, #10
 8005412:	430a      	orrs	r2, r1
 8005414:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	22ff      	movs	r2, #255	@ 0xff
 800541c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2221      	movs	r2, #33	@ 0x21
 8005422:	2101      	movs	r1, #1
 8005424:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	2100      	movs	r1, #0
 800542c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	0018      	movs	r0, r3
 8005432:	46bd      	mov	sp, r7
 8005434:	b009      	add	sp, #36	@ 0x24
 8005436:	bd90      	pop	{r4, r7, pc}
 8005438:	20000000 	.word	0x20000000
 800543c:	fffffeff 	.word	0xfffffeff
 8005440:	fffffe7f 	.word	0xfffffe7f
 8005444:	fffffdff 	.word	0xfffffdff
 8005448:	fffffd7f 	.word	0xfffffd7f
 800544c:	40010400 	.word	0x40010400

08005450 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005458:	4b21      	ldr	r3, [pc, #132]	@ (80054e0 <HAL_RTC_AlarmIRQHandler+0x90>)
 800545a:	2280      	movs	r2, #128	@ 0x80
 800545c:	0292      	lsls	r2, r2, #10
 800545e:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	2380      	movs	r3, #128	@ 0x80
 8005468:	015b      	lsls	r3, r3, #5
 800546a:	4013      	ands	r3, r2
 800546c:	d014      	beq.n	8005498 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68da      	ldr	r2, [r3, #12]
 8005474:	2380      	movs	r3, #128	@ 0x80
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	4013      	ands	r3, r2
 800547a:	d00d      	beq.n	8005498 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	22ff      	movs	r2, #255	@ 0xff
 8005484:	401a      	ands	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4916      	ldr	r1, [pc, #88]	@ (80054e4 <HAL_RTC_AlarmIRQHandler+0x94>)
 800548c:	430a      	orrs	r2, r1
 800548e:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	0018      	movs	r0, r3
 8005494:	f000 f82a 	bl	80054ec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	2380      	movs	r3, #128	@ 0x80
 80054a0:	019b      	lsls	r3, r3, #6
 80054a2:	4013      	ands	r3, r2
 80054a4:	d014      	beq.n	80054d0 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4013      	ands	r3, r2
 80054b2:	d00d      	beq.n	80054d0 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	22ff      	movs	r2, #255	@ 0xff
 80054bc:	401a      	ands	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4909      	ldr	r1, [pc, #36]	@ (80054e8 <HAL_RTC_AlarmIRQHandler+0x98>)
 80054c4:	430a      	orrs	r2, r1
 80054c6:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	0018      	movs	r0, r3
 80054cc:	f000 f8cd 	bl	800566a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2221      	movs	r2, #33	@ 0x21
 80054d4:	2101      	movs	r1, #1
 80054d6:	5499      	strb	r1, [r3, r2]
}
 80054d8:	46c0      	nop			@ (mov r8, r8)
 80054da:	46bd      	mov	sp, r7
 80054dc:	b002      	add	sp, #8
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40010400 	.word	0x40010400
 80054e4:	fffffe7f 	.word	0xfffffe7f
 80054e8:	fffffd7f 	.word	0xfffffd7f

080054ec <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80054f4:	46c0      	nop			@ (mov r8, r8)
 80054f6:	46bd      	mov	sp, r7
 80054f8:	b002      	add	sp, #8
 80054fa:	bd80      	pop	{r7, pc}

080054fc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005504:	2300      	movs	r3, #0
 8005506:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a0e      	ldr	r2, [pc, #56]	@ (8005548 <HAL_RTC_WaitForSynchro+0x4c>)
 800550e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005510:	f7fb fe04 	bl	800111c <HAL_GetTick>
 8005514:	0003      	movs	r3, r0
 8005516:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005518:	e00a      	b.n	8005530 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800551a:	f7fb fdff 	bl	800111c <HAL_GetTick>
 800551e:	0002      	movs	r2, r0
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	1ad2      	subs	r2, r2, r3
 8005524:	23fa      	movs	r3, #250	@ 0xfa
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	429a      	cmp	r2, r3
 800552a:	d901      	bls.n	8005530 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e006      	b.n	800553e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	2220      	movs	r2, #32
 8005538:	4013      	ands	r3, r2
 800553a:	d0ee      	beq.n	800551a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	0018      	movs	r0, r3
 8005540:	46bd      	mov	sp, r7
 8005542:	b004      	add	sp, #16
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			@ (mov r8, r8)
 8005548:	0001ff5f 	.word	0x0001ff5f

0800554c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005558:	230f      	movs	r3, #15
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	2200      	movs	r2, #0
 800555e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2240      	movs	r2, #64	@ 0x40
 8005568:	4013      	ands	r3, r2
 800556a:	d12c      	bne.n	80055c6 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2180      	movs	r1, #128	@ 0x80
 8005578:	430a      	orrs	r2, r1
 800557a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800557c:	f7fb fdce 	bl	800111c <HAL_GetTick>
 8005580:	0003      	movs	r3, r0
 8005582:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005584:	e014      	b.n	80055b0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005586:	f7fb fdc9 	bl	800111c <HAL_GetTick>
 800558a:	0002      	movs	r2, r0
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	1ad2      	subs	r2, r2, r3
 8005590:	200f      	movs	r0, #15
 8005592:	183b      	adds	r3, r7, r0
 8005594:	1839      	adds	r1, r7, r0
 8005596:	7809      	ldrb	r1, [r1, #0]
 8005598:	7019      	strb	r1, [r3, #0]
 800559a:	23fa      	movs	r3, #250	@ 0xfa
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	429a      	cmp	r2, r3
 80055a0:	d906      	bls.n	80055b0 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2221      	movs	r2, #33	@ 0x21
 80055a6:	2104      	movs	r1, #4
 80055a8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80055aa:	183b      	adds	r3, r7, r0
 80055ac:	2201      	movs	r2, #1
 80055ae:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	2240      	movs	r2, #64	@ 0x40
 80055b8:	4013      	ands	r3, r2
 80055ba:	d104      	bne.n	80055c6 <RTC_EnterInitMode+0x7a>
 80055bc:	230f      	movs	r3, #15
 80055be:	18fb      	adds	r3, r7, r3
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d1df      	bne.n	8005586 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80055c6:	230f      	movs	r3, #15
 80055c8:	18fb      	adds	r3, r7, r3
 80055ca:	781b      	ldrb	r3, [r3, #0]
}
 80055cc:	0018      	movs	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	b004      	add	sp, #16
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80055d4:	b590      	push	{r4, r7, lr}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055dc:	240f      	movs	r4, #15
 80055de:	193b      	adds	r3, r7, r4
 80055e0:	2200      	movs	r2, #0
 80055e2:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2180      	movs	r1, #128	@ 0x80
 80055f0:	438a      	bics	r2, r1
 80055f2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2220      	movs	r2, #32
 80055fc:	4013      	ands	r3, r2
 80055fe:	d10c      	bne.n	800561a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	0018      	movs	r0, r3
 8005604:	f7ff ff7a 	bl	80054fc <HAL_RTC_WaitForSynchro>
 8005608:	1e03      	subs	r3, r0, #0
 800560a:	d006      	beq.n	800561a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2221      	movs	r2, #33	@ 0x21
 8005610:	2104      	movs	r1, #4
 8005612:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8005614:	193b      	adds	r3, r7, r4
 8005616:	2201      	movs	r2, #1
 8005618:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800561a:	230f      	movs	r3, #15
 800561c:	18fb      	adds	r3, r7, r3
 800561e:	781b      	ldrb	r3, [r3, #0]
}
 8005620:	0018      	movs	r0, r3
 8005622:	46bd      	mov	sp, r7
 8005624:	b005      	add	sp, #20
 8005626:	bd90      	pop	{r4, r7, pc}

08005628 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	0002      	movs	r2, r0
 8005630:	1dfb      	adds	r3, r7, #7
 8005632:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005638:	e007      	b.n	800564a <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	3301      	adds	r3, #1
 800563e:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005640:	1dfb      	adds	r3, r7, #7
 8005642:	1dfa      	adds	r2, r7, #7
 8005644:	7812      	ldrb	r2, [r2, #0]
 8005646:	3a0a      	subs	r2, #10
 8005648:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800564a:	1dfb      	adds	r3, r7, #7
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	2b09      	cmp	r3, #9
 8005650:	d8f3      	bhi.n	800563a <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	b2db      	uxtb	r3, r3
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	b2da      	uxtb	r2, r3
 800565a:	1dfb      	adds	r3, r7, #7
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	4313      	orrs	r3, r2
 8005660:	b2db      	uxtb	r3, r3
}
 8005662:	0018      	movs	r0, r3
 8005664:	46bd      	mov	sp, r7
 8005666:	b004      	add	sp, #16
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b082      	sub	sp, #8
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005672:	46c0      	nop			@ (mov r8, r8)
 8005674:	46bd      	mov	sp, r7
 8005676:	b002      	add	sp, #8
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e083      	b.n	8005796 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005692:	2b00      	cmp	r3, #0
 8005694:	d109      	bne.n	80056aa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	2382      	movs	r3, #130	@ 0x82
 800569c:	005b      	lsls	r3, r3, #1
 800569e:	429a      	cmp	r2, r3
 80056a0:	d009      	beq.n	80056b6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	61da      	str	r2, [r3, #28]
 80056a8:	e005      	b.n	80056b6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2251      	movs	r2, #81	@ 0x51
 80056c0:	5c9b      	ldrb	r3, [r3, r2]
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d107      	bne.n	80056d8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2250      	movs	r2, #80	@ 0x50
 80056cc:	2100      	movs	r1, #0
 80056ce:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	0018      	movs	r0, r3
 80056d4:	f7fb faec 	bl	8000cb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2251      	movs	r2, #81	@ 0x51
 80056dc:	2102      	movs	r1, #2
 80056de:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2140      	movs	r1, #64	@ 0x40
 80056ec:	438a      	bics	r2, r1
 80056ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	2382      	movs	r3, #130	@ 0x82
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	401a      	ands	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6899      	ldr	r1, [r3, #8]
 80056fe:	2384      	movs	r3, #132	@ 0x84
 8005700:	021b      	lsls	r3, r3, #8
 8005702:	400b      	ands	r3, r1
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68d9      	ldr	r1, [r3, #12]
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	011b      	lsls	r3, r3, #4
 800570e:	400b      	ands	r3, r1
 8005710:	431a      	orrs	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	2102      	movs	r1, #2
 8005718:	400b      	ands	r3, r1
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	2101      	movs	r1, #1
 8005722:	400b      	ands	r3, r1
 8005724:	431a      	orrs	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6999      	ldr	r1, [r3, #24]
 800572a:	2380      	movs	r3, #128	@ 0x80
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	400b      	ands	r3, r1
 8005730:	431a      	orrs	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	2138      	movs	r1, #56	@ 0x38
 8005738:	400b      	ands	r3, r1
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	2180      	movs	r1, #128	@ 0x80
 8005742:	400b      	ands	r3, r1
 8005744:	431a      	orrs	r2, r3
 8005746:	0011      	movs	r1, r2
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800574c:	2380      	movs	r3, #128	@ 0x80
 800574e:	019b      	lsls	r3, r3, #6
 8005750:	401a      	ands	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	0c1b      	lsrs	r3, r3, #16
 8005760:	2204      	movs	r2, #4
 8005762:	4013      	ands	r3, r2
 8005764:	0019      	movs	r1, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576a:	2210      	movs	r2, #16
 800576c:	401a      	ands	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	69da      	ldr	r2, [r3, #28]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4907      	ldr	r1, [pc, #28]	@ (80057a0 <HAL_SPI_Init+0x124>)
 8005782:	400a      	ands	r2, r1
 8005784:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2251      	movs	r2, #81	@ 0x51
 8005790:	2101      	movs	r1, #1
 8005792:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	0018      	movs	r0, r3
 8005798:	46bd      	mov	sp, r7
 800579a:	b002      	add	sp, #8
 800579c:	bd80      	pop	{r7, pc}
 800579e:	46c0      	nop			@ (mov r8, r8)
 80057a0:	fffff7ff 	.word	0xfffff7ff

080057a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e044      	b.n	8005840 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d107      	bne.n	80057ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2278      	movs	r2, #120	@ 0x78
 80057c2:	2100      	movs	r1, #0
 80057c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f7fb fad7 	bl	8000d7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2224      	movs	r2, #36	@ 0x24
 80057d2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2101      	movs	r1, #1
 80057e0:	438a      	bics	r2, r1
 80057e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d003      	beq.n	80057f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	0018      	movs	r0, r3
 80057f0:	f000 fe86 	bl	8006500 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	0018      	movs	r0, r3
 80057f8:	f000 fbe4 	bl	8005fc4 <UART_SetConfig>
 80057fc:	0003      	movs	r3, r0
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d101      	bne.n	8005806 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e01c      	b.n	8005840 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	490d      	ldr	r1, [pc, #52]	@ (8005848 <HAL_UART_Init+0xa4>)
 8005812:	400a      	ands	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	212a      	movs	r1, #42	@ 0x2a
 8005822:	438a      	bics	r2, r1
 8005824:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2101      	movs	r1, #1
 8005832:	430a      	orrs	r2, r1
 8005834:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	0018      	movs	r0, r3
 800583a:	f000 ff15 	bl	8006668 <UART_CheckIdleState>
 800583e:	0003      	movs	r3, r0
}
 8005840:	0018      	movs	r0, r3
 8005842:	46bd      	mov	sp, r7
 8005844:	b002      	add	sp, #8
 8005846:	bd80      	pop	{r7, pc}
 8005848:	ffffb7ff 	.word	0xffffb7ff

0800584c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b08a      	sub	sp, #40	@ 0x28
 8005850:	af02      	add	r7, sp, #8
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	603b      	str	r3, [r7, #0]
 8005858:	1dbb      	adds	r3, r7, #6
 800585a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005860:	2b20      	cmp	r3, #32
 8005862:	d000      	beq.n	8005866 <HAL_UART_Transmit+0x1a>
 8005864:	e08c      	b.n	8005980 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <HAL_UART_Transmit+0x28>
 800586c:	1dbb      	adds	r3, r7, #6
 800586e:	881b      	ldrh	r3, [r3, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e084      	b.n	8005982 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	2380      	movs	r3, #128	@ 0x80
 800587e:	015b      	lsls	r3, r3, #5
 8005880:	429a      	cmp	r2, r3
 8005882:	d109      	bne.n	8005898 <HAL_UART_Transmit+0x4c>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d105      	bne.n	8005898 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2201      	movs	r2, #1
 8005890:	4013      	ands	r3, r2
 8005892:	d001      	beq.n	8005898 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e074      	b.n	8005982 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2284      	movs	r2, #132	@ 0x84
 800589c:	2100      	movs	r1, #0
 800589e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2221      	movs	r2, #33	@ 0x21
 80058a4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058a6:	f7fb fc39 	bl	800111c <HAL_GetTick>
 80058aa:	0003      	movs	r3, r0
 80058ac:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	1dba      	adds	r2, r7, #6
 80058b2:	2150      	movs	r1, #80	@ 0x50
 80058b4:	8812      	ldrh	r2, [r2, #0]
 80058b6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	1dba      	adds	r2, r7, #6
 80058bc:	2152      	movs	r1, #82	@ 0x52
 80058be:	8812      	ldrh	r2, [r2, #0]
 80058c0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	689a      	ldr	r2, [r3, #8]
 80058c6:	2380      	movs	r3, #128	@ 0x80
 80058c8:	015b      	lsls	r3, r3, #5
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d108      	bne.n	80058e0 <HAL_UART_Transmit+0x94>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d104      	bne.n	80058e0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	61bb      	str	r3, [r7, #24]
 80058de:	e003      	b.n	80058e8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058e8:	e02f      	b.n	800594a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	0013      	movs	r3, r2
 80058f4:	2200      	movs	r2, #0
 80058f6:	2180      	movs	r1, #128	@ 0x80
 80058f8:	f000 ff5e 	bl	80067b8 <UART_WaitOnFlagUntilTimeout>
 80058fc:	1e03      	subs	r3, r0, #0
 80058fe:	d004      	beq.n	800590a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e03b      	b.n	8005982 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10b      	bne.n	8005928 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	881b      	ldrh	r3, [r3, #0]
 8005914:	001a      	movs	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	05d2      	lsls	r2, r2, #23
 800591c:	0dd2      	lsrs	r2, r2, #23
 800591e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	3302      	adds	r3, #2
 8005924:	61bb      	str	r3, [r7, #24]
 8005926:	e007      	b.n	8005938 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	781a      	ldrb	r2, [r3, #0]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	3301      	adds	r3, #1
 8005936:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2252      	movs	r2, #82	@ 0x52
 800593c:	5a9b      	ldrh	r3, [r3, r2]
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b299      	uxth	r1, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2252      	movs	r2, #82	@ 0x52
 8005948:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2252      	movs	r2, #82	@ 0x52
 800594e:	5a9b      	ldrh	r3, [r3, r2]
 8005950:	b29b      	uxth	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1c9      	bne.n	80058ea <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	9300      	str	r3, [sp, #0]
 800595e:	0013      	movs	r3, r2
 8005960:	2200      	movs	r2, #0
 8005962:	2140      	movs	r1, #64	@ 0x40
 8005964:	f000 ff28 	bl	80067b8 <UART_WaitOnFlagUntilTimeout>
 8005968:	1e03      	subs	r3, r0, #0
 800596a:	d004      	beq.n	8005976 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e005      	b.n	8005982 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2220      	movs	r2, #32
 800597a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800597c:	2300      	movs	r3, #0
 800597e:	e000      	b.n	8005982 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005980:	2302      	movs	r3, #2
  }
}
 8005982:	0018      	movs	r0, r3
 8005984:	46bd      	mov	sp, r7
 8005986:	b008      	add	sp, #32
 8005988:	bd80      	pop	{r7, pc}
	...

0800598c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800598c:	b590      	push	{r4, r7, lr}
 800598e:	b0ab      	sub	sp, #172	@ 0xac
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	22a4      	movs	r2, #164	@ 0xa4
 800599c:	18b9      	adds	r1, r7, r2
 800599e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	20a0      	movs	r0, #160	@ 0xa0
 80059a8:	1839      	adds	r1, r7, r0
 80059aa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	219c      	movs	r1, #156	@ 0x9c
 80059b4:	1879      	adds	r1, r7, r1
 80059b6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059b8:	0011      	movs	r1, r2
 80059ba:	18bb      	adds	r3, r7, r2
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a99      	ldr	r2, [pc, #612]	@ (8005c24 <HAL_UART_IRQHandler+0x298>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	2298      	movs	r2, #152	@ 0x98
 80059c4:	18bc      	adds	r4, r7, r2
 80059c6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80059c8:	18bb      	adds	r3, r7, r2
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d114      	bne.n	80059fa <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80059d0:	187b      	adds	r3, r7, r1
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2220      	movs	r2, #32
 80059d6:	4013      	ands	r3, r2
 80059d8:	d00f      	beq.n	80059fa <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059da:	183b      	adds	r3, r7, r0
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2220      	movs	r2, #32
 80059e0:	4013      	ands	r3, r2
 80059e2:	d00a      	beq.n	80059fa <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d100      	bne.n	80059ee <HAL_UART_IRQHandler+0x62>
 80059ec:	e2be      	b.n	8005f6c <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	0010      	movs	r0, r2
 80059f6:	4798      	blx	r3
      }
      return;
 80059f8:	e2b8      	b.n	8005f6c <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80059fa:	2398      	movs	r3, #152	@ 0x98
 80059fc:	18fb      	adds	r3, r7, r3
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d100      	bne.n	8005a06 <HAL_UART_IRQHandler+0x7a>
 8005a04:	e114      	b.n	8005c30 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005a06:	239c      	movs	r3, #156	@ 0x9c
 8005a08:	18fb      	adds	r3, r7, r3
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	4013      	ands	r3, r2
 8005a10:	d106      	bne.n	8005a20 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005a12:	23a0      	movs	r3, #160	@ 0xa0
 8005a14:	18fb      	adds	r3, r7, r3
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a83      	ldr	r2, [pc, #524]	@ (8005c28 <HAL_UART_IRQHandler+0x29c>)
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	d100      	bne.n	8005a20 <HAL_UART_IRQHandler+0x94>
 8005a1e:	e107      	b.n	8005c30 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a20:	23a4      	movs	r3, #164	@ 0xa4
 8005a22:	18fb      	adds	r3, r7, r3
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2201      	movs	r2, #1
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d012      	beq.n	8005a52 <HAL_UART_IRQHandler+0xc6>
 8005a2c:	23a0      	movs	r3, #160	@ 0xa0
 8005a2e:	18fb      	adds	r3, r7, r3
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	2380      	movs	r3, #128	@ 0x80
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	4013      	ands	r3, r2
 8005a38:	d00b      	beq.n	8005a52 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2284      	movs	r2, #132	@ 0x84
 8005a46:	589b      	ldr	r3, [r3, r2]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	431a      	orrs	r2, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2184      	movs	r1, #132	@ 0x84
 8005a50:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a52:	23a4      	movs	r3, #164	@ 0xa4
 8005a54:	18fb      	adds	r3, r7, r3
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2202      	movs	r2, #2
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	d011      	beq.n	8005a82 <HAL_UART_IRQHandler+0xf6>
 8005a5e:	239c      	movs	r3, #156	@ 0x9c
 8005a60:	18fb      	adds	r3, r7, r3
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2201      	movs	r2, #1
 8005a66:	4013      	ands	r3, r2
 8005a68:	d00b      	beq.n	8005a82 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2202      	movs	r2, #2
 8005a70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2284      	movs	r2, #132	@ 0x84
 8005a76:	589b      	ldr	r3, [r3, r2]
 8005a78:	2204      	movs	r2, #4
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2184      	movs	r1, #132	@ 0x84
 8005a80:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a82:	23a4      	movs	r3, #164	@ 0xa4
 8005a84:	18fb      	adds	r3, r7, r3
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2204      	movs	r2, #4
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	d011      	beq.n	8005ab2 <HAL_UART_IRQHandler+0x126>
 8005a8e:	239c      	movs	r3, #156	@ 0x9c
 8005a90:	18fb      	adds	r3, r7, r3
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2201      	movs	r2, #1
 8005a96:	4013      	ands	r3, r2
 8005a98:	d00b      	beq.n	8005ab2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2204      	movs	r2, #4
 8005aa0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2284      	movs	r2, #132	@ 0x84
 8005aa6:	589b      	ldr	r3, [r3, r2]
 8005aa8:	2202      	movs	r2, #2
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2184      	movs	r1, #132	@ 0x84
 8005ab0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ab2:	23a4      	movs	r3, #164	@ 0xa4
 8005ab4:	18fb      	adds	r3, r7, r3
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2208      	movs	r2, #8
 8005aba:	4013      	ands	r3, r2
 8005abc:	d017      	beq.n	8005aee <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005abe:	23a0      	movs	r3, #160	@ 0xa0
 8005ac0:	18fb      	adds	r3, r7, r3
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	d105      	bne.n	8005ad6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005aca:	239c      	movs	r3, #156	@ 0x9c
 8005acc:	18fb      	adds	r3, r7, r3
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ad4:	d00b      	beq.n	8005aee <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2208      	movs	r2, #8
 8005adc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2284      	movs	r2, #132	@ 0x84
 8005ae2:	589b      	ldr	r3, [r3, r2]
 8005ae4:	2208      	movs	r2, #8
 8005ae6:	431a      	orrs	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2184      	movs	r1, #132	@ 0x84
 8005aec:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005aee:	23a4      	movs	r3, #164	@ 0xa4
 8005af0:	18fb      	adds	r3, r7, r3
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	2380      	movs	r3, #128	@ 0x80
 8005af6:	011b      	lsls	r3, r3, #4
 8005af8:	4013      	ands	r3, r2
 8005afa:	d013      	beq.n	8005b24 <HAL_UART_IRQHandler+0x198>
 8005afc:	23a0      	movs	r3, #160	@ 0xa0
 8005afe:	18fb      	adds	r3, r7, r3
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	2380      	movs	r3, #128	@ 0x80
 8005b04:	04db      	lsls	r3, r3, #19
 8005b06:	4013      	ands	r3, r2
 8005b08:	d00c      	beq.n	8005b24 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2280      	movs	r2, #128	@ 0x80
 8005b10:	0112      	lsls	r2, r2, #4
 8005b12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2284      	movs	r2, #132	@ 0x84
 8005b18:	589b      	ldr	r3, [r3, r2]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2184      	movs	r1, #132	@ 0x84
 8005b22:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2284      	movs	r2, #132	@ 0x84
 8005b28:	589b      	ldr	r3, [r3, r2]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d100      	bne.n	8005b30 <HAL_UART_IRQHandler+0x1a4>
 8005b2e:	e21f      	b.n	8005f70 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b30:	23a4      	movs	r3, #164	@ 0xa4
 8005b32:	18fb      	adds	r3, r7, r3
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2220      	movs	r2, #32
 8005b38:	4013      	ands	r3, r2
 8005b3a:	d00e      	beq.n	8005b5a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b3c:	23a0      	movs	r3, #160	@ 0xa0
 8005b3e:	18fb      	adds	r3, r7, r3
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2220      	movs	r2, #32
 8005b44:	4013      	ands	r3, r2
 8005b46:	d008      	beq.n	8005b5a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d004      	beq.n	8005b5a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	0010      	movs	r0, r2
 8005b58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2284      	movs	r2, #132	@ 0x84
 8005b5e:	589b      	ldr	r3, [r3, r2]
 8005b60:	2194      	movs	r1, #148	@ 0x94
 8005b62:	187a      	adds	r2, r7, r1
 8005b64:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2240      	movs	r2, #64	@ 0x40
 8005b6e:	4013      	ands	r3, r2
 8005b70:	2b40      	cmp	r3, #64	@ 0x40
 8005b72:	d004      	beq.n	8005b7e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b74:	187b      	adds	r3, r7, r1
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2228      	movs	r2, #40	@ 0x28
 8005b7a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b7c:	d047      	beq.n	8005c0e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	0018      	movs	r0, r3
 8005b82:	f000 fe89 	bl	8006898 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2240      	movs	r2, #64	@ 0x40
 8005b8e:	4013      	ands	r3, r2
 8005b90:	2b40      	cmp	r3, #64	@ 0x40
 8005b92:	d137      	bne.n	8005c04 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b94:	f3ef 8310 	mrs	r3, PRIMASK
 8005b98:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9c:	2090      	movs	r0, #144	@ 0x90
 8005b9e:	183a      	adds	r2, r7, r0
 8005ba0:	6013      	str	r3, [r2, #0]
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ba8:	f383 8810 	msr	PRIMASK, r3
}
 8005bac:	46c0      	nop			@ (mov r8, r8)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2140      	movs	r1, #64	@ 0x40
 8005bba:	438a      	bics	r2, r1
 8005bbc:	609a      	str	r2, [r3, #8]
 8005bbe:	183b      	adds	r3, r7, r0
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bc6:	f383 8810 	msr	PRIMASK, r3
}
 8005bca:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d012      	beq.n	8005bfa <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd8:	4a14      	ldr	r2, [pc, #80]	@ (8005c2c <HAL_UART_IRQHandler+0x2a0>)
 8005bda:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005be0:	0018      	movs	r0, r3
 8005be2:	f7fb fcc5 	bl	8001570 <HAL_DMA_Abort_IT>
 8005be6:	1e03      	subs	r3, r0, #0
 8005be8:	d01a      	beq.n	8005c20 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf4:	0018      	movs	r0, r3
 8005bf6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bf8:	e012      	b.n	8005c20 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f000 f9cd 	bl	8005f9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c02:	e00d      	b.n	8005c20 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	0018      	movs	r0, r3
 8005c08:	f000 f9c8 	bl	8005f9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c0c:	e008      	b.n	8005c20 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	0018      	movs	r0, r3
 8005c12:	f000 f9c3 	bl	8005f9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2284      	movs	r2, #132	@ 0x84
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005c1e:	e1a7      	b.n	8005f70 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c20:	46c0      	nop			@ (mov r8, r8)
    return;
 8005c22:	e1a5      	b.n	8005f70 <HAL_UART_IRQHandler+0x5e4>
 8005c24:	0000080f 	.word	0x0000080f
 8005c28:	04000120 	.word	0x04000120
 8005c2c:	08006961 	.word	0x08006961

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d000      	beq.n	8005c3a <HAL_UART_IRQHandler+0x2ae>
 8005c38:	e159      	b.n	8005eee <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c3a:	23a4      	movs	r3, #164	@ 0xa4
 8005c3c:	18fb      	adds	r3, r7, r3
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2210      	movs	r2, #16
 8005c42:	4013      	ands	r3, r2
 8005c44:	d100      	bne.n	8005c48 <HAL_UART_IRQHandler+0x2bc>
 8005c46:	e152      	b.n	8005eee <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c48:	23a0      	movs	r3, #160	@ 0xa0
 8005c4a:	18fb      	adds	r3, r7, r3
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2210      	movs	r2, #16
 8005c50:	4013      	ands	r3, r2
 8005c52:	d100      	bne.n	8005c56 <HAL_UART_IRQHandler+0x2ca>
 8005c54:	e14b      	b.n	8005eee <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2210      	movs	r2, #16
 8005c5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	2240      	movs	r2, #64	@ 0x40
 8005c66:	4013      	ands	r3, r2
 8005c68:	2b40      	cmp	r3, #64	@ 0x40
 8005c6a:	d000      	beq.n	8005c6e <HAL_UART_IRQHandler+0x2e2>
 8005c6c:	e0bf      	b.n	8005dee <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	217e      	movs	r1, #126	@ 0x7e
 8005c78:	187b      	adds	r3, r7, r1
 8005c7a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005c7c:	187b      	adds	r3, r7, r1
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d100      	bne.n	8005c86 <HAL_UART_IRQHandler+0x2fa>
 8005c84:	e095      	b.n	8005db2 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2258      	movs	r2, #88	@ 0x58
 8005c8a:	5a9b      	ldrh	r3, [r3, r2]
 8005c8c:	187a      	adds	r2, r7, r1
 8005c8e:	8812      	ldrh	r2, [r2, #0]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d300      	bcc.n	8005c96 <HAL_UART_IRQHandler+0x30a>
 8005c94:	e08d      	b.n	8005db2 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	187a      	adds	r2, r7, r1
 8005c9a:	215a      	movs	r1, #90	@ 0x5a
 8005c9c:	8812      	ldrh	r2, [r2, #0]
 8005c9e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2220      	movs	r2, #32
 8005caa:	4013      	ands	r3, r2
 8005cac:	d16f      	bne.n	8005d8e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cae:	f3ef 8310 	mrs	r3, PRIMASK
 8005cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cb8:	2301      	movs	r3, #1
 8005cba:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cbe:	f383 8810 	msr	PRIMASK, r3
}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	49ad      	ldr	r1, [pc, #692]	@ (8005f84 <HAL_UART_IRQHandler+0x5f8>)
 8005cd0:	400a      	ands	r2, r1
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cda:	f383 8810 	msr	PRIMASK, r3
}
 8005cde:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ce8:	677b      	str	r3, [r7, #116]	@ 0x74
 8005cea:	2301      	movs	r3, #1
 8005cec:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cf0:	f383 8810 	msr	PRIMASK, r3
}
 8005cf4:	46c0      	nop			@ (mov r8, r8)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	689a      	ldr	r2, [r3, #8]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2101      	movs	r1, #1
 8005d02:	438a      	bics	r2, r1
 8005d04:	609a      	str	r2, [r3, #8]
 8005d06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d08:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d0c:	f383 8810 	msr	PRIMASK, r3
}
 8005d10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d12:	f3ef 8310 	mrs	r3, PRIMASK
 8005d16:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005d18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d1a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d22:	f383 8810 	msr	PRIMASK, r3
}
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2140      	movs	r1, #64	@ 0x40
 8005d34:	438a      	bics	r2, r1
 8005d36:	609a      	str	r2, [r3, #8]
 8005d38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d3a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d3e:	f383 8810 	msr	PRIMASK, r3
}
 8005d42:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2280      	movs	r2, #128	@ 0x80
 8005d48:	2120      	movs	r1, #32
 8005d4a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d52:	f3ef 8310 	mrs	r3, PRIMASK
 8005d56:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005d58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d62:	f383 8810 	msr	PRIMASK, r3
}
 8005d66:	46c0      	nop			@ (mov r8, r8)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2110      	movs	r1, #16
 8005d74:	438a      	bics	r2, r1
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d7e:	f383 8810 	msr	PRIMASK, r3
}
 8005d82:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f7fb fbb1 	bl	80014f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2202      	movs	r2, #2
 8005d92:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2258      	movs	r2, #88	@ 0x58
 8005d98:	5a9a      	ldrh	r2, [r3, r2]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	215a      	movs	r1, #90	@ 0x5a
 8005d9e:	5a5b      	ldrh	r3, [r3, r1]
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	0011      	movs	r1, r2
 8005daa:	0018      	movs	r0, r3
 8005dac:	f000 f8fe 	bl	8005fac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005db0:	e0e0      	b.n	8005f74 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2258      	movs	r2, #88	@ 0x58
 8005db6:	5a9b      	ldrh	r3, [r3, r2]
 8005db8:	227e      	movs	r2, #126	@ 0x7e
 8005dba:	18ba      	adds	r2, r7, r2
 8005dbc:	8812      	ldrh	r2, [r2, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d000      	beq.n	8005dc4 <HAL_UART_IRQHandler+0x438>
 8005dc2:	e0d7      	b.n	8005f74 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2220      	movs	r2, #32
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b20      	cmp	r3, #32
 8005dd2:	d000      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x44a>
 8005dd4:	e0ce      	b.n	8005f74 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2258      	movs	r2, #88	@ 0x58
 8005de0:	5a9a      	ldrh	r2, [r3, r2]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	0011      	movs	r1, r2
 8005de6:	0018      	movs	r0, r3
 8005de8:	f000 f8e0 	bl	8005fac <HAL_UARTEx_RxEventCallback>
      return;
 8005dec:	e0c2      	b.n	8005f74 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2258      	movs	r2, #88	@ 0x58
 8005df2:	5a99      	ldrh	r1, [r3, r2]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	225a      	movs	r2, #90	@ 0x5a
 8005df8:	5a9b      	ldrh	r3, [r3, r2]
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	208e      	movs	r0, #142	@ 0x8e
 8005dfe:	183b      	adds	r3, r7, r0
 8005e00:	1a8a      	subs	r2, r1, r2
 8005e02:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	225a      	movs	r2, #90	@ 0x5a
 8005e08:	5a9b      	ldrh	r3, [r3, r2]
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d100      	bne.n	8005e12 <HAL_UART_IRQHandler+0x486>
 8005e10:	e0b2      	b.n	8005f78 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8005e12:	183b      	adds	r3, r7, r0
 8005e14:	881b      	ldrh	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d100      	bne.n	8005e1c <HAL_UART_IRQHandler+0x490>
 8005e1a:	e0ad      	b.n	8005f78 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e1c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e20:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e22:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e24:	2488      	movs	r4, #136	@ 0x88
 8005e26:	193a      	adds	r2, r7, r4
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f383 8810 	msr	PRIMASK, r3
}
 8005e34:	46c0      	nop			@ (mov r8, r8)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4951      	ldr	r1, [pc, #324]	@ (8005f88 <HAL_UART_IRQHandler+0x5fc>)
 8005e42:	400a      	ands	r2, r1
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	193b      	adds	r3, r7, r4
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f383 8810 	msr	PRIMASK, r3
}
 8005e52:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e54:	f3ef 8310 	mrs	r3, PRIMASK
 8005e58:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e5a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5c:	2484      	movs	r4, #132	@ 0x84
 8005e5e:	193a      	adds	r2, r7, r4
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	2301      	movs	r3, #1
 8005e64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	f383 8810 	msr	PRIMASK, r3
}
 8005e6c:	46c0      	nop			@ (mov r8, r8)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689a      	ldr	r2, [r3, #8]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2101      	movs	r1, #1
 8005e7a:	438a      	bics	r2, r1
 8005e7c:	609a      	str	r2, [r3, #8]
 8005e7e:	193b      	adds	r3, r7, r4
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	f383 8810 	msr	PRIMASK, r3
}
 8005e8a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2280      	movs	r2, #128	@ 0x80
 8005e90:	2120      	movs	r1, #32
 8005e92:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea8:	2480      	movs	r4, #128	@ 0x80
 8005eaa:	193a      	adds	r2, r7, r4
 8005eac:	6013      	str	r3, [r2, #0]
 8005eae:	2301      	movs	r3, #1
 8005eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb4:	f383 8810 	msr	PRIMASK, r3
}
 8005eb8:	46c0      	nop			@ (mov r8, r8)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2110      	movs	r1, #16
 8005ec6:	438a      	bics	r2, r1
 8005ec8:	601a      	str	r2, [r3, #0]
 8005eca:	193b      	adds	r3, r7, r4
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed2:	f383 8810 	msr	PRIMASK, r3
}
 8005ed6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ede:	183b      	adds	r3, r7, r0
 8005ee0:	881a      	ldrh	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	0011      	movs	r1, r2
 8005ee6:	0018      	movs	r0, r3
 8005ee8:	f000 f860 	bl	8005fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005eec:	e044      	b.n	8005f78 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005eee:	23a4      	movs	r3, #164	@ 0xa4
 8005ef0:	18fb      	adds	r3, r7, r3
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	2380      	movs	r3, #128	@ 0x80
 8005ef6:	035b      	lsls	r3, r3, #13
 8005ef8:	4013      	ands	r3, r2
 8005efa:	d010      	beq.n	8005f1e <HAL_UART_IRQHandler+0x592>
 8005efc:	239c      	movs	r3, #156	@ 0x9c
 8005efe:	18fb      	adds	r3, r7, r3
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	2380      	movs	r3, #128	@ 0x80
 8005f04:	03db      	lsls	r3, r3, #15
 8005f06:	4013      	ands	r3, r2
 8005f08:	d009      	beq.n	8005f1e <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2280      	movs	r2, #128	@ 0x80
 8005f10:	0352      	lsls	r2, r2, #13
 8005f12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	0018      	movs	r0, r3
 8005f18:	f000 fd60 	bl	80069dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f1c:	e02f      	b.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f1e:	23a4      	movs	r3, #164	@ 0xa4
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2280      	movs	r2, #128	@ 0x80
 8005f26:	4013      	ands	r3, r2
 8005f28:	d00f      	beq.n	8005f4a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f2a:	23a0      	movs	r3, #160	@ 0xa0
 8005f2c:	18fb      	adds	r3, r7, r3
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2280      	movs	r2, #128	@ 0x80
 8005f32:	4013      	ands	r3, r2
 8005f34:	d009      	beq.n	8005f4a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d01e      	beq.n	8005f7c <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	0010      	movs	r0, r2
 8005f46:	4798      	blx	r3
    }
    return;
 8005f48:	e018      	b.n	8005f7c <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f4a:	23a4      	movs	r3, #164	@ 0xa4
 8005f4c:	18fb      	adds	r3, r7, r3
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2240      	movs	r2, #64	@ 0x40
 8005f52:	4013      	ands	r3, r2
 8005f54:	d013      	beq.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
 8005f56:	23a0      	movs	r3, #160	@ 0xa0
 8005f58:	18fb      	adds	r3, r7, r3
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2240      	movs	r2, #64	@ 0x40
 8005f5e:	4013      	ands	r3, r2
 8005f60:	d00d      	beq.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	0018      	movs	r0, r3
 8005f66:	f000 fd0e 	bl	8006986 <UART_EndTransmit_IT>
    return;
 8005f6a:	e008      	b.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
      return;
 8005f6c:	46c0      	nop			@ (mov r8, r8)
 8005f6e:	e006      	b.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
    return;
 8005f70:	46c0      	nop			@ (mov r8, r8)
 8005f72:	e004      	b.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
      return;
 8005f74:	46c0      	nop			@ (mov r8, r8)
 8005f76:	e002      	b.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
      return;
 8005f78:	46c0      	nop			@ (mov r8, r8)
 8005f7a:	e000      	b.n	8005f7e <HAL_UART_IRQHandler+0x5f2>
    return;
 8005f7c:	46c0      	nop			@ (mov r8, r8)
  }

}
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	b02b      	add	sp, #172	@ 0xac
 8005f82:	bd90      	pop	{r4, r7, pc}
 8005f84:	fffffeff 	.word	0xfffffeff
 8005f88:	fffffedf 	.word	0xfffffedf

08005f8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f94:	46c0      	nop			@ (mov r8, r8)
 8005f96:	46bd      	mov	sp, r7
 8005f98:	b002      	add	sp, #8
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fa4:	46c0      	nop			@ (mov r8, r8)
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	b002      	add	sp, #8
 8005faa:	bd80      	pop	{r7, pc}

08005fac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	000a      	movs	r2, r1
 8005fb6:	1cbb      	adds	r3, r7, #2
 8005fb8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fba:	46c0      	nop			@ (mov r8, r8)
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	b002      	add	sp, #8
 8005fc0:	bd80      	pop	{r7, pc}
	...

08005fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fc4:	b5b0      	push	{r4, r5, r7, lr}
 8005fc6:	b08e      	sub	sp, #56	@ 0x38
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fcc:	231a      	movs	r3, #26
 8005fce:	2218      	movs	r2, #24
 8005fd0:	189b      	adds	r3, r3, r2
 8005fd2:	19db      	adds	r3, r3, r7
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	689a      	ldr	r2, [r3, #8]
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4ac3      	ldr	r2, [pc, #780]	@ (8006304 <UART_SetConfig+0x340>)
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	0019      	movs	r1, r3
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006002:	430a      	orrs	r2, r1
 8006004:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	4abe      	ldr	r2, [pc, #760]	@ (8006308 <UART_SetConfig+0x344>)
 800600e:	4013      	ands	r3, r2
 8006010:	0019      	movs	r1, r3
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	430a      	orrs	r2, r1
 800601c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4ab8      	ldr	r2, [pc, #736]	@ (800630c <UART_SetConfig+0x348>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006034:	4313      	orrs	r3, r2
 8006036:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	4ab4      	ldr	r2, [pc, #720]	@ (8006310 <UART_SetConfig+0x34c>)
 8006040:	4013      	ands	r3, r2
 8006042:	0019      	movs	r1, r3
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800604a:	430a      	orrs	r2, r1
 800604c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4ab0      	ldr	r2, [pc, #704]	@ (8006314 <UART_SetConfig+0x350>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d131      	bne.n	80060bc <UART_SetConfig+0xf8>
 8006058:	4baf      	ldr	r3, [pc, #700]	@ (8006318 <UART_SetConfig+0x354>)
 800605a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800605c:	2203      	movs	r2, #3
 800605e:	4013      	ands	r3, r2
 8006060:	2b03      	cmp	r3, #3
 8006062:	d01d      	beq.n	80060a0 <UART_SetConfig+0xdc>
 8006064:	d823      	bhi.n	80060ae <UART_SetConfig+0xea>
 8006066:	2b02      	cmp	r3, #2
 8006068:	d00c      	beq.n	8006084 <UART_SetConfig+0xc0>
 800606a:	d820      	bhi.n	80060ae <UART_SetConfig+0xea>
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <UART_SetConfig+0xb2>
 8006070:	2b01      	cmp	r3, #1
 8006072:	d00e      	beq.n	8006092 <UART_SetConfig+0xce>
 8006074:	e01b      	b.n	80060ae <UART_SetConfig+0xea>
 8006076:	231b      	movs	r3, #27
 8006078:	2218      	movs	r2, #24
 800607a:	189b      	adds	r3, r3, r2
 800607c:	19db      	adds	r3, r3, r7
 800607e:	2201      	movs	r2, #1
 8006080:	701a      	strb	r2, [r3, #0]
 8006082:	e0b4      	b.n	80061ee <UART_SetConfig+0x22a>
 8006084:	231b      	movs	r3, #27
 8006086:	2218      	movs	r2, #24
 8006088:	189b      	adds	r3, r3, r2
 800608a:	19db      	adds	r3, r3, r7
 800608c:	2202      	movs	r2, #2
 800608e:	701a      	strb	r2, [r3, #0]
 8006090:	e0ad      	b.n	80061ee <UART_SetConfig+0x22a>
 8006092:	231b      	movs	r3, #27
 8006094:	2218      	movs	r2, #24
 8006096:	189b      	adds	r3, r3, r2
 8006098:	19db      	adds	r3, r3, r7
 800609a:	2204      	movs	r2, #4
 800609c:	701a      	strb	r2, [r3, #0]
 800609e:	e0a6      	b.n	80061ee <UART_SetConfig+0x22a>
 80060a0:	231b      	movs	r3, #27
 80060a2:	2218      	movs	r2, #24
 80060a4:	189b      	adds	r3, r3, r2
 80060a6:	19db      	adds	r3, r3, r7
 80060a8:	2208      	movs	r2, #8
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	e09f      	b.n	80061ee <UART_SetConfig+0x22a>
 80060ae:	231b      	movs	r3, #27
 80060b0:	2218      	movs	r2, #24
 80060b2:	189b      	adds	r3, r3, r2
 80060b4:	19db      	adds	r3, r3, r7
 80060b6:	2210      	movs	r2, #16
 80060b8:	701a      	strb	r2, [r3, #0]
 80060ba:	e098      	b.n	80061ee <UART_SetConfig+0x22a>
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a96      	ldr	r2, [pc, #600]	@ (800631c <UART_SetConfig+0x358>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d131      	bne.n	800612a <UART_SetConfig+0x166>
 80060c6:	4b94      	ldr	r3, [pc, #592]	@ (8006318 <UART_SetConfig+0x354>)
 80060c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ca:	220c      	movs	r2, #12
 80060cc:	4013      	ands	r3, r2
 80060ce:	2b0c      	cmp	r3, #12
 80060d0:	d01d      	beq.n	800610e <UART_SetConfig+0x14a>
 80060d2:	d823      	bhi.n	800611c <UART_SetConfig+0x158>
 80060d4:	2b08      	cmp	r3, #8
 80060d6:	d00c      	beq.n	80060f2 <UART_SetConfig+0x12e>
 80060d8:	d820      	bhi.n	800611c <UART_SetConfig+0x158>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d002      	beq.n	80060e4 <UART_SetConfig+0x120>
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d00e      	beq.n	8006100 <UART_SetConfig+0x13c>
 80060e2:	e01b      	b.n	800611c <UART_SetConfig+0x158>
 80060e4:	231b      	movs	r3, #27
 80060e6:	2218      	movs	r2, #24
 80060e8:	189b      	adds	r3, r3, r2
 80060ea:	19db      	adds	r3, r3, r7
 80060ec:	2200      	movs	r2, #0
 80060ee:	701a      	strb	r2, [r3, #0]
 80060f0:	e07d      	b.n	80061ee <UART_SetConfig+0x22a>
 80060f2:	231b      	movs	r3, #27
 80060f4:	2218      	movs	r2, #24
 80060f6:	189b      	adds	r3, r3, r2
 80060f8:	19db      	adds	r3, r3, r7
 80060fa:	2202      	movs	r2, #2
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	e076      	b.n	80061ee <UART_SetConfig+0x22a>
 8006100:	231b      	movs	r3, #27
 8006102:	2218      	movs	r2, #24
 8006104:	189b      	adds	r3, r3, r2
 8006106:	19db      	adds	r3, r3, r7
 8006108:	2204      	movs	r2, #4
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	e06f      	b.n	80061ee <UART_SetConfig+0x22a>
 800610e:	231b      	movs	r3, #27
 8006110:	2218      	movs	r2, #24
 8006112:	189b      	adds	r3, r3, r2
 8006114:	19db      	adds	r3, r3, r7
 8006116:	2208      	movs	r2, #8
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	e068      	b.n	80061ee <UART_SetConfig+0x22a>
 800611c:	231b      	movs	r3, #27
 800611e:	2218      	movs	r2, #24
 8006120:	189b      	adds	r3, r3, r2
 8006122:	19db      	adds	r3, r3, r7
 8006124:	2210      	movs	r2, #16
 8006126:	701a      	strb	r2, [r3, #0]
 8006128:	e061      	b.n	80061ee <UART_SetConfig+0x22a>
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a7c      	ldr	r2, [pc, #496]	@ (8006320 <UART_SetConfig+0x35c>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d106      	bne.n	8006142 <UART_SetConfig+0x17e>
 8006134:	231b      	movs	r3, #27
 8006136:	2218      	movs	r2, #24
 8006138:	189b      	adds	r3, r3, r2
 800613a:	19db      	adds	r3, r3, r7
 800613c:	2200      	movs	r2, #0
 800613e:	701a      	strb	r2, [r3, #0]
 8006140:	e055      	b.n	80061ee <UART_SetConfig+0x22a>
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a77      	ldr	r2, [pc, #476]	@ (8006324 <UART_SetConfig+0x360>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d106      	bne.n	800615a <UART_SetConfig+0x196>
 800614c:	231b      	movs	r3, #27
 800614e:	2218      	movs	r2, #24
 8006150:	189b      	adds	r3, r3, r2
 8006152:	19db      	adds	r3, r3, r7
 8006154:	2200      	movs	r2, #0
 8006156:	701a      	strb	r2, [r3, #0]
 8006158:	e049      	b.n	80061ee <UART_SetConfig+0x22a>
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a6b      	ldr	r2, [pc, #428]	@ (800630c <UART_SetConfig+0x348>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d13e      	bne.n	80061e2 <UART_SetConfig+0x21e>
 8006164:	4b6c      	ldr	r3, [pc, #432]	@ (8006318 <UART_SetConfig+0x354>)
 8006166:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006168:	23c0      	movs	r3, #192	@ 0xc0
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	4013      	ands	r3, r2
 800616e:	22c0      	movs	r2, #192	@ 0xc0
 8006170:	0112      	lsls	r2, r2, #4
 8006172:	4293      	cmp	r3, r2
 8006174:	d027      	beq.n	80061c6 <UART_SetConfig+0x202>
 8006176:	22c0      	movs	r2, #192	@ 0xc0
 8006178:	0112      	lsls	r2, r2, #4
 800617a:	4293      	cmp	r3, r2
 800617c:	d82a      	bhi.n	80061d4 <UART_SetConfig+0x210>
 800617e:	2280      	movs	r2, #128	@ 0x80
 8006180:	0112      	lsls	r2, r2, #4
 8006182:	4293      	cmp	r3, r2
 8006184:	d011      	beq.n	80061aa <UART_SetConfig+0x1e6>
 8006186:	2280      	movs	r2, #128	@ 0x80
 8006188:	0112      	lsls	r2, r2, #4
 800618a:	4293      	cmp	r3, r2
 800618c:	d822      	bhi.n	80061d4 <UART_SetConfig+0x210>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d004      	beq.n	800619c <UART_SetConfig+0x1d8>
 8006192:	2280      	movs	r2, #128	@ 0x80
 8006194:	00d2      	lsls	r2, r2, #3
 8006196:	4293      	cmp	r3, r2
 8006198:	d00e      	beq.n	80061b8 <UART_SetConfig+0x1f4>
 800619a:	e01b      	b.n	80061d4 <UART_SetConfig+0x210>
 800619c:	231b      	movs	r3, #27
 800619e:	2218      	movs	r2, #24
 80061a0:	189b      	adds	r3, r3, r2
 80061a2:	19db      	adds	r3, r3, r7
 80061a4:	2200      	movs	r2, #0
 80061a6:	701a      	strb	r2, [r3, #0]
 80061a8:	e021      	b.n	80061ee <UART_SetConfig+0x22a>
 80061aa:	231b      	movs	r3, #27
 80061ac:	2218      	movs	r2, #24
 80061ae:	189b      	adds	r3, r3, r2
 80061b0:	19db      	adds	r3, r3, r7
 80061b2:	2202      	movs	r2, #2
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	e01a      	b.n	80061ee <UART_SetConfig+0x22a>
 80061b8:	231b      	movs	r3, #27
 80061ba:	2218      	movs	r2, #24
 80061bc:	189b      	adds	r3, r3, r2
 80061be:	19db      	adds	r3, r3, r7
 80061c0:	2204      	movs	r2, #4
 80061c2:	701a      	strb	r2, [r3, #0]
 80061c4:	e013      	b.n	80061ee <UART_SetConfig+0x22a>
 80061c6:	231b      	movs	r3, #27
 80061c8:	2218      	movs	r2, #24
 80061ca:	189b      	adds	r3, r3, r2
 80061cc:	19db      	adds	r3, r3, r7
 80061ce:	2208      	movs	r2, #8
 80061d0:	701a      	strb	r2, [r3, #0]
 80061d2:	e00c      	b.n	80061ee <UART_SetConfig+0x22a>
 80061d4:	231b      	movs	r3, #27
 80061d6:	2218      	movs	r2, #24
 80061d8:	189b      	adds	r3, r3, r2
 80061da:	19db      	adds	r3, r3, r7
 80061dc:	2210      	movs	r2, #16
 80061de:	701a      	strb	r2, [r3, #0]
 80061e0:	e005      	b.n	80061ee <UART_SetConfig+0x22a>
 80061e2:	231b      	movs	r3, #27
 80061e4:	2218      	movs	r2, #24
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	19db      	adds	r3, r3, r7
 80061ea:	2210      	movs	r2, #16
 80061ec:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a46      	ldr	r2, [pc, #280]	@ (800630c <UART_SetConfig+0x348>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d000      	beq.n	80061fa <UART_SetConfig+0x236>
 80061f8:	e09a      	b.n	8006330 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80061fa:	231b      	movs	r3, #27
 80061fc:	2218      	movs	r2, #24
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	19db      	adds	r3, r3, r7
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	2b08      	cmp	r3, #8
 8006206:	d01d      	beq.n	8006244 <UART_SetConfig+0x280>
 8006208:	dc20      	bgt.n	800624c <UART_SetConfig+0x288>
 800620a:	2b04      	cmp	r3, #4
 800620c:	d015      	beq.n	800623a <UART_SetConfig+0x276>
 800620e:	dc1d      	bgt.n	800624c <UART_SetConfig+0x288>
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <UART_SetConfig+0x256>
 8006214:	2b02      	cmp	r3, #2
 8006216:	d005      	beq.n	8006224 <UART_SetConfig+0x260>
 8006218:	e018      	b.n	800624c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800621a:	f7fe fc55 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 800621e:	0003      	movs	r3, r0
 8006220:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006222:	e01c      	b.n	800625e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006224:	4b3c      	ldr	r3, [pc, #240]	@ (8006318 <UART_SetConfig+0x354>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	2210      	movs	r2, #16
 800622a:	4013      	ands	r3, r2
 800622c:	d002      	beq.n	8006234 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800622e:	4b3e      	ldr	r3, [pc, #248]	@ (8006328 <UART_SetConfig+0x364>)
 8006230:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006232:	e014      	b.n	800625e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006234:	4b3d      	ldr	r3, [pc, #244]	@ (800632c <UART_SetConfig+0x368>)
 8006236:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006238:	e011      	b.n	800625e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800623a:	f7fe fbb5 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 800623e:	0003      	movs	r3, r0
 8006240:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006242:	e00c      	b.n	800625e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006244:	2380      	movs	r3, #128	@ 0x80
 8006246:	021b      	lsls	r3, r3, #8
 8006248:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800624a:	e008      	b.n	800625e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800624c:	2300      	movs	r3, #0
 800624e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006250:	231a      	movs	r3, #26
 8006252:	2218      	movs	r2, #24
 8006254:	189b      	adds	r3, r3, r2
 8006256:	19db      	adds	r3, r3, r7
 8006258:	2201      	movs	r2, #1
 800625a:	701a      	strb	r2, [r3, #0]
        break;
 800625c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800625e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006260:	2b00      	cmp	r3, #0
 8006262:	d100      	bne.n	8006266 <UART_SetConfig+0x2a2>
 8006264:	e133      	b.n	80064ce <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	685a      	ldr	r2, [r3, #4]
 800626a:	0013      	movs	r3, r2
 800626c:	005b      	lsls	r3, r3, #1
 800626e:	189b      	adds	r3, r3, r2
 8006270:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006272:	429a      	cmp	r2, r3
 8006274:	d305      	bcc.n	8006282 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800627c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800627e:	429a      	cmp	r2, r3
 8006280:	d906      	bls.n	8006290 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006282:	231a      	movs	r3, #26
 8006284:	2218      	movs	r2, #24
 8006286:	189b      	adds	r3, r3, r2
 8006288:	19db      	adds	r3, r3, r7
 800628a:	2201      	movs	r2, #1
 800628c:	701a      	strb	r2, [r3, #0]
 800628e:	e11e      	b.n	80064ce <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	2300      	movs	r3, #0
 8006296:	617b      	str	r3, [r7, #20]
 8006298:	6939      	ldr	r1, [r7, #16]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	000b      	movs	r3, r1
 800629e:	0e1b      	lsrs	r3, r3, #24
 80062a0:	0010      	movs	r0, r2
 80062a2:	0205      	lsls	r5, r0, #8
 80062a4:	431d      	orrs	r5, r3
 80062a6:	000b      	movs	r3, r1
 80062a8:	021c      	lsls	r4, r3, #8
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	085b      	lsrs	r3, r3, #1
 80062b0:	60bb      	str	r3, [r7, #8]
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
 80062b6:	68b8      	ldr	r0, [r7, #8]
 80062b8:	68f9      	ldr	r1, [r7, #12]
 80062ba:	1900      	adds	r0, r0, r4
 80062bc:	4169      	adcs	r1, r5
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	603b      	str	r3, [r7, #0]
 80062c4:	2300      	movs	r3, #0
 80062c6:	607b      	str	r3, [r7, #4]
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f7f9 ffb2 	bl	8000234 <__aeabi_uldivmod>
 80062d0:	0002      	movs	r2, r0
 80062d2:	000b      	movs	r3, r1
 80062d4:	0013      	movs	r3, r2
 80062d6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062da:	23c0      	movs	r3, #192	@ 0xc0
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	429a      	cmp	r2, r3
 80062e0:	d309      	bcc.n	80062f6 <UART_SetConfig+0x332>
 80062e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062e4:	2380      	movs	r3, #128	@ 0x80
 80062e6:	035b      	lsls	r3, r3, #13
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d204      	bcs.n	80062f6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062f2:	60da      	str	r2, [r3, #12]
 80062f4:	e0eb      	b.n	80064ce <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80062f6:	231a      	movs	r3, #26
 80062f8:	2218      	movs	r2, #24
 80062fa:	189b      	adds	r3, r3, r2
 80062fc:	19db      	adds	r3, r3, r7
 80062fe:	2201      	movs	r2, #1
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	e0e4      	b.n	80064ce <UART_SetConfig+0x50a>
 8006304:	efff69f3 	.word	0xefff69f3
 8006308:	ffffcfff 	.word	0xffffcfff
 800630c:	40004800 	.word	0x40004800
 8006310:	fffff4ff 	.word	0xfffff4ff
 8006314:	40013800 	.word	0x40013800
 8006318:	40021000 	.word	0x40021000
 800631c:	40004400 	.word	0x40004400
 8006320:	40004c00 	.word	0x40004c00
 8006324:	40005000 	.word	0x40005000
 8006328:	003d0900 	.word	0x003d0900
 800632c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	2380      	movs	r3, #128	@ 0x80
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	429a      	cmp	r2, r3
 800633a:	d000      	beq.n	800633e <UART_SetConfig+0x37a>
 800633c:	e070      	b.n	8006420 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800633e:	231b      	movs	r3, #27
 8006340:	2218      	movs	r2, #24
 8006342:	189b      	adds	r3, r3, r2
 8006344:	19db      	adds	r3, r3, r7
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	2b08      	cmp	r3, #8
 800634a:	d822      	bhi.n	8006392 <UART_SetConfig+0x3ce>
 800634c:	009a      	lsls	r2, r3, #2
 800634e:	4b67      	ldr	r3, [pc, #412]	@ (80064ec <UART_SetConfig+0x528>)
 8006350:	18d3      	adds	r3, r2, r3
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006356:	f7fe fbb7 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 800635a:	0003      	movs	r3, r0
 800635c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800635e:	e021      	b.n	80063a4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006360:	f7fe fbc8 	bl	8004af4 <HAL_RCC_GetPCLK2Freq>
 8006364:	0003      	movs	r3, r0
 8006366:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006368:	e01c      	b.n	80063a4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800636a:	4b61      	ldr	r3, [pc, #388]	@ (80064f0 <UART_SetConfig+0x52c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2210      	movs	r2, #16
 8006370:	4013      	ands	r3, r2
 8006372:	d002      	beq.n	800637a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006374:	4b5f      	ldr	r3, [pc, #380]	@ (80064f4 <UART_SetConfig+0x530>)
 8006376:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006378:	e014      	b.n	80063a4 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800637a:	4b5f      	ldr	r3, [pc, #380]	@ (80064f8 <UART_SetConfig+0x534>)
 800637c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800637e:	e011      	b.n	80063a4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006380:	f7fe fb12 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8006384:	0003      	movs	r3, r0
 8006386:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006388:	e00c      	b.n	80063a4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800638a:	2380      	movs	r3, #128	@ 0x80
 800638c:	021b      	lsls	r3, r3, #8
 800638e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006390:	e008      	b.n	80063a4 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006392:	2300      	movs	r3, #0
 8006394:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006396:	231a      	movs	r3, #26
 8006398:	2218      	movs	r2, #24
 800639a:	189b      	adds	r3, r3, r2
 800639c:	19db      	adds	r3, r3, r7
 800639e:	2201      	movs	r2, #1
 80063a0:	701a      	strb	r2, [r3, #0]
        break;
 80063a2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d100      	bne.n	80063ac <UART_SetConfig+0x3e8>
 80063aa:	e090      	b.n	80064ce <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80063ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ae:	005a      	lsls	r2, r3, #1
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	085b      	lsrs	r3, r3, #1
 80063b6:	18d2      	adds	r2, r2, r3
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	0019      	movs	r1, r3
 80063be:	0010      	movs	r0, r2
 80063c0:	f7f9 feac 	bl	800011c <__udivsi3>
 80063c4:	0003      	movs	r3, r0
 80063c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ca:	2b0f      	cmp	r3, #15
 80063cc:	d921      	bls.n	8006412 <UART_SetConfig+0x44e>
 80063ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063d0:	2380      	movs	r3, #128	@ 0x80
 80063d2:	025b      	lsls	r3, r3, #9
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d21c      	bcs.n	8006412 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063da:	b29a      	uxth	r2, r3
 80063dc:	200e      	movs	r0, #14
 80063de:	2418      	movs	r4, #24
 80063e0:	1903      	adds	r3, r0, r4
 80063e2:	19db      	adds	r3, r3, r7
 80063e4:	210f      	movs	r1, #15
 80063e6:	438a      	bics	r2, r1
 80063e8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ec:	085b      	lsrs	r3, r3, #1
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	2207      	movs	r2, #7
 80063f2:	4013      	ands	r3, r2
 80063f4:	b299      	uxth	r1, r3
 80063f6:	1903      	adds	r3, r0, r4
 80063f8:	19db      	adds	r3, r3, r7
 80063fa:	1902      	adds	r2, r0, r4
 80063fc:	19d2      	adds	r2, r2, r7
 80063fe:	8812      	ldrh	r2, [r2, #0]
 8006400:	430a      	orrs	r2, r1
 8006402:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	1902      	adds	r2, r0, r4
 800640a:	19d2      	adds	r2, r2, r7
 800640c:	8812      	ldrh	r2, [r2, #0]
 800640e:	60da      	str	r2, [r3, #12]
 8006410:	e05d      	b.n	80064ce <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006412:	231a      	movs	r3, #26
 8006414:	2218      	movs	r2, #24
 8006416:	189b      	adds	r3, r3, r2
 8006418:	19db      	adds	r3, r3, r7
 800641a:	2201      	movs	r2, #1
 800641c:	701a      	strb	r2, [r3, #0]
 800641e:	e056      	b.n	80064ce <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006420:	231b      	movs	r3, #27
 8006422:	2218      	movs	r2, #24
 8006424:	189b      	adds	r3, r3, r2
 8006426:	19db      	adds	r3, r3, r7
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	2b08      	cmp	r3, #8
 800642c:	d822      	bhi.n	8006474 <UART_SetConfig+0x4b0>
 800642e:	009a      	lsls	r2, r3, #2
 8006430:	4b32      	ldr	r3, [pc, #200]	@ (80064fc <UART_SetConfig+0x538>)
 8006432:	18d3      	adds	r3, r2, r3
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006438:	f7fe fb46 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 800643c:	0003      	movs	r3, r0
 800643e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006440:	e021      	b.n	8006486 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006442:	f7fe fb57 	bl	8004af4 <HAL_RCC_GetPCLK2Freq>
 8006446:	0003      	movs	r3, r0
 8006448:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800644a:	e01c      	b.n	8006486 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800644c:	4b28      	ldr	r3, [pc, #160]	@ (80064f0 <UART_SetConfig+0x52c>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2210      	movs	r2, #16
 8006452:	4013      	ands	r3, r2
 8006454:	d002      	beq.n	800645c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006456:	4b27      	ldr	r3, [pc, #156]	@ (80064f4 <UART_SetConfig+0x530>)
 8006458:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800645a:	e014      	b.n	8006486 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800645c:	4b26      	ldr	r3, [pc, #152]	@ (80064f8 <UART_SetConfig+0x534>)
 800645e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006460:	e011      	b.n	8006486 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006462:	f7fe faa1 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8006466:	0003      	movs	r3, r0
 8006468:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800646a:	e00c      	b.n	8006486 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800646c:	2380      	movs	r3, #128	@ 0x80
 800646e:	021b      	lsls	r3, r3, #8
 8006470:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006472:	e008      	b.n	8006486 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006474:	2300      	movs	r3, #0
 8006476:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006478:	231a      	movs	r3, #26
 800647a:	2218      	movs	r2, #24
 800647c:	189b      	adds	r3, r3, r2
 800647e:	19db      	adds	r3, r3, r7
 8006480:	2201      	movs	r2, #1
 8006482:	701a      	strb	r2, [r3, #0]
        break;
 8006484:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006488:	2b00      	cmp	r3, #0
 800648a:	d020      	beq.n	80064ce <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	085a      	lsrs	r2, r3, #1
 8006492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006494:	18d2      	adds	r2, r2, r3
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	0019      	movs	r1, r3
 800649c:	0010      	movs	r0, r2
 800649e:	f7f9 fe3d 	bl	800011c <__udivsi3>
 80064a2:	0003      	movs	r3, r0
 80064a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a8:	2b0f      	cmp	r3, #15
 80064aa:	d90a      	bls.n	80064c2 <UART_SetConfig+0x4fe>
 80064ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064ae:	2380      	movs	r3, #128	@ 0x80
 80064b0:	025b      	lsls	r3, r3, #9
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d205      	bcs.n	80064c2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b8:	b29a      	uxth	r2, r3
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	60da      	str	r2, [r3, #12]
 80064c0:	e005      	b.n	80064ce <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80064c2:	231a      	movs	r3, #26
 80064c4:	2218      	movs	r2, #24
 80064c6:	189b      	adds	r3, r3, r2
 80064c8:	19db      	adds	r3, r3, r7
 80064ca:	2201      	movs	r2, #1
 80064cc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	2200      	movs	r2, #0
 80064d2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	2200      	movs	r2, #0
 80064d8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80064da:	231a      	movs	r3, #26
 80064dc:	2218      	movs	r2, #24
 80064de:	189b      	adds	r3, r3, r2
 80064e0:	19db      	adds	r3, r3, r7
 80064e2:	781b      	ldrb	r3, [r3, #0]
}
 80064e4:	0018      	movs	r0, r3
 80064e6:	46bd      	mov	sp, r7
 80064e8:	b00e      	add	sp, #56	@ 0x38
 80064ea:	bdb0      	pop	{r4, r5, r7, pc}
 80064ec:	08007aa8 	.word	0x08007aa8
 80064f0:	40021000 	.word	0x40021000
 80064f4:	003d0900 	.word	0x003d0900
 80064f8:	00f42400 	.word	0x00f42400
 80064fc:	08007acc 	.word	0x08007acc

08006500 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650c:	2208      	movs	r2, #8
 800650e:	4013      	ands	r3, r2
 8006510:	d00b      	beq.n	800652a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	4a4a      	ldr	r2, [pc, #296]	@ (8006644 <UART_AdvFeatureConfig+0x144>)
 800651a:	4013      	ands	r3, r2
 800651c:	0019      	movs	r1, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	430a      	orrs	r2, r1
 8006528:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	2201      	movs	r2, #1
 8006530:	4013      	ands	r3, r2
 8006532:	d00b      	beq.n	800654c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	4a43      	ldr	r2, [pc, #268]	@ (8006648 <UART_AdvFeatureConfig+0x148>)
 800653c:	4013      	ands	r3, r2
 800653e:	0019      	movs	r1, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	430a      	orrs	r2, r1
 800654a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006550:	2202      	movs	r2, #2
 8006552:	4013      	ands	r3, r2
 8006554:	d00b      	beq.n	800656e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	4a3b      	ldr	r2, [pc, #236]	@ (800664c <UART_AdvFeatureConfig+0x14c>)
 800655e:	4013      	ands	r3, r2
 8006560:	0019      	movs	r1, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	430a      	orrs	r2, r1
 800656c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006572:	2204      	movs	r2, #4
 8006574:	4013      	ands	r3, r2
 8006576:	d00b      	beq.n	8006590 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	4a34      	ldr	r2, [pc, #208]	@ (8006650 <UART_AdvFeatureConfig+0x150>)
 8006580:	4013      	ands	r3, r2
 8006582:	0019      	movs	r1, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	430a      	orrs	r2, r1
 800658e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006594:	2210      	movs	r2, #16
 8006596:	4013      	ands	r3, r2
 8006598:	d00b      	beq.n	80065b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	4a2c      	ldr	r2, [pc, #176]	@ (8006654 <UART_AdvFeatureConfig+0x154>)
 80065a2:	4013      	ands	r3, r2
 80065a4:	0019      	movs	r1, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b6:	2220      	movs	r2, #32
 80065b8:	4013      	ands	r3, r2
 80065ba:	d00b      	beq.n	80065d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	4a25      	ldr	r2, [pc, #148]	@ (8006658 <UART_AdvFeatureConfig+0x158>)
 80065c4:	4013      	ands	r3, r2
 80065c6:	0019      	movs	r1, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d8:	2240      	movs	r2, #64	@ 0x40
 80065da:	4013      	ands	r3, r2
 80065dc:	d01d      	beq.n	800661a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	4a1d      	ldr	r2, [pc, #116]	@ (800665c <UART_AdvFeatureConfig+0x15c>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	0019      	movs	r1, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065fa:	2380      	movs	r3, #128	@ 0x80
 80065fc:	035b      	lsls	r3, r3, #13
 80065fe:	429a      	cmp	r2, r3
 8006600:	d10b      	bne.n	800661a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	4a15      	ldr	r2, [pc, #84]	@ (8006660 <UART_AdvFeatureConfig+0x160>)
 800660a:	4013      	ands	r3, r2
 800660c:	0019      	movs	r1, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661e:	2280      	movs	r2, #128	@ 0x80
 8006620:	4013      	ands	r3, r2
 8006622:	d00b      	beq.n	800663c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	4a0e      	ldr	r2, [pc, #56]	@ (8006664 <UART_AdvFeatureConfig+0x164>)
 800662c:	4013      	ands	r3, r2
 800662e:	0019      	movs	r1, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	430a      	orrs	r2, r1
 800663a:	605a      	str	r2, [r3, #4]
  }
}
 800663c:	46c0      	nop			@ (mov r8, r8)
 800663e:	46bd      	mov	sp, r7
 8006640:	b002      	add	sp, #8
 8006642:	bd80      	pop	{r7, pc}
 8006644:	ffff7fff 	.word	0xffff7fff
 8006648:	fffdffff 	.word	0xfffdffff
 800664c:	fffeffff 	.word	0xfffeffff
 8006650:	fffbffff 	.word	0xfffbffff
 8006654:	ffffefff 	.word	0xffffefff
 8006658:	ffffdfff 	.word	0xffffdfff
 800665c:	ffefffff 	.word	0xffefffff
 8006660:	ff9fffff 	.word	0xff9fffff
 8006664:	fff7ffff 	.word	0xfff7ffff

08006668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b092      	sub	sp, #72	@ 0x48
 800666c:	af02      	add	r7, sp, #8
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2284      	movs	r2, #132	@ 0x84
 8006674:	2100      	movs	r1, #0
 8006676:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006678:	f7fa fd50 	bl	800111c <HAL_GetTick>
 800667c:	0003      	movs	r3, r0
 800667e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2208      	movs	r2, #8
 8006688:	4013      	ands	r3, r2
 800668a:	2b08      	cmp	r3, #8
 800668c:	d12c      	bne.n	80066e8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800668e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006690:	2280      	movs	r2, #128	@ 0x80
 8006692:	0391      	lsls	r1, r2, #14
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	4a46      	ldr	r2, [pc, #280]	@ (80067b0 <UART_CheckIdleState+0x148>)
 8006698:	9200      	str	r2, [sp, #0]
 800669a:	2200      	movs	r2, #0
 800669c:	f000 f88c 	bl	80067b8 <UART_WaitOnFlagUntilTimeout>
 80066a0:	1e03      	subs	r3, r0, #0
 80066a2:	d021      	beq.n	80066e8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066a4:	f3ef 8310 	mrs	r3, PRIMASK
 80066a8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80066aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80066ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066ae:	2301      	movs	r3, #1
 80066b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b4:	f383 8810 	msr	PRIMASK, r3
}
 80066b8:	46c0      	nop			@ (mov r8, r8)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2180      	movs	r1, #128	@ 0x80
 80066c6:	438a      	bics	r2, r1
 80066c8:	601a      	str	r2, [r3, #0]
 80066ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d0:	f383 8810 	msr	PRIMASK, r3
}
 80066d4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2220      	movs	r2, #32
 80066da:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2278      	movs	r2, #120	@ 0x78
 80066e0:	2100      	movs	r1, #0
 80066e2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e05f      	b.n	80067a8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2204      	movs	r2, #4
 80066f0:	4013      	ands	r3, r2
 80066f2:	2b04      	cmp	r3, #4
 80066f4:	d146      	bne.n	8006784 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066f8:	2280      	movs	r2, #128	@ 0x80
 80066fa:	03d1      	lsls	r1, r2, #15
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	4a2c      	ldr	r2, [pc, #176]	@ (80067b0 <UART_CheckIdleState+0x148>)
 8006700:	9200      	str	r2, [sp, #0]
 8006702:	2200      	movs	r2, #0
 8006704:	f000 f858 	bl	80067b8 <UART_WaitOnFlagUntilTimeout>
 8006708:	1e03      	subs	r3, r0, #0
 800670a:	d03b      	beq.n	8006784 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800670c:	f3ef 8310 	mrs	r3, PRIMASK
 8006710:	60fb      	str	r3, [r7, #12]
  return(result);
 8006712:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006714:	637b      	str	r3, [r7, #52]	@ 0x34
 8006716:	2301      	movs	r3, #1
 8006718:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	f383 8810 	msr	PRIMASK, r3
}
 8006720:	46c0      	nop			@ (mov r8, r8)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4921      	ldr	r1, [pc, #132]	@ (80067b4 <UART_CheckIdleState+0x14c>)
 800672e:	400a      	ands	r2, r1
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006734:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f383 8810 	msr	PRIMASK, r3
}
 800673c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800673e:	f3ef 8310 	mrs	r3, PRIMASK
 8006742:	61bb      	str	r3, [r7, #24]
  return(result);
 8006744:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006746:	633b      	str	r3, [r7, #48]	@ 0x30
 8006748:	2301      	movs	r3, #1
 800674a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	f383 8810 	msr	PRIMASK, r3
}
 8006752:	46c0      	nop			@ (mov r8, r8)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689a      	ldr	r2, [r3, #8]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2101      	movs	r1, #1
 8006760:	438a      	bics	r2, r1
 8006762:	609a      	str	r2, [r3, #8]
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	f383 8810 	msr	PRIMASK, r3
}
 800676e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2280      	movs	r2, #128	@ 0x80
 8006774:	2120      	movs	r1, #32
 8006776:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2278      	movs	r2, #120	@ 0x78
 800677c:	2100      	movs	r1, #0
 800677e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e011      	b.n	80067a8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2220      	movs	r2, #32
 8006788:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2280      	movs	r2, #128	@ 0x80
 800678e:	2120      	movs	r1, #32
 8006790:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2278      	movs	r2, #120	@ 0x78
 80067a2:	2100      	movs	r1, #0
 80067a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	0018      	movs	r0, r3
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b010      	add	sp, #64	@ 0x40
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	01ffffff 	.word	0x01ffffff
 80067b4:	fffffedf 	.word	0xfffffedf

080067b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	603b      	str	r3, [r7, #0]
 80067c4:	1dfb      	adds	r3, r7, #7
 80067c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067c8:	e051      	b.n	800686e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	3301      	adds	r3, #1
 80067ce:	d04e      	beq.n	800686e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067d0:	f7fa fca4 	bl	800111c <HAL_GetTick>
 80067d4:	0002      	movs	r2, r0
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	69ba      	ldr	r2, [r7, #24]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d302      	bcc.n	80067e6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e051      	b.n	800688e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2204      	movs	r2, #4
 80067f2:	4013      	ands	r3, r2
 80067f4:	d03b      	beq.n	800686e <UART_WaitOnFlagUntilTimeout+0xb6>
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	2b80      	cmp	r3, #128	@ 0x80
 80067fa:	d038      	beq.n	800686e <UART_WaitOnFlagUntilTimeout+0xb6>
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2b40      	cmp	r3, #64	@ 0x40
 8006800:	d035      	beq.n	800686e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	2208      	movs	r2, #8
 800680a:	4013      	ands	r3, r2
 800680c:	2b08      	cmp	r3, #8
 800680e:	d111      	bne.n	8006834 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2208      	movs	r2, #8
 8006816:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	0018      	movs	r0, r3
 800681c:	f000 f83c 	bl	8006898 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2284      	movs	r2, #132	@ 0x84
 8006824:	2108      	movs	r1, #8
 8006826:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2278      	movs	r2, #120	@ 0x78
 800682c:	2100      	movs	r1, #0
 800682e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e02c      	b.n	800688e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	69da      	ldr	r2, [r3, #28]
 800683a:	2380      	movs	r3, #128	@ 0x80
 800683c:	011b      	lsls	r3, r3, #4
 800683e:	401a      	ands	r2, r3
 8006840:	2380      	movs	r3, #128	@ 0x80
 8006842:	011b      	lsls	r3, r3, #4
 8006844:	429a      	cmp	r2, r3
 8006846:	d112      	bne.n	800686e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2280      	movs	r2, #128	@ 0x80
 800684e:	0112      	lsls	r2, r2, #4
 8006850:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	0018      	movs	r0, r3
 8006856:	f000 f81f 	bl	8006898 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2284      	movs	r2, #132	@ 0x84
 800685e:	2120      	movs	r1, #32
 8006860:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2278      	movs	r2, #120	@ 0x78
 8006866:	2100      	movs	r1, #0
 8006868:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e00f      	b.n	800688e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	69db      	ldr	r3, [r3, #28]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	4013      	ands	r3, r2
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	425a      	negs	r2, r3
 800687e:	4153      	adcs	r3, r2
 8006880:	b2db      	uxtb	r3, r3
 8006882:	001a      	movs	r2, r3
 8006884:	1dfb      	adds	r3, r7, #7
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	429a      	cmp	r2, r3
 800688a:	d09e      	beq.n	80067ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	0018      	movs	r0, r3
 8006890:	46bd      	mov	sp, r7
 8006892:	b004      	add	sp, #16
 8006894:	bd80      	pop	{r7, pc}
	...

08006898 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b08e      	sub	sp, #56	@ 0x38
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068a0:	f3ef 8310 	mrs	r3, PRIMASK
 80068a4:	617b      	str	r3, [r7, #20]
  return(result);
 80068a6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80068aa:	2301      	movs	r3, #1
 80068ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	f383 8810 	msr	PRIMASK, r3
}
 80068b4:	46c0      	nop			@ (mov r8, r8)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4926      	ldr	r1, [pc, #152]	@ (800695c <UART_EndRxTransfer+0xc4>)
 80068c2:	400a      	ands	r2, r1
 80068c4:	601a      	str	r2, [r3, #0]
 80068c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	f383 8810 	msr	PRIMASK, r3
}
 80068d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d2:	f3ef 8310 	mrs	r3, PRIMASK
 80068d6:	623b      	str	r3, [r7, #32]
  return(result);
 80068d8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068da:	633b      	str	r3, [r7, #48]	@ 0x30
 80068dc:	2301      	movs	r3, #1
 80068de:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e2:	f383 8810 	msr	PRIMASK, r3
}
 80068e6:	46c0      	nop			@ (mov r8, r8)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2101      	movs	r1, #1
 80068f4:	438a      	bics	r2, r1
 80068f6:	609a      	str	r2, [r3, #8]
 80068f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fe:	f383 8810 	msr	PRIMASK, r3
}
 8006902:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006908:	2b01      	cmp	r3, #1
 800690a:	d118      	bne.n	800693e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800690c:	f3ef 8310 	mrs	r3, PRIMASK
 8006910:	60bb      	str	r3, [r7, #8]
  return(result);
 8006912:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006916:	2301      	movs	r3, #1
 8006918:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f383 8810 	msr	PRIMASK, r3
}
 8006920:	46c0      	nop			@ (mov r8, r8)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2110      	movs	r1, #16
 800692e:	438a      	bics	r2, r1
 8006930:	601a      	str	r2, [r3, #0]
 8006932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006934:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f383 8810 	msr	PRIMASK, r3
}
 800693c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2280      	movs	r2, #128	@ 0x80
 8006942:	2120      	movs	r1, #32
 8006944:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006952:	46c0      	nop			@ (mov r8, r8)
 8006954:	46bd      	mov	sp, r7
 8006956:	b00e      	add	sp, #56	@ 0x38
 8006958:	bd80      	pop	{r7, pc}
 800695a:	46c0      	nop			@ (mov r8, r8)
 800695c:	fffffedf 	.word	0xfffffedf

08006960 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	225a      	movs	r2, #90	@ 0x5a
 8006972:	2100      	movs	r1, #0
 8006974:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	0018      	movs	r0, r3
 800697a:	f7ff fb0f 	bl	8005f9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800697e:	46c0      	nop			@ (mov r8, r8)
 8006980:	46bd      	mov	sp, r7
 8006982:	b004      	add	sp, #16
 8006984:	bd80      	pop	{r7, pc}

08006986 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b086      	sub	sp, #24
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800698e:	f3ef 8310 	mrs	r3, PRIMASK
 8006992:	60bb      	str	r3, [r7, #8]
  return(result);
 8006994:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006996:	617b      	str	r3, [r7, #20]
 8006998:	2301      	movs	r3, #1
 800699a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f383 8810 	msr	PRIMASK, r3
}
 80069a2:	46c0      	nop			@ (mov r8, r8)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2140      	movs	r1, #64	@ 0x40
 80069b0:	438a      	bics	r2, r1
 80069b2:	601a      	str	r2, [r3, #0]
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f383 8810 	msr	PRIMASK, r3
}
 80069be:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	0018      	movs	r0, r3
 80069d0:	f7ff fadc 	bl	8005f8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069d4:	46c0      	nop			@ (mov r8, r8)
 80069d6:	46bd      	mov	sp, r7
 80069d8:	b006      	add	sp, #24
 80069da:	bd80      	pop	{r7, pc}

080069dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80069e4:	46c0      	nop			@ (mov r8, r8)
 80069e6:	46bd      	mov	sp, r7
 80069e8:	b002      	add	sp, #8
 80069ea:	bd80      	pop	{r7, pc}

080069ec <std>:
 80069ec:	2300      	movs	r3, #0
 80069ee:	b510      	push	{r4, lr}
 80069f0:	0004      	movs	r4, r0
 80069f2:	6003      	str	r3, [r0, #0]
 80069f4:	6043      	str	r3, [r0, #4]
 80069f6:	6083      	str	r3, [r0, #8]
 80069f8:	8181      	strh	r1, [r0, #12]
 80069fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80069fc:	81c2      	strh	r2, [r0, #14]
 80069fe:	6103      	str	r3, [r0, #16]
 8006a00:	6143      	str	r3, [r0, #20]
 8006a02:	6183      	str	r3, [r0, #24]
 8006a04:	0019      	movs	r1, r3
 8006a06:	2208      	movs	r2, #8
 8006a08:	305c      	adds	r0, #92	@ 0x5c
 8006a0a:	f000 fa0f 	bl	8006e2c <memset>
 8006a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8006a3c <std+0x50>)
 8006a10:	6224      	str	r4, [r4, #32]
 8006a12:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a14:	4b0a      	ldr	r3, [pc, #40]	@ (8006a40 <std+0x54>)
 8006a16:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a18:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <std+0x58>)
 8006a1a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a48 <std+0x5c>)
 8006a1e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a20:	4b0a      	ldr	r3, [pc, #40]	@ (8006a4c <std+0x60>)
 8006a22:	429c      	cmp	r4, r3
 8006a24:	d005      	beq.n	8006a32 <std+0x46>
 8006a26:	4b0a      	ldr	r3, [pc, #40]	@ (8006a50 <std+0x64>)
 8006a28:	429c      	cmp	r4, r3
 8006a2a:	d002      	beq.n	8006a32 <std+0x46>
 8006a2c:	4b09      	ldr	r3, [pc, #36]	@ (8006a54 <std+0x68>)
 8006a2e:	429c      	cmp	r4, r3
 8006a30:	d103      	bne.n	8006a3a <std+0x4e>
 8006a32:	0020      	movs	r0, r4
 8006a34:	3058      	adds	r0, #88	@ 0x58
 8006a36:	f000 fa79 	bl	8006f2c <__retarget_lock_init_recursive>
 8006a3a:	bd10      	pop	{r4, pc}
 8006a3c:	08006c55 	.word	0x08006c55
 8006a40:	08006c7d 	.word	0x08006c7d
 8006a44:	08006cb5 	.word	0x08006cb5
 8006a48:	08006ce1 	.word	0x08006ce1
 8006a4c:	20000230 	.word	0x20000230
 8006a50:	20000298 	.word	0x20000298
 8006a54:	20000300 	.word	0x20000300

08006a58 <stdio_exit_handler>:
 8006a58:	b510      	push	{r4, lr}
 8006a5a:	4a03      	ldr	r2, [pc, #12]	@ (8006a68 <stdio_exit_handler+0x10>)
 8006a5c:	4903      	ldr	r1, [pc, #12]	@ (8006a6c <stdio_exit_handler+0x14>)
 8006a5e:	4804      	ldr	r0, [pc, #16]	@ (8006a70 <stdio_exit_handler+0x18>)
 8006a60:	f000 f86c 	bl	8006b3c <_fwalk_sglue>
 8006a64:	bd10      	pop	{r4, pc}
 8006a66:	46c0      	nop			@ (mov r8, r8)
 8006a68:	2000000c 	.word	0x2000000c
 8006a6c:	080077b9 	.word	0x080077b9
 8006a70:	2000001c 	.word	0x2000001c

08006a74 <cleanup_stdio>:
 8006a74:	6841      	ldr	r1, [r0, #4]
 8006a76:	4b0b      	ldr	r3, [pc, #44]	@ (8006aa4 <cleanup_stdio+0x30>)
 8006a78:	b510      	push	{r4, lr}
 8006a7a:	0004      	movs	r4, r0
 8006a7c:	4299      	cmp	r1, r3
 8006a7e:	d001      	beq.n	8006a84 <cleanup_stdio+0x10>
 8006a80:	f000 fe9a 	bl	80077b8 <_fflush_r>
 8006a84:	68a1      	ldr	r1, [r4, #8]
 8006a86:	4b08      	ldr	r3, [pc, #32]	@ (8006aa8 <cleanup_stdio+0x34>)
 8006a88:	4299      	cmp	r1, r3
 8006a8a:	d002      	beq.n	8006a92 <cleanup_stdio+0x1e>
 8006a8c:	0020      	movs	r0, r4
 8006a8e:	f000 fe93 	bl	80077b8 <_fflush_r>
 8006a92:	68e1      	ldr	r1, [r4, #12]
 8006a94:	4b05      	ldr	r3, [pc, #20]	@ (8006aac <cleanup_stdio+0x38>)
 8006a96:	4299      	cmp	r1, r3
 8006a98:	d002      	beq.n	8006aa0 <cleanup_stdio+0x2c>
 8006a9a:	0020      	movs	r0, r4
 8006a9c:	f000 fe8c 	bl	80077b8 <_fflush_r>
 8006aa0:	bd10      	pop	{r4, pc}
 8006aa2:	46c0      	nop			@ (mov r8, r8)
 8006aa4:	20000230 	.word	0x20000230
 8006aa8:	20000298 	.word	0x20000298
 8006aac:	20000300 	.word	0x20000300

08006ab0 <global_stdio_init.part.0>:
 8006ab0:	b510      	push	{r4, lr}
 8006ab2:	4b09      	ldr	r3, [pc, #36]	@ (8006ad8 <global_stdio_init.part.0+0x28>)
 8006ab4:	4a09      	ldr	r2, [pc, #36]	@ (8006adc <global_stdio_init.part.0+0x2c>)
 8006ab6:	2104      	movs	r1, #4
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	4809      	ldr	r0, [pc, #36]	@ (8006ae0 <global_stdio_init.part.0+0x30>)
 8006abc:	2200      	movs	r2, #0
 8006abe:	f7ff ff95 	bl	80069ec <std>
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	2109      	movs	r1, #9
 8006ac6:	4807      	ldr	r0, [pc, #28]	@ (8006ae4 <global_stdio_init.part.0+0x34>)
 8006ac8:	f7ff ff90 	bl	80069ec <std>
 8006acc:	2202      	movs	r2, #2
 8006ace:	2112      	movs	r1, #18
 8006ad0:	4805      	ldr	r0, [pc, #20]	@ (8006ae8 <global_stdio_init.part.0+0x38>)
 8006ad2:	f7ff ff8b 	bl	80069ec <std>
 8006ad6:	bd10      	pop	{r4, pc}
 8006ad8:	20000368 	.word	0x20000368
 8006adc:	08006a59 	.word	0x08006a59
 8006ae0:	20000230 	.word	0x20000230
 8006ae4:	20000298 	.word	0x20000298
 8006ae8:	20000300 	.word	0x20000300

08006aec <__sfp_lock_acquire>:
 8006aec:	b510      	push	{r4, lr}
 8006aee:	4802      	ldr	r0, [pc, #8]	@ (8006af8 <__sfp_lock_acquire+0xc>)
 8006af0:	f000 fa1d 	bl	8006f2e <__retarget_lock_acquire_recursive>
 8006af4:	bd10      	pop	{r4, pc}
 8006af6:	46c0      	nop			@ (mov r8, r8)
 8006af8:	20000371 	.word	0x20000371

08006afc <__sfp_lock_release>:
 8006afc:	b510      	push	{r4, lr}
 8006afe:	4802      	ldr	r0, [pc, #8]	@ (8006b08 <__sfp_lock_release+0xc>)
 8006b00:	f000 fa16 	bl	8006f30 <__retarget_lock_release_recursive>
 8006b04:	bd10      	pop	{r4, pc}
 8006b06:	46c0      	nop			@ (mov r8, r8)
 8006b08:	20000371 	.word	0x20000371

08006b0c <__sinit>:
 8006b0c:	b510      	push	{r4, lr}
 8006b0e:	0004      	movs	r4, r0
 8006b10:	f7ff ffec 	bl	8006aec <__sfp_lock_acquire>
 8006b14:	6a23      	ldr	r3, [r4, #32]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d002      	beq.n	8006b20 <__sinit+0x14>
 8006b1a:	f7ff ffef 	bl	8006afc <__sfp_lock_release>
 8006b1e:	bd10      	pop	{r4, pc}
 8006b20:	4b04      	ldr	r3, [pc, #16]	@ (8006b34 <__sinit+0x28>)
 8006b22:	6223      	str	r3, [r4, #32]
 8006b24:	4b04      	ldr	r3, [pc, #16]	@ (8006b38 <__sinit+0x2c>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1f6      	bne.n	8006b1a <__sinit+0xe>
 8006b2c:	f7ff ffc0 	bl	8006ab0 <global_stdio_init.part.0>
 8006b30:	e7f3      	b.n	8006b1a <__sinit+0xe>
 8006b32:	46c0      	nop			@ (mov r8, r8)
 8006b34:	08006a75 	.word	0x08006a75
 8006b38:	20000368 	.word	0x20000368

08006b3c <_fwalk_sglue>:
 8006b3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b3e:	0014      	movs	r4, r2
 8006b40:	2600      	movs	r6, #0
 8006b42:	9000      	str	r0, [sp, #0]
 8006b44:	9101      	str	r1, [sp, #4]
 8006b46:	68a5      	ldr	r5, [r4, #8]
 8006b48:	6867      	ldr	r7, [r4, #4]
 8006b4a:	3f01      	subs	r7, #1
 8006b4c:	d504      	bpl.n	8006b58 <_fwalk_sglue+0x1c>
 8006b4e:	6824      	ldr	r4, [r4, #0]
 8006b50:	2c00      	cmp	r4, #0
 8006b52:	d1f8      	bne.n	8006b46 <_fwalk_sglue+0xa>
 8006b54:	0030      	movs	r0, r6
 8006b56:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b58:	89ab      	ldrh	r3, [r5, #12]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d908      	bls.n	8006b70 <_fwalk_sglue+0x34>
 8006b5e:	220e      	movs	r2, #14
 8006b60:	5eab      	ldrsh	r3, [r5, r2]
 8006b62:	3301      	adds	r3, #1
 8006b64:	d004      	beq.n	8006b70 <_fwalk_sglue+0x34>
 8006b66:	0029      	movs	r1, r5
 8006b68:	9800      	ldr	r0, [sp, #0]
 8006b6a:	9b01      	ldr	r3, [sp, #4]
 8006b6c:	4798      	blx	r3
 8006b6e:	4306      	orrs	r6, r0
 8006b70:	3568      	adds	r5, #104	@ 0x68
 8006b72:	e7ea      	b.n	8006b4a <_fwalk_sglue+0xe>

08006b74 <iprintf>:
 8006b74:	b40f      	push	{r0, r1, r2, r3}
 8006b76:	b507      	push	{r0, r1, r2, lr}
 8006b78:	4905      	ldr	r1, [pc, #20]	@ (8006b90 <iprintf+0x1c>)
 8006b7a:	ab04      	add	r3, sp, #16
 8006b7c:	6808      	ldr	r0, [r1, #0]
 8006b7e:	cb04      	ldmia	r3!, {r2}
 8006b80:	6881      	ldr	r1, [r0, #8]
 8006b82:	9301      	str	r3, [sp, #4]
 8006b84:	f000 fafa 	bl	800717c <_vfiprintf_r>
 8006b88:	b003      	add	sp, #12
 8006b8a:	bc08      	pop	{r3}
 8006b8c:	b004      	add	sp, #16
 8006b8e:	4718      	bx	r3
 8006b90:	20000018 	.word	0x20000018

08006b94 <_puts_r>:
 8006b94:	6a03      	ldr	r3, [r0, #32]
 8006b96:	b570      	push	{r4, r5, r6, lr}
 8006b98:	0005      	movs	r5, r0
 8006b9a:	000e      	movs	r6, r1
 8006b9c:	6884      	ldr	r4, [r0, #8]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <_puts_r+0x12>
 8006ba2:	f7ff ffb3 	bl	8006b0c <__sinit>
 8006ba6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ba8:	07db      	lsls	r3, r3, #31
 8006baa:	d405      	bmi.n	8006bb8 <_puts_r+0x24>
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	059b      	lsls	r3, r3, #22
 8006bb0:	d402      	bmi.n	8006bb8 <_puts_r+0x24>
 8006bb2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bb4:	f000 f9bb 	bl	8006f2e <__retarget_lock_acquire_recursive>
 8006bb8:	89a3      	ldrh	r3, [r4, #12]
 8006bba:	071b      	lsls	r3, r3, #28
 8006bbc:	d502      	bpl.n	8006bc4 <_puts_r+0x30>
 8006bbe:	6923      	ldr	r3, [r4, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d11f      	bne.n	8006c04 <_puts_r+0x70>
 8006bc4:	0021      	movs	r1, r4
 8006bc6:	0028      	movs	r0, r5
 8006bc8:	f000 f8d2 	bl	8006d70 <__swsetup_r>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	d019      	beq.n	8006c04 <_puts_r+0x70>
 8006bd0:	2501      	movs	r5, #1
 8006bd2:	426d      	negs	r5, r5
 8006bd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bd6:	07db      	lsls	r3, r3, #31
 8006bd8:	d405      	bmi.n	8006be6 <_puts_r+0x52>
 8006bda:	89a3      	ldrh	r3, [r4, #12]
 8006bdc:	059b      	lsls	r3, r3, #22
 8006bde:	d402      	bmi.n	8006be6 <_puts_r+0x52>
 8006be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006be2:	f000 f9a5 	bl	8006f30 <__retarget_lock_release_recursive>
 8006be6:	0028      	movs	r0, r5
 8006be8:	bd70      	pop	{r4, r5, r6, pc}
 8006bea:	3601      	adds	r6, #1
 8006bec:	60a3      	str	r3, [r4, #8]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	da04      	bge.n	8006bfc <_puts_r+0x68>
 8006bf2:	69a2      	ldr	r2, [r4, #24]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	dc16      	bgt.n	8006c26 <_puts_r+0x92>
 8006bf8:	290a      	cmp	r1, #10
 8006bfa:	d014      	beq.n	8006c26 <_puts_r+0x92>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	6022      	str	r2, [r4, #0]
 8006c02:	7019      	strb	r1, [r3, #0]
 8006c04:	68a3      	ldr	r3, [r4, #8]
 8006c06:	7831      	ldrb	r1, [r6, #0]
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	2900      	cmp	r1, #0
 8006c0c:	d1ed      	bne.n	8006bea <_puts_r+0x56>
 8006c0e:	60a3      	str	r3, [r4, #8]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	da0f      	bge.n	8006c34 <_puts_r+0xa0>
 8006c14:	0022      	movs	r2, r4
 8006c16:	0028      	movs	r0, r5
 8006c18:	310a      	adds	r1, #10
 8006c1a:	f000 f867 	bl	8006cec <__swbuf_r>
 8006c1e:	3001      	adds	r0, #1
 8006c20:	d0d6      	beq.n	8006bd0 <_puts_r+0x3c>
 8006c22:	250a      	movs	r5, #10
 8006c24:	e7d6      	b.n	8006bd4 <_puts_r+0x40>
 8006c26:	0022      	movs	r2, r4
 8006c28:	0028      	movs	r0, r5
 8006c2a:	f000 f85f 	bl	8006cec <__swbuf_r>
 8006c2e:	3001      	adds	r0, #1
 8006c30:	d1e8      	bne.n	8006c04 <_puts_r+0x70>
 8006c32:	e7cd      	b.n	8006bd0 <_puts_r+0x3c>
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	6022      	str	r2, [r4, #0]
 8006c3a:	220a      	movs	r2, #10
 8006c3c:	701a      	strb	r2, [r3, #0]
 8006c3e:	e7f0      	b.n	8006c22 <_puts_r+0x8e>

08006c40 <puts>:
 8006c40:	b510      	push	{r4, lr}
 8006c42:	4b03      	ldr	r3, [pc, #12]	@ (8006c50 <puts+0x10>)
 8006c44:	0001      	movs	r1, r0
 8006c46:	6818      	ldr	r0, [r3, #0]
 8006c48:	f7ff ffa4 	bl	8006b94 <_puts_r>
 8006c4c:	bd10      	pop	{r4, pc}
 8006c4e:	46c0      	nop			@ (mov r8, r8)
 8006c50:	20000018 	.word	0x20000018

08006c54 <__sread>:
 8006c54:	b570      	push	{r4, r5, r6, lr}
 8006c56:	000c      	movs	r4, r1
 8006c58:	250e      	movs	r5, #14
 8006c5a:	5f49      	ldrsh	r1, [r1, r5]
 8006c5c:	f000 f914 	bl	8006e88 <_read_r>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	db03      	blt.n	8006c6c <__sread+0x18>
 8006c64:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006c66:	181b      	adds	r3, r3, r0
 8006c68:	6563      	str	r3, [r4, #84]	@ 0x54
 8006c6a:	bd70      	pop	{r4, r5, r6, pc}
 8006c6c:	89a3      	ldrh	r3, [r4, #12]
 8006c6e:	4a02      	ldr	r2, [pc, #8]	@ (8006c78 <__sread+0x24>)
 8006c70:	4013      	ands	r3, r2
 8006c72:	81a3      	strh	r3, [r4, #12]
 8006c74:	e7f9      	b.n	8006c6a <__sread+0x16>
 8006c76:	46c0      	nop			@ (mov r8, r8)
 8006c78:	ffffefff 	.word	0xffffefff

08006c7c <__swrite>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	001f      	movs	r7, r3
 8006c80:	898b      	ldrh	r3, [r1, #12]
 8006c82:	0005      	movs	r5, r0
 8006c84:	000c      	movs	r4, r1
 8006c86:	0016      	movs	r6, r2
 8006c88:	05db      	lsls	r3, r3, #23
 8006c8a:	d505      	bpl.n	8006c98 <__swrite+0x1c>
 8006c8c:	230e      	movs	r3, #14
 8006c8e:	5ec9      	ldrsh	r1, [r1, r3]
 8006c90:	2200      	movs	r2, #0
 8006c92:	2302      	movs	r3, #2
 8006c94:	f000 f8e4 	bl	8006e60 <_lseek_r>
 8006c98:	89a3      	ldrh	r3, [r4, #12]
 8006c9a:	4a05      	ldr	r2, [pc, #20]	@ (8006cb0 <__swrite+0x34>)
 8006c9c:	0028      	movs	r0, r5
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	81a3      	strh	r3, [r4, #12]
 8006ca2:	0032      	movs	r2, r6
 8006ca4:	230e      	movs	r3, #14
 8006ca6:	5ee1      	ldrsh	r1, [r4, r3]
 8006ca8:	003b      	movs	r3, r7
 8006caa:	f000 f901 	bl	8006eb0 <_write_r>
 8006cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cb0:	ffffefff 	.word	0xffffefff

08006cb4 <__sseek>:
 8006cb4:	b570      	push	{r4, r5, r6, lr}
 8006cb6:	000c      	movs	r4, r1
 8006cb8:	250e      	movs	r5, #14
 8006cba:	5f49      	ldrsh	r1, [r1, r5]
 8006cbc:	f000 f8d0 	bl	8006e60 <_lseek_r>
 8006cc0:	89a3      	ldrh	r3, [r4, #12]
 8006cc2:	1c42      	adds	r2, r0, #1
 8006cc4:	d103      	bne.n	8006cce <__sseek+0x1a>
 8006cc6:	4a05      	ldr	r2, [pc, #20]	@ (8006cdc <__sseek+0x28>)
 8006cc8:	4013      	ands	r3, r2
 8006cca:	81a3      	strh	r3, [r4, #12]
 8006ccc:	bd70      	pop	{r4, r5, r6, pc}
 8006cce:	2280      	movs	r2, #128	@ 0x80
 8006cd0:	0152      	lsls	r2, r2, #5
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	81a3      	strh	r3, [r4, #12]
 8006cd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006cd8:	e7f8      	b.n	8006ccc <__sseek+0x18>
 8006cda:	46c0      	nop			@ (mov r8, r8)
 8006cdc:	ffffefff 	.word	0xffffefff

08006ce0 <__sclose>:
 8006ce0:	b510      	push	{r4, lr}
 8006ce2:	230e      	movs	r3, #14
 8006ce4:	5ec9      	ldrsh	r1, [r1, r3]
 8006ce6:	f000 f8a9 	bl	8006e3c <_close_r>
 8006cea:	bd10      	pop	{r4, pc}

08006cec <__swbuf_r>:
 8006cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cee:	0006      	movs	r6, r0
 8006cf0:	000d      	movs	r5, r1
 8006cf2:	0014      	movs	r4, r2
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	d004      	beq.n	8006d02 <__swbuf_r+0x16>
 8006cf8:	6a03      	ldr	r3, [r0, #32]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <__swbuf_r+0x16>
 8006cfe:	f7ff ff05 	bl	8006b0c <__sinit>
 8006d02:	69a3      	ldr	r3, [r4, #24]
 8006d04:	60a3      	str	r3, [r4, #8]
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	071b      	lsls	r3, r3, #28
 8006d0a:	d502      	bpl.n	8006d12 <__swbuf_r+0x26>
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d109      	bne.n	8006d26 <__swbuf_r+0x3a>
 8006d12:	0021      	movs	r1, r4
 8006d14:	0030      	movs	r0, r6
 8006d16:	f000 f82b 	bl	8006d70 <__swsetup_r>
 8006d1a:	2800      	cmp	r0, #0
 8006d1c:	d003      	beq.n	8006d26 <__swbuf_r+0x3a>
 8006d1e:	2501      	movs	r5, #1
 8006d20:	426d      	negs	r5, r5
 8006d22:	0028      	movs	r0, r5
 8006d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d26:	6923      	ldr	r3, [r4, #16]
 8006d28:	6820      	ldr	r0, [r4, #0]
 8006d2a:	b2ef      	uxtb	r7, r5
 8006d2c:	1ac0      	subs	r0, r0, r3
 8006d2e:	6963      	ldr	r3, [r4, #20]
 8006d30:	b2ed      	uxtb	r5, r5
 8006d32:	4283      	cmp	r3, r0
 8006d34:	dc05      	bgt.n	8006d42 <__swbuf_r+0x56>
 8006d36:	0021      	movs	r1, r4
 8006d38:	0030      	movs	r0, r6
 8006d3a:	f000 fd3d 	bl	80077b8 <_fflush_r>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d1ed      	bne.n	8006d1e <__swbuf_r+0x32>
 8006d42:	68a3      	ldr	r3, [r4, #8]
 8006d44:	3001      	adds	r0, #1
 8006d46:	3b01      	subs	r3, #1
 8006d48:	60a3      	str	r3, [r4, #8]
 8006d4a:	6823      	ldr	r3, [r4, #0]
 8006d4c:	1c5a      	adds	r2, r3, #1
 8006d4e:	6022      	str	r2, [r4, #0]
 8006d50:	701f      	strb	r7, [r3, #0]
 8006d52:	6963      	ldr	r3, [r4, #20]
 8006d54:	4283      	cmp	r3, r0
 8006d56:	d004      	beq.n	8006d62 <__swbuf_r+0x76>
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	07db      	lsls	r3, r3, #31
 8006d5c:	d5e1      	bpl.n	8006d22 <__swbuf_r+0x36>
 8006d5e:	2d0a      	cmp	r5, #10
 8006d60:	d1df      	bne.n	8006d22 <__swbuf_r+0x36>
 8006d62:	0021      	movs	r1, r4
 8006d64:	0030      	movs	r0, r6
 8006d66:	f000 fd27 	bl	80077b8 <_fflush_r>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d0d9      	beq.n	8006d22 <__swbuf_r+0x36>
 8006d6e:	e7d6      	b.n	8006d1e <__swbuf_r+0x32>

08006d70 <__swsetup_r>:
 8006d70:	4b2d      	ldr	r3, [pc, #180]	@ (8006e28 <__swsetup_r+0xb8>)
 8006d72:	b570      	push	{r4, r5, r6, lr}
 8006d74:	0005      	movs	r5, r0
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	000c      	movs	r4, r1
 8006d7a:	2800      	cmp	r0, #0
 8006d7c:	d004      	beq.n	8006d88 <__swsetup_r+0x18>
 8006d7e:	6a03      	ldr	r3, [r0, #32]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d101      	bne.n	8006d88 <__swsetup_r+0x18>
 8006d84:	f7ff fec2 	bl	8006b0c <__sinit>
 8006d88:	220c      	movs	r2, #12
 8006d8a:	5ea3      	ldrsh	r3, [r4, r2]
 8006d8c:	071a      	lsls	r2, r3, #28
 8006d8e:	d423      	bmi.n	8006dd8 <__swsetup_r+0x68>
 8006d90:	06da      	lsls	r2, r3, #27
 8006d92:	d407      	bmi.n	8006da4 <__swsetup_r+0x34>
 8006d94:	2209      	movs	r2, #9
 8006d96:	602a      	str	r2, [r5, #0]
 8006d98:	2240      	movs	r2, #64	@ 0x40
 8006d9a:	2001      	movs	r0, #1
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	81a3      	strh	r3, [r4, #12]
 8006da0:	4240      	negs	r0, r0
 8006da2:	e03a      	b.n	8006e1a <__swsetup_r+0xaa>
 8006da4:	075b      	lsls	r3, r3, #29
 8006da6:	d513      	bpl.n	8006dd0 <__swsetup_r+0x60>
 8006da8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006daa:	2900      	cmp	r1, #0
 8006dac:	d008      	beq.n	8006dc0 <__swsetup_r+0x50>
 8006dae:	0023      	movs	r3, r4
 8006db0:	3344      	adds	r3, #68	@ 0x44
 8006db2:	4299      	cmp	r1, r3
 8006db4:	d002      	beq.n	8006dbc <__swsetup_r+0x4c>
 8006db6:	0028      	movs	r0, r5
 8006db8:	f000 f8bc 	bl	8006f34 <_free_r>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dc0:	2224      	movs	r2, #36	@ 0x24
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	4393      	bics	r3, r2
 8006dc6:	81a3      	strh	r3, [r4, #12]
 8006dc8:	2300      	movs	r3, #0
 8006dca:	6063      	str	r3, [r4, #4]
 8006dcc:	6923      	ldr	r3, [r4, #16]
 8006dce:	6023      	str	r3, [r4, #0]
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	89a2      	ldrh	r2, [r4, #12]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	81a3      	strh	r3, [r4, #12]
 8006dd8:	6923      	ldr	r3, [r4, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <__swsetup_r+0x86>
 8006dde:	21a0      	movs	r1, #160	@ 0xa0
 8006de0:	2280      	movs	r2, #128	@ 0x80
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	0089      	lsls	r1, r1, #2
 8006de6:	0092      	lsls	r2, r2, #2
 8006de8:	400b      	ands	r3, r1
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d003      	beq.n	8006df6 <__swsetup_r+0x86>
 8006dee:	0021      	movs	r1, r4
 8006df0:	0028      	movs	r0, r5
 8006df2:	f000 fd37 	bl	8007864 <__smakebuf_r>
 8006df6:	220c      	movs	r2, #12
 8006df8:	5ea3      	ldrsh	r3, [r4, r2]
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	001a      	movs	r2, r3
 8006dfe:	400a      	ands	r2, r1
 8006e00:	420b      	tst	r3, r1
 8006e02:	d00b      	beq.n	8006e1c <__swsetup_r+0xac>
 8006e04:	2200      	movs	r2, #0
 8006e06:	60a2      	str	r2, [r4, #8]
 8006e08:	6962      	ldr	r2, [r4, #20]
 8006e0a:	4252      	negs	r2, r2
 8006e0c:	61a2      	str	r2, [r4, #24]
 8006e0e:	2000      	movs	r0, #0
 8006e10:	6922      	ldr	r2, [r4, #16]
 8006e12:	4282      	cmp	r2, r0
 8006e14:	d101      	bne.n	8006e1a <__swsetup_r+0xaa>
 8006e16:	061a      	lsls	r2, r3, #24
 8006e18:	d4be      	bmi.n	8006d98 <__swsetup_r+0x28>
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}
 8006e1c:	0799      	lsls	r1, r3, #30
 8006e1e:	d400      	bmi.n	8006e22 <__swsetup_r+0xb2>
 8006e20:	6962      	ldr	r2, [r4, #20]
 8006e22:	60a2      	str	r2, [r4, #8]
 8006e24:	e7f3      	b.n	8006e0e <__swsetup_r+0x9e>
 8006e26:	46c0      	nop			@ (mov r8, r8)
 8006e28:	20000018 	.word	0x20000018

08006e2c <memset>:
 8006e2c:	0003      	movs	r3, r0
 8006e2e:	1882      	adds	r2, r0, r2
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d100      	bne.n	8006e36 <memset+0xa>
 8006e34:	4770      	bx	lr
 8006e36:	7019      	strb	r1, [r3, #0]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	e7f9      	b.n	8006e30 <memset+0x4>

08006e3c <_close_r>:
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	b570      	push	{r4, r5, r6, lr}
 8006e40:	4d06      	ldr	r5, [pc, #24]	@ (8006e5c <_close_r+0x20>)
 8006e42:	0004      	movs	r4, r0
 8006e44:	0008      	movs	r0, r1
 8006e46:	602b      	str	r3, [r5, #0]
 8006e48:	f7fa f86f 	bl	8000f2a <_close>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d103      	bne.n	8006e58 <_close_r+0x1c>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d000      	beq.n	8006e58 <_close_r+0x1c>
 8006e56:	6023      	str	r3, [r4, #0]
 8006e58:	bd70      	pop	{r4, r5, r6, pc}
 8006e5a:	46c0      	nop			@ (mov r8, r8)
 8006e5c:	2000036c 	.word	0x2000036c

08006e60 <_lseek_r>:
 8006e60:	b570      	push	{r4, r5, r6, lr}
 8006e62:	0004      	movs	r4, r0
 8006e64:	0008      	movs	r0, r1
 8006e66:	0011      	movs	r1, r2
 8006e68:	001a      	movs	r2, r3
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	4d05      	ldr	r5, [pc, #20]	@ (8006e84 <_lseek_r+0x24>)
 8006e6e:	602b      	str	r3, [r5, #0]
 8006e70:	f7fa f87c 	bl	8000f6c <_lseek>
 8006e74:	1c43      	adds	r3, r0, #1
 8006e76:	d103      	bne.n	8006e80 <_lseek_r+0x20>
 8006e78:	682b      	ldr	r3, [r5, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d000      	beq.n	8006e80 <_lseek_r+0x20>
 8006e7e:	6023      	str	r3, [r4, #0]
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	46c0      	nop			@ (mov r8, r8)
 8006e84:	2000036c 	.word	0x2000036c

08006e88 <_read_r>:
 8006e88:	b570      	push	{r4, r5, r6, lr}
 8006e8a:	0004      	movs	r4, r0
 8006e8c:	0008      	movs	r0, r1
 8006e8e:	0011      	movs	r1, r2
 8006e90:	001a      	movs	r2, r3
 8006e92:	2300      	movs	r3, #0
 8006e94:	4d05      	ldr	r5, [pc, #20]	@ (8006eac <_read_r+0x24>)
 8006e96:	602b      	str	r3, [r5, #0]
 8006e98:	f7fa f82a 	bl	8000ef0 <_read>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d103      	bne.n	8006ea8 <_read_r+0x20>
 8006ea0:	682b      	ldr	r3, [r5, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d000      	beq.n	8006ea8 <_read_r+0x20>
 8006ea6:	6023      	str	r3, [r4, #0]
 8006ea8:	bd70      	pop	{r4, r5, r6, pc}
 8006eaa:	46c0      	nop			@ (mov r8, r8)
 8006eac:	2000036c 	.word	0x2000036c

08006eb0 <_write_r>:
 8006eb0:	b570      	push	{r4, r5, r6, lr}
 8006eb2:	0004      	movs	r4, r0
 8006eb4:	0008      	movs	r0, r1
 8006eb6:	0011      	movs	r1, r2
 8006eb8:	001a      	movs	r2, r3
 8006eba:	2300      	movs	r3, #0
 8006ebc:	4d05      	ldr	r5, [pc, #20]	@ (8006ed4 <_write_r+0x24>)
 8006ebe:	602b      	str	r3, [r5, #0]
 8006ec0:	f7f9 face 	bl	8000460 <_write>
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d103      	bne.n	8006ed0 <_write_r+0x20>
 8006ec8:	682b      	ldr	r3, [r5, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d000      	beq.n	8006ed0 <_write_r+0x20>
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	bd70      	pop	{r4, r5, r6, pc}
 8006ed2:	46c0      	nop			@ (mov r8, r8)
 8006ed4:	2000036c 	.word	0x2000036c

08006ed8 <__errno>:
 8006ed8:	4b01      	ldr	r3, [pc, #4]	@ (8006ee0 <__errno+0x8>)
 8006eda:	6818      	ldr	r0, [r3, #0]
 8006edc:	4770      	bx	lr
 8006ede:	46c0      	nop			@ (mov r8, r8)
 8006ee0:	20000018 	.word	0x20000018

08006ee4 <__libc_init_array>:
 8006ee4:	b570      	push	{r4, r5, r6, lr}
 8006ee6:	2600      	movs	r6, #0
 8006ee8:	4c0c      	ldr	r4, [pc, #48]	@ (8006f1c <__libc_init_array+0x38>)
 8006eea:	4d0d      	ldr	r5, [pc, #52]	@ (8006f20 <__libc_init_array+0x3c>)
 8006eec:	1b64      	subs	r4, r4, r5
 8006eee:	10a4      	asrs	r4, r4, #2
 8006ef0:	42a6      	cmp	r6, r4
 8006ef2:	d109      	bne.n	8006f08 <__libc_init_array+0x24>
 8006ef4:	2600      	movs	r6, #0
 8006ef6:	f000 fd39 	bl	800796c <_init>
 8006efa:	4c0a      	ldr	r4, [pc, #40]	@ (8006f24 <__libc_init_array+0x40>)
 8006efc:	4d0a      	ldr	r5, [pc, #40]	@ (8006f28 <__libc_init_array+0x44>)
 8006efe:	1b64      	subs	r4, r4, r5
 8006f00:	10a4      	asrs	r4, r4, #2
 8006f02:	42a6      	cmp	r6, r4
 8006f04:	d105      	bne.n	8006f12 <__libc_init_array+0x2e>
 8006f06:	bd70      	pop	{r4, r5, r6, pc}
 8006f08:	00b3      	lsls	r3, r6, #2
 8006f0a:	58eb      	ldr	r3, [r5, r3]
 8006f0c:	4798      	blx	r3
 8006f0e:	3601      	adds	r6, #1
 8006f10:	e7ee      	b.n	8006ef0 <__libc_init_array+0xc>
 8006f12:	00b3      	lsls	r3, r6, #2
 8006f14:	58eb      	ldr	r3, [r5, r3]
 8006f16:	4798      	blx	r3
 8006f18:	3601      	adds	r6, #1
 8006f1a:	e7f2      	b.n	8006f02 <__libc_init_array+0x1e>
 8006f1c:	08007b2c 	.word	0x08007b2c
 8006f20:	08007b2c 	.word	0x08007b2c
 8006f24:	08007b30 	.word	0x08007b30
 8006f28:	08007b2c 	.word	0x08007b2c

08006f2c <__retarget_lock_init_recursive>:
 8006f2c:	4770      	bx	lr

08006f2e <__retarget_lock_acquire_recursive>:
 8006f2e:	4770      	bx	lr

08006f30 <__retarget_lock_release_recursive>:
 8006f30:	4770      	bx	lr
	...

08006f34 <_free_r>:
 8006f34:	b570      	push	{r4, r5, r6, lr}
 8006f36:	0005      	movs	r5, r0
 8006f38:	1e0c      	subs	r4, r1, #0
 8006f3a:	d010      	beq.n	8006f5e <_free_r+0x2a>
 8006f3c:	3c04      	subs	r4, #4
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	da00      	bge.n	8006f46 <_free_r+0x12>
 8006f44:	18e4      	adds	r4, r4, r3
 8006f46:	0028      	movs	r0, r5
 8006f48:	f000 f8e0 	bl	800710c <__malloc_lock>
 8006f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8006fc4 <_free_r+0x90>)
 8006f4e:	6813      	ldr	r3, [r2, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d105      	bne.n	8006f60 <_free_r+0x2c>
 8006f54:	6063      	str	r3, [r4, #4]
 8006f56:	6014      	str	r4, [r2, #0]
 8006f58:	0028      	movs	r0, r5
 8006f5a:	f000 f8df 	bl	800711c <__malloc_unlock>
 8006f5e:	bd70      	pop	{r4, r5, r6, pc}
 8006f60:	42a3      	cmp	r3, r4
 8006f62:	d908      	bls.n	8006f76 <_free_r+0x42>
 8006f64:	6820      	ldr	r0, [r4, #0]
 8006f66:	1821      	adds	r1, r4, r0
 8006f68:	428b      	cmp	r3, r1
 8006f6a:	d1f3      	bne.n	8006f54 <_free_r+0x20>
 8006f6c:	6819      	ldr	r1, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	1809      	adds	r1, r1, r0
 8006f72:	6021      	str	r1, [r4, #0]
 8006f74:	e7ee      	b.n	8006f54 <_free_r+0x20>
 8006f76:	001a      	movs	r2, r3
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <_free_r+0x4e>
 8006f7e:	42a3      	cmp	r3, r4
 8006f80:	d9f9      	bls.n	8006f76 <_free_r+0x42>
 8006f82:	6811      	ldr	r1, [r2, #0]
 8006f84:	1850      	adds	r0, r2, r1
 8006f86:	42a0      	cmp	r0, r4
 8006f88:	d10b      	bne.n	8006fa2 <_free_r+0x6e>
 8006f8a:	6820      	ldr	r0, [r4, #0]
 8006f8c:	1809      	adds	r1, r1, r0
 8006f8e:	1850      	adds	r0, r2, r1
 8006f90:	6011      	str	r1, [r2, #0]
 8006f92:	4283      	cmp	r3, r0
 8006f94:	d1e0      	bne.n	8006f58 <_free_r+0x24>
 8006f96:	6818      	ldr	r0, [r3, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	1841      	adds	r1, r0, r1
 8006f9c:	6011      	str	r1, [r2, #0]
 8006f9e:	6053      	str	r3, [r2, #4]
 8006fa0:	e7da      	b.n	8006f58 <_free_r+0x24>
 8006fa2:	42a0      	cmp	r0, r4
 8006fa4:	d902      	bls.n	8006fac <_free_r+0x78>
 8006fa6:	230c      	movs	r3, #12
 8006fa8:	602b      	str	r3, [r5, #0]
 8006faa:	e7d5      	b.n	8006f58 <_free_r+0x24>
 8006fac:	6820      	ldr	r0, [r4, #0]
 8006fae:	1821      	adds	r1, r4, r0
 8006fb0:	428b      	cmp	r3, r1
 8006fb2:	d103      	bne.n	8006fbc <_free_r+0x88>
 8006fb4:	6819      	ldr	r1, [r3, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	1809      	adds	r1, r1, r0
 8006fba:	6021      	str	r1, [r4, #0]
 8006fbc:	6063      	str	r3, [r4, #4]
 8006fbe:	6054      	str	r4, [r2, #4]
 8006fc0:	e7ca      	b.n	8006f58 <_free_r+0x24>
 8006fc2:	46c0      	nop			@ (mov r8, r8)
 8006fc4:	20000378 	.word	0x20000378

08006fc8 <sbrk_aligned>:
 8006fc8:	b570      	push	{r4, r5, r6, lr}
 8006fca:	4e0f      	ldr	r6, [pc, #60]	@ (8007008 <sbrk_aligned+0x40>)
 8006fcc:	000d      	movs	r5, r1
 8006fce:	6831      	ldr	r1, [r6, #0]
 8006fd0:	0004      	movs	r4, r0
 8006fd2:	2900      	cmp	r1, #0
 8006fd4:	d102      	bne.n	8006fdc <sbrk_aligned+0x14>
 8006fd6:	f000 fcab 	bl	8007930 <_sbrk_r>
 8006fda:	6030      	str	r0, [r6, #0]
 8006fdc:	0029      	movs	r1, r5
 8006fde:	0020      	movs	r0, r4
 8006fe0:	f000 fca6 	bl	8007930 <_sbrk_r>
 8006fe4:	1c43      	adds	r3, r0, #1
 8006fe6:	d103      	bne.n	8006ff0 <sbrk_aligned+0x28>
 8006fe8:	2501      	movs	r5, #1
 8006fea:	426d      	negs	r5, r5
 8006fec:	0028      	movs	r0, r5
 8006fee:	bd70      	pop	{r4, r5, r6, pc}
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	1cc5      	adds	r5, r0, #3
 8006ff4:	439d      	bics	r5, r3
 8006ff6:	42a8      	cmp	r0, r5
 8006ff8:	d0f8      	beq.n	8006fec <sbrk_aligned+0x24>
 8006ffa:	1a29      	subs	r1, r5, r0
 8006ffc:	0020      	movs	r0, r4
 8006ffe:	f000 fc97 	bl	8007930 <_sbrk_r>
 8007002:	3001      	adds	r0, #1
 8007004:	d1f2      	bne.n	8006fec <sbrk_aligned+0x24>
 8007006:	e7ef      	b.n	8006fe8 <sbrk_aligned+0x20>
 8007008:	20000374 	.word	0x20000374

0800700c <_malloc_r>:
 800700c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800700e:	2203      	movs	r2, #3
 8007010:	1ccb      	adds	r3, r1, #3
 8007012:	4393      	bics	r3, r2
 8007014:	3308      	adds	r3, #8
 8007016:	0005      	movs	r5, r0
 8007018:	001f      	movs	r7, r3
 800701a:	2b0c      	cmp	r3, #12
 800701c:	d234      	bcs.n	8007088 <_malloc_r+0x7c>
 800701e:	270c      	movs	r7, #12
 8007020:	42b9      	cmp	r1, r7
 8007022:	d833      	bhi.n	800708c <_malloc_r+0x80>
 8007024:	0028      	movs	r0, r5
 8007026:	f000 f871 	bl	800710c <__malloc_lock>
 800702a:	4e37      	ldr	r6, [pc, #220]	@ (8007108 <_malloc_r+0xfc>)
 800702c:	6833      	ldr	r3, [r6, #0]
 800702e:	001c      	movs	r4, r3
 8007030:	2c00      	cmp	r4, #0
 8007032:	d12f      	bne.n	8007094 <_malloc_r+0x88>
 8007034:	0039      	movs	r1, r7
 8007036:	0028      	movs	r0, r5
 8007038:	f7ff ffc6 	bl	8006fc8 <sbrk_aligned>
 800703c:	0004      	movs	r4, r0
 800703e:	1c43      	adds	r3, r0, #1
 8007040:	d15f      	bne.n	8007102 <_malloc_r+0xf6>
 8007042:	6834      	ldr	r4, [r6, #0]
 8007044:	9400      	str	r4, [sp, #0]
 8007046:	9b00      	ldr	r3, [sp, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d14a      	bne.n	80070e2 <_malloc_r+0xd6>
 800704c:	2c00      	cmp	r4, #0
 800704e:	d052      	beq.n	80070f6 <_malloc_r+0xea>
 8007050:	6823      	ldr	r3, [r4, #0]
 8007052:	0028      	movs	r0, r5
 8007054:	18e3      	adds	r3, r4, r3
 8007056:	9900      	ldr	r1, [sp, #0]
 8007058:	9301      	str	r3, [sp, #4]
 800705a:	f000 fc69 	bl	8007930 <_sbrk_r>
 800705e:	9b01      	ldr	r3, [sp, #4]
 8007060:	4283      	cmp	r3, r0
 8007062:	d148      	bne.n	80070f6 <_malloc_r+0xea>
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	0028      	movs	r0, r5
 8007068:	1aff      	subs	r7, r7, r3
 800706a:	0039      	movs	r1, r7
 800706c:	f7ff ffac 	bl	8006fc8 <sbrk_aligned>
 8007070:	3001      	adds	r0, #1
 8007072:	d040      	beq.n	80070f6 <_malloc_r+0xea>
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	19db      	adds	r3, r3, r7
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	6833      	ldr	r3, [r6, #0]
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	2a00      	cmp	r2, #0
 8007080:	d133      	bne.n	80070ea <_malloc_r+0xde>
 8007082:	9b00      	ldr	r3, [sp, #0]
 8007084:	6033      	str	r3, [r6, #0]
 8007086:	e019      	b.n	80070bc <_malloc_r+0xb0>
 8007088:	2b00      	cmp	r3, #0
 800708a:	dac9      	bge.n	8007020 <_malloc_r+0x14>
 800708c:	230c      	movs	r3, #12
 800708e:	602b      	str	r3, [r5, #0]
 8007090:	2000      	movs	r0, #0
 8007092:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007094:	6821      	ldr	r1, [r4, #0]
 8007096:	1bc9      	subs	r1, r1, r7
 8007098:	d420      	bmi.n	80070dc <_malloc_r+0xd0>
 800709a:	290b      	cmp	r1, #11
 800709c:	d90a      	bls.n	80070b4 <_malloc_r+0xa8>
 800709e:	19e2      	adds	r2, r4, r7
 80070a0:	6027      	str	r7, [r4, #0]
 80070a2:	42a3      	cmp	r3, r4
 80070a4:	d104      	bne.n	80070b0 <_malloc_r+0xa4>
 80070a6:	6032      	str	r2, [r6, #0]
 80070a8:	6863      	ldr	r3, [r4, #4]
 80070aa:	6011      	str	r1, [r2, #0]
 80070ac:	6053      	str	r3, [r2, #4]
 80070ae:	e005      	b.n	80070bc <_malloc_r+0xb0>
 80070b0:	605a      	str	r2, [r3, #4]
 80070b2:	e7f9      	b.n	80070a8 <_malloc_r+0x9c>
 80070b4:	6862      	ldr	r2, [r4, #4]
 80070b6:	42a3      	cmp	r3, r4
 80070b8:	d10e      	bne.n	80070d8 <_malloc_r+0xcc>
 80070ba:	6032      	str	r2, [r6, #0]
 80070bc:	0028      	movs	r0, r5
 80070be:	f000 f82d 	bl	800711c <__malloc_unlock>
 80070c2:	0020      	movs	r0, r4
 80070c4:	2207      	movs	r2, #7
 80070c6:	300b      	adds	r0, #11
 80070c8:	1d23      	adds	r3, r4, #4
 80070ca:	4390      	bics	r0, r2
 80070cc:	1ac2      	subs	r2, r0, r3
 80070ce:	4298      	cmp	r0, r3
 80070d0:	d0df      	beq.n	8007092 <_malloc_r+0x86>
 80070d2:	1a1b      	subs	r3, r3, r0
 80070d4:	50a3      	str	r3, [r4, r2]
 80070d6:	e7dc      	b.n	8007092 <_malloc_r+0x86>
 80070d8:	605a      	str	r2, [r3, #4]
 80070da:	e7ef      	b.n	80070bc <_malloc_r+0xb0>
 80070dc:	0023      	movs	r3, r4
 80070de:	6864      	ldr	r4, [r4, #4]
 80070e0:	e7a6      	b.n	8007030 <_malloc_r+0x24>
 80070e2:	9c00      	ldr	r4, [sp, #0]
 80070e4:	6863      	ldr	r3, [r4, #4]
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	e7ad      	b.n	8007046 <_malloc_r+0x3a>
 80070ea:	001a      	movs	r2, r3
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	42a3      	cmp	r3, r4
 80070f0:	d1fb      	bne.n	80070ea <_malloc_r+0xde>
 80070f2:	2300      	movs	r3, #0
 80070f4:	e7da      	b.n	80070ac <_malloc_r+0xa0>
 80070f6:	230c      	movs	r3, #12
 80070f8:	0028      	movs	r0, r5
 80070fa:	602b      	str	r3, [r5, #0]
 80070fc:	f000 f80e 	bl	800711c <__malloc_unlock>
 8007100:	e7c6      	b.n	8007090 <_malloc_r+0x84>
 8007102:	6007      	str	r7, [r0, #0]
 8007104:	e7da      	b.n	80070bc <_malloc_r+0xb0>
 8007106:	46c0      	nop			@ (mov r8, r8)
 8007108:	20000378 	.word	0x20000378

0800710c <__malloc_lock>:
 800710c:	b510      	push	{r4, lr}
 800710e:	4802      	ldr	r0, [pc, #8]	@ (8007118 <__malloc_lock+0xc>)
 8007110:	f7ff ff0d 	bl	8006f2e <__retarget_lock_acquire_recursive>
 8007114:	bd10      	pop	{r4, pc}
 8007116:	46c0      	nop			@ (mov r8, r8)
 8007118:	20000370 	.word	0x20000370

0800711c <__malloc_unlock>:
 800711c:	b510      	push	{r4, lr}
 800711e:	4802      	ldr	r0, [pc, #8]	@ (8007128 <__malloc_unlock+0xc>)
 8007120:	f7ff ff06 	bl	8006f30 <__retarget_lock_release_recursive>
 8007124:	bd10      	pop	{r4, pc}
 8007126:	46c0      	nop			@ (mov r8, r8)
 8007128:	20000370 	.word	0x20000370

0800712c <__sfputc_r>:
 800712c:	6893      	ldr	r3, [r2, #8]
 800712e:	b510      	push	{r4, lr}
 8007130:	3b01      	subs	r3, #1
 8007132:	6093      	str	r3, [r2, #8]
 8007134:	2b00      	cmp	r3, #0
 8007136:	da04      	bge.n	8007142 <__sfputc_r+0x16>
 8007138:	6994      	ldr	r4, [r2, #24]
 800713a:	42a3      	cmp	r3, r4
 800713c:	db07      	blt.n	800714e <__sfputc_r+0x22>
 800713e:	290a      	cmp	r1, #10
 8007140:	d005      	beq.n	800714e <__sfputc_r+0x22>
 8007142:	6813      	ldr	r3, [r2, #0]
 8007144:	1c58      	adds	r0, r3, #1
 8007146:	6010      	str	r0, [r2, #0]
 8007148:	7019      	strb	r1, [r3, #0]
 800714a:	0008      	movs	r0, r1
 800714c:	bd10      	pop	{r4, pc}
 800714e:	f7ff fdcd 	bl	8006cec <__swbuf_r>
 8007152:	0001      	movs	r1, r0
 8007154:	e7f9      	b.n	800714a <__sfputc_r+0x1e>

08007156 <__sfputs_r>:
 8007156:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007158:	0006      	movs	r6, r0
 800715a:	000f      	movs	r7, r1
 800715c:	0014      	movs	r4, r2
 800715e:	18d5      	adds	r5, r2, r3
 8007160:	42ac      	cmp	r4, r5
 8007162:	d101      	bne.n	8007168 <__sfputs_r+0x12>
 8007164:	2000      	movs	r0, #0
 8007166:	e007      	b.n	8007178 <__sfputs_r+0x22>
 8007168:	7821      	ldrb	r1, [r4, #0]
 800716a:	003a      	movs	r2, r7
 800716c:	0030      	movs	r0, r6
 800716e:	f7ff ffdd 	bl	800712c <__sfputc_r>
 8007172:	3401      	adds	r4, #1
 8007174:	1c43      	adds	r3, r0, #1
 8007176:	d1f3      	bne.n	8007160 <__sfputs_r+0xa>
 8007178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800717c <_vfiprintf_r>:
 800717c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800717e:	b0a1      	sub	sp, #132	@ 0x84
 8007180:	000f      	movs	r7, r1
 8007182:	0015      	movs	r5, r2
 8007184:	001e      	movs	r6, r3
 8007186:	9003      	str	r0, [sp, #12]
 8007188:	2800      	cmp	r0, #0
 800718a:	d004      	beq.n	8007196 <_vfiprintf_r+0x1a>
 800718c:	6a03      	ldr	r3, [r0, #32]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d101      	bne.n	8007196 <_vfiprintf_r+0x1a>
 8007192:	f7ff fcbb 	bl	8006b0c <__sinit>
 8007196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007198:	07db      	lsls	r3, r3, #31
 800719a:	d405      	bmi.n	80071a8 <_vfiprintf_r+0x2c>
 800719c:	89bb      	ldrh	r3, [r7, #12]
 800719e:	059b      	lsls	r3, r3, #22
 80071a0:	d402      	bmi.n	80071a8 <_vfiprintf_r+0x2c>
 80071a2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80071a4:	f7ff fec3 	bl	8006f2e <__retarget_lock_acquire_recursive>
 80071a8:	89bb      	ldrh	r3, [r7, #12]
 80071aa:	071b      	lsls	r3, r3, #28
 80071ac:	d502      	bpl.n	80071b4 <_vfiprintf_r+0x38>
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d113      	bne.n	80071dc <_vfiprintf_r+0x60>
 80071b4:	0039      	movs	r1, r7
 80071b6:	9803      	ldr	r0, [sp, #12]
 80071b8:	f7ff fdda 	bl	8006d70 <__swsetup_r>
 80071bc:	2800      	cmp	r0, #0
 80071be:	d00d      	beq.n	80071dc <_vfiprintf_r+0x60>
 80071c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071c2:	07db      	lsls	r3, r3, #31
 80071c4:	d503      	bpl.n	80071ce <_vfiprintf_r+0x52>
 80071c6:	2001      	movs	r0, #1
 80071c8:	4240      	negs	r0, r0
 80071ca:	b021      	add	sp, #132	@ 0x84
 80071cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ce:	89bb      	ldrh	r3, [r7, #12]
 80071d0:	059b      	lsls	r3, r3, #22
 80071d2:	d4f8      	bmi.n	80071c6 <_vfiprintf_r+0x4a>
 80071d4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80071d6:	f7ff feab 	bl	8006f30 <__retarget_lock_release_recursive>
 80071da:	e7f4      	b.n	80071c6 <_vfiprintf_r+0x4a>
 80071dc:	2300      	movs	r3, #0
 80071de:	ac08      	add	r4, sp, #32
 80071e0:	6163      	str	r3, [r4, #20]
 80071e2:	3320      	adds	r3, #32
 80071e4:	7663      	strb	r3, [r4, #25]
 80071e6:	3310      	adds	r3, #16
 80071e8:	76a3      	strb	r3, [r4, #26]
 80071ea:	9607      	str	r6, [sp, #28]
 80071ec:	002e      	movs	r6, r5
 80071ee:	7833      	ldrb	r3, [r6, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <_vfiprintf_r+0x7c>
 80071f4:	2b25      	cmp	r3, #37	@ 0x25
 80071f6:	d148      	bne.n	800728a <_vfiprintf_r+0x10e>
 80071f8:	1b73      	subs	r3, r6, r5
 80071fa:	9305      	str	r3, [sp, #20]
 80071fc:	42ae      	cmp	r6, r5
 80071fe:	d00b      	beq.n	8007218 <_vfiprintf_r+0x9c>
 8007200:	002a      	movs	r2, r5
 8007202:	0039      	movs	r1, r7
 8007204:	9803      	ldr	r0, [sp, #12]
 8007206:	f7ff ffa6 	bl	8007156 <__sfputs_r>
 800720a:	3001      	adds	r0, #1
 800720c:	d100      	bne.n	8007210 <_vfiprintf_r+0x94>
 800720e:	e0ae      	b.n	800736e <_vfiprintf_r+0x1f2>
 8007210:	6963      	ldr	r3, [r4, #20]
 8007212:	9a05      	ldr	r2, [sp, #20]
 8007214:	189b      	adds	r3, r3, r2
 8007216:	6163      	str	r3, [r4, #20]
 8007218:	7833      	ldrb	r3, [r6, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d100      	bne.n	8007220 <_vfiprintf_r+0xa4>
 800721e:	e0a6      	b.n	800736e <_vfiprintf_r+0x1f2>
 8007220:	2201      	movs	r2, #1
 8007222:	2300      	movs	r3, #0
 8007224:	4252      	negs	r2, r2
 8007226:	6062      	str	r2, [r4, #4]
 8007228:	a904      	add	r1, sp, #16
 800722a:	3254      	adds	r2, #84	@ 0x54
 800722c:	1852      	adds	r2, r2, r1
 800722e:	1c75      	adds	r5, r6, #1
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	60e3      	str	r3, [r4, #12]
 8007234:	60a3      	str	r3, [r4, #8]
 8007236:	7013      	strb	r3, [r2, #0]
 8007238:	65a3      	str	r3, [r4, #88]	@ 0x58
 800723a:	4b59      	ldr	r3, [pc, #356]	@ (80073a0 <_vfiprintf_r+0x224>)
 800723c:	2205      	movs	r2, #5
 800723e:	0018      	movs	r0, r3
 8007240:	7829      	ldrb	r1, [r5, #0]
 8007242:	9305      	str	r3, [sp, #20]
 8007244:	f000 fb86 	bl	8007954 <memchr>
 8007248:	1c6e      	adds	r6, r5, #1
 800724a:	2800      	cmp	r0, #0
 800724c:	d11f      	bne.n	800728e <_vfiprintf_r+0x112>
 800724e:	6822      	ldr	r2, [r4, #0]
 8007250:	06d3      	lsls	r3, r2, #27
 8007252:	d504      	bpl.n	800725e <_vfiprintf_r+0xe2>
 8007254:	2353      	movs	r3, #83	@ 0x53
 8007256:	a904      	add	r1, sp, #16
 8007258:	185b      	adds	r3, r3, r1
 800725a:	2120      	movs	r1, #32
 800725c:	7019      	strb	r1, [r3, #0]
 800725e:	0713      	lsls	r3, r2, #28
 8007260:	d504      	bpl.n	800726c <_vfiprintf_r+0xf0>
 8007262:	2353      	movs	r3, #83	@ 0x53
 8007264:	a904      	add	r1, sp, #16
 8007266:	185b      	adds	r3, r3, r1
 8007268:	212b      	movs	r1, #43	@ 0x2b
 800726a:	7019      	strb	r1, [r3, #0]
 800726c:	782b      	ldrb	r3, [r5, #0]
 800726e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007270:	d016      	beq.n	80072a0 <_vfiprintf_r+0x124>
 8007272:	002e      	movs	r6, r5
 8007274:	2100      	movs	r1, #0
 8007276:	200a      	movs	r0, #10
 8007278:	68e3      	ldr	r3, [r4, #12]
 800727a:	7832      	ldrb	r2, [r6, #0]
 800727c:	1c75      	adds	r5, r6, #1
 800727e:	3a30      	subs	r2, #48	@ 0x30
 8007280:	2a09      	cmp	r2, #9
 8007282:	d950      	bls.n	8007326 <_vfiprintf_r+0x1aa>
 8007284:	2900      	cmp	r1, #0
 8007286:	d111      	bne.n	80072ac <_vfiprintf_r+0x130>
 8007288:	e017      	b.n	80072ba <_vfiprintf_r+0x13e>
 800728a:	3601      	adds	r6, #1
 800728c:	e7af      	b.n	80071ee <_vfiprintf_r+0x72>
 800728e:	9b05      	ldr	r3, [sp, #20]
 8007290:	6822      	ldr	r2, [r4, #0]
 8007292:	1ac0      	subs	r0, r0, r3
 8007294:	2301      	movs	r3, #1
 8007296:	4083      	lsls	r3, r0
 8007298:	4313      	orrs	r3, r2
 800729a:	0035      	movs	r5, r6
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	e7cc      	b.n	800723a <_vfiprintf_r+0xbe>
 80072a0:	9b07      	ldr	r3, [sp, #28]
 80072a2:	1d19      	adds	r1, r3, #4
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	9107      	str	r1, [sp, #28]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	db01      	blt.n	80072b0 <_vfiprintf_r+0x134>
 80072ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072ae:	e004      	b.n	80072ba <_vfiprintf_r+0x13e>
 80072b0:	425b      	negs	r3, r3
 80072b2:	60e3      	str	r3, [r4, #12]
 80072b4:	2302      	movs	r3, #2
 80072b6:	4313      	orrs	r3, r2
 80072b8:	6023      	str	r3, [r4, #0]
 80072ba:	7833      	ldrb	r3, [r6, #0]
 80072bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80072be:	d10c      	bne.n	80072da <_vfiprintf_r+0x15e>
 80072c0:	7873      	ldrb	r3, [r6, #1]
 80072c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80072c4:	d134      	bne.n	8007330 <_vfiprintf_r+0x1b4>
 80072c6:	9b07      	ldr	r3, [sp, #28]
 80072c8:	3602      	adds	r6, #2
 80072ca:	1d1a      	adds	r2, r3, #4
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	9207      	str	r2, [sp, #28]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	da01      	bge.n	80072d8 <_vfiprintf_r+0x15c>
 80072d4:	2301      	movs	r3, #1
 80072d6:	425b      	negs	r3, r3
 80072d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80072da:	4d32      	ldr	r5, [pc, #200]	@ (80073a4 <_vfiprintf_r+0x228>)
 80072dc:	2203      	movs	r2, #3
 80072de:	0028      	movs	r0, r5
 80072e0:	7831      	ldrb	r1, [r6, #0]
 80072e2:	f000 fb37 	bl	8007954 <memchr>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d006      	beq.n	80072f8 <_vfiprintf_r+0x17c>
 80072ea:	2340      	movs	r3, #64	@ 0x40
 80072ec:	1b40      	subs	r0, r0, r5
 80072ee:	4083      	lsls	r3, r0
 80072f0:	6822      	ldr	r2, [r4, #0]
 80072f2:	3601      	adds	r6, #1
 80072f4:	4313      	orrs	r3, r2
 80072f6:	6023      	str	r3, [r4, #0]
 80072f8:	7831      	ldrb	r1, [r6, #0]
 80072fa:	2206      	movs	r2, #6
 80072fc:	482a      	ldr	r0, [pc, #168]	@ (80073a8 <_vfiprintf_r+0x22c>)
 80072fe:	1c75      	adds	r5, r6, #1
 8007300:	7621      	strb	r1, [r4, #24]
 8007302:	f000 fb27 	bl	8007954 <memchr>
 8007306:	2800      	cmp	r0, #0
 8007308:	d040      	beq.n	800738c <_vfiprintf_r+0x210>
 800730a:	4b28      	ldr	r3, [pc, #160]	@ (80073ac <_vfiprintf_r+0x230>)
 800730c:	2b00      	cmp	r3, #0
 800730e:	d122      	bne.n	8007356 <_vfiprintf_r+0x1da>
 8007310:	2207      	movs	r2, #7
 8007312:	9b07      	ldr	r3, [sp, #28]
 8007314:	3307      	adds	r3, #7
 8007316:	4393      	bics	r3, r2
 8007318:	3308      	adds	r3, #8
 800731a:	9307      	str	r3, [sp, #28]
 800731c:	6963      	ldr	r3, [r4, #20]
 800731e:	9a04      	ldr	r2, [sp, #16]
 8007320:	189b      	adds	r3, r3, r2
 8007322:	6163      	str	r3, [r4, #20]
 8007324:	e762      	b.n	80071ec <_vfiprintf_r+0x70>
 8007326:	4343      	muls	r3, r0
 8007328:	002e      	movs	r6, r5
 800732a:	2101      	movs	r1, #1
 800732c:	189b      	adds	r3, r3, r2
 800732e:	e7a4      	b.n	800727a <_vfiprintf_r+0xfe>
 8007330:	2300      	movs	r3, #0
 8007332:	200a      	movs	r0, #10
 8007334:	0019      	movs	r1, r3
 8007336:	3601      	adds	r6, #1
 8007338:	6063      	str	r3, [r4, #4]
 800733a:	7832      	ldrb	r2, [r6, #0]
 800733c:	1c75      	adds	r5, r6, #1
 800733e:	3a30      	subs	r2, #48	@ 0x30
 8007340:	2a09      	cmp	r2, #9
 8007342:	d903      	bls.n	800734c <_vfiprintf_r+0x1d0>
 8007344:	2b00      	cmp	r3, #0
 8007346:	d0c8      	beq.n	80072da <_vfiprintf_r+0x15e>
 8007348:	9109      	str	r1, [sp, #36]	@ 0x24
 800734a:	e7c6      	b.n	80072da <_vfiprintf_r+0x15e>
 800734c:	4341      	muls	r1, r0
 800734e:	002e      	movs	r6, r5
 8007350:	2301      	movs	r3, #1
 8007352:	1889      	adds	r1, r1, r2
 8007354:	e7f1      	b.n	800733a <_vfiprintf_r+0x1be>
 8007356:	aa07      	add	r2, sp, #28
 8007358:	9200      	str	r2, [sp, #0]
 800735a:	0021      	movs	r1, r4
 800735c:	003a      	movs	r2, r7
 800735e:	4b14      	ldr	r3, [pc, #80]	@ (80073b0 <_vfiprintf_r+0x234>)
 8007360:	9803      	ldr	r0, [sp, #12]
 8007362:	e000      	b.n	8007366 <_vfiprintf_r+0x1ea>
 8007364:	bf00      	nop
 8007366:	9004      	str	r0, [sp, #16]
 8007368:	9b04      	ldr	r3, [sp, #16]
 800736a:	3301      	adds	r3, #1
 800736c:	d1d6      	bne.n	800731c <_vfiprintf_r+0x1a0>
 800736e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007370:	07db      	lsls	r3, r3, #31
 8007372:	d405      	bmi.n	8007380 <_vfiprintf_r+0x204>
 8007374:	89bb      	ldrh	r3, [r7, #12]
 8007376:	059b      	lsls	r3, r3, #22
 8007378:	d402      	bmi.n	8007380 <_vfiprintf_r+0x204>
 800737a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800737c:	f7ff fdd8 	bl	8006f30 <__retarget_lock_release_recursive>
 8007380:	89bb      	ldrh	r3, [r7, #12]
 8007382:	065b      	lsls	r3, r3, #25
 8007384:	d500      	bpl.n	8007388 <_vfiprintf_r+0x20c>
 8007386:	e71e      	b.n	80071c6 <_vfiprintf_r+0x4a>
 8007388:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800738a:	e71e      	b.n	80071ca <_vfiprintf_r+0x4e>
 800738c:	aa07      	add	r2, sp, #28
 800738e:	9200      	str	r2, [sp, #0]
 8007390:	0021      	movs	r1, r4
 8007392:	003a      	movs	r2, r7
 8007394:	4b06      	ldr	r3, [pc, #24]	@ (80073b0 <_vfiprintf_r+0x234>)
 8007396:	9803      	ldr	r0, [sp, #12]
 8007398:	f000 f87c 	bl	8007494 <_printf_i>
 800739c:	e7e3      	b.n	8007366 <_vfiprintf_r+0x1ea>
 800739e:	46c0      	nop			@ (mov r8, r8)
 80073a0:	08007af0 	.word	0x08007af0
 80073a4:	08007af6 	.word	0x08007af6
 80073a8:	08007afa 	.word	0x08007afa
 80073ac:	00000000 	.word	0x00000000
 80073b0:	08007157 	.word	0x08007157

080073b4 <_printf_common>:
 80073b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073b6:	0016      	movs	r6, r2
 80073b8:	9301      	str	r3, [sp, #4]
 80073ba:	688a      	ldr	r2, [r1, #8]
 80073bc:	690b      	ldr	r3, [r1, #16]
 80073be:	000c      	movs	r4, r1
 80073c0:	9000      	str	r0, [sp, #0]
 80073c2:	4293      	cmp	r3, r2
 80073c4:	da00      	bge.n	80073c8 <_printf_common+0x14>
 80073c6:	0013      	movs	r3, r2
 80073c8:	0022      	movs	r2, r4
 80073ca:	6033      	str	r3, [r6, #0]
 80073cc:	3243      	adds	r2, #67	@ 0x43
 80073ce:	7812      	ldrb	r2, [r2, #0]
 80073d0:	2a00      	cmp	r2, #0
 80073d2:	d001      	beq.n	80073d8 <_printf_common+0x24>
 80073d4:	3301      	adds	r3, #1
 80073d6:	6033      	str	r3, [r6, #0]
 80073d8:	6823      	ldr	r3, [r4, #0]
 80073da:	069b      	lsls	r3, r3, #26
 80073dc:	d502      	bpl.n	80073e4 <_printf_common+0x30>
 80073de:	6833      	ldr	r3, [r6, #0]
 80073e0:	3302      	adds	r3, #2
 80073e2:	6033      	str	r3, [r6, #0]
 80073e4:	6822      	ldr	r2, [r4, #0]
 80073e6:	2306      	movs	r3, #6
 80073e8:	0015      	movs	r5, r2
 80073ea:	401d      	ands	r5, r3
 80073ec:	421a      	tst	r2, r3
 80073ee:	d027      	beq.n	8007440 <_printf_common+0x8c>
 80073f0:	0023      	movs	r3, r4
 80073f2:	3343      	adds	r3, #67	@ 0x43
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	1e5a      	subs	r2, r3, #1
 80073f8:	4193      	sbcs	r3, r2
 80073fa:	6822      	ldr	r2, [r4, #0]
 80073fc:	0692      	lsls	r2, r2, #26
 80073fe:	d430      	bmi.n	8007462 <_printf_common+0xae>
 8007400:	0022      	movs	r2, r4
 8007402:	9901      	ldr	r1, [sp, #4]
 8007404:	9800      	ldr	r0, [sp, #0]
 8007406:	9d08      	ldr	r5, [sp, #32]
 8007408:	3243      	adds	r2, #67	@ 0x43
 800740a:	47a8      	blx	r5
 800740c:	3001      	adds	r0, #1
 800740e:	d025      	beq.n	800745c <_printf_common+0xa8>
 8007410:	2206      	movs	r2, #6
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	2500      	movs	r5, #0
 8007416:	4013      	ands	r3, r2
 8007418:	2b04      	cmp	r3, #4
 800741a:	d105      	bne.n	8007428 <_printf_common+0x74>
 800741c:	6833      	ldr	r3, [r6, #0]
 800741e:	68e5      	ldr	r5, [r4, #12]
 8007420:	1aed      	subs	r5, r5, r3
 8007422:	43eb      	mvns	r3, r5
 8007424:	17db      	asrs	r3, r3, #31
 8007426:	401d      	ands	r5, r3
 8007428:	68a3      	ldr	r3, [r4, #8]
 800742a:	6922      	ldr	r2, [r4, #16]
 800742c:	4293      	cmp	r3, r2
 800742e:	dd01      	ble.n	8007434 <_printf_common+0x80>
 8007430:	1a9b      	subs	r3, r3, r2
 8007432:	18ed      	adds	r5, r5, r3
 8007434:	2600      	movs	r6, #0
 8007436:	42b5      	cmp	r5, r6
 8007438:	d120      	bne.n	800747c <_printf_common+0xc8>
 800743a:	2000      	movs	r0, #0
 800743c:	e010      	b.n	8007460 <_printf_common+0xac>
 800743e:	3501      	adds	r5, #1
 8007440:	68e3      	ldr	r3, [r4, #12]
 8007442:	6832      	ldr	r2, [r6, #0]
 8007444:	1a9b      	subs	r3, r3, r2
 8007446:	42ab      	cmp	r3, r5
 8007448:	ddd2      	ble.n	80073f0 <_printf_common+0x3c>
 800744a:	0022      	movs	r2, r4
 800744c:	2301      	movs	r3, #1
 800744e:	9901      	ldr	r1, [sp, #4]
 8007450:	9800      	ldr	r0, [sp, #0]
 8007452:	9f08      	ldr	r7, [sp, #32]
 8007454:	3219      	adds	r2, #25
 8007456:	47b8      	blx	r7
 8007458:	3001      	adds	r0, #1
 800745a:	d1f0      	bne.n	800743e <_printf_common+0x8a>
 800745c:	2001      	movs	r0, #1
 800745e:	4240      	negs	r0, r0
 8007460:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007462:	2030      	movs	r0, #48	@ 0x30
 8007464:	18e1      	adds	r1, r4, r3
 8007466:	3143      	adds	r1, #67	@ 0x43
 8007468:	7008      	strb	r0, [r1, #0]
 800746a:	0021      	movs	r1, r4
 800746c:	1c5a      	adds	r2, r3, #1
 800746e:	3145      	adds	r1, #69	@ 0x45
 8007470:	7809      	ldrb	r1, [r1, #0]
 8007472:	18a2      	adds	r2, r4, r2
 8007474:	3243      	adds	r2, #67	@ 0x43
 8007476:	3302      	adds	r3, #2
 8007478:	7011      	strb	r1, [r2, #0]
 800747a:	e7c1      	b.n	8007400 <_printf_common+0x4c>
 800747c:	0022      	movs	r2, r4
 800747e:	2301      	movs	r3, #1
 8007480:	9901      	ldr	r1, [sp, #4]
 8007482:	9800      	ldr	r0, [sp, #0]
 8007484:	9f08      	ldr	r7, [sp, #32]
 8007486:	321a      	adds	r2, #26
 8007488:	47b8      	blx	r7
 800748a:	3001      	adds	r0, #1
 800748c:	d0e6      	beq.n	800745c <_printf_common+0xa8>
 800748e:	3601      	adds	r6, #1
 8007490:	e7d1      	b.n	8007436 <_printf_common+0x82>
	...

08007494 <_printf_i>:
 8007494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007496:	b08b      	sub	sp, #44	@ 0x2c
 8007498:	9206      	str	r2, [sp, #24]
 800749a:	000a      	movs	r2, r1
 800749c:	3243      	adds	r2, #67	@ 0x43
 800749e:	9307      	str	r3, [sp, #28]
 80074a0:	9005      	str	r0, [sp, #20]
 80074a2:	9203      	str	r2, [sp, #12]
 80074a4:	7e0a      	ldrb	r2, [r1, #24]
 80074a6:	000c      	movs	r4, r1
 80074a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074aa:	2a78      	cmp	r2, #120	@ 0x78
 80074ac:	d809      	bhi.n	80074c2 <_printf_i+0x2e>
 80074ae:	2a62      	cmp	r2, #98	@ 0x62
 80074b0:	d80b      	bhi.n	80074ca <_printf_i+0x36>
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	d100      	bne.n	80074b8 <_printf_i+0x24>
 80074b6:	e0ba      	b.n	800762e <_printf_i+0x19a>
 80074b8:	497a      	ldr	r1, [pc, #488]	@ (80076a4 <_printf_i+0x210>)
 80074ba:	9104      	str	r1, [sp, #16]
 80074bc:	2a58      	cmp	r2, #88	@ 0x58
 80074be:	d100      	bne.n	80074c2 <_printf_i+0x2e>
 80074c0:	e08e      	b.n	80075e0 <_printf_i+0x14c>
 80074c2:	0025      	movs	r5, r4
 80074c4:	3542      	adds	r5, #66	@ 0x42
 80074c6:	702a      	strb	r2, [r5, #0]
 80074c8:	e022      	b.n	8007510 <_printf_i+0x7c>
 80074ca:	0010      	movs	r0, r2
 80074cc:	3863      	subs	r0, #99	@ 0x63
 80074ce:	2815      	cmp	r0, #21
 80074d0:	d8f7      	bhi.n	80074c2 <_printf_i+0x2e>
 80074d2:	f7f8 fe19 	bl	8000108 <__gnu_thumb1_case_shi>
 80074d6:	0016      	.short	0x0016
 80074d8:	fff6001f 	.word	0xfff6001f
 80074dc:	fff6fff6 	.word	0xfff6fff6
 80074e0:	001ffff6 	.word	0x001ffff6
 80074e4:	fff6fff6 	.word	0xfff6fff6
 80074e8:	fff6fff6 	.word	0xfff6fff6
 80074ec:	0036009f 	.word	0x0036009f
 80074f0:	fff6007e 	.word	0xfff6007e
 80074f4:	00b0fff6 	.word	0x00b0fff6
 80074f8:	0036fff6 	.word	0x0036fff6
 80074fc:	fff6fff6 	.word	0xfff6fff6
 8007500:	0082      	.short	0x0082
 8007502:	0025      	movs	r5, r4
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	3542      	adds	r5, #66	@ 0x42
 8007508:	1d11      	adds	r1, r2, #4
 800750a:	6019      	str	r1, [r3, #0]
 800750c:	6813      	ldr	r3, [r2, #0]
 800750e:	702b      	strb	r3, [r5, #0]
 8007510:	2301      	movs	r3, #1
 8007512:	e09e      	b.n	8007652 <_printf_i+0x1be>
 8007514:	6818      	ldr	r0, [r3, #0]
 8007516:	6809      	ldr	r1, [r1, #0]
 8007518:	1d02      	adds	r2, r0, #4
 800751a:	060d      	lsls	r5, r1, #24
 800751c:	d50b      	bpl.n	8007536 <_printf_i+0xa2>
 800751e:	6806      	ldr	r6, [r0, #0]
 8007520:	601a      	str	r2, [r3, #0]
 8007522:	2e00      	cmp	r6, #0
 8007524:	da03      	bge.n	800752e <_printf_i+0x9a>
 8007526:	232d      	movs	r3, #45	@ 0x2d
 8007528:	9a03      	ldr	r2, [sp, #12]
 800752a:	4276      	negs	r6, r6
 800752c:	7013      	strb	r3, [r2, #0]
 800752e:	4b5d      	ldr	r3, [pc, #372]	@ (80076a4 <_printf_i+0x210>)
 8007530:	270a      	movs	r7, #10
 8007532:	9304      	str	r3, [sp, #16]
 8007534:	e018      	b.n	8007568 <_printf_i+0xd4>
 8007536:	6806      	ldr	r6, [r0, #0]
 8007538:	601a      	str	r2, [r3, #0]
 800753a:	0649      	lsls	r1, r1, #25
 800753c:	d5f1      	bpl.n	8007522 <_printf_i+0x8e>
 800753e:	b236      	sxth	r6, r6
 8007540:	e7ef      	b.n	8007522 <_printf_i+0x8e>
 8007542:	6808      	ldr	r0, [r1, #0]
 8007544:	6819      	ldr	r1, [r3, #0]
 8007546:	c940      	ldmia	r1!, {r6}
 8007548:	0605      	lsls	r5, r0, #24
 800754a:	d402      	bmi.n	8007552 <_printf_i+0xbe>
 800754c:	0640      	lsls	r0, r0, #25
 800754e:	d500      	bpl.n	8007552 <_printf_i+0xbe>
 8007550:	b2b6      	uxth	r6, r6
 8007552:	6019      	str	r1, [r3, #0]
 8007554:	4b53      	ldr	r3, [pc, #332]	@ (80076a4 <_printf_i+0x210>)
 8007556:	270a      	movs	r7, #10
 8007558:	9304      	str	r3, [sp, #16]
 800755a:	2a6f      	cmp	r2, #111	@ 0x6f
 800755c:	d100      	bne.n	8007560 <_printf_i+0xcc>
 800755e:	3f02      	subs	r7, #2
 8007560:	0023      	movs	r3, r4
 8007562:	2200      	movs	r2, #0
 8007564:	3343      	adds	r3, #67	@ 0x43
 8007566:	701a      	strb	r2, [r3, #0]
 8007568:	6863      	ldr	r3, [r4, #4]
 800756a:	60a3      	str	r3, [r4, #8]
 800756c:	2b00      	cmp	r3, #0
 800756e:	db06      	blt.n	800757e <_printf_i+0xea>
 8007570:	2104      	movs	r1, #4
 8007572:	6822      	ldr	r2, [r4, #0]
 8007574:	9d03      	ldr	r5, [sp, #12]
 8007576:	438a      	bics	r2, r1
 8007578:	6022      	str	r2, [r4, #0]
 800757a:	4333      	orrs	r3, r6
 800757c:	d00c      	beq.n	8007598 <_printf_i+0x104>
 800757e:	9d03      	ldr	r5, [sp, #12]
 8007580:	0030      	movs	r0, r6
 8007582:	0039      	movs	r1, r7
 8007584:	f7f8 fe50 	bl	8000228 <__aeabi_uidivmod>
 8007588:	9b04      	ldr	r3, [sp, #16]
 800758a:	3d01      	subs	r5, #1
 800758c:	5c5b      	ldrb	r3, [r3, r1]
 800758e:	702b      	strb	r3, [r5, #0]
 8007590:	0033      	movs	r3, r6
 8007592:	0006      	movs	r6, r0
 8007594:	429f      	cmp	r7, r3
 8007596:	d9f3      	bls.n	8007580 <_printf_i+0xec>
 8007598:	2f08      	cmp	r7, #8
 800759a:	d109      	bne.n	80075b0 <_printf_i+0x11c>
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	07db      	lsls	r3, r3, #31
 80075a0:	d506      	bpl.n	80075b0 <_printf_i+0x11c>
 80075a2:	6862      	ldr	r2, [r4, #4]
 80075a4:	6923      	ldr	r3, [r4, #16]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	dc02      	bgt.n	80075b0 <_printf_i+0x11c>
 80075aa:	2330      	movs	r3, #48	@ 0x30
 80075ac:	3d01      	subs	r5, #1
 80075ae:	702b      	strb	r3, [r5, #0]
 80075b0:	9b03      	ldr	r3, [sp, #12]
 80075b2:	1b5b      	subs	r3, r3, r5
 80075b4:	6123      	str	r3, [r4, #16]
 80075b6:	9b07      	ldr	r3, [sp, #28]
 80075b8:	0021      	movs	r1, r4
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	9805      	ldr	r0, [sp, #20]
 80075be:	9b06      	ldr	r3, [sp, #24]
 80075c0:	aa09      	add	r2, sp, #36	@ 0x24
 80075c2:	f7ff fef7 	bl	80073b4 <_printf_common>
 80075c6:	3001      	adds	r0, #1
 80075c8:	d148      	bne.n	800765c <_printf_i+0x1c8>
 80075ca:	2001      	movs	r0, #1
 80075cc:	4240      	negs	r0, r0
 80075ce:	b00b      	add	sp, #44	@ 0x2c
 80075d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075d2:	2220      	movs	r2, #32
 80075d4:	6809      	ldr	r1, [r1, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	6022      	str	r2, [r4, #0]
 80075da:	2278      	movs	r2, #120	@ 0x78
 80075dc:	4932      	ldr	r1, [pc, #200]	@ (80076a8 <_printf_i+0x214>)
 80075de:	9104      	str	r1, [sp, #16]
 80075e0:	0021      	movs	r1, r4
 80075e2:	3145      	adds	r1, #69	@ 0x45
 80075e4:	700a      	strb	r2, [r1, #0]
 80075e6:	6819      	ldr	r1, [r3, #0]
 80075e8:	6822      	ldr	r2, [r4, #0]
 80075ea:	c940      	ldmia	r1!, {r6}
 80075ec:	0610      	lsls	r0, r2, #24
 80075ee:	d402      	bmi.n	80075f6 <_printf_i+0x162>
 80075f0:	0650      	lsls	r0, r2, #25
 80075f2:	d500      	bpl.n	80075f6 <_printf_i+0x162>
 80075f4:	b2b6      	uxth	r6, r6
 80075f6:	6019      	str	r1, [r3, #0]
 80075f8:	07d3      	lsls	r3, r2, #31
 80075fa:	d502      	bpl.n	8007602 <_printf_i+0x16e>
 80075fc:	2320      	movs	r3, #32
 80075fe:	4313      	orrs	r3, r2
 8007600:	6023      	str	r3, [r4, #0]
 8007602:	2e00      	cmp	r6, #0
 8007604:	d001      	beq.n	800760a <_printf_i+0x176>
 8007606:	2710      	movs	r7, #16
 8007608:	e7aa      	b.n	8007560 <_printf_i+0xcc>
 800760a:	2220      	movs	r2, #32
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	4393      	bics	r3, r2
 8007610:	6023      	str	r3, [r4, #0]
 8007612:	e7f8      	b.n	8007606 <_printf_i+0x172>
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	680d      	ldr	r5, [r1, #0]
 8007618:	1d10      	adds	r0, r2, #4
 800761a:	6949      	ldr	r1, [r1, #20]
 800761c:	6018      	str	r0, [r3, #0]
 800761e:	6813      	ldr	r3, [r2, #0]
 8007620:	062e      	lsls	r6, r5, #24
 8007622:	d501      	bpl.n	8007628 <_printf_i+0x194>
 8007624:	6019      	str	r1, [r3, #0]
 8007626:	e002      	b.n	800762e <_printf_i+0x19a>
 8007628:	066d      	lsls	r5, r5, #25
 800762a:	d5fb      	bpl.n	8007624 <_printf_i+0x190>
 800762c:	8019      	strh	r1, [r3, #0]
 800762e:	2300      	movs	r3, #0
 8007630:	9d03      	ldr	r5, [sp, #12]
 8007632:	6123      	str	r3, [r4, #16]
 8007634:	e7bf      	b.n	80075b6 <_printf_i+0x122>
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	1d11      	adds	r1, r2, #4
 800763a:	6019      	str	r1, [r3, #0]
 800763c:	6815      	ldr	r5, [r2, #0]
 800763e:	2100      	movs	r1, #0
 8007640:	0028      	movs	r0, r5
 8007642:	6862      	ldr	r2, [r4, #4]
 8007644:	f000 f986 	bl	8007954 <memchr>
 8007648:	2800      	cmp	r0, #0
 800764a:	d001      	beq.n	8007650 <_printf_i+0x1bc>
 800764c:	1b40      	subs	r0, r0, r5
 800764e:	6060      	str	r0, [r4, #4]
 8007650:	6863      	ldr	r3, [r4, #4]
 8007652:	6123      	str	r3, [r4, #16]
 8007654:	2300      	movs	r3, #0
 8007656:	9a03      	ldr	r2, [sp, #12]
 8007658:	7013      	strb	r3, [r2, #0]
 800765a:	e7ac      	b.n	80075b6 <_printf_i+0x122>
 800765c:	002a      	movs	r2, r5
 800765e:	6923      	ldr	r3, [r4, #16]
 8007660:	9906      	ldr	r1, [sp, #24]
 8007662:	9805      	ldr	r0, [sp, #20]
 8007664:	9d07      	ldr	r5, [sp, #28]
 8007666:	47a8      	blx	r5
 8007668:	3001      	adds	r0, #1
 800766a:	d0ae      	beq.n	80075ca <_printf_i+0x136>
 800766c:	6823      	ldr	r3, [r4, #0]
 800766e:	079b      	lsls	r3, r3, #30
 8007670:	d415      	bmi.n	800769e <_printf_i+0x20a>
 8007672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007674:	68e0      	ldr	r0, [r4, #12]
 8007676:	4298      	cmp	r0, r3
 8007678:	daa9      	bge.n	80075ce <_printf_i+0x13a>
 800767a:	0018      	movs	r0, r3
 800767c:	e7a7      	b.n	80075ce <_printf_i+0x13a>
 800767e:	0022      	movs	r2, r4
 8007680:	2301      	movs	r3, #1
 8007682:	9906      	ldr	r1, [sp, #24]
 8007684:	9805      	ldr	r0, [sp, #20]
 8007686:	9e07      	ldr	r6, [sp, #28]
 8007688:	3219      	adds	r2, #25
 800768a:	47b0      	blx	r6
 800768c:	3001      	adds	r0, #1
 800768e:	d09c      	beq.n	80075ca <_printf_i+0x136>
 8007690:	3501      	adds	r5, #1
 8007692:	68e3      	ldr	r3, [r4, #12]
 8007694:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007696:	1a9b      	subs	r3, r3, r2
 8007698:	42ab      	cmp	r3, r5
 800769a:	dcf0      	bgt.n	800767e <_printf_i+0x1ea>
 800769c:	e7e9      	b.n	8007672 <_printf_i+0x1de>
 800769e:	2500      	movs	r5, #0
 80076a0:	e7f7      	b.n	8007692 <_printf_i+0x1fe>
 80076a2:	46c0      	nop			@ (mov r8, r8)
 80076a4:	08007b01 	.word	0x08007b01
 80076a8:	08007b12 	.word	0x08007b12

080076ac <__sflush_r>:
 80076ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076ae:	220c      	movs	r2, #12
 80076b0:	5e8b      	ldrsh	r3, [r1, r2]
 80076b2:	0005      	movs	r5, r0
 80076b4:	000c      	movs	r4, r1
 80076b6:	071a      	lsls	r2, r3, #28
 80076b8:	d456      	bmi.n	8007768 <__sflush_r+0xbc>
 80076ba:	684a      	ldr	r2, [r1, #4]
 80076bc:	2a00      	cmp	r2, #0
 80076be:	dc02      	bgt.n	80076c6 <__sflush_r+0x1a>
 80076c0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80076c2:	2a00      	cmp	r2, #0
 80076c4:	dd4e      	ble.n	8007764 <__sflush_r+0xb8>
 80076c6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80076c8:	2f00      	cmp	r7, #0
 80076ca:	d04b      	beq.n	8007764 <__sflush_r+0xb8>
 80076cc:	2200      	movs	r2, #0
 80076ce:	2080      	movs	r0, #128	@ 0x80
 80076d0:	682e      	ldr	r6, [r5, #0]
 80076d2:	602a      	str	r2, [r5, #0]
 80076d4:	001a      	movs	r2, r3
 80076d6:	0140      	lsls	r0, r0, #5
 80076d8:	6a21      	ldr	r1, [r4, #32]
 80076da:	4002      	ands	r2, r0
 80076dc:	4203      	tst	r3, r0
 80076de:	d033      	beq.n	8007748 <__sflush_r+0x9c>
 80076e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	075b      	lsls	r3, r3, #29
 80076e6:	d506      	bpl.n	80076f6 <__sflush_r+0x4a>
 80076e8:	6863      	ldr	r3, [r4, #4]
 80076ea:	1ad2      	subs	r2, r2, r3
 80076ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d001      	beq.n	80076f6 <__sflush_r+0x4a>
 80076f2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80076f4:	1ad2      	subs	r2, r2, r3
 80076f6:	2300      	movs	r3, #0
 80076f8:	0028      	movs	r0, r5
 80076fa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80076fc:	6a21      	ldr	r1, [r4, #32]
 80076fe:	47b8      	blx	r7
 8007700:	89a2      	ldrh	r2, [r4, #12]
 8007702:	1c43      	adds	r3, r0, #1
 8007704:	d106      	bne.n	8007714 <__sflush_r+0x68>
 8007706:	6829      	ldr	r1, [r5, #0]
 8007708:	291d      	cmp	r1, #29
 800770a:	d846      	bhi.n	800779a <__sflush_r+0xee>
 800770c:	4b29      	ldr	r3, [pc, #164]	@ (80077b4 <__sflush_r+0x108>)
 800770e:	40cb      	lsrs	r3, r1
 8007710:	07db      	lsls	r3, r3, #31
 8007712:	d542      	bpl.n	800779a <__sflush_r+0xee>
 8007714:	2300      	movs	r3, #0
 8007716:	6063      	str	r3, [r4, #4]
 8007718:	6923      	ldr	r3, [r4, #16]
 800771a:	6023      	str	r3, [r4, #0]
 800771c:	04d2      	lsls	r2, r2, #19
 800771e:	d505      	bpl.n	800772c <__sflush_r+0x80>
 8007720:	1c43      	adds	r3, r0, #1
 8007722:	d102      	bne.n	800772a <__sflush_r+0x7e>
 8007724:	682b      	ldr	r3, [r5, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d100      	bne.n	800772c <__sflush_r+0x80>
 800772a:	6560      	str	r0, [r4, #84]	@ 0x54
 800772c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800772e:	602e      	str	r6, [r5, #0]
 8007730:	2900      	cmp	r1, #0
 8007732:	d017      	beq.n	8007764 <__sflush_r+0xb8>
 8007734:	0023      	movs	r3, r4
 8007736:	3344      	adds	r3, #68	@ 0x44
 8007738:	4299      	cmp	r1, r3
 800773a:	d002      	beq.n	8007742 <__sflush_r+0x96>
 800773c:	0028      	movs	r0, r5
 800773e:	f7ff fbf9 	bl	8006f34 <_free_r>
 8007742:	2300      	movs	r3, #0
 8007744:	6363      	str	r3, [r4, #52]	@ 0x34
 8007746:	e00d      	b.n	8007764 <__sflush_r+0xb8>
 8007748:	2301      	movs	r3, #1
 800774a:	0028      	movs	r0, r5
 800774c:	47b8      	blx	r7
 800774e:	0002      	movs	r2, r0
 8007750:	1c43      	adds	r3, r0, #1
 8007752:	d1c6      	bne.n	80076e2 <__sflush_r+0x36>
 8007754:	682b      	ldr	r3, [r5, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0c3      	beq.n	80076e2 <__sflush_r+0x36>
 800775a:	2b1d      	cmp	r3, #29
 800775c:	d001      	beq.n	8007762 <__sflush_r+0xb6>
 800775e:	2b16      	cmp	r3, #22
 8007760:	d11a      	bne.n	8007798 <__sflush_r+0xec>
 8007762:	602e      	str	r6, [r5, #0]
 8007764:	2000      	movs	r0, #0
 8007766:	e01e      	b.n	80077a6 <__sflush_r+0xfa>
 8007768:	690e      	ldr	r6, [r1, #16]
 800776a:	2e00      	cmp	r6, #0
 800776c:	d0fa      	beq.n	8007764 <__sflush_r+0xb8>
 800776e:	680f      	ldr	r7, [r1, #0]
 8007770:	600e      	str	r6, [r1, #0]
 8007772:	1bba      	subs	r2, r7, r6
 8007774:	9201      	str	r2, [sp, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	079b      	lsls	r3, r3, #30
 800777a:	d100      	bne.n	800777e <__sflush_r+0xd2>
 800777c:	694a      	ldr	r2, [r1, #20]
 800777e:	60a2      	str	r2, [r4, #8]
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	2b00      	cmp	r3, #0
 8007784:	ddee      	ble.n	8007764 <__sflush_r+0xb8>
 8007786:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007788:	0032      	movs	r2, r6
 800778a:	001f      	movs	r7, r3
 800778c:	0028      	movs	r0, r5
 800778e:	9b01      	ldr	r3, [sp, #4]
 8007790:	6a21      	ldr	r1, [r4, #32]
 8007792:	47b8      	blx	r7
 8007794:	2800      	cmp	r0, #0
 8007796:	dc07      	bgt.n	80077a8 <__sflush_r+0xfc>
 8007798:	89a2      	ldrh	r2, [r4, #12]
 800779a:	2340      	movs	r3, #64	@ 0x40
 800779c:	2001      	movs	r0, #1
 800779e:	4313      	orrs	r3, r2
 80077a0:	b21b      	sxth	r3, r3
 80077a2:	81a3      	strh	r3, [r4, #12]
 80077a4:	4240      	negs	r0, r0
 80077a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80077a8:	9b01      	ldr	r3, [sp, #4]
 80077aa:	1836      	adds	r6, r6, r0
 80077ac:	1a1b      	subs	r3, r3, r0
 80077ae:	9301      	str	r3, [sp, #4]
 80077b0:	e7e6      	b.n	8007780 <__sflush_r+0xd4>
 80077b2:	46c0      	nop			@ (mov r8, r8)
 80077b4:	20400001 	.word	0x20400001

080077b8 <_fflush_r>:
 80077b8:	690b      	ldr	r3, [r1, #16]
 80077ba:	b570      	push	{r4, r5, r6, lr}
 80077bc:	0005      	movs	r5, r0
 80077be:	000c      	movs	r4, r1
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d102      	bne.n	80077ca <_fflush_r+0x12>
 80077c4:	2500      	movs	r5, #0
 80077c6:	0028      	movs	r0, r5
 80077c8:	bd70      	pop	{r4, r5, r6, pc}
 80077ca:	2800      	cmp	r0, #0
 80077cc:	d004      	beq.n	80077d8 <_fflush_r+0x20>
 80077ce:	6a03      	ldr	r3, [r0, #32]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d101      	bne.n	80077d8 <_fflush_r+0x20>
 80077d4:	f7ff f99a 	bl	8006b0c <__sinit>
 80077d8:	220c      	movs	r2, #12
 80077da:	5ea3      	ldrsh	r3, [r4, r2]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d0f1      	beq.n	80077c4 <_fflush_r+0xc>
 80077e0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80077e2:	07d2      	lsls	r2, r2, #31
 80077e4:	d404      	bmi.n	80077f0 <_fflush_r+0x38>
 80077e6:	059b      	lsls	r3, r3, #22
 80077e8:	d402      	bmi.n	80077f0 <_fflush_r+0x38>
 80077ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077ec:	f7ff fb9f 	bl	8006f2e <__retarget_lock_acquire_recursive>
 80077f0:	0028      	movs	r0, r5
 80077f2:	0021      	movs	r1, r4
 80077f4:	f7ff ff5a 	bl	80076ac <__sflush_r>
 80077f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077fa:	0005      	movs	r5, r0
 80077fc:	07db      	lsls	r3, r3, #31
 80077fe:	d4e2      	bmi.n	80077c6 <_fflush_r+0xe>
 8007800:	89a3      	ldrh	r3, [r4, #12]
 8007802:	059b      	lsls	r3, r3, #22
 8007804:	d4df      	bmi.n	80077c6 <_fflush_r+0xe>
 8007806:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007808:	f7ff fb92 	bl	8006f30 <__retarget_lock_release_recursive>
 800780c:	e7db      	b.n	80077c6 <_fflush_r+0xe>
	...

08007810 <__swhatbuf_r>:
 8007810:	b570      	push	{r4, r5, r6, lr}
 8007812:	000e      	movs	r6, r1
 8007814:	001d      	movs	r5, r3
 8007816:	230e      	movs	r3, #14
 8007818:	5ec9      	ldrsh	r1, [r1, r3]
 800781a:	0014      	movs	r4, r2
 800781c:	b096      	sub	sp, #88	@ 0x58
 800781e:	2900      	cmp	r1, #0
 8007820:	da0c      	bge.n	800783c <__swhatbuf_r+0x2c>
 8007822:	89b2      	ldrh	r2, [r6, #12]
 8007824:	2380      	movs	r3, #128	@ 0x80
 8007826:	0011      	movs	r1, r2
 8007828:	4019      	ands	r1, r3
 800782a:	421a      	tst	r2, r3
 800782c:	d114      	bne.n	8007858 <__swhatbuf_r+0x48>
 800782e:	2380      	movs	r3, #128	@ 0x80
 8007830:	00db      	lsls	r3, r3, #3
 8007832:	2000      	movs	r0, #0
 8007834:	6029      	str	r1, [r5, #0]
 8007836:	6023      	str	r3, [r4, #0]
 8007838:	b016      	add	sp, #88	@ 0x58
 800783a:	bd70      	pop	{r4, r5, r6, pc}
 800783c:	466a      	mov	r2, sp
 800783e:	f000 f853 	bl	80078e8 <_fstat_r>
 8007842:	2800      	cmp	r0, #0
 8007844:	dbed      	blt.n	8007822 <__swhatbuf_r+0x12>
 8007846:	23f0      	movs	r3, #240	@ 0xf0
 8007848:	9901      	ldr	r1, [sp, #4]
 800784a:	021b      	lsls	r3, r3, #8
 800784c:	4019      	ands	r1, r3
 800784e:	4b04      	ldr	r3, [pc, #16]	@ (8007860 <__swhatbuf_r+0x50>)
 8007850:	18c9      	adds	r1, r1, r3
 8007852:	424b      	negs	r3, r1
 8007854:	4159      	adcs	r1, r3
 8007856:	e7ea      	b.n	800782e <__swhatbuf_r+0x1e>
 8007858:	2100      	movs	r1, #0
 800785a:	2340      	movs	r3, #64	@ 0x40
 800785c:	e7e9      	b.n	8007832 <__swhatbuf_r+0x22>
 800785e:	46c0      	nop			@ (mov r8, r8)
 8007860:	ffffe000 	.word	0xffffe000

08007864 <__smakebuf_r>:
 8007864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007866:	2602      	movs	r6, #2
 8007868:	898b      	ldrh	r3, [r1, #12]
 800786a:	0005      	movs	r5, r0
 800786c:	000c      	movs	r4, r1
 800786e:	b085      	sub	sp, #20
 8007870:	4233      	tst	r3, r6
 8007872:	d007      	beq.n	8007884 <__smakebuf_r+0x20>
 8007874:	0023      	movs	r3, r4
 8007876:	3347      	adds	r3, #71	@ 0x47
 8007878:	6023      	str	r3, [r4, #0]
 800787a:	6123      	str	r3, [r4, #16]
 800787c:	2301      	movs	r3, #1
 800787e:	6163      	str	r3, [r4, #20]
 8007880:	b005      	add	sp, #20
 8007882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007884:	ab03      	add	r3, sp, #12
 8007886:	aa02      	add	r2, sp, #8
 8007888:	f7ff ffc2 	bl	8007810 <__swhatbuf_r>
 800788c:	9f02      	ldr	r7, [sp, #8]
 800788e:	9001      	str	r0, [sp, #4]
 8007890:	0039      	movs	r1, r7
 8007892:	0028      	movs	r0, r5
 8007894:	f7ff fbba 	bl	800700c <_malloc_r>
 8007898:	2800      	cmp	r0, #0
 800789a:	d108      	bne.n	80078ae <__smakebuf_r+0x4a>
 800789c:	220c      	movs	r2, #12
 800789e:	5ea3      	ldrsh	r3, [r4, r2]
 80078a0:	059a      	lsls	r2, r3, #22
 80078a2:	d4ed      	bmi.n	8007880 <__smakebuf_r+0x1c>
 80078a4:	2203      	movs	r2, #3
 80078a6:	4393      	bics	r3, r2
 80078a8:	431e      	orrs	r6, r3
 80078aa:	81a6      	strh	r6, [r4, #12]
 80078ac:	e7e2      	b.n	8007874 <__smakebuf_r+0x10>
 80078ae:	2380      	movs	r3, #128	@ 0x80
 80078b0:	89a2      	ldrh	r2, [r4, #12]
 80078b2:	6020      	str	r0, [r4, #0]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	9b03      	ldr	r3, [sp, #12]
 80078ba:	6120      	str	r0, [r4, #16]
 80078bc:	6167      	str	r7, [r4, #20]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d00c      	beq.n	80078dc <__smakebuf_r+0x78>
 80078c2:	0028      	movs	r0, r5
 80078c4:	230e      	movs	r3, #14
 80078c6:	5ee1      	ldrsh	r1, [r4, r3]
 80078c8:	f000 f820 	bl	800790c <_isatty_r>
 80078cc:	2800      	cmp	r0, #0
 80078ce:	d005      	beq.n	80078dc <__smakebuf_r+0x78>
 80078d0:	2303      	movs	r3, #3
 80078d2:	89a2      	ldrh	r2, [r4, #12]
 80078d4:	439a      	bics	r2, r3
 80078d6:	3b02      	subs	r3, #2
 80078d8:	4313      	orrs	r3, r2
 80078da:	81a3      	strh	r3, [r4, #12]
 80078dc:	89a3      	ldrh	r3, [r4, #12]
 80078de:	9a01      	ldr	r2, [sp, #4]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	e7cc      	b.n	8007880 <__smakebuf_r+0x1c>
	...

080078e8 <_fstat_r>:
 80078e8:	2300      	movs	r3, #0
 80078ea:	b570      	push	{r4, r5, r6, lr}
 80078ec:	4d06      	ldr	r5, [pc, #24]	@ (8007908 <_fstat_r+0x20>)
 80078ee:	0004      	movs	r4, r0
 80078f0:	0008      	movs	r0, r1
 80078f2:	0011      	movs	r1, r2
 80078f4:	602b      	str	r3, [r5, #0]
 80078f6:	f7f9 fb22 	bl	8000f3e <_fstat>
 80078fa:	1c43      	adds	r3, r0, #1
 80078fc:	d103      	bne.n	8007906 <_fstat_r+0x1e>
 80078fe:	682b      	ldr	r3, [r5, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d000      	beq.n	8007906 <_fstat_r+0x1e>
 8007904:	6023      	str	r3, [r4, #0]
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	2000036c 	.word	0x2000036c

0800790c <_isatty_r>:
 800790c:	2300      	movs	r3, #0
 800790e:	b570      	push	{r4, r5, r6, lr}
 8007910:	4d06      	ldr	r5, [pc, #24]	@ (800792c <_isatty_r+0x20>)
 8007912:	0004      	movs	r4, r0
 8007914:	0008      	movs	r0, r1
 8007916:	602b      	str	r3, [r5, #0]
 8007918:	f7f9 fb1f 	bl	8000f5a <_isatty>
 800791c:	1c43      	adds	r3, r0, #1
 800791e:	d103      	bne.n	8007928 <_isatty_r+0x1c>
 8007920:	682b      	ldr	r3, [r5, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d000      	beq.n	8007928 <_isatty_r+0x1c>
 8007926:	6023      	str	r3, [r4, #0]
 8007928:	bd70      	pop	{r4, r5, r6, pc}
 800792a:	46c0      	nop			@ (mov r8, r8)
 800792c:	2000036c 	.word	0x2000036c

08007930 <_sbrk_r>:
 8007930:	2300      	movs	r3, #0
 8007932:	b570      	push	{r4, r5, r6, lr}
 8007934:	4d06      	ldr	r5, [pc, #24]	@ (8007950 <_sbrk_r+0x20>)
 8007936:	0004      	movs	r4, r0
 8007938:	0008      	movs	r0, r1
 800793a:	602b      	str	r3, [r5, #0]
 800793c:	f7f9 fb22 	bl	8000f84 <_sbrk>
 8007940:	1c43      	adds	r3, r0, #1
 8007942:	d103      	bne.n	800794c <_sbrk_r+0x1c>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d000      	beq.n	800794c <_sbrk_r+0x1c>
 800794a:	6023      	str	r3, [r4, #0]
 800794c:	bd70      	pop	{r4, r5, r6, pc}
 800794e:	46c0      	nop			@ (mov r8, r8)
 8007950:	2000036c 	.word	0x2000036c

08007954 <memchr>:
 8007954:	b2c9      	uxtb	r1, r1
 8007956:	1882      	adds	r2, r0, r2
 8007958:	4290      	cmp	r0, r2
 800795a:	d101      	bne.n	8007960 <memchr+0xc>
 800795c:	2000      	movs	r0, #0
 800795e:	4770      	bx	lr
 8007960:	7803      	ldrb	r3, [r0, #0]
 8007962:	428b      	cmp	r3, r1
 8007964:	d0fb      	beq.n	800795e <memchr+0xa>
 8007966:	3001      	adds	r0, #1
 8007968:	e7f6      	b.n	8007958 <memchr+0x4>
	...

0800796c <_init>:
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796e:	46c0      	nop			@ (mov r8, r8)
 8007970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007972:	bc08      	pop	{r3}
 8007974:	469e      	mov	lr, r3
 8007976:	4770      	bx	lr

08007978 <_fini>:
 8007978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797a:	46c0      	nop			@ (mov r8, r8)
 800797c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800797e:	bc08      	pop	{r3}
 8007980:	469e      	mov	lr, r3
 8007982:	4770      	bx	lr
