
test_f103_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f28  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08003034  08003034  00013034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800327c  0800327c  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800327c  0800327c  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800327c  0800327c  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800327c  0800327c  0001327c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003280  08003280  00013280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08003284  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200000a0  08003324  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08003324  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000916b  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015f0  00000000  00000000  00029277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008d8  00000000  00000000  0002a868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006f0  00000000  00000000  0002b140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016ff9  00000000  00000000  0002b830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b497  00000000  00000000  00042829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084523  00000000  00000000  0004dcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002978  00000000  00000000  000d21e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000d4b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800301c 	.word	0x0800301c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	0800301c 	.word	0x0800301c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b5b0      	push	{r4, r5, r7, lr}
 800014e:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 8000152:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	uint8_t Buf20[20]   = {0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0E,0x0F,0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17,0x1C};
 8000154:	4bbd      	ldr	r3, [pc, #756]	; (800044c <main+0x300>)
 8000156:	f507 7408 	add.w	r4, r7, #544	; 0x220
 800015a:	461d      	mov	r5, r3
 800015c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800015e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000160:	682b      	ldr	r3, [r5, #0]
 8000162:	6023      	str	r3, [r4, #0]
	uint8_t Init10[20]  = {0xB0,0x8B,0x43,0x40,0x40,0x11,0x06,0x00,0x01,0xB1,0x41,0x22,0xA9,0x41,0x22,0xFF,0xFF,0x00,0x30,0x00};
 8000164:	4bba      	ldr	r3, [pc, #744]	; (8000450 <main+0x304>)
 8000166:	f507 7403 	add.w	r4, r7, #524	; 0x20c
 800016a:	461d      	mov	r5, r3
 800016c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800016e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000170:	682b      	ldr	r3, [r5, #0]
 8000172:	6023      	str	r3, [r4, #0]
	uint8_t Init11[20]  = {0xB0,0x8B,0x43,0x40,0x40,0x11,0x06,0x01,0x01,0xB1,0x41,0x22,0xA9,0x41,0x22,0xFF,0xFF,0x00,0x30,0x00};
 8000174:	4bb7      	ldr	r3, [pc, #732]	; (8000454 <main+0x308>)
 8000176:	f507 74fc 	add.w	r4, r7, #504	; 0x1f8
 800017a:	461d      	mov	r5, r3
 800017c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800017e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000180:	682b      	ldr	r3, [r5, #0]
 8000182:	6023      	str	r3, [r4, #0]
	uint8_t Init12[20]  = {0xB0,0x8B,0x43,0x40,0x40,0x11,0x06,0x02,0x01,0xB1,0x41,0x22,0xA9,0x41,0x22,0xFF,0xFF,0x00,0x30,0x00};
 8000184:	4bb4      	ldr	r3, [pc, #720]	; (8000458 <main+0x30c>)
 8000186:	f507 74f2 	add.w	r4, r7, #484	; 0x1e4
 800018a:	461d      	mov	r5, r3
 800018c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800018e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000190:	682b      	ldr	r3, [r5, #0]
 8000192:	6023      	str	r3, [r4, #0]
	char strs[20][20] = {"POWER_CTRL","AMP_DAC_CTRL","DAC_CTRL","VOL_LEFT_CTRL","VOL_RIGHT_CTRL",
 8000194:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000198:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800019c:	4aaf      	ldr	r2, [pc, #700]	; (800045c <main+0x310>)
 800019e:	4618      	mov	r0, r3
 80001a0:	4611      	mov	r1, r2
 80001a2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80001a6:	461a      	mov	r2, r3
 80001a8:	f002 fada 	bl	8002760 <memcpy>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ac:	f000 fbdc 	bl	8000968 <HAL_Init>

  /* USER CODE BEGIN Init */
uint8_t i = 0, ret1, ret2;
 80001b0:	2300      	movs	r3, #0
 80001b2:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
	uint8_t Buf1[1];
	uint8_t Buf2[1];
	uint8_t dB10[1];
	uint8_t dB11[1];
	uint8_t dB12[1];
	char log[55] = {0,};
 80001b6:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80001ba:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 80001be:	2200      	movs	r2, #0
 80001c0:	601a      	str	r2, [r3, #0]
 80001c2:	3304      	adds	r3, #4
 80001c4:	2233      	movs	r2, #51	; 0x33
 80001c6:	2100      	movs	r1, #0
 80001c8:	4618      	mov	r0, r3
 80001ca:	f002 fa95 	bl	80026f8 <memset>
	/* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001ce:	f000 f957 	bl	8000480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d2:	f000 fa21 	bl	8000618 <MX_GPIO_Init>
  MX_I2C1_Init();
 80001d6:	f000 f999 	bl	800050c <MX_I2C1_Init>
  MX_I2C2_Init();
 80001da:	f000 f9c5 	bl	8000568 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80001de:	f000 f9f1 	bl	80005c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Transmit(&huart1, StartMSG1, sizeof(StartMSG1), 10000);
 80001e2:	f242 7310 	movw	r3, #10000	; 0x2710
 80001e6:	221f      	movs	r2, #31
 80001e8:	499d      	ldr	r1, [pc, #628]	; (8000460 <main+0x314>)
 80001ea:	489e      	ldr	r0, [pc, #632]	; (8000464 <main+0x318>)
 80001ec:	f002 f8e4 	bl	80023b8 <HAL_UART_Transmit>
  for(i=1; i<128; i++)
 80001f0:	2301      	movs	r3, #1
 80001f2:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
 80001f6:	e033      	b.n	8000260 <main+0x114>
  {
     ret1 = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 80001f8:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80001fc:	b29b      	uxth	r3, r3
 80001fe:	005b      	lsls	r3, r3, #1
 8000200:	b299      	uxth	r1, r3
 8000202:	2305      	movs	r3, #5
 8000204:	2203      	movs	r2, #3
 8000206:	4898      	ldr	r0, [pc, #608]	; (8000468 <main+0x31c>)
 8000208:	f001 f8da 	bl	80013c0 <HAL_I2C_IsDeviceReady>
 800020c:	4603      	mov	r3, r0
 800020e:	f887 3235 	strb.w	r3, [r7, #565]	; 0x235
      if (ret1 != HAL_OK) // No ACK Received At That Address
 8000212:	f897 3235 	ldrb.w	r3, [r7, #565]	; 0x235
 8000216:	2b00      	cmp	r3, #0
 8000218:	d007      	beq.n	800022a <main+0xde>
      {
          HAL_UART_Transmit(&huart1, Space, sizeof(Space), 10000);
 800021a:	f242 7310 	movw	r3, #10000	; 0x2710
 800021e:	2204      	movs	r2, #4
 8000220:	4992      	ldr	r1, [pc, #584]	; (800046c <main+0x320>)
 8000222:	4890      	ldr	r0, [pc, #576]	; (8000464 <main+0x318>)
 8000224:	f002 f8c8 	bl	80023b8 <HAL_UART_Transmit>
 8000228:	e015      	b.n	8000256 <main+0x10a>
      }
      else if(ret1 == HAL_OK)
 800022a:	f897 3235 	ldrb.w	r3, [r7, #565]	; 0x235
 800022e:	2b00      	cmp	r3, #0
 8000230:	d111      	bne.n	8000256 <main+0x10a>
       if (ret1 == HAL_OK)
 8000232:	f897 3235 	ldrb.w	r3, [r7, #565]	; 0x235
 8000236:	2b00      	cmp	r3, #0
 8000238:	d10d      	bne.n	8000256 <main+0x10a>
     {
    	  sprintf(buf, "0x%X \r\n", i);
 800023a:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800023e:	461a      	mov	r2, r3
 8000240:	498b      	ldr	r1, [pc, #556]	; (8000470 <main+0x324>)
 8000242:	488c      	ldr	r0, [pc, #560]	; (8000474 <main+0x328>)
 8000244:	f002 fa38 	bl	80026b8 <siprintf>
          HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), 10000);
 8000248:	f242 7310 	movw	r3, #10000	; 0x2710
 800024c:	2219      	movs	r2, #25
 800024e:	4989      	ldr	r1, [pc, #548]	; (8000474 <main+0x328>)
 8000250:	4884      	ldr	r0, [pc, #528]	; (8000464 <main+0x318>)
 8000252:	f002 f8b1 	bl	80023b8 <HAL_UART_Transmit>
  for(i=1; i<128; i++)
 8000256:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800025a:	3301      	adds	r3, #1
 800025c:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
 8000260:	f997 3237 	ldrsb.w	r3, [r7, #567]	; 0x237
 8000264:	2b00      	cmp	r3, #0
 8000266:	dac7      	bge.n	80001f8 <main+0xac>
      }
  }
  HAL_UART_Transmit(&huart1, StartMSG2, sizeof(StartMSG2), 10000);
 8000268:	f242 7310 	movw	r3, #10000	; 0x2710
 800026c:	221f      	movs	r2, #31
 800026e:	4982      	ldr	r1, [pc, #520]	; (8000478 <main+0x32c>)
 8000270:	487c      	ldr	r0, [pc, #496]	; (8000464 <main+0x318>)
 8000272:	f002 f8a1 	bl	80023b8 <HAL_UART_Transmit>
  for(i=1; i<128; i++)
 8000276:	2301      	movs	r3, #1
 8000278:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
 800027c:	e033      	b.n	80002e6 <main+0x19a>
  {
     ret2 = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 800027e:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8000282:	b29b      	uxth	r3, r3
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	b299      	uxth	r1, r3
 8000288:	2305      	movs	r3, #5
 800028a:	2203      	movs	r2, #3
 800028c:	487b      	ldr	r0, [pc, #492]	; (800047c <main+0x330>)
 800028e:	f001 f897 	bl	80013c0 <HAL_I2C_IsDeviceReady>
 8000292:	4603      	mov	r3, r0
 8000294:	f887 3236 	strb.w	r3, [r7, #566]	; 0x236
      if (ret2 != HAL_OK) // No ACK Received At That Address
 8000298:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 800029c:	2b00      	cmp	r3, #0
 800029e:	d007      	beq.n	80002b0 <main+0x164>
      {
          HAL_UART_Transmit(&huart1, Space, sizeof(Space), 10000);
 80002a0:	f242 7310 	movw	r3, #10000	; 0x2710
 80002a4:	2204      	movs	r2, #4
 80002a6:	4971      	ldr	r1, [pc, #452]	; (800046c <main+0x320>)
 80002a8:	486e      	ldr	r0, [pc, #440]	; (8000464 <main+0x318>)
 80002aa:	f002 f885 	bl	80023b8 <HAL_UART_Transmit>
 80002ae:	e015      	b.n	80002dc <main+0x190>
      }
      else if(ret2 == HAL_OK)
 80002b0:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d111      	bne.n	80002dc <main+0x190>
       if (ret2 == HAL_OK)
 80002b8:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d10d      	bne.n	80002dc <main+0x190>
     {
    	  sprintf(buf, "0x%X \r\n", i);
 80002c0:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80002c4:	461a      	mov	r2, r3
 80002c6:	496a      	ldr	r1, [pc, #424]	; (8000470 <main+0x324>)
 80002c8:	486a      	ldr	r0, [pc, #424]	; (8000474 <main+0x328>)
 80002ca:	f002 f9f5 	bl	80026b8 <siprintf>
          HAL_UART_Transmit(&huart1, (uint8_t *)buf, sizeof(buf), 10000);
 80002ce:	f242 7310 	movw	r3, #10000	; 0x2710
 80002d2:	2219      	movs	r2, #25
 80002d4:	4967      	ldr	r1, [pc, #412]	; (8000474 <main+0x328>)
 80002d6:	4863      	ldr	r0, [pc, #396]	; (8000464 <main+0x318>)
 80002d8:	f002 f86e 	bl	80023b8 <HAL_UART_Transmit>
  for(i=1; i<128; i++)
 80002dc:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80002e0:	3301      	adds	r3, #1
 80002e2:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
 80002e6:	f997 3237 	ldrsb.w	r3, [r7, #567]	; 0x237
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	dac7      	bge.n	800027e <main+0x132>
      }
  }

  HAL_Delay(500);
 80002ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002f2:	f000 fb9b 	bl	8000a2c <HAL_Delay>
  for(i=0; i<20; i++)
 80002f6:	2300      	movs	r3, #0
 80002f8:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
 80002fc:	e0a0      	b.n	8000440 <main+0x2f4>
  {
	  dB10[0] = Init10[i]; dB11[0] = Init11[i]; dB12[0] = Init12[i];
 80002fe:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8000302:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8000306:	443b      	add	r3, r7
 8000308:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 800030c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000310:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000314:	701a      	strb	r2, [r3, #0]
 8000316:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800031a:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800031e:	443b      	add	r3, r7
 8000320:	f813 2c40 	ldrb.w	r2, [r3, #-64]
 8000324:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000328:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800032c:	701a      	strb	r2, [r3, #0]
 800032e:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8000332:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8000336:	443b      	add	r3, r7
 8000338:	f813 2c54 	ldrb.w	r2, [r3, #-84]
 800033c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000340:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000344:	701a      	strb	r2, [r3, #0]
	  HAL_I2C_Mem_Write(&hi2c1, (0x10 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, dB10, 1, 100);
 8000346:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800034a:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800034e:	443b      	add	r3, r7
 8000350:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000354:	b29a      	uxth	r2, r3
 8000356:	2364      	movs	r3, #100	; 0x64
 8000358:	9302      	str	r3, [sp, #8]
 800035a:	2301      	movs	r3, #1
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000362:	9300      	str	r3, [sp, #0]
 8000364:	2301      	movs	r3, #1
 8000366:	2120      	movs	r1, #32
 8000368:	483f      	ldr	r0, [pc, #252]	; (8000468 <main+0x31c>)
 800036a:	f000 ff2f 	bl	80011cc <HAL_I2C_Mem_Write>
	  //HAL_I2C_Mem_Read(&hi2c1, (0x10 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, Buf0, 1, 100);
	  HAL_I2C_Mem_Write(&hi2c1, (0x11 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, dB11, 1, 100);
 800036e:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8000372:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8000376:	443b      	add	r3, r7
 8000378:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800037c:	b29a      	uxth	r2, r3
 800037e:	2364      	movs	r3, #100	; 0x64
 8000380:	9302      	str	r3, [sp, #8]
 8000382:	2301      	movs	r3, #1
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800038a:	9300      	str	r3, [sp, #0]
 800038c:	2301      	movs	r3, #1
 800038e:	2122      	movs	r1, #34	; 0x22
 8000390:	4835      	ldr	r0, [pc, #212]	; (8000468 <main+0x31c>)
 8000392:	f000 ff1b 	bl	80011cc <HAL_I2C_Mem_Write>
	  //HAL_I2C_Mem_Read(&hi2c1, (0x11 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, Buf1, 1, 100);
	  HAL_I2C_Mem_Write(&hi2c1, (0x12 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, dB12, 1, 100);
 8000396:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800039a:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800039e:	443b      	add	r3, r7
 80003a0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80003a4:	b29a      	uxth	r2, r3
 80003a6:	2364      	movs	r3, #100	; 0x64
 80003a8:	9302      	str	r3, [sp, #8]
 80003aa:	2301      	movs	r3, #1
 80003ac:	9301      	str	r3, [sp, #4]
 80003ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003b2:	9300      	str	r3, [sp, #0]
 80003b4:	2301      	movs	r3, #1
 80003b6:	2124      	movs	r1, #36	; 0x24
 80003b8:	482b      	ldr	r0, [pc, #172]	; (8000468 <main+0x31c>)
 80003ba:	f000 ff07 	bl	80011cc <HAL_I2C_Mem_Write>
	  //HAL_I2C_Mem_Read(&hi2c1, (0x12 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, Buf2, 1, 100);
	  //sprintf(log, " 0x%X 0x%X 0x%X : %s I2C1 Adrs 0x%X\r\n", Buf0[0], Buf1[0], Buf2[0], strs[i], Buf20[i]);
	  //HAL_UART_Transmit(&huart1, (uint8_t *)log, strlen(log), 100);
	  HAL_I2C_Mem_Write(&hi2c2, (0x10 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, dB10, 1, 100);
 80003be:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80003c2:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80003c6:	443b      	add	r3, r7
 80003c8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80003cc:	b29a      	uxth	r2, r3
 80003ce:	2364      	movs	r3, #100	; 0x64
 80003d0:	9302      	str	r3, [sp, #8]
 80003d2:	2301      	movs	r3, #1
 80003d4:	9301      	str	r3, [sp, #4]
 80003d6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80003da:	9300      	str	r3, [sp, #0]
 80003dc:	2301      	movs	r3, #1
 80003de:	2120      	movs	r1, #32
 80003e0:	4826      	ldr	r0, [pc, #152]	; (800047c <main+0x330>)
 80003e2:	f000 fef3 	bl	80011cc <HAL_I2C_Mem_Write>
	  //HAL_I2C_Mem_Read(&hi2c2, (0x10 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, Buf0, 1, 100);
	  HAL_I2C_Mem_Write(&hi2c2, (0x11 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, dB11, 1, 100);
 80003e6:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80003ea:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80003ee:	443b      	add	r3, r7
 80003f0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80003f4:	b29a      	uxth	r2, r3
 80003f6:	2364      	movs	r3, #100	; 0x64
 80003f8:	9302      	str	r3, [sp, #8]
 80003fa:	2301      	movs	r3, #1
 80003fc:	9301      	str	r3, [sp, #4]
 80003fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000402:	9300      	str	r3, [sp, #0]
 8000404:	2301      	movs	r3, #1
 8000406:	2122      	movs	r1, #34	; 0x22
 8000408:	481c      	ldr	r0, [pc, #112]	; (800047c <main+0x330>)
 800040a:	f000 fedf 	bl	80011cc <HAL_I2C_Mem_Write>
	  //HAL_I2C_Mem_Read(&hi2c2, (0x11 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, Buf1, 1, 100);
	  HAL_I2C_Mem_Write(&hi2c2, (0x12 << 1), Buf20[i], I2C_MEMADD_SIZE_8BIT, dB12, 1, 100);
 800040e:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8000412:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8000416:	443b      	add	r3, r7
 8000418:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800041c:	b29a      	uxth	r2, r3
 800041e:	2364      	movs	r3, #100	; 0x64
 8000420:	9302      	str	r3, [sp, #8]
 8000422:	2301      	movs	r3, #1
 8000424:	9301      	str	r3, [sp, #4]
 8000426:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800042a:	9300      	str	r3, [sp, #0]
 800042c:	2301      	movs	r3, #1
 800042e:	2124      	movs	r1, #36	; 0x24
 8000430:	4812      	ldr	r0, [pc, #72]	; (800047c <main+0x330>)
 8000432:	f000 fecb 	bl	80011cc <HAL_I2C_Mem_Write>
  for(i=0; i<20; i++)
 8000436:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800043a:	3301      	adds	r3, #1
 800043c:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
 8000440:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8000444:	2b13      	cmp	r3, #19
 8000446:	f67f af5a 	bls.w	80002fe <main+0x1b2>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800044a:	e7fe      	b.n	800044a <main+0x2fe>
 800044c:	0800303c 	.word	0x0800303c
 8000450:	08003050 	.word	0x08003050
 8000454:	08003064 	.word	0x08003064
 8000458:	08003078 	.word	0x08003078
 800045c:	0800308c 	.word	0x0800308c
 8000460:	20000004 	.word	0x20000004
 8000464:	20000164 	.word	0x20000164
 8000468:	200000bc 	.word	0x200000bc
 800046c:	20000000 	.word	0x20000000
 8000470:	08003034 	.word	0x08003034
 8000474:	200001ac 	.word	0x200001ac
 8000478:	20000024 	.word	0x20000024
 800047c:	20000110 	.word	0x20000110

08000480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b090      	sub	sp, #64	; 0x40
 8000484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000486:	f107 0318 	add.w	r3, r7, #24
 800048a:	2228      	movs	r2, #40	; 0x28
 800048c:	2100      	movs	r1, #0
 800048e:	4618      	mov	r0, r3
 8000490:	f002 f932 	bl	80026f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	605a      	str	r2, [r3, #4]
 800049c:	609a      	str	r2, [r3, #8]
 800049e:	60da      	str	r2, [r3, #12]
 80004a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004a2:	2301      	movs	r3, #1
 80004a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004ac:	2300      	movs	r3, #0
 80004ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b0:	2301      	movs	r3, #1
 80004b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004b4:	2302      	movs	r3, #2
 80004b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004be:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c4:	f107 0318 	add.w	r3, r7, #24
 80004c8:	4618      	mov	r0, r3
 80004ca:	f001 fb15 	bl	8001af8 <HAL_RCC_OscConfig>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004d4:	f000 f8ce 	bl	8000674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d8:	230f      	movs	r3, #15
 80004da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004dc:	2302      	movs	r3, #2
 80004de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e0:	2300      	movs	r3, #0
 80004e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004ea:	2300      	movs	r3, #0
 80004ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	2102      	movs	r1, #2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f001 fd82 	bl	8001ffc <HAL_RCC_ClockConfig>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004fe:	f000 f8b9 	bl	8000674 <Error_Handler>
  }
}
 8000502:	bf00      	nop
 8000504:	3740      	adds	r7, #64	; 0x40
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
	...

0800050c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000510:	4b12      	ldr	r3, [pc, #72]	; (800055c <MX_I2C1_Init+0x50>)
 8000512:	4a13      	ldr	r2, [pc, #76]	; (8000560 <MX_I2C1_Init+0x54>)
 8000514:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000516:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_I2C1_Init+0x50>)
 8000518:	4a12      	ldr	r2, [pc, #72]	; (8000564 <MX_I2C1_Init+0x58>)
 800051a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <MX_I2C1_Init+0x50>)
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <MX_I2C1_Init+0x50>)
 8000524:	2200      	movs	r2, #0
 8000526:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000528:	4b0c      	ldr	r3, [pc, #48]	; (800055c <MX_I2C1_Init+0x50>)
 800052a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800052e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <MX_I2C1_Init+0x50>)
 8000532:	2200      	movs	r2, #0
 8000534:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <MX_I2C1_Init+0x50>)
 8000538:	2200      	movs	r2, #0
 800053a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800053c:	4b07      	ldr	r3, [pc, #28]	; (800055c <MX_I2C1_Init+0x50>)
 800053e:	2200      	movs	r2, #0
 8000540:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <MX_I2C1_Init+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000548:	4804      	ldr	r0, [pc, #16]	; (800055c <MX_I2C1_Init+0x50>)
 800054a:	f000 fcfb 	bl	8000f44 <HAL_I2C_Init>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000554:	f000 f88e 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000558:	bf00      	nop
 800055a:	bd80      	pop	{r7, pc}
 800055c:	200000bc 	.word	0x200000bc
 8000560:	40005400 	.word	0x40005400
 8000564:	000186a0 	.word	0x000186a0

08000568 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <MX_I2C2_Init+0x50>)
 800056e:	4a13      	ldr	r2, [pc, #76]	; (80005bc <MX_I2C2_Init+0x54>)
 8000570:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000572:	4b11      	ldr	r3, [pc, #68]	; (80005b8 <MX_I2C2_Init+0x50>)
 8000574:	4a12      	ldr	r2, [pc, #72]	; (80005c0 <MX_I2C2_Init+0x58>)
 8000576:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000578:	4b0f      	ldr	r3, [pc, #60]	; (80005b8 <MX_I2C2_Init+0x50>)
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <MX_I2C2_Init+0x50>)
 8000580:	2200      	movs	r2, #0
 8000582:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000584:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <MX_I2C2_Init+0x50>)
 8000586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800058a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800058c:	4b0a      	ldr	r3, [pc, #40]	; (80005b8 <MX_I2C2_Init+0x50>)
 800058e:	2200      	movs	r2, #0
 8000590:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000592:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <MX_I2C2_Init+0x50>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000598:	4b07      	ldr	r3, [pc, #28]	; (80005b8 <MX_I2C2_Init+0x50>)
 800059a:	2200      	movs	r2, #0
 800059c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800059e:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <MX_I2C2_Init+0x50>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80005a4:	4804      	ldr	r0, [pc, #16]	; (80005b8 <MX_I2C2_Init+0x50>)
 80005a6:	f000 fccd 	bl	8000f44 <HAL_I2C_Init>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80005b0:	f000 f860 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000110 	.word	0x20000110
 80005bc:	40005800 	.word	0x40005800
 80005c0:	000186a0 	.word	0x000186a0

080005c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005c8:	4b11      	ldr	r3, [pc, #68]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005ca:	4a12      	ldr	r2, [pc, #72]	; (8000614 <MX_USART1_UART_Init+0x50>)
 80005cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005d6:	4b0e      	ldr	r3, [pc, #56]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005e2:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005e8:	4b09      	ldr	r3, [pc, #36]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005ea:	220c      	movs	r2, #12
 80005ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ee:	4b08      	ldr	r3, [pc, #32]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f4:	4b06      	ldr	r3, [pc, #24]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005fa:	4805      	ldr	r0, [pc, #20]	; (8000610 <MX_USART1_UART_Init+0x4c>)
 80005fc:	f001 fe8c 	bl	8002318 <HAL_UART_Init>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000606:	f000 f835 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000164 	.word	0x20000164
 8000614:	40013800 	.word	0x40013800

08000618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800061e:	4b14      	ldr	r3, [pc, #80]	; (8000670 <MX_GPIO_Init+0x58>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	4a13      	ldr	r2, [pc, #76]	; (8000670 <MX_GPIO_Init+0x58>)
 8000624:	f043 0320 	orr.w	r3, r3, #32
 8000628:	6193      	str	r3, [r2, #24]
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_GPIO_Init+0x58>)
 800062c:	699b      	ldr	r3, [r3, #24]
 800062e:	f003 0320 	and.w	r3, r3, #32
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_GPIO_Init+0x58>)
 8000638:	699b      	ldr	r3, [r3, #24]
 800063a:	4a0d      	ldr	r2, [pc, #52]	; (8000670 <MX_GPIO_Init+0x58>)
 800063c:	f043 0308 	orr.w	r3, r3, #8
 8000640:	6193      	str	r3, [r2, #24]
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <MX_GPIO_Init+0x58>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	f003 0308 	and.w	r3, r3, #8
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064e:	4b08      	ldr	r3, [pc, #32]	; (8000670 <MX_GPIO_Init+0x58>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	4a07      	ldr	r2, [pc, #28]	; (8000670 <MX_GPIO_Init+0x58>)
 8000654:	f043 0304 	orr.w	r3, r3, #4
 8000658:	6193      	str	r3, [r2, #24]
 800065a:	4b05      	ldr	r3, [pc, #20]	; (8000670 <MX_GPIO_Init+0x58>)
 800065c:	699b      	ldr	r3, [r3, #24]
 800065e:	f003 0304 	and.w	r3, r3, #4
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000666:	bf00      	nop
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	40021000 	.word	0x40021000

08000674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000678:	b672      	cpsid	i
}
 800067a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800067c:	e7fe      	b.n	800067c <Error_Handler+0x8>
	...

08000680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000686:	4b15      	ldr	r3, [pc, #84]	; (80006dc <HAL_MspInit+0x5c>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	4a14      	ldr	r2, [pc, #80]	; (80006dc <HAL_MspInit+0x5c>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6193      	str	r3, [r2, #24]
 8000692:	4b12      	ldr	r3, [pc, #72]	; (80006dc <HAL_MspInit+0x5c>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800069e:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <HAL_MspInit+0x5c>)
 80006a0:	69db      	ldr	r3, [r3, #28]
 80006a2:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <HAL_MspInit+0x5c>)
 80006a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006a8:	61d3      	str	r3, [r2, #28]
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <HAL_MspInit+0x5c>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006b6:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <HAL_MspInit+0x60>)
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	4a04      	ldr	r2, [pc, #16]	; (80006e0 <HAL_MspInit+0x60>)
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006d2:	bf00      	nop
 80006d4:	3714      	adds	r7, #20
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	40021000 	.word	0x40021000
 80006e0:	40010000 	.word	0x40010000

080006e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08a      	sub	sp, #40	; 0x28
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ec:	f107 0318 	add.w	r3, r7, #24
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a2b      	ldr	r2, [pc, #172]	; (80007ac <HAL_I2C_MspInit+0xc8>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d124      	bne.n	800074e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	4b2a      	ldr	r3, [pc, #168]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	4a29      	ldr	r2, [pc, #164]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 800070a:	f043 0308 	orr.w	r3, r3, #8
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b27      	ldr	r3, [pc, #156]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f003 0308 	and.w	r3, r3, #8
 8000718:	617b      	str	r3, [r7, #20]
 800071a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800071c:	23c0      	movs	r3, #192	; 0xc0
 800071e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000720:	2312      	movs	r3, #18
 8000722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000724:	2303      	movs	r3, #3
 8000726:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000728:	f107 0318 	add.w	r3, r7, #24
 800072c:	4619      	mov	r1, r3
 800072e:	4821      	ldr	r0, [pc, #132]	; (80007b4 <HAL_I2C_MspInit+0xd0>)
 8000730:	f000 fa84 	bl	8000c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000734:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000736:	69db      	ldr	r3, [r3, #28]
 8000738:	4a1d      	ldr	r2, [pc, #116]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 800073a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800073e:	61d3      	str	r3, [r2, #28]
 8000740:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000742:	69db      	ldr	r3, [r3, #28]
 8000744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000748:	613b      	str	r3, [r7, #16]
 800074a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800074c:	e029      	b.n	80007a2 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a19      	ldr	r2, [pc, #100]	; (80007b8 <HAL_I2C_MspInit+0xd4>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d124      	bne.n	80007a2 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000758:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	4a14      	ldr	r2, [pc, #80]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 800075e:	f043 0308 	orr.w	r3, r3, #8
 8000762:	6193      	str	r3, [r2, #24]
 8000764:	4b12      	ldr	r3, [pc, #72]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f003 0308 	and.w	r3, r3, #8
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000770:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000776:	2312      	movs	r3, #18
 8000778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800077a:	2303      	movs	r3, #3
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077e:	f107 0318 	add.w	r3, r7, #24
 8000782:	4619      	mov	r1, r3
 8000784:	480b      	ldr	r0, [pc, #44]	; (80007b4 <HAL_I2C_MspInit+0xd0>)
 8000786:	f000 fa59 	bl	8000c3c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 800078c:	69db      	ldr	r3, [r3, #28]
 800078e:	4a08      	ldr	r2, [pc, #32]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000790:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000794:	61d3      	str	r3, [r2, #28]
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <HAL_I2C_MspInit+0xcc>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	68bb      	ldr	r3, [r7, #8]
}
 80007a2:	bf00      	nop
 80007a4:	3728      	adds	r7, #40	; 0x28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40005400 	.word	0x40005400
 80007b0:	40021000 	.word	0x40021000
 80007b4:	40010c00 	.word	0x40010c00
 80007b8:	40005800 	.word	0x40005800

080007bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a1c      	ldr	r2, [pc, #112]	; (8000848 <HAL_UART_MspInit+0x8c>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d131      	bne.n	8000840 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007dc:	4b1b      	ldr	r3, [pc, #108]	; (800084c <HAL_UART_MspInit+0x90>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4a1a      	ldr	r2, [pc, #104]	; (800084c <HAL_UART_MspInit+0x90>)
 80007e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b18      	ldr	r3, [pc, #96]	; (800084c <HAL_UART_MspInit+0x90>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f4:	4b15      	ldr	r3, [pc, #84]	; (800084c <HAL_UART_MspInit+0x90>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	4a14      	ldr	r2, [pc, #80]	; (800084c <HAL_UART_MspInit+0x90>)
 80007fa:	f043 0304 	orr.w	r3, r3, #4
 80007fe:	6193      	str	r3, [r2, #24]
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <HAL_UART_MspInit+0x90>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	f003 0304 	and.w	r3, r3, #4
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800080c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000810:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000812:	2302      	movs	r3, #2
 8000814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000816:	2303      	movs	r3, #3
 8000818:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081a:	f107 0310 	add.w	r3, r7, #16
 800081e:	4619      	mov	r1, r3
 8000820:	480b      	ldr	r0, [pc, #44]	; (8000850 <HAL_UART_MspInit+0x94>)
 8000822:	f000 fa0b 	bl	8000c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800082a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000834:	f107 0310 	add.w	r3, r7, #16
 8000838:	4619      	mov	r1, r3
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <HAL_UART_MspInit+0x94>)
 800083c:	f000 f9fe 	bl	8000c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000840:	bf00      	nop
 8000842:	3720      	adds	r7, #32
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40013800 	.word	0x40013800
 800084c:	40021000 	.word	0x40021000
 8000850:	40010800 	.word	0x40010800

08000854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000858:	e7fe      	b.n	8000858 <NMI_Handler+0x4>

0800085a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085e:	e7fe      	b.n	800085e <HardFault_Handler+0x4>

08000860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000864:	e7fe      	b.n	8000864 <MemManage_Handler+0x4>

08000866 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800086a:	e7fe      	b.n	800086a <BusFault_Handler+0x4>

0800086c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000870:	e7fe      	b.n	8000870 <UsageFault_Handler+0x4>

08000872 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000872:	b480      	push	{r7}
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr

0800087e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800087e:	b480      	push	{r7}
 8000880:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr

0800088a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	bc80      	pop	{r7}
 8000894:	4770      	bx	lr

08000896 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800089a:	f000 f8ab 	bl	80009f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008ac:	4a14      	ldr	r2, [pc, #80]	; (8000900 <_sbrk+0x5c>)
 80008ae:	4b15      	ldr	r3, [pc, #84]	; (8000904 <_sbrk+0x60>)
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b8:	4b13      	ldr	r3, [pc, #76]	; (8000908 <_sbrk+0x64>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d102      	bne.n	80008c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008c0:	4b11      	ldr	r3, [pc, #68]	; (8000908 <_sbrk+0x64>)
 80008c2:	4a12      	ldr	r2, [pc, #72]	; (800090c <_sbrk+0x68>)
 80008c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008c6:	4b10      	ldr	r3, [pc, #64]	; (8000908 <_sbrk+0x64>)
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4413      	add	r3, r2
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d207      	bcs.n	80008e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008d4:	f001 ff18 	bl	8002708 <__errno>
 80008d8:	4603      	mov	r3, r0
 80008da:	220c      	movs	r2, #12
 80008dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008de:	f04f 33ff 	mov.w	r3, #4294967295
 80008e2:	e009      	b.n	80008f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008e4:	4b08      	ldr	r3, [pc, #32]	; (8000908 <_sbrk+0x64>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008ea:	4b07      	ldr	r3, [pc, #28]	; (8000908 <_sbrk+0x64>)
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4413      	add	r3, r2
 80008f2:	4a05      	ldr	r2, [pc, #20]	; (8000908 <_sbrk+0x64>)
 80008f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008f6:	68fb      	ldr	r3, [r7, #12]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20005000 	.word	0x20005000
 8000904:	00000400 	.word	0x00000400
 8000908:	200001c8 	.word	0x200001c8
 800090c:	20000318 	.word	0x20000318

08000910 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr

0800091c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800091c:	f7ff fff8 	bl	8000910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000920:	480b      	ldr	r0, [pc, #44]	; (8000950 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000922:	490c      	ldr	r1, [pc, #48]	; (8000954 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000924:	4a0c      	ldr	r2, [pc, #48]	; (8000958 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a09      	ldr	r2, [pc, #36]	; (800095c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000938:	4c09      	ldr	r4, [pc, #36]	; (8000960 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000946:	f001 fee5 	bl	8002714 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800094a:	f7ff fbff 	bl	800014c <main>
  bx lr
 800094e:	4770      	bx	lr
  ldr r0, =_sdata
 8000950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000954:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8000958:	08003284 	.word	0x08003284
  ldr r2, =_sbss
 800095c:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8000960:	20000318 	.word	0x20000318

08000964 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000964:	e7fe      	b.n	8000964 <ADC1_2_IRQHandler>
	...

08000968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800096c:	4b08      	ldr	r3, [pc, #32]	; (8000990 <HAL_Init+0x28>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a07      	ldr	r2, [pc, #28]	; (8000990 <HAL_Init+0x28>)
 8000972:	f043 0310 	orr.w	r3, r3, #16
 8000976:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000978:	2003      	movs	r0, #3
 800097a:	f000 f92b 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097e:	200f      	movs	r0, #15
 8000980:	f000 f808 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000984:	f7ff fe7c 	bl	8000680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40022000 	.word	0x40022000

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <HAL_InitTick+0x54>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4b12      	ldr	r3, [pc, #72]	; (80009ec <HAL_InitTick+0x58>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	4619      	mov	r1, r3
 80009a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 f935 	bl	8000c22 <HAL_SYSTICK_Config>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	e00e      	b.n	80009e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b0f      	cmp	r3, #15
 80009c6:	d80a      	bhi.n	80009de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c8:	2200      	movs	r2, #0
 80009ca:	6879      	ldr	r1, [r7, #4]
 80009cc:	f04f 30ff 	mov.w	r0, #4294967295
 80009d0:	f000 f90b 	bl	8000bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d4:	4a06      	ldr	r2, [pc, #24]	; (80009f0 <HAL_InitTick+0x5c>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009da:	2300      	movs	r3, #0
 80009dc:	e000      	b.n	80009e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000044 	.word	0x20000044
 80009ec:	2000004c 	.word	0x2000004c
 80009f0:	20000048 	.word	0x20000048

080009f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f8:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <HAL_IncTick+0x1c>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	4b05      	ldr	r3, [pc, #20]	; (8000a14 <HAL_IncTick+0x20>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4413      	add	r3, r2
 8000a04:	4a03      	ldr	r2, [pc, #12]	; (8000a14 <HAL_IncTick+0x20>)
 8000a06:	6013      	str	r3, [r2, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	2000004c 	.word	0x2000004c
 8000a14:	200001cc 	.word	0x200001cc

08000a18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a1c:	4b02      	ldr	r3, [pc, #8]	; (8000a28 <HAL_GetTick+0x10>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr
 8000a28:	200001cc 	.word	0x200001cc

08000a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a34:	f7ff fff0 	bl	8000a18 <HAL_GetTick>
 8000a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a44:	d005      	beq.n	8000a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a46:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <HAL_Delay+0x44>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	4413      	add	r3, r2
 8000a50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a52:	bf00      	nop
 8000a54:	f7ff ffe0 	bl	8000a18 <HAL_GetTick>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	68bb      	ldr	r3, [r7, #8]
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	68fa      	ldr	r2, [r7, #12]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d8f7      	bhi.n	8000a54 <HAL_Delay+0x28>
  {
  }
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	2000004c 	.word	0x2000004c

08000a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a8a:	68ba      	ldr	r2, [r7, #8]
 8000a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a90:	4013      	ands	r3, r2
 8000a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aa6:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	60d3      	str	r3, [r2, #12]
}
 8000aac:	bf00      	nop
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	0a1b      	lsrs	r3, r3, #8
 8000ac6:	f003 0307 	and.w	r3, r3, #7
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	db0a      	blt.n	8000b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	490c      	ldr	r1, [pc, #48]	; (8000b24 <__NVIC_SetPriority+0x4c>)
 8000af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af6:	0112      	lsls	r2, r2, #4
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	440b      	add	r3, r1
 8000afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b00:	e00a      	b.n	8000b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4908      	ldr	r1, [pc, #32]	; (8000b28 <__NVIC_SetPriority+0x50>)
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	f003 030f 	and.w	r3, r3, #15
 8000b0e:	3b04      	subs	r3, #4
 8000b10:	0112      	lsls	r2, r2, #4
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	440b      	add	r3, r1
 8000b16:	761a      	strb	r2, [r3, #24]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b089      	sub	sp, #36	; 0x24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	f1c3 0307 	rsb	r3, r3, #7
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	bf28      	it	cs
 8000b4a:	2304      	movcs	r3, #4
 8000b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	3304      	adds	r3, #4
 8000b52:	2b06      	cmp	r3, #6
 8000b54:	d902      	bls.n	8000b5c <NVIC_EncodePriority+0x30>
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3b03      	subs	r3, #3
 8000b5a:	e000      	b.n	8000b5e <NVIC_EncodePriority+0x32>
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b60:	f04f 32ff 	mov.w	r2, #4294967295
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	401a      	ands	r2, r3
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b74:	f04f 31ff 	mov.w	r1, #4294967295
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43d9      	mvns	r1, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	4313      	orrs	r3, r2
         );
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3724      	adds	r7, #36	; 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ba0:	d301      	bcc.n	8000ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e00f      	b.n	8000bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <SysTick_Config+0x40>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bae:	210f      	movs	r1, #15
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	f7ff ff90 	bl	8000ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <SysTick_Config+0x40>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bbe:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <SysTick_Config+0x40>)
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff ff49 	bl	8000a74 <__NVIC_SetPriorityGrouping>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
 8000bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfc:	f7ff ff5e 	bl	8000abc <__NVIC_GetPriorityGrouping>
 8000c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	6978      	ldr	r0, [r7, #20]
 8000c08:	f7ff ff90 	bl	8000b2c <NVIC_EncodePriority>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c12:	4611      	mov	r1, r2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff5f 	bl	8000ad8 <__NVIC_SetPriority>
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff ffb0 	bl	8000b90 <SysTick_Config>
 8000c30:	4603      	mov	r3, r0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b08b      	sub	sp, #44	; 0x2c
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c46:	2300      	movs	r3, #0
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c4e:	e169      	b.n	8000f24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c50:	2201      	movs	r2, #1
 8000c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c54:	fa02 f303 	lsl.w	r3, r2, r3
 8000c58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	69fa      	ldr	r2, [r7, #28]
 8000c60:	4013      	ands	r3, r2
 8000c62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	69fb      	ldr	r3, [r7, #28]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	f040 8158 	bne.w	8000f1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	4a9a      	ldr	r2, [pc, #616]	; (8000edc <HAL_GPIO_Init+0x2a0>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d05e      	beq.n	8000d36 <HAL_GPIO_Init+0xfa>
 8000c78:	4a98      	ldr	r2, [pc, #608]	; (8000edc <HAL_GPIO_Init+0x2a0>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d875      	bhi.n	8000d6a <HAL_GPIO_Init+0x12e>
 8000c7e:	4a98      	ldr	r2, [pc, #608]	; (8000ee0 <HAL_GPIO_Init+0x2a4>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d058      	beq.n	8000d36 <HAL_GPIO_Init+0xfa>
 8000c84:	4a96      	ldr	r2, [pc, #600]	; (8000ee0 <HAL_GPIO_Init+0x2a4>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d86f      	bhi.n	8000d6a <HAL_GPIO_Init+0x12e>
 8000c8a:	4a96      	ldr	r2, [pc, #600]	; (8000ee4 <HAL_GPIO_Init+0x2a8>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d052      	beq.n	8000d36 <HAL_GPIO_Init+0xfa>
 8000c90:	4a94      	ldr	r2, [pc, #592]	; (8000ee4 <HAL_GPIO_Init+0x2a8>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d869      	bhi.n	8000d6a <HAL_GPIO_Init+0x12e>
 8000c96:	4a94      	ldr	r2, [pc, #592]	; (8000ee8 <HAL_GPIO_Init+0x2ac>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d04c      	beq.n	8000d36 <HAL_GPIO_Init+0xfa>
 8000c9c:	4a92      	ldr	r2, [pc, #584]	; (8000ee8 <HAL_GPIO_Init+0x2ac>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d863      	bhi.n	8000d6a <HAL_GPIO_Init+0x12e>
 8000ca2:	4a92      	ldr	r2, [pc, #584]	; (8000eec <HAL_GPIO_Init+0x2b0>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d046      	beq.n	8000d36 <HAL_GPIO_Init+0xfa>
 8000ca8:	4a90      	ldr	r2, [pc, #576]	; (8000eec <HAL_GPIO_Init+0x2b0>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d85d      	bhi.n	8000d6a <HAL_GPIO_Init+0x12e>
 8000cae:	2b12      	cmp	r3, #18
 8000cb0:	d82a      	bhi.n	8000d08 <HAL_GPIO_Init+0xcc>
 8000cb2:	2b12      	cmp	r3, #18
 8000cb4:	d859      	bhi.n	8000d6a <HAL_GPIO_Init+0x12e>
 8000cb6:	a201      	add	r2, pc, #4	; (adr r2, 8000cbc <HAL_GPIO_Init+0x80>)
 8000cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cbc:	08000d37 	.word	0x08000d37
 8000cc0:	08000d11 	.word	0x08000d11
 8000cc4:	08000d23 	.word	0x08000d23
 8000cc8:	08000d65 	.word	0x08000d65
 8000ccc:	08000d6b 	.word	0x08000d6b
 8000cd0:	08000d6b 	.word	0x08000d6b
 8000cd4:	08000d6b 	.word	0x08000d6b
 8000cd8:	08000d6b 	.word	0x08000d6b
 8000cdc:	08000d6b 	.word	0x08000d6b
 8000ce0:	08000d6b 	.word	0x08000d6b
 8000ce4:	08000d6b 	.word	0x08000d6b
 8000ce8:	08000d6b 	.word	0x08000d6b
 8000cec:	08000d6b 	.word	0x08000d6b
 8000cf0:	08000d6b 	.word	0x08000d6b
 8000cf4:	08000d6b 	.word	0x08000d6b
 8000cf8:	08000d6b 	.word	0x08000d6b
 8000cfc:	08000d6b 	.word	0x08000d6b
 8000d00:	08000d19 	.word	0x08000d19
 8000d04:	08000d2d 	.word	0x08000d2d
 8000d08:	4a79      	ldr	r2, [pc, #484]	; (8000ef0 <HAL_GPIO_Init+0x2b4>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d013      	beq.n	8000d36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d0e:	e02c      	b.n	8000d6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	623b      	str	r3, [r7, #32]
          break;
 8000d16:	e029      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	623b      	str	r3, [r7, #32]
          break;
 8000d20:	e024      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	3308      	adds	r3, #8
 8000d28:	623b      	str	r3, [r7, #32]
          break;
 8000d2a:	e01f      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	330c      	adds	r3, #12
 8000d32:	623b      	str	r3, [r7, #32]
          break;
 8000d34:	e01a      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d102      	bne.n	8000d44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d3e:	2304      	movs	r3, #4
 8000d40:	623b      	str	r3, [r7, #32]
          break;
 8000d42:	e013      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d105      	bne.n	8000d58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d4c:	2308      	movs	r3, #8
 8000d4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	69fa      	ldr	r2, [r7, #28]
 8000d54:	611a      	str	r2, [r3, #16]
          break;
 8000d56:	e009      	b.n	8000d6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d58:	2308      	movs	r3, #8
 8000d5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	69fa      	ldr	r2, [r7, #28]
 8000d60:	615a      	str	r2, [r3, #20]
          break;
 8000d62:	e003      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d64:	2300      	movs	r3, #0
 8000d66:	623b      	str	r3, [r7, #32]
          break;
 8000d68:	e000      	b.n	8000d6c <HAL_GPIO_Init+0x130>
          break;
 8000d6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	2bff      	cmp	r3, #255	; 0xff
 8000d70:	d801      	bhi.n	8000d76 <HAL_GPIO_Init+0x13a>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	e001      	b.n	8000d7a <HAL_GPIO_Init+0x13e>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	2bff      	cmp	r3, #255	; 0xff
 8000d80:	d802      	bhi.n	8000d88 <HAL_GPIO_Init+0x14c>
 8000d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	e002      	b.n	8000d8e <HAL_GPIO_Init+0x152>
 8000d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8a:	3b08      	subs	r3, #8
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	210f      	movs	r1, #15
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	401a      	ands	r2, r3
 8000da0:	6a39      	ldr	r1, [r7, #32]
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	fa01 f303 	lsl.w	r3, r1, r3
 8000da8:	431a      	orrs	r2, r3
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	f000 80b1 	beq.w	8000f1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dbc:	4b4d      	ldr	r3, [pc, #308]	; (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	4a4c      	ldr	r2, [pc, #304]	; (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	6193      	str	r3, [r2, #24]
 8000dc8:	4b4a      	ldr	r3, [pc, #296]	; (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dd4:	4a48      	ldr	r2, [pc, #288]	; (8000ef8 <HAL_GPIO_Init+0x2bc>)
 8000dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd8:	089b      	lsrs	r3, r3, #2
 8000dda:	3302      	adds	r3, #2
 8000ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de4:	f003 0303 	and.w	r3, r3, #3
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	220f      	movs	r2, #15
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	43db      	mvns	r3, r3
 8000df2:	68fa      	ldr	r2, [r7, #12]
 8000df4:	4013      	ands	r3, r2
 8000df6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4a40      	ldr	r2, [pc, #256]	; (8000efc <HAL_GPIO_Init+0x2c0>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d013      	beq.n	8000e28 <HAL_GPIO_Init+0x1ec>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a3f      	ldr	r2, [pc, #252]	; (8000f00 <HAL_GPIO_Init+0x2c4>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d00d      	beq.n	8000e24 <HAL_GPIO_Init+0x1e8>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4a3e      	ldr	r2, [pc, #248]	; (8000f04 <HAL_GPIO_Init+0x2c8>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d007      	beq.n	8000e20 <HAL_GPIO_Init+0x1e4>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a3d      	ldr	r2, [pc, #244]	; (8000f08 <HAL_GPIO_Init+0x2cc>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d101      	bne.n	8000e1c <HAL_GPIO_Init+0x1e0>
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e006      	b.n	8000e2a <HAL_GPIO_Init+0x1ee>
 8000e1c:	2304      	movs	r3, #4
 8000e1e:	e004      	b.n	8000e2a <HAL_GPIO_Init+0x1ee>
 8000e20:	2302      	movs	r3, #2
 8000e22:	e002      	b.n	8000e2a <HAL_GPIO_Init+0x1ee>
 8000e24:	2301      	movs	r3, #1
 8000e26:	e000      	b.n	8000e2a <HAL_GPIO_Init+0x1ee>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e2c:	f002 0203 	and.w	r2, r2, #3
 8000e30:	0092      	lsls	r2, r2, #2
 8000e32:	4093      	lsls	r3, r2
 8000e34:	68fa      	ldr	r2, [r7, #12]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e3a:	492f      	ldr	r1, [pc, #188]	; (8000ef8 <HAL_GPIO_Init+0x2bc>)
 8000e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3e:	089b      	lsrs	r3, r3, #2
 8000e40:	3302      	adds	r3, #2
 8000e42:	68fa      	ldr	r2, [r7, #12]
 8000e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d006      	beq.n	8000e62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e54:	4b2d      	ldr	r3, [pc, #180]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	492c      	ldr	r1, [pc, #176]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	608b      	str	r3, [r1, #8]
 8000e60:	e006      	b.n	8000e70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e62:	4b2a      	ldr	r3, [pc, #168]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e64:	689a      	ldr	r2, [r3, #8]
 8000e66:	69bb      	ldr	r3, [r7, #24]
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	4928      	ldr	r1, [pc, #160]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d006      	beq.n	8000e8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e7c:	4b23      	ldr	r3, [pc, #140]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	4922      	ldr	r1, [pc, #136]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e82:	69bb      	ldr	r3, [r7, #24]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60cb      	str	r3, [r1, #12]
 8000e88:	e006      	b.n	8000e98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e8a:	4b20      	ldr	r3, [pc, #128]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e8c:	68da      	ldr	r2, [r3, #12]
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	43db      	mvns	r3, r3
 8000e92:	491e      	ldr	r1, [pc, #120]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000e94:	4013      	ands	r3, r2
 8000e96:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d006      	beq.n	8000eb2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ea4:	4b19      	ldr	r3, [pc, #100]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	4918      	ldr	r1, [pc, #96]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	604b      	str	r3, [r1, #4]
 8000eb0:	e006      	b.n	8000ec0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000eb2:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000eb4:	685a      	ldr	r2, [r3, #4]
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	4914      	ldr	r1, [pc, #80]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d021      	beq.n	8000f10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	490e      	ldr	r1, [pc, #56]	; (8000f0c <HAL_GPIO_Init+0x2d0>)
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	600b      	str	r3, [r1, #0]
 8000ed8:	e021      	b.n	8000f1e <HAL_GPIO_Init+0x2e2>
 8000eda:	bf00      	nop
 8000edc:	10320000 	.word	0x10320000
 8000ee0:	10310000 	.word	0x10310000
 8000ee4:	10220000 	.word	0x10220000
 8000ee8:	10210000 	.word	0x10210000
 8000eec:	10120000 	.word	0x10120000
 8000ef0:	10110000 	.word	0x10110000
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40010000 	.word	0x40010000
 8000efc:	40010800 	.word	0x40010800
 8000f00:	40010c00 	.word	0x40010c00
 8000f04:	40011000 	.word	0x40011000
 8000f08:	40011400 	.word	0x40011400
 8000f0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f10:	4b0b      	ldr	r3, [pc, #44]	; (8000f40 <HAL_GPIO_Init+0x304>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	43db      	mvns	r3, r3
 8000f18:	4909      	ldr	r1, [pc, #36]	; (8000f40 <HAL_GPIO_Init+0x304>)
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f20:	3301      	adds	r3, #1
 8000f22:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f47f ae8e 	bne.w	8000c50 <HAL_GPIO_Init+0x14>
  }
}
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	372c      	adds	r7, #44	; 0x2c
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	40010400 	.word	0x40010400

08000f44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e12b      	b.n	80011ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d106      	bne.n	8000f70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fbba 	bl	80006e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2224      	movs	r2, #36	; 0x24
 8000f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f022 0201 	bic.w	r2, r2, #1
 8000f86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000fa6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000fa8:	f001 f970 	bl	800228c <HAL_RCC_GetPCLK1Freq>
 8000fac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	4a81      	ldr	r2, [pc, #516]	; (80011b8 <HAL_I2C_Init+0x274>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d807      	bhi.n	8000fc8 <HAL_I2C_Init+0x84>
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	4a80      	ldr	r2, [pc, #512]	; (80011bc <HAL_I2C_Init+0x278>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	bf94      	ite	ls
 8000fc0:	2301      	movls	r3, #1
 8000fc2:	2300      	movhi	r3, #0
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	e006      	b.n	8000fd6 <HAL_I2C_Init+0x92>
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4a7d      	ldr	r2, [pc, #500]	; (80011c0 <HAL_I2C_Init+0x27c>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	bf94      	ite	ls
 8000fd0:	2301      	movls	r3, #1
 8000fd2:	2300      	movhi	r3, #0
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e0e7      	b.n	80011ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	4a78      	ldr	r2, [pc, #480]	; (80011c4 <HAL_I2C_Init+0x280>)
 8000fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe6:	0c9b      	lsrs	r3, r3, #18
 8000fe8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	68ba      	ldr	r2, [r7, #8]
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	6a1b      	ldr	r3, [r3, #32]
 8001004:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	4a6a      	ldr	r2, [pc, #424]	; (80011b8 <HAL_I2C_Init+0x274>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d802      	bhi.n	8001018 <HAL_I2C_Init+0xd4>
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	3301      	adds	r3, #1
 8001016:	e009      	b.n	800102c <HAL_I2C_Init+0xe8>
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800101e:	fb02 f303 	mul.w	r3, r2, r3
 8001022:	4a69      	ldr	r2, [pc, #420]	; (80011c8 <HAL_I2C_Init+0x284>)
 8001024:	fba2 2303 	umull	r2, r3, r2, r3
 8001028:	099b      	lsrs	r3, r3, #6
 800102a:	3301      	adds	r3, #1
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	6812      	ldr	r2, [r2, #0]
 8001030:	430b      	orrs	r3, r1
 8001032:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800103e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	495c      	ldr	r1, [pc, #368]	; (80011b8 <HAL_I2C_Init+0x274>)
 8001048:	428b      	cmp	r3, r1
 800104a:	d819      	bhi.n	8001080 <HAL_I2C_Init+0x13c>
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	1e59      	subs	r1, r3, #1
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	fbb1 f3f3 	udiv	r3, r1, r3
 800105a:	1c59      	adds	r1, r3, #1
 800105c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001060:	400b      	ands	r3, r1
 8001062:	2b00      	cmp	r3, #0
 8001064:	d00a      	beq.n	800107c <HAL_I2C_Init+0x138>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	1e59      	subs	r1, r3, #1
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fbb1 f3f3 	udiv	r3, r1, r3
 8001074:	3301      	adds	r3, #1
 8001076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800107a:	e051      	b.n	8001120 <HAL_I2C_Init+0x1dc>
 800107c:	2304      	movs	r3, #4
 800107e:	e04f      	b.n	8001120 <HAL_I2C_Init+0x1dc>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d111      	bne.n	80010ac <HAL_I2C_Init+0x168>
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	1e58      	subs	r0, r3, #1
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6859      	ldr	r1, [r3, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	440b      	add	r3, r1
 8001096:	fbb0 f3f3 	udiv	r3, r0, r3
 800109a:	3301      	adds	r3, #1
 800109c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	bf0c      	ite	eq
 80010a4:	2301      	moveq	r3, #1
 80010a6:	2300      	movne	r3, #0
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	e012      	b.n	80010d2 <HAL_I2C_Init+0x18e>
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	1e58      	subs	r0, r3, #1
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6859      	ldr	r1, [r3, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	440b      	add	r3, r1
 80010ba:	0099      	lsls	r1, r3, #2
 80010bc:	440b      	add	r3, r1
 80010be:	fbb0 f3f3 	udiv	r3, r0, r3
 80010c2:	3301      	adds	r3, #1
 80010c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bf0c      	ite	eq
 80010cc:	2301      	moveq	r3, #1
 80010ce:	2300      	movne	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_I2C_Init+0x196>
 80010d6:	2301      	movs	r3, #1
 80010d8:	e022      	b.n	8001120 <HAL_I2C_Init+0x1dc>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10e      	bne.n	8001100 <HAL_I2C_Init+0x1bc>
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	1e58      	subs	r0, r3, #1
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6859      	ldr	r1, [r3, #4]
 80010ea:	460b      	mov	r3, r1
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	440b      	add	r3, r1
 80010f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80010f4:	3301      	adds	r3, #1
 80010f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010fe:	e00f      	b.n	8001120 <HAL_I2C_Init+0x1dc>
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	1e58      	subs	r0, r3, #1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6859      	ldr	r1, [r3, #4]
 8001108:	460b      	mov	r3, r1
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	440b      	add	r3, r1
 800110e:	0099      	lsls	r1, r3, #2
 8001110:	440b      	add	r3, r1
 8001112:	fbb0 f3f3 	udiv	r3, r0, r3
 8001116:	3301      	adds	r3, #1
 8001118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800111c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	6809      	ldr	r1, [r1, #0]
 8001124:	4313      	orrs	r3, r2
 8001126:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69da      	ldr	r2, [r3, #28]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	431a      	orrs	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	430a      	orrs	r2, r1
 8001142:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800114e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	6911      	ldr	r1, [r2, #16]
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	68d2      	ldr	r2, [r2, #12]
 800115a:	4311      	orrs	r1, r2
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	430b      	orrs	r3, r1
 8001162:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	695a      	ldr	r2, [r3, #20]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	431a      	orrs	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	430a      	orrs	r2, r1
 800117e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f042 0201 	orr.w	r2, r2, #1
 800118e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2220      	movs	r2, #32
 800119a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80011ac:	2300      	movs	r3, #0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	000186a0 	.word	0x000186a0
 80011bc:	001e847f 	.word	0x001e847f
 80011c0:	003d08ff 	.word	0x003d08ff
 80011c4:	431bde83 	.word	0x431bde83
 80011c8:	10624dd3 	.word	0x10624dd3

080011cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	4608      	mov	r0, r1
 80011d6:	4611      	mov	r1, r2
 80011d8:	461a      	mov	r2, r3
 80011da:	4603      	mov	r3, r0
 80011dc:	817b      	strh	r3, [r7, #10]
 80011de:	460b      	mov	r3, r1
 80011e0:	813b      	strh	r3, [r7, #8]
 80011e2:	4613      	mov	r3, r2
 80011e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80011e6:	f7ff fc17 	bl	8000a18 <HAL_GetTick>
 80011ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	2b20      	cmp	r3, #32
 80011f6:	f040 80d9 	bne.w	80013ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2319      	movs	r3, #25
 8001200:	2201      	movs	r2, #1
 8001202:	496d      	ldr	r1, [pc, #436]	; (80013b8 <HAL_I2C_Mem_Write+0x1ec>)
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f000 fa9f 	bl	8001748 <I2C_WaitOnFlagUntilTimeout>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001210:	2302      	movs	r3, #2
 8001212:	e0cc      	b.n	80013ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800121a:	2b01      	cmp	r3, #1
 800121c:	d101      	bne.n	8001222 <HAL_I2C_Mem_Write+0x56>
 800121e:	2302      	movs	r3, #2
 8001220:	e0c5      	b.n	80013ae <HAL_I2C_Mem_Write+0x1e2>
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	2201      	movs	r2, #1
 8001226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0301 	and.w	r3, r3, #1
 8001234:	2b01      	cmp	r3, #1
 8001236:	d007      	beq.n	8001248 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f042 0201 	orr.w	r2, r2, #1
 8001246:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001256:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2221      	movs	r2, #33	; 0x21
 800125c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2240      	movs	r2, #64	; 0x40
 8001264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2200      	movs	r2, #0
 800126c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	6a3a      	ldr	r2, [r7, #32]
 8001272:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001278:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800127e:	b29a      	uxth	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4a4d      	ldr	r2, [pc, #308]	; (80013bc <HAL_I2C_Mem_Write+0x1f0>)
 8001288:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800128a:	88f8      	ldrh	r0, [r7, #6]
 800128c:	893a      	ldrh	r2, [r7, #8]
 800128e:	8979      	ldrh	r1, [r7, #10]
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	4603      	mov	r3, r0
 800129a:	68f8      	ldr	r0, [r7, #12]
 800129c:	f000 f9be 	bl	800161c <I2C_RequestMemoryWrite>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d052      	beq.n	800134c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e081      	b.n	80013ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f000 fb64 	bl	800197c <I2C_WaitOnTXEFlagUntilTimeout>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d00d      	beq.n	80012d6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	2b04      	cmp	r3, #4
 80012c0:	d107      	bne.n	80012d2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e06b      	b.n	80013ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e6:	1c5a      	adds	r2, r3, #1
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012f0:	3b01      	subs	r3, #1
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	3b01      	subs	r3, #1
 8001300:	b29a      	uxth	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	f003 0304 	and.w	r3, r3, #4
 8001310:	2b04      	cmp	r3, #4
 8001312:	d11b      	bne.n	800134c <HAL_I2C_Mem_Write+0x180>
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001318:	2b00      	cmp	r3, #0
 800131a:	d017      	beq.n	800134c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001320:	781a      	ldrb	r2, [r3, #0]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132c:	1c5a      	adds	r2, r3, #1
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001336:	3b01      	subs	r3, #1
 8001338:	b29a      	uxth	r2, r3
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001342:	b29b      	uxth	r3, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	b29a      	uxth	r2, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1aa      	bne.n	80012aa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001354:	697a      	ldr	r2, [r7, #20]
 8001356:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f000 fb57 	bl	8001a0c <I2C_WaitOnBTFFlagUntilTimeout>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00d      	beq.n	8001380 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001368:	2b04      	cmp	r3, #4
 800136a:	d107      	bne.n	800137c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800137a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e016      	b.n	80013ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800138e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2220      	movs	r2, #32
 8001394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	e000      	b.n	80013ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80013ac:	2302      	movs	r3, #2
  }
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	00100002 	.word	0x00100002
 80013bc:	ffff0000 	.word	0xffff0000

080013c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af02      	add	r7, sp, #8
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	607a      	str	r2, [r7, #4]
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	460b      	mov	r3, r1
 80013ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80013d0:	f7ff fb22 	bl	8000a18 <HAL_GetTick>
 80013d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	2b20      	cmp	r3, #32
 80013e4:	f040 8111 	bne.w	800160a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2319      	movs	r3, #25
 80013ee:	2201      	movs	r2, #1
 80013f0:	4988      	ldr	r1, [pc, #544]	; (8001614 <HAL_I2C_IsDeviceReady+0x254>)
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f000 f9a8 	bl	8001748 <I2C_WaitOnFlagUntilTimeout>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80013fe:	2302      	movs	r3, #2
 8001400:	e104      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001408:	2b01      	cmp	r3, #1
 800140a:	d101      	bne.n	8001410 <HAL_I2C_IsDeviceReady+0x50>
 800140c:	2302      	movs	r3, #2
 800140e:	e0fd      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	2b01      	cmp	r3, #1
 8001424:	d007      	beq.n	8001436 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f042 0201 	orr.w	r2, r2, #1
 8001434:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001444:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2224      	movs	r2, #36	; 0x24
 800144a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2200      	movs	r2, #0
 8001452:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4a70      	ldr	r2, [pc, #448]	; (8001618 <HAL_I2C_IsDeviceReady+0x258>)
 8001458:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001468:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	2200      	movs	r2, #0
 8001472:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f000 f966 	bl	8001748 <I2C_WaitOnFlagUntilTimeout>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d00d      	beq.n	800149e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800148c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001490:	d103      	bne.n	800149a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001498:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e0b6      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800149e:	897b      	ldrh	r3, [r7, #10]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80014ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80014ae:	f7ff fab3 	bl	8000a18 <HAL_GetTick>
 80014b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b02      	cmp	r3, #2
 80014c0:	bf0c      	ite	eq
 80014c2:	2301      	moveq	r3, #1
 80014c4:	2300      	movne	r3, #0
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014d8:	bf0c      	ite	eq
 80014da:	2301      	moveq	r3, #1
 80014dc:	2300      	movne	r3, #0
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80014e2:	e025      	b.n	8001530 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80014e4:	f7ff fa98 	bl	8000a18 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d302      	bcc.n	80014fa <HAL_I2C_IsDeviceReady+0x13a>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d103      	bne.n	8001502 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	22a0      	movs	r2, #160	; 0xa0
 80014fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b02      	cmp	r3, #2
 800150e:	bf0c      	ite	eq
 8001510:	2301      	moveq	r3, #1
 8001512:	2300      	movne	r3, #0
 8001514:	b2db      	uxtb	r3, r3
 8001516:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001526:	bf0c      	ite	eq
 8001528:	2301      	moveq	r3, #1
 800152a:	2300      	movne	r3, #0
 800152c:	b2db      	uxtb	r3, r3
 800152e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2ba0      	cmp	r3, #160	; 0xa0
 800153a:	d005      	beq.n	8001548 <HAL_I2C_IsDeviceReady+0x188>
 800153c:	7dfb      	ldrb	r3, [r7, #23]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d102      	bne.n	8001548 <HAL_I2C_IsDeviceReady+0x188>
 8001542:	7dbb      	ldrb	r3, [r7, #22]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0cd      	beq.n	80014e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2220      	movs	r2, #32
 800154c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b02      	cmp	r3, #2
 800155c:	d129      	bne.n	80015b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800156c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2319      	movs	r3, #25
 800158a:	2201      	movs	r2, #1
 800158c:	4921      	ldr	r1, [pc, #132]	; (8001614 <HAL_I2C_IsDeviceReady+0x254>)
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 f8da 	bl	8001748 <I2C_WaitOnFlagUntilTimeout>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e036      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2220      	movs	r2, #32
 80015a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	e02c      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80015ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2319      	movs	r3, #25
 80015d2:	2201      	movs	r2, #1
 80015d4:	490f      	ldr	r1, [pc, #60]	; (8001614 <HAL_I2C_IsDeviceReady+0x254>)
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f000 f8b6 	bl	8001748 <I2C_WaitOnFlagUntilTimeout>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e012      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	3301      	adds	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	f4ff af32 	bcc.w	800145a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2220      	movs	r2, #32
 80015fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e000      	b.n	800160c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800160a:	2302      	movs	r3, #2
  }
}
 800160c:	4618      	mov	r0, r3
 800160e:	3720      	adds	r7, #32
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	00100002 	.word	0x00100002
 8001618:	ffff0000 	.word	0xffff0000

0800161c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af02      	add	r7, sp, #8
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	4608      	mov	r0, r1
 8001626:	4611      	mov	r1, r2
 8001628:	461a      	mov	r2, r3
 800162a:	4603      	mov	r3, r0
 800162c:	817b      	strh	r3, [r7, #10]
 800162e:	460b      	mov	r3, r1
 8001630:	813b      	strh	r3, [r7, #8]
 8001632:	4613      	mov	r3, r2
 8001634:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001644:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	6a3b      	ldr	r3, [r7, #32]
 800164c:	2200      	movs	r2, #0
 800164e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f000 f878 	bl	8001748 <I2C_WaitOnFlagUntilTimeout>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00d      	beq.n	800167a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800166c:	d103      	bne.n	8001676 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001674:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e05f      	b.n	800173a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800167a:	897b      	ldrh	r3, [r7, #10]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001688:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	6a3a      	ldr	r2, [r7, #32]
 800168e:	492d      	ldr	r1, [pc, #180]	; (8001744 <I2C_RequestMemoryWrite+0x128>)
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f000 f8d3 	bl	800183c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e04c      	b.n	800173a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016b8:	6a39      	ldr	r1, [r7, #32]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f000 f95e 	bl	800197c <I2C_WaitOnTXEFlagUntilTimeout>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d00d      	beq.n	80016e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	d107      	bne.n	80016de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e02b      	b.n	800173a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80016e2:	88fb      	ldrh	r3, [r7, #6]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d105      	bne.n	80016f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80016e8:	893b      	ldrh	r3, [r7, #8]
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	611a      	str	r2, [r3, #16]
 80016f2:	e021      	b.n	8001738 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80016f4:	893b      	ldrh	r3, [r7, #8]
 80016f6:	0a1b      	lsrs	r3, r3, #8
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001704:	6a39      	ldr	r1, [r7, #32]
 8001706:	68f8      	ldr	r0, [r7, #12]
 8001708:	f000 f938 	bl	800197c <I2C_WaitOnTXEFlagUntilTimeout>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d00d      	beq.n	800172e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	2b04      	cmp	r3, #4
 8001718:	d107      	bne.n	800172a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001728:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e005      	b.n	800173a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800172e:	893b      	ldrh	r3, [r7, #8]
 8001730:	b2da      	uxtb	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	00010002 	.word	0x00010002

08001748 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	4613      	mov	r3, r2
 8001756:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001758:	e048      	b.n	80017ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001760:	d044      	beq.n	80017ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001762:	f7ff f959 	bl	8000a18 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d302      	bcc.n	8001778 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d139      	bne.n	80017ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	0c1b      	lsrs	r3, r3, #16
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b01      	cmp	r3, #1
 8001780:	d10d      	bne.n	800179e <I2C_WaitOnFlagUntilTimeout+0x56>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	43da      	mvns	r2, r3
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	4013      	ands	r3, r2
 800178e:	b29b      	uxth	r3, r3
 8001790:	2b00      	cmp	r3, #0
 8001792:	bf0c      	ite	eq
 8001794:	2301      	moveq	r3, #1
 8001796:	2300      	movne	r3, #0
 8001798:	b2db      	uxtb	r3, r3
 800179a:	461a      	mov	r2, r3
 800179c:	e00c      	b.n	80017b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	43da      	mvns	r2, r3
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4013      	ands	r3, r2
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	bf0c      	ite	eq
 80017b0:	2301      	moveq	r3, #1
 80017b2:	2300      	movne	r3, #0
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	461a      	mov	r2, r3
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d116      	bne.n	80017ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2200      	movs	r2, #0
 80017c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2220      	movs	r2, #32
 80017c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d8:	f043 0220 	orr.w	r2, r3, #32
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e023      	b.n	8001834 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	0c1b      	lsrs	r3, r3, #16
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d10d      	bne.n	8001812 <I2C_WaitOnFlagUntilTimeout+0xca>
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	43da      	mvns	r2, r3
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	4013      	ands	r3, r2
 8001802:	b29b      	uxth	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	e00c      	b.n	800182c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	43da      	mvns	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	4013      	ands	r3, r2
 800181e:	b29b      	uxth	r3, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	bf0c      	ite	eq
 8001824:	2301      	moveq	r3, #1
 8001826:	2300      	movne	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	461a      	mov	r2, r3
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	429a      	cmp	r2, r3
 8001830:	d093      	beq.n	800175a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800184a:	e071      	b.n	8001930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800185a:	d123      	bne.n	80018a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800186a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001874:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2200      	movs	r2, #0
 800187a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2220      	movs	r2, #32
 8001880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	f043 0204 	orr.w	r2, r3, #4
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e067      	b.n	8001974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018aa:	d041      	beq.n	8001930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018ac:	f7ff f8b4 	bl	8000a18 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d302      	bcc.n	80018c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d136      	bne.n	8001930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	0c1b      	lsrs	r3, r3, #16
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d10c      	bne.n	80018e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	43da      	mvns	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4013      	ands	r3, r2
 80018d8:	b29b      	uxth	r3, r3
 80018da:	2b00      	cmp	r3, #0
 80018dc:	bf14      	ite	ne
 80018de:	2301      	movne	r3, #1
 80018e0:	2300      	moveq	r3, #0
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	e00b      	b.n	80018fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	43da      	mvns	r2, r3
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	4013      	ands	r3, r2
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	bf14      	ite	ne
 80018f8:	2301      	movne	r3, #1
 80018fa:	2300      	moveq	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d016      	beq.n	8001930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2220      	movs	r2, #32
 800190c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191c:	f043 0220 	orr.w	r2, r3, #32
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2200      	movs	r2, #0
 8001928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e021      	b.n	8001974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	0c1b      	lsrs	r3, r3, #16
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b01      	cmp	r3, #1
 8001938:	d10c      	bne.n	8001954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	43da      	mvns	r2, r3
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	4013      	ands	r3, r2
 8001946:	b29b      	uxth	r3, r3
 8001948:	2b00      	cmp	r3, #0
 800194a:	bf14      	ite	ne
 800194c:	2301      	movne	r3, #1
 800194e:	2300      	moveq	r3, #0
 8001950:	b2db      	uxtb	r3, r3
 8001952:	e00b      	b.n	800196c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	43da      	mvns	r2, r3
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	4013      	ands	r3, r2
 8001960:	b29b      	uxth	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	bf14      	ite	ne
 8001966:	2301      	movne	r3, #1
 8001968:	2300      	moveq	r3, #0
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2b00      	cmp	r3, #0
 800196e:	f47f af6d 	bne.w	800184c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001988:	e034      	b.n	80019f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f886 	bl	8001a9c <I2C_IsAcknowledgeFailed>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e034      	b.n	8001a04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a0:	d028      	beq.n	80019f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019a2:	f7ff f839 	bl	8000a18 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d302      	bcc.n	80019b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d11d      	bne.n	80019f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019c2:	2b80      	cmp	r3, #128	; 0x80
 80019c4:	d016      	beq.n	80019f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2220      	movs	r2, #32
 80019d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e0:	f043 0220 	orr.w	r2, r3, #32
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e007      	b.n	8001a04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019fe:	2b80      	cmp	r3, #128	; 0x80
 8001a00:	d1c3      	bne.n	800198a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001a18:	e034      	b.n	8001a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f000 f83e 	bl	8001a9c <I2C_IsAcknowledgeFailed>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e034      	b.n	8001a94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a30:	d028      	beq.n	8001a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a32:	f7fe fff1 	bl	8000a18 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	68ba      	ldr	r2, [r7, #8]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d302      	bcc.n	8001a48 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d11d      	bne.n	8001a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	d016      	beq.n	8001a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a70:	f043 0220 	orr.w	r2, r3, #32
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e007      	b.n	8001a94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d1c3      	bne.n	8001a1a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ab2:	d11b      	bne.n	8001aec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001abc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2220      	movs	r2, #32
 8001ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad8:	f043 0204 	orr.w	r2, r3, #4
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e272      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 8087 	beq.w	8001c26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b18:	4b92      	ldr	r3, [pc, #584]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 030c 	and.w	r3, r3, #12
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d00c      	beq.n	8001b3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b24:	4b8f      	ldr	r3, [pc, #572]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d112      	bne.n	8001b56 <HAL_RCC_OscConfig+0x5e>
 8001b30:	4b8c      	ldr	r3, [pc, #560]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3c:	d10b      	bne.n	8001b56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b3e:	4b89      	ldr	r3, [pc, #548]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d06c      	beq.n	8001c24 <HAL_RCC_OscConfig+0x12c>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d168      	bne.n	8001c24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e24c      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b5e:	d106      	bne.n	8001b6e <HAL_RCC_OscConfig+0x76>
 8001b60:	4b80      	ldr	r3, [pc, #512]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a7f      	ldr	r2, [pc, #508]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	e02e      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d10c      	bne.n	8001b90 <HAL_RCC_OscConfig+0x98>
 8001b76:	4b7b      	ldr	r3, [pc, #492]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a7a      	ldr	r2, [pc, #488]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	4b78      	ldr	r3, [pc, #480]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a77      	ldr	r2, [pc, #476]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	e01d      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b98:	d10c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xbc>
 8001b9a:	4b72      	ldr	r3, [pc, #456]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a71      	ldr	r2, [pc, #452]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	4b6f      	ldr	r3, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a6e      	ldr	r2, [pc, #440]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	e00b      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001bb4:	4b6b      	ldr	r3, [pc, #428]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a6a      	ldr	r2, [pc, #424]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b68      	ldr	r3, [pc, #416]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a67      	ldr	r2, [pc, #412]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7fe ff20 	bl	8000a18 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bdc:	f7fe ff1c 	bl	8000a18 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	; 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e200      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	4b5d      	ldr	r3, [pc, #372]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe4>
 8001bfa:	e014      	b.n	8001c26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7fe ff0c 	bl	8000a18 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c04:	f7fe ff08 	bl	8000a18 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	; 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e1ec      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	4b53      	ldr	r3, [pc, #332]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x10c>
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d063      	beq.n	8001cfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c32:	4b4c      	ldr	r3, [pc, #304]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00b      	beq.n	8001c56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c3e:	4b49      	ldr	r3, [pc, #292]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d11c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x18c>
 8001c4a:	4b46      	ldr	r3, [pc, #280]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d116      	bne.n	8001c84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d005      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d001      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e1c0      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4939      	ldr	r1, [pc, #228]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c82:	e03a      	b.n	8001cfa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d020      	beq.n	8001cce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c8c:	4b36      	ldr	r3, [pc, #216]	; (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7fe fec1 	bl	8000a18 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9a:	f7fe febd 	bl	8000a18 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e1a1      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cac:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4927      	ldr	r1, [pc, #156]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]
 8001ccc:	e015      	b.n	8001cfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cce:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd4:	f7fe fea0 	bl	8000a18 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cdc:	f7fe fe9c 	bl	8000a18 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e180      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	4b1d      	ldr	r3, [pc, #116]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d03a      	beq.n	8001d7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d019      	beq.n	8001d42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d14:	f7fe fe80 	bl	8000a18 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7fe fe7c 	bl	8000a18 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e160      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f000 face 	bl	80022dc <RCC_Delay>
 8001d40:	e01c      	b.n	8001d7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d42:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d48:	f7fe fe66 	bl	8000a18 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d4e:	e00f      	b.n	8001d70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d50:	f7fe fe62 	bl	8000a18 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d908      	bls.n	8001d70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e146      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	42420000 	.word	0x42420000
 8001d6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b92      	ldr	r3, [pc, #584]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1e9      	bne.n	8001d50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80a6 	beq.w	8001ed6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b8b      	ldr	r3, [pc, #556]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10d      	bne.n	8001db6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	4b88      	ldr	r3, [pc, #544]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a87      	ldr	r2, [pc, #540]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b85      	ldr	r3, [pc, #532]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db2:	2301      	movs	r3, #1
 8001db4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db6:	4b82      	ldr	r3, [pc, #520]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d118      	bne.n	8001df4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc2:	4b7f      	ldr	r3, [pc, #508]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a7e      	ldr	r2, [pc, #504]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dce:	f7fe fe23 	bl	8000a18 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd6:	f7fe fe1f 	bl	8000a18 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b64      	cmp	r3, #100	; 0x64
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e103      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	4b75      	ldr	r3, [pc, #468]	; (8001fc0 <HAL_RCC_OscConfig+0x4c8>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d106      	bne.n	8001e0a <HAL_RCC_OscConfig+0x312>
 8001dfc:	4b6f      	ldr	r3, [pc, #444]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	4a6e      	ldr	r2, [pc, #440]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6213      	str	r3, [r2, #32]
 8001e08:	e02d      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10c      	bne.n	8001e2c <HAL_RCC_OscConfig+0x334>
 8001e12:	4b6a      	ldr	r3, [pc, #424]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a69      	ldr	r2, [pc, #420]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	4b67      	ldr	r3, [pc, #412]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a66      	ldr	r2, [pc, #408]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	f023 0304 	bic.w	r3, r3, #4
 8001e28:	6213      	str	r3, [r2, #32]
 8001e2a:	e01c      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b05      	cmp	r3, #5
 8001e32:	d10c      	bne.n	8001e4e <HAL_RCC_OscConfig+0x356>
 8001e34:	4b61      	ldr	r3, [pc, #388]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a60      	ldr	r2, [pc, #384]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e3a:	f043 0304 	orr.w	r3, r3, #4
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	4b5e      	ldr	r3, [pc, #376]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	4a5d      	ldr	r2, [pc, #372]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6213      	str	r3, [r2, #32]
 8001e4c:	e00b      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e4e:	4b5b      	ldr	r3, [pc, #364]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	4a5a      	ldr	r2, [pc, #360]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	6213      	str	r3, [r2, #32]
 8001e5a:	4b58      	ldr	r3, [pc, #352]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	4a57      	ldr	r2, [pc, #348]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e60:	f023 0304 	bic.w	r3, r3, #4
 8001e64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d015      	beq.n	8001e9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6e:	f7fe fdd3 	bl	8000a18 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e74:	e00a      	b.n	8001e8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e76:	f7fe fdcf 	bl	8000a18 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e0b1      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	4b4b      	ldr	r3, [pc, #300]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0ee      	beq.n	8001e76 <HAL_RCC_OscConfig+0x37e>
 8001e98:	e014      	b.n	8001ec4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9a:	f7fe fdbd 	bl	8000a18 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea0:	e00a      	b.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea2:	f7fe fdb9 	bl	8000a18 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e09b      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	4b40      	ldr	r3, [pc, #256]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1ee      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d105      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eca:	4b3c      	ldr	r3, [pc, #240]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4a3b      	ldr	r2, [pc, #236]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 8087 	beq.w	8001fee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ee0:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d061      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d146      	bne.n	8001f82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef4:	4b33      	ldr	r3, [pc, #204]	; (8001fc4 <HAL_RCC_OscConfig+0x4cc>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efa:	f7fe fd8d 	bl	8000a18 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f02:	f7fe fd89 	bl	8000a18 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e06d      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1f0      	bne.n	8001f02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f28:	d108      	bne.n	8001f3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f2a:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	4921      	ldr	r1, [pc, #132]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f3c:	4b1f      	ldr	r3, [pc, #124]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a19      	ldr	r1, [r3, #32]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	491b      	ldr	r1, [pc, #108]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f54:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_RCC_OscConfig+0x4cc>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7fe fd5d 	bl	8000a18 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f62:	f7fe fd59 	bl	8000a18 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e03d      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x46a>
 8001f80:	e035      	b.n	8001fee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f82:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <HAL_RCC_OscConfig+0x4cc>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7fe fd46 	bl	8000a18 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7fe fd42 	bl	8000a18 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e026      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa2:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x498>
 8001fae:	e01e      	b.n	8001fee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d107      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e019      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40007000 	.word	0x40007000
 8001fc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <HAL_RCC_OscConfig+0x500>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d106      	bne.n	8001fea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d001      	beq.n	8001fee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40021000 	.word	0x40021000

08001ffc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0d0      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002010:	4b6a      	ldr	r3, [pc, #424]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d910      	bls.n	8002040 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b67      	ldr	r3, [pc, #412]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 0207 	bic.w	r2, r3, #7
 8002026:	4965      	ldr	r1, [pc, #404]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b63      	ldr	r3, [pc, #396]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0b8      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	4a58      	ldr	r2, [pc, #352]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002062:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800207a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800207c:	4b50      	ldr	r3, [pc, #320]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	494d      	ldr	r1, [pc, #308]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	4313      	orrs	r3, r2
 800208c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d040      	beq.n	800211c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d107      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d115      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e07f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ba:	4b41      	ldr	r3, [pc, #260]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e073      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e06b      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020da:	4b39      	ldr	r3, [pc, #228]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f023 0203 	bic.w	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4936      	ldr	r1, [pc, #216]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ec:	f7fe fc94 	bl	8000a18 <HAL_GetTick>
 80020f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f2:	e00a      	b.n	800210a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f4:	f7fe fc90 	bl	8000a18 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e053      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	4b2d      	ldr	r3, [pc, #180]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 020c 	and.w	r2, r3, #12
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	429a      	cmp	r2, r3
 800211a:	d1eb      	bne.n	80020f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800211c:	4b27      	ldr	r3, [pc, #156]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d210      	bcs.n	800214c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b24      	ldr	r3, [pc, #144]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 0207 	bic.w	r2, r3, #7
 8002132:	4922      	ldr	r1, [pc, #136]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e032      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4916      	ldr	r1, [pc, #88]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002166:	4313      	orrs	r3, r2
 8002168:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002176:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	490e      	ldr	r1, [pc, #56]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002186:	4313      	orrs	r3, r2
 8002188:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800218a:	f000 f821 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800218e:	4602      	mov	r2, r0
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_RCC_ClockConfig+0x1c8>)
 800219c:	5ccb      	ldrb	r3, [r1, r3]
 800219e:	fa22 f303 	lsr.w	r3, r2, r3
 80021a2:	4a09      	ldr	r2, [pc, #36]	; (80021c8 <HAL_RCC_ClockConfig+0x1cc>)
 80021a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <HAL_RCC_ClockConfig+0x1d0>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fbf2 	bl	8000994 <HAL_InitTick>

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40022000 	.word	0x40022000
 80021c0:	40021000 	.word	0x40021000
 80021c4:	0800321c 	.word	0x0800321c
 80021c8:	20000044 	.word	0x20000044
 80021cc:	20000048 	.word	0x20000048

080021d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b087      	sub	sp, #28
 80021d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	2300      	movs	r3, #0
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	2300      	movs	r3, #0
 80021e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ea:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <HAL_RCC_GetSysClockFreq+0x94>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d002      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0x30>
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d003      	beq.n	8002206 <HAL_RCC_GetSysClockFreq+0x36>
 80021fe:	e027      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002200:	4b19      	ldr	r3, [pc, #100]	; (8002268 <HAL_RCC_GetSysClockFreq+0x98>)
 8002202:	613b      	str	r3, [r7, #16]
      break;
 8002204:	e027      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	0c9b      	lsrs	r3, r3, #18
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	4a17      	ldr	r2, [pc, #92]	; (800226c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002210:	5cd3      	ldrb	r3, [r2, r3]
 8002212:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d010      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800221e:	4b11      	ldr	r3, [pc, #68]	; (8002264 <HAL_RCC_GetSysClockFreq+0x94>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	0c5b      	lsrs	r3, r3, #17
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	4a11      	ldr	r2, [pc, #68]	; (8002270 <HAL_RCC_GetSysClockFreq+0xa0>)
 800222a:	5cd3      	ldrb	r3, [r2, r3]
 800222c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a0d      	ldr	r2, [pc, #52]	; (8002268 <HAL_RCC_GetSysClockFreq+0x98>)
 8002232:	fb03 f202 	mul.w	r2, r3, r2
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	fbb2 f3f3 	udiv	r3, r2, r3
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	e004      	b.n	800224a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a0c      	ldr	r2, [pc, #48]	; (8002274 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002244:	fb02 f303 	mul.w	r3, r2, r3
 8002248:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	613b      	str	r3, [r7, #16]
      break;
 800224e:	e002      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <HAL_RCC_GetSysClockFreq+0x98>)
 8002252:	613b      	str	r3, [r7, #16]
      break;
 8002254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002256:	693b      	ldr	r3, [r7, #16]
}
 8002258:	4618      	mov	r0, r3
 800225a:	371c      	adds	r7, #28
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000
 8002268:	007a1200 	.word	0x007a1200
 800226c:	08003234 	.word	0x08003234
 8002270:	08003244 	.word	0x08003244
 8002274:	003d0900 	.word	0x003d0900

08002278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800227c:	4b02      	ldr	r3, [pc, #8]	; (8002288 <HAL_RCC_GetHCLKFreq+0x10>)
 800227e:	681b      	ldr	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	20000044 	.word	0x20000044

0800228c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002290:	f7ff fff2 	bl	8002278 <HAL_RCC_GetHCLKFreq>
 8002294:	4602      	mov	r2, r0
 8002296:	4b05      	ldr	r3, [pc, #20]	; (80022ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	0a1b      	lsrs	r3, r3, #8
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	4903      	ldr	r1, [pc, #12]	; (80022b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022a2:	5ccb      	ldrb	r3, [r1, r3]
 80022a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40021000 	.word	0x40021000
 80022b0:	0800322c 	.word	0x0800322c

080022b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022b8:	f7ff ffde 	bl	8002278 <HAL_RCC_GetHCLKFreq>
 80022bc:	4602      	mov	r2, r0
 80022be:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	0adb      	lsrs	r3, r3, #11
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	4903      	ldr	r1, [pc, #12]	; (80022d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022ca:	5ccb      	ldrb	r3, [r1, r3]
 80022cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40021000 	.word	0x40021000
 80022d8:	0800322c 	.word	0x0800322c

080022dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022e4:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <RCC_Delay+0x34>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a0a      	ldr	r2, [pc, #40]	; (8002314 <RCC_Delay+0x38>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	0a5b      	lsrs	r3, r3, #9
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	fb02 f303 	mul.w	r3, r2, r3
 80022f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022f8:	bf00      	nop
  }
  while (Delay --);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1e5a      	subs	r2, r3, #1
 80022fe:	60fa      	str	r2, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f9      	bne.n	80022f8 <RCC_Delay+0x1c>
}
 8002304:	bf00      	nop
 8002306:	bf00      	nop
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	20000044 	.word	0x20000044
 8002314:	10624dd3 	.word	0x10624dd3

08002318 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e042      	b.n	80023b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d106      	bne.n	8002344 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7fe fa3c 	bl	80007bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2224      	movs	r2, #36	; 0x24
 8002348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800235a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 f91d 	bl	800259c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002370:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	695a      	ldr	r2, [r3, #20]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002380:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002390:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2220      	movs	r2, #32
 800239c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2220      	movs	r2, #32
 80023a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	; 0x28
 80023bc:	af02      	add	r7, sp, #8
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	4613      	mov	r3, r2
 80023c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d16d      	bne.n	80024b4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d002      	beq.n	80023e4 <HAL_UART_Transmit+0x2c>
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e066      	b.n	80024b6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2221      	movs	r2, #33	; 0x21
 80023f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023f6:	f7fe fb0f 	bl	8000a18 <HAL_GetTick>
 80023fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	88fa      	ldrh	r2, [r7, #6]
 8002400:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	88fa      	ldrh	r2, [r7, #6]
 8002406:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002410:	d108      	bne.n	8002424 <HAL_UART_Transmit+0x6c>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d104      	bne.n	8002424 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	61bb      	str	r3, [r7, #24]
 8002422:	e003      	b.n	800242c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800242c:	e02a      	b.n	8002484 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2200      	movs	r2, #0
 8002436:	2180      	movs	r1, #128	; 0x80
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 f840 	bl	80024be <UART_WaitOnFlagUntilTimeout>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e036      	b.n	80024b6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10b      	bne.n	8002466 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	461a      	mov	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800245c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	3302      	adds	r3, #2
 8002462:	61bb      	str	r3, [r7, #24]
 8002464:	e007      	b.n	8002476 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	781a      	ldrb	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	3301      	adds	r3, #1
 8002474:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800247a:	b29b      	uxth	r3, r3
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002488:	b29b      	uxth	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1cf      	bne.n	800242e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	2200      	movs	r2, #0
 8002496:	2140      	movs	r1, #64	; 0x40
 8002498:	68f8      	ldr	r0, [r7, #12]
 800249a:	f000 f810 	bl	80024be <UART_WaitOnFlagUntilTimeout>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e006      	b.n	80024b6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80024b0:	2300      	movs	r3, #0
 80024b2:	e000      	b.n	80024b6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80024b4:	2302      	movs	r3, #2
  }
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3720      	adds	r7, #32
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b090      	sub	sp, #64	; 0x40
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	4613      	mov	r3, r2
 80024cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024ce:	e050      	b.n	8002572 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d6:	d04c      	beq.n	8002572 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80024d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d007      	beq.n	80024ee <UART_WaitOnFlagUntilTimeout+0x30>
 80024de:	f7fe fa9b 	bl	8000a18 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d241      	bcs.n	8002572 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	330c      	adds	r3, #12
 80024f4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f8:	e853 3f00 	ldrex	r3, [r3]
 80024fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002500:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002504:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	330c      	adds	r3, #12
 800250c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800250e:	637a      	str	r2, [r7, #52]	; 0x34
 8002510:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002512:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002514:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002516:	e841 2300 	strex	r3, r2, [r1]
 800251a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800251c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1e5      	bne.n	80024ee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	3314      	adds	r3, #20
 8002528:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	e853 3f00 	ldrex	r3, [r3]
 8002530:	613b      	str	r3, [r7, #16]
   return(result);
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	f023 0301 	bic.w	r3, r3, #1
 8002538:	63bb      	str	r3, [r7, #56]	; 0x38
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	3314      	adds	r3, #20
 8002540:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002542:	623a      	str	r2, [r7, #32]
 8002544:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002546:	69f9      	ldr	r1, [r7, #28]
 8002548:	6a3a      	ldr	r2, [r7, #32]
 800254a:	e841 2300 	strex	r3, r2, [r1]
 800254e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1e5      	bne.n	8002522 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2220      	movs	r2, #32
 800255a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2220      	movs	r2, #32
 8002562:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e00f      	b.n	8002592 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4013      	ands	r3, r2
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	429a      	cmp	r2, r3
 8002580:	bf0c      	ite	eq
 8002582:	2301      	moveq	r3, #1
 8002584:	2300      	movne	r3, #0
 8002586:	b2db      	uxtb	r3, r3
 8002588:	461a      	mov	r2, r3
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	429a      	cmp	r2, r3
 800258e:	d09f      	beq.n	80024d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3740      	adds	r7, #64	; 0x40
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80025d6:	f023 030c 	bic.w	r3, r3, #12
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	68b9      	ldr	r1, [r7, #8]
 80025e0:	430b      	orrs	r3, r1
 80025e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699a      	ldr	r2, [r3, #24]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a2c      	ldr	r2, [pc, #176]	; (80026b0 <UART_SetConfig+0x114>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d103      	bne.n	800260c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002604:	f7ff fe56 	bl	80022b4 <HAL_RCC_GetPCLK2Freq>
 8002608:	60f8      	str	r0, [r7, #12]
 800260a:	e002      	b.n	8002612 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800260c:	f7ff fe3e 	bl	800228c <HAL_RCC_GetPCLK1Freq>
 8002610:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	009a      	lsls	r2, r3, #2
 800261c:	441a      	add	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	fbb2 f3f3 	udiv	r3, r2, r3
 8002628:	4a22      	ldr	r2, [pc, #136]	; (80026b4 <UART_SetConfig+0x118>)
 800262a:	fba2 2303 	umull	r2, r3, r2, r3
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	0119      	lsls	r1, r3, #4
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	4613      	mov	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	009a      	lsls	r2, r3, #2
 800263c:	441a      	add	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	fbb2 f2f3 	udiv	r2, r2, r3
 8002648:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <UART_SetConfig+0x118>)
 800264a:	fba3 0302 	umull	r0, r3, r3, r2
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	2064      	movs	r0, #100	; 0x64
 8002652:	fb00 f303 	mul.w	r3, r0, r3
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	3332      	adds	r3, #50	; 0x32
 800265c:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <UART_SetConfig+0x118>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002668:	4419      	add	r1, r3
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	4613      	mov	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	009a      	lsls	r2, r3, #2
 8002674:	441a      	add	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002680:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <UART_SetConfig+0x118>)
 8002682:	fba3 0302 	umull	r0, r3, r3, r2
 8002686:	095b      	lsrs	r3, r3, #5
 8002688:	2064      	movs	r0, #100	; 0x64
 800268a:	fb00 f303 	mul.w	r3, r0, r3
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	3332      	adds	r3, #50	; 0x32
 8002694:	4a07      	ldr	r2, [pc, #28]	; (80026b4 <UART_SetConfig+0x118>)
 8002696:	fba2 2303 	umull	r2, r3, r2, r3
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	f003 020f 	and.w	r2, r3, #15
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	440a      	add	r2, r1
 80026a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80026a8:	bf00      	nop
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40013800 	.word	0x40013800
 80026b4:	51eb851f 	.word	0x51eb851f

080026b8 <siprintf>:
 80026b8:	b40e      	push	{r1, r2, r3}
 80026ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026be:	b500      	push	{lr}
 80026c0:	b09c      	sub	sp, #112	; 0x70
 80026c2:	ab1d      	add	r3, sp, #116	; 0x74
 80026c4:	9002      	str	r0, [sp, #8]
 80026c6:	9006      	str	r0, [sp, #24]
 80026c8:	9107      	str	r1, [sp, #28]
 80026ca:	9104      	str	r1, [sp, #16]
 80026cc:	4808      	ldr	r0, [pc, #32]	; (80026f0 <siprintf+0x38>)
 80026ce:	4909      	ldr	r1, [pc, #36]	; (80026f4 <siprintf+0x3c>)
 80026d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80026d4:	9105      	str	r1, [sp, #20]
 80026d6:	6800      	ldr	r0, [r0, #0]
 80026d8:	a902      	add	r1, sp, #8
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	f000 f99c 	bl	8002a18 <_svfiprintf_r>
 80026e0:	2200      	movs	r2, #0
 80026e2:	9b02      	ldr	r3, [sp, #8]
 80026e4:	701a      	strb	r2, [r3, #0]
 80026e6:	b01c      	add	sp, #112	; 0x70
 80026e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026ec:	b003      	add	sp, #12
 80026ee:	4770      	bx	lr
 80026f0:	2000009c 	.word	0x2000009c
 80026f4:	ffff0208 	.word	0xffff0208

080026f8 <memset>:
 80026f8:	4603      	mov	r3, r0
 80026fa:	4402      	add	r2, r0
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d100      	bne.n	8002702 <memset+0xa>
 8002700:	4770      	bx	lr
 8002702:	f803 1b01 	strb.w	r1, [r3], #1
 8002706:	e7f9      	b.n	80026fc <memset+0x4>

08002708 <__errno>:
 8002708:	4b01      	ldr	r3, [pc, #4]	; (8002710 <__errno+0x8>)
 800270a:	6818      	ldr	r0, [r3, #0]
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	2000009c 	.word	0x2000009c

08002714 <__libc_init_array>:
 8002714:	b570      	push	{r4, r5, r6, lr}
 8002716:	2600      	movs	r6, #0
 8002718:	4d0c      	ldr	r5, [pc, #48]	; (800274c <__libc_init_array+0x38>)
 800271a:	4c0d      	ldr	r4, [pc, #52]	; (8002750 <__libc_init_array+0x3c>)
 800271c:	1b64      	subs	r4, r4, r5
 800271e:	10a4      	asrs	r4, r4, #2
 8002720:	42a6      	cmp	r6, r4
 8002722:	d109      	bne.n	8002738 <__libc_init_array+0x24>
 8002724:	f000 fc7a 	bl	800301c <_init>
 8002728:	2600      	movs	r6, #0
 800272a:	4d0a      	ldr	r5, [pc, #40]	; (8002754 <__libc_init_array+0x40>)
 800272c:	4c0a      	ldr	r4, [pc, #40]	; (8002758 <__libc_init_array+0x44>)
 800272e:	1b64      	subs	r4, r4, r5
 8002730:	10a4      	asrs	r4, r4, #2
 8002732:	42a6      	cmp	r6, r4
 8002734:	d105      	bne.n	8002742 <__libc_init_array+0x2e>
 8002736:	bd70      	pop	{r4, r5, r6, pc}
 8002738:	f855 3b04 	ldr.w	r3, [r5], #4
 800273c:	4798      	blx	r3
 800273e:	3601      	adds	r6, #1
 8002740:	e7ee      	b.n	8002720 <__libc_init_array+0xc>
 8002742:	f855 3b04 	ldr.w	r3, [r5], #4
 8002746:	4798      	blx	r3
 8002748:	3601      	adds	r6, #1
 800274a:	e7f2      	b.n	8002732 <__libc_init_array+0x1e>
 800274c:	0800327c 	.word	0x0800327c
 8002750:	0800327c 	.word	0x0800327c
 8002754:	0800327c 	.word	0x0800327c
 8002758:	08003280 	.word	0x08003280

0800275c <__retarget_lock_acquire_recursive>:
 800275c:	4770      	bx	lr

0800275e <__retarget_lock_release_recursive>:
 800275e:	4770      	bx	lr

08002760 <memcpy>:
 8002760:	440a      	add	r2, r1
 8002762:	4291      	cmp	r1, r2
 8002764:	f100 33ff 	add.w	r3, r0, #4294967295
 8002768:	d100      	bne.n	800276c <memcpy+0xc>
 800276a:	4770      	bx	lr
 800276c:	b510      	push	{r4, lr}
 800276e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002772:	4291      	cmp	r1, r2
 8002774:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002778:	d1f9      	bne.n	800276e <memcpy+0xe>
 800277a:	bd10      	pop	{r4, pc}

0800277c <_free_r>:
 800277c:	b538      	push	{r3, r4, r5, lr}
 800277e:	4605      	mov	r5, r0
 8002780:	2900      	cmp	r1, #0
 8002782:	d040      	beq.n	8002806 <_free_r+0x8a>
 8002784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002788:	1f0c      	subs	r4, r1, #4
 800278a:	2b00      	cmp	r3, #0
 800278c:	bfb8      	it	lt
 800278e:	18e4      	addlt	r4, r4, r3
 8002790:	f000 f8dc 	bl	800294c <__malloc_lock>
 8002794:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <_free_r+0x8c>)
 8002796:	6813      	ldr	r3, [r2, #0]
 8002798:	b933      	cbnz	r3, 80027a8 <_free_r+0x2c>
 800279a:	6063      	str	r3, [r4, #4]
 800279c:	6014      	str	r4, [r2, #0]
 800279e:	4628      	mov	r0, r5
 80027a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027a4:	f000 b8d8 	b.w	8002958 <__malloc_unlock>
 80027a8:	42a3      	cmp	r3, r4
 80027aa:	d908      	bls.n	80027be <_free_r+0x42>
 80027ac:	6820      	ldr	r0, [r4, #0]
 80027ae:	1821      	adds	r1, r4, r0
 80027b0:	428b      	cmp	r3, r1
 80027b2:	bf01      	itttt	eq
 80027b4:	6819      	ldreq	r1, [r3, #0]
 80027b6:	685b      	ldreq	r3, [r3, #4]
 80027b8:	1809      	addeq	r1, r1, r0
 80027ba:	6021      	streq	r1, [r4, #0]
 80027bc:	e7ed      	b.n	800279a <_free_r+0x1e>
 80027be:	461a      	mov	r2, r3
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	b10b      	cbz	r3, 80027c8 <_free_r+0x4c>
 80027c4:	42a3      	cmp	r3, r4
 80027c6:	d9fa      	bls.n	80027be <_free_r+0x42>
 80027c8:	6811      	ldr	r1, [r2, #0]
 80027ca:	1850      	adds	r0, r2, r1
 80027cc:	42a0      	cmp	r0, r4
 80027ce:	d10b      	bne.n	80027e8 <_free_r+0x6c>
 80027d0:	6820      	ldr	r0, [r4, #0]
 80027d2:	4401      	add	r1, r0
 80027d4:	1850      	adds	r0, r2, r1
 80027d6:	4283      	cmp	r3, r0
 80027d8:	6011      	str	r1, [r2, #0]
 80027da:	d1e0      	bne.n	800279e <_free_r+0x22>
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	4408      	add	r0, r1
 80027e2:	6010      	str	r0, [r2, #0]
 80027e4:	6053      	str	r3, [r2, #4]
 80027e6:	e7da      	b.n	800279e <_free_r+0x22>
 80027e8:	d902      	bls.n	80027f0 <_free_r+0x74>
 80027ea:	230c      	movs	r3, #12
 80027ec:	602b      	str	r3, [r5, #0]
 80027ee:	e7d6      	b.n	800279e <_free_r+0x22>
 80027f0:	6820      	ldr	r0, [r4, #0]
 80027f2:	1821      	adds	r1, r4, r0
 80027f4:	428b      	cmp	r3, r1
 80027f6:	bf01      	itttt	eq
 80027f8:	6819      	ldreq	r1, [r3, #0]
 80027fa:	685b      	ldreq	r3, [r3, #4]
 80027fc:	1809      	addeq	r1, r1, r0
 80027fe:	6021      	streq	r1, [r4, #0]
 8002800:	6063      	str	r3, [r4, #4]
 8002802:	6054      	str	r4, [r2, #4]
 8002804:	e7cb      	b.n	800279e <_free_r+0x22>
 8002806:	bd38      	pop	{r3, r4, r5, pc}
 8002808:	20000310 	.word	0x20000310

0800280c <sbrk_aligned>:
 800280c:	b570      	push	{r4, r5, r6, lr}
 800280e:	4e0e      	ldr	r6, [pc, #56]	; (8002848 <sbrk_aligned+0x3c>)
 8002810:	460c      	mov	r4, r1
 8002812:	6831      	ldr	r1, [r6, #0]
 8002814:	4605      	mov	r5, r0
 8002816:	b911      	cbnz	r1, 800281e <sbrk_aligned+0x12>
 8002818:	f000 fbaa 	bl	8002f70 <_sbrk_r>
 800281c:	6030      	str	r0, [r6, #0]
 800281e:	4621      	mov	r1, r4
 8002820:	4628      	mov	r0, r5
 8002822:	f000 fba5 	bl	8002f70 <_sbrk_r>
 8002826:	1c43      	adds	r3, r0, #1
 8002828:	d00a      	beq.n	8002840 <sbrk_aligned+0x34>
 800282a:	1cc4      	adds	r4, r0, #3
 800282c:	f024 0403 	bic.w	r4, r4, #3
 8002830:	42a0      	cmp	r0, r4
 8002832:	d007      	beq.n	8002844 <sbrk_aligned+0x38>
 8002834:	1a21      	subs	r1, r4, r0
 8002836:	4628      	mov	r0, r5
 8002838:	f000 fb9a 	bl	8002f70 <_sbrk_r>
 800283c:	3001      	adds	r0, #1
 800283e:	d101      	bne.n	8002844 <sbrk_aligned+0x38>
 8002840:	f04f 34ff 	mov.w	r4, #4294967295
 8002844:	4620      	mov	r0, r4
 8002846:	bd70      	pop	{r4, r5, r6, pc}
 8002848:	20000314 	.word	0x20000314

0800284c <_malloc_r>:
 800284c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002850:	1ccd      	adds	r5, r1, #3
 8002852:	f025 0503 	bic.w	r5, r5, #3
 8002856:	3508      	adds	r5, #8
 8002858:	2d0c      	cmp	r5, #12
 800285a:	bf38      	it	cc
 800285c:	250c      	movcc	r5, #12
 800285e:	2d00      	cmp	r5, #0
 8002860:	4607      	mov	r7, r0
 8002862:	db01      	blt.n	8002868 <_malloc_r+0x1c>
 8002864:	42a9      	cmp	r1, r5
 8002866:	d905      	bls.n	8002874 <_malloc_r+0x28>
 8002868:	230c      	movs	r3, #12
 800286a:	2600      	movs	r6, #0
 800286c:	603b      	str	r3, [r7, #0]
 800286e:	4630      	mov	r0, r6
 8002870:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002874:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002948 <_malloc_r+0xfc>
 8002878:	f000 f868 	bl	800294c <__malloc_lock>
 800287c:	f8d8 3000 	ldr.w	r3, [r8]
 8002880:	461c      	mov	r4, r3
 8002882:	bb5c      	cbnz	r4, 80028dc <_malloc_r+0x90>
 8002884:	4629      	mov	r1, r5
 8002886:	4638      	mov	r0, r7
 8002888:	f7ff ffc0 	bl	800280c <sbrk_aligned>
 800288c:	1c43      	adds	r3, r0, #1
 800288e:	4604      	mov	r4, r0
 8002890:	d155      	bne.n	800293e <_malloc_r+0xf2>
 8002892:	f8d8 4000 	ldr.w	r4, [r8]
 8002896:	4626      	mov	r6, r4
 8002898:	2e00      	cmp	r6, #0
 800289a:	d145      	bne.n	8002928 <_malloc_r+0xdc>
 800289c:	2c00      	cmp	r4, #0
 800289e:	d048      	beq.n	8002932 <_malloc_r+0xe6>
 80028a0:	6823      	ldr	r3, [r4, #0]
 80028a2:	4631      	mov	r1, r6
 80028a4:	4638      	mov	r0, r7
 80028a6:	eb04 0903 	add.w	r9, r4, r3
 80028aa:	f000 fb61 	bl	8002f70 <_sbrk_r>
 80028ae:	4581      	cmp	r9, r0
 80028b0:	d13f      	bne.n	8002932 <_malloc_r+0xe6>
 80028b2:	6821      	ldr	r1, [r4, #0]
 80028b4:	4638      	mov	r0, r7
 80028b6:	1a6d      	subs	r5, r5, r1
 80028b8:	4629      	mov	r1, r5
 80028ba:	f7ff ffa7 	bl	800280c <sbrk_aligned>
 80028be:	3001      	adds	r0, #1
 80028c0:	d037      	beq.n	8002932 <_malloc_r+0xe6>
 80028c2:	6823      	ldr	r3, [r4, #0]
 80028c4:	442b      	add	r3, r5
 80028c6:	6023      	str	r3, [r4, #0]
 80028c8:	f8d8 3000 	ldr.w	r3, [r8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d038      	beq.n	8002942 <_malloc_r+0xf6>
 80028d0:	685a      	ldr	r2, [r3, #4]
 80028d2:	42a2      	cmp	r2, r4
 80028d4:	d12b      	bne.n	800292e <_malloc_r+0xe2>
 80028d6:	2200      	movs	r2, #0
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	e00f      	b.n	80028fc <_malloc_r+0xb0>
 80028dc:	6822      	ldr	r2, [r4, #0]
 80028de:	1b52      	subs	r2, r2, r5
 80028e0:	d41f      	bmi.n	8002922 <_malloc_r+0xd6>
 80028e2:	2a0b      	cmp	r2, #11
 80028e4:	d917      	bls.n	8002916 <_malloc_r+0xca>
 80028e6:	1961      	adds	r1, r4, r5
 80028e8:	42a3      	cmp	r3, r4
 80028ea:	6025      	str	r5, [r4, #0]
 80028ec:	bf18      	it	ne
 80028ee:	6059      	strne	r1, [r3, #4]
 80028f0:	6863      	ldr	r3, [r4, #4]
 80028f2:	bf08      	it	eq
 80028f4:	f8c8 1000 	streq.w	r1, [r8]
 80028f8:	5162      	str	r2, [r4, r5]
 80028fa:	604b      	str	r3, [r1, #4]
 80028fc:	4638      	mov	r0, r7
 80028fe:	f104 060b 	add.w	r6, r4, #11
 8002902:	f000 f829 	bl	8002958 <__malloc_unlock>
 8002906:	f026 0607 	bic.w	r6, r6, #7
 800290a:	1d23      	adds	r3, r4, #4
 800290c:	1af2      	subs	r2, r6, r3
 800290e:	d0ae      	beq.n	800286e <_malloc_r+0x22>
 8002910:	1b9b      	subs	r3, r3, r6
 8002912:	50a3      	str	r3, [r4, r2]
 8002914:	e7ab      	b.n	800286e <_malloc_r+0x22>
 8002916:	42a3      	cmp	r3, r4
 8002918:	6862      	ldr	r2, [r4, #4]
 800291a:	d1dd      	bne.n	80028d8 <_malloc_r+0x8c>
 800291c:	f8c8 2000 	str.w	r2, [r8]
 8002920:	e7ec      	b.n	80028fc <_malloc_r+0xb0>
 8002922:	4623      	mov	r3, r4
 8002924:	6864      	ldr	r4, [r4, #4]
 8002926:	e7ac      	b.n	8002882 <_malloc_r+0x36>
 8002928:	4634      	mov	r4, r6
 800292a:	6876      	ldr	r6, [r6, #4]
 800292c:	e7b4      	b.n	8002898 <_malloc_r+0x4c>
 800292e:	4613      	mov	r3, r2
 8002930:	e7cc      	b.n	80028cc <_malloc_r+0x80>
 8002932:	230c      	movs	r3, #12
 8002934:	4638      	mov	r0, r7
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	f000 f80e 	bl	8002958 <__malloc_unlock>
 800293c:	e797      	b.n	800286e <_malloc_r+0x22>
 800293e:	6025      	str	r5, [r4, #0]
 8002940:	e7dc      	b.n	80028fc <_malloc_r+0xb0>
 8002942:	605b      	str	r3, [r3, #4]
 8002944:	deff      	udf	#255	; 0xff
 8002946:	bf00      	nop
 8002948:	20000310 	.word	0x20000310

0800294c <__malloc_lock>:
 800294c:	4801      	ldr	r0, [pc, #4]	; (8002954 <__malloc_lock+0x8>)
 800294e:	f7ff bf05 	b.w	800275c <__retarget_lock_acquire_recursive>
 8002952:	bf00      	nop
 8002954:	2000030c 	.word	0x2000030c

08002958 <__malloc_unlock>:
 8002958:	4801      	ldr	r0, [pc, #4]	; (8002960 <__malloc_unlock+0x8>)
 800295a:	f7ff bf00 	b.w	800275e <__retarget_lock_release_recursive>
 800295e:	bf00      	nop
 8002960:	2000030c 	.word	0x2000030c

08002964 <__ssputs_r>:
 8002964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002968:	461f      	mov	r7, r3
 800296a:	688e      	ldr	r6, [r1, #8]
 800296c:	4682      	mov	sl, r0
 800296e:	42be      	cmp	r6, r7
 8002970:	460c      	mov	r4, r1
 8002972:	4690      	mov	r8, r2
 8002974:	680b      	ldr	r3, [r1, #0]
 8002976:	d82c      	bhi.n	80029d2 <__ssputs_r+0x6e>
 8002978:	898a      	ldrh	r2, [r1, #12]
 800297a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800297e:	d026      	beq.n	80029ce <__ssputs_r+0x6a>
 8002980:	6965      	ldr	r5, [r4, #20]
 8002982:	6909      	ldr	r1, [r1, #16]
 8002984:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002988:	eba3 0901 	sub.w	r9, r3, r1
 800298c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002990:	1c7b      	adds	r3, r7, #1
 8002992:	444b      	add	r3, r9
 8002994:	106d      	asrs	r5, r5, #1
 8002996:	429d      	cmp	r5, r3
 8002998:	bf38      	it	cc
 800299a:	461d      	movcc	r5, r3
 800299c:	0553      	lsls	r3, r2, #21
 800299e:	d527      	bpl.n	80029f0 <__ssputs_r+0x8c>
 80029a0:	4629      	mov	r1, r5
 80029a2:	f7ff ff53 	bl	800284c <_malloc_r>
 80029a6:	4606      	mov	r6, r0
 80029a8:	b360      	cbz	r0, 8002a04 <__ssputs_r+0xa0>
 80029aa:	464a      	mov	r2, r9
 80029ac:	6921      	ldr	r1, [r4, #16]
 80029ae:	f7ff fed7 	bl	8002760 <memcpy>
 80029b2:	89a3      	ldrh	r3, [r4, #12]
 80029b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80029b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029bc:	81a3      	strh	r3, [r4, #12]
 80029be:	6126      	str	r6, [r4, #16]
 80029c0:	444e      	add	r6, r9
 80029c2:	6026      	str	r6, [r4, #0]
 80029c4:	463e      	mov	r6, r7
 80029c6:	6165      	str	r5, [r4, #20]
 80029c8:	eba5 0509 	sub.w	r5, r5, r9
 80029cc:	60a5      	str	r5, [r4, #8]
 80029ce:	42be      	cmp	r6, r7
 80029d0:	d900      	bls.n	80029d4 <__ssputs_r+0x70>
 80029d2:	463e      	mov	r6, r7
 80029d4:	4632      	mov	r2, r6
 80029d6:	4641      	mov	r1, r8
 80029d8:	6820      	ldr	r0, [r4, #0]
 80029da:	f000 faaf 	bl	8002f3c <memmove>
 80029de:	2000      	movs	r0, #0
 80029e0:	68a3      	ldr	r3, [r4, #8]
 80029e2:	1b9b      	subs	r3, r3, r6
 80029e4:	60a3      	str	r3, [r4, #8]
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	4433      	add	r3, r6
 80029ea:	6023      	str	r3, [r4, #0]
 80029ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029f0:	462a      	mov	r2, r5
 80029f2:	f000 fadb 	bl	8002fac <_realloc_r>
 80029f6:	4606      	mov	r6, r0
 80029f8:	2800      	cmp	r0, #0
 80029fa:	d1e0      	bne.n	80029be <__ssputs_r+0x5a>
 80029fc:	4650      	mov	r0, sl
 80029fe:	6921      	ldr	r1, [r4, #16]
 8002a00:	f7ff febc 	bl	800277c <_free_r>
 8002a04:	230c      	movs	r3, #12
 8002a06:	f8ca 3000 	str.w	r3, [sl]
 8002a0a:	89a3      	ldrh	r3, [r4, #12]
 8002a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a14:	81a3      	strh	r3, [r4, #12]
 8002a16:	e7e9      	b.n	80029ec <__ssputs_r+0x88>

08002a18 <_svfiprintf_r>:
 8002a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a1c:	4698      	mov	r8, r3
 8002a1e:	898b      	ldrh	r3, [r1, #12]
 8002a20:	4607      	mov	r7, r0
 8002a22:	061b      	lsls	r3, r3, #24
 8002a24:	460d      	mov	r5, r1
 8002a26:	4614      	mov	r4, r2
 8002a28:	b09d      	sub	sp, #116	; 0x74
 8002a2a:	d50e      	bpl.n	8002a4a <_svfiprintf_r+0x32>
 8002a2c:	690b      	ldr	r3, [r1, #16]
 8002a2e:	b963      	cbnz	r3, 8002a4a <_svfiprintf_r+0x32>
 8002a30:	2140      	movs	r1, #64	; 0x40
 8002a32:	f7ff ff0b 	bl	800284c <_malloc_r>
 8002a36:	6028      	str	r0, [r5, #0]
 8002a38:	6128      	str	r0, [r5, #16]
 8002a3a:	b920      	cbnz	r0, 8002a46 <_svfiprintf_r+0x2e>
 8002a3c:	230c      	movs	r3, #12
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	f04f 30ff 	mov.w	r0, #4294967295
 8002a44:	e0d0      	b.n	8002be8 <_svfiprintf_r+0x1d0>
 8002a46:	2340      	movs	r3, #64	; 0x40
 8002a48:	616b      	str	r3, [r5, #20]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8002a4e:	2320      	movs	r3, #32
 8002a50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a54:	2330      	movs	r3, #48	; 0x30
 8002a56:	f04f 0901 	mov.w	r9, #1
 8002a5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a5e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8002c00 <_svfiprintf_r+0x1e8>
 8002a62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a66:	4623      	mov	r3, r4
 8002a68:	469a      	mov	sl, r3
 8002a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a6e:	b10a      	cbz	r2, 8002a74 <_svfiprintf_r+0x5c>
 8002a70:	2a25      	cmp	r2, #37	; 0x25
 8002a72:	d1f9      	bne.n	8002a68 <_svfiprintf_r+0x50>
 8002a74:	ebba 0b04 	subs.w	fp, sl, r4
 8002a78:	d00b      	beq.n	8002a92 <_svfiprintf_r+0x7a>
 8002a7a:	465b      	mov	r3, fp
 8002a7c:	4622      	mov	r2, r4
 8002a7e:	4629      	mov	r1, r5
 8002a80:	4638      	mov	r0, r7
 8002a82:	f7ff ff6f 	bl	8002964 <__ssputs_r>
 8002a86:	3001      	adds	r0, #1
 8002a88:	f000 80a9 	beq.w	8002bde <_svfiprintf_r+0x1c6>
 8002a8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a8e:	445a      	add	r2, fp
 8002a90:	9209      	str	r2, [sp, #36]	; 0x24
 8002a92:	f89a 3000 	ldrb.w	r3, [sl]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 80a1 	beq.w	8002bde <_svfiprintf_r+0x1c6>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002aa6:	f10a 0a01 	add.w	sl, sl, #1
 8002aaa:	9304      	str	r3, [sp, #16]
 8002aac:	9307      	str	r3, [sp, #28]
 8002aae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ab2:	931a      	str	r3, [sp, #104]	; 0x68
 8002ab4:	4654      	mov	r4, sl
 8002ab6:	2205      	movs	r2, #5
 8002ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002abc:	4850      	ldr	r0, [pc, #320]	; (8002c00 <_svfiprintf_r+0x1e8>)
 8002abe:	f000 fa67 	bl	8002f90 <memchr>
 8002ac2:	9a04      	ldr	r2, [sp, #16]
 8002ac4:	b9d8      	cbnz	r0, 8002afe <_svfiprintf_r+0xe6>
 8002ac6:	06d0      	lsls	r0, r2, #27
 8002ac8:	bf44      	itt	mi
 8002aca:	2320      	movmi	r3, #32
 8002acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ad0:	0711      	lsls	r1, r2, #28
 8002ad2:	bf44      	itt	mi
 8002ad4:	232b      	movmi	r3, #43	; 0x2b
 8002ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ada:	f89a 3000 	ldrb.w	r3, [sl]
 8002ade:	2b2a      	cmp	r3, #42	; 0x2a
 8002ae0:	d015      	beq.n	8002b0e <_svfiprintf_r+0xf6>
 8002ae2:	4654      	mov	r4, sl
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	f04f 0c0a 	mov.w	ip, #10
 8002aea:	9a07      	ldr	r2, [sp, #28]
 8002aec:	4621      	mov	r1, r4
 8002aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002af2:	3b30      	subs	r3, #48	; 0x30
 8002af4:	2b09      	cmp	r3, #9
 8002af6:	d94d      	bls.n	8002b94 <_svfiprintf_r+0x17c>
 8002af8:	b1b0      	cbz	r0, 8002b28 <_svfiprintf_r+0x110>
 8002afa:	9207      	str	r2, [sp, #28]
 8002afc:	e014      	b.n	8002b28 <_svfiprintf_r+0x110>
 8002afe:	eba0 0308 	sub.w	r3, r0, r8
 8002b02:	fa09 f303 	lsl.w	r3, r9, r3
 8002b06:	4313      	orrs	r3, r2
 8002b08:	46a2      	mov	sl, r4
 8002b0a:	9304      	str	r3, [sp, #16]
 8002b0c:	e7d2      	b.n	8002ab4 <_svfiprintf_r+0x9c>
 8002b0e:	9b03      	ldr	r3, [sp, #12]
 8002b10:	1d19      	adds	r1, r3, #4
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	9103      	str	r1, [sp, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	bfbb      	ittet	lt
 8002b1a:	425b      	neglt	r3, r3
 8002b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8002b20:	9307      	strge	r3, [sp, #28]
 8002b22:	9307      	strlt	r3, [sp, #28]
 8002b24:	bfb8      	it	lt
 8002b26:	9204      	strlt	r2, [sp, #16]
 8002b28:	7823      	ldrb	r3, [r4, #0]
 8002b2a:	2b2e      	cmp	r3, #46	; 0x2e
 8002b2c:	d10c      	bne.n	8002b48 <_svfiprintf_r+0x130>
 8002b2e:	7863      	ldrb	r3, [r4, #1]
 8002b30:	2b2a      	cmp	r3, #42	; 0x2a
 8002b32:	d134      	bne.n	8002b9e <_svfiprintf_r+0x186>
 8002b34:	9b03      	ldr	r3, [sp, #12]
 8002b36:	3402      	adds	r4, #2
 8002b38:	1d1a      	adds	r2, r3, #4
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	9203      	str	r2, [sp, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	bfb8      	it	lt
 8002b42:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b46:	9305      	str	r3, [sp, #20]
 8002b48:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002c04 <_svfiprintf_r+0x1ec>
 8002b4c:	2203      	movs	r2, #3
 8002b4e:	4650      	mov	r0, sl
 8002b50:	7821      	ldrb	r1, [r4, #0]
 8002b52:	f000 fa1d 	bl	8002f90 <memchr>
 8002b56:	b138      	cbz	r0, 8002b68 <_svfiprintf_r+0x150>
 8002b58:	2240      	movs	r2, #64	; 0x40
 8002b5a:	9b04      	ldr	r3, [sp, #16]
 8002b5c:	eba0 000a 	sub.w	r0, r0, sl
 8002b60:	4082      	lsls	r2, r0
 8002b62:	4313      	orrs	r3, r2
 8002b64:	3401      	adds	r4, #1
 8002b66:	9304      	str	r3, [sp, #16]
 8002b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b6c:	2206      	movs	r2, #6
 8002b6e:	4826      	ldr	r0, [pc, #152]	; (8002c08 <_svfiprintf_r+0x1f0>)
 8002b70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b74:	f000 fa0c 	bl	8002f90 <memchr>
 8002b78:	2800      	cmp	r0, #0
 8002b7a:	d038      	beq.n	8002bee <_svfiprintf_r+0x1d6>
 8002b7c:	4b23      	ldr	r3, [pc, #140]	; (8002c0c <_svfiprintf_r+0x1f4>)
 8002b7e:	bb1b      	cbnz	r3, 8002bc8 <_svfiprintf_r+0x1b0>
 8002b80:	9b03      	ldr	r3, [sp, #12]
 8002b82:	3307      	adds	r3, #7
 8002b84:	f023 0307 	bic.w	r3, r3, #7
 8002b88:	3308      	adds	r3, #8
 8002b8a:	9303      	str	r3, [sp, #12]
 8002b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b8e:	4433      	add	r3, r6
 8002b90:	9309      	str	r3, [sp, #36]	; 0x24
 8002b92:	e768      	b.n	8002a66 <_svfiprintf_r+0x4e>
 8002b94:	460c      	mov	r4, r1
 8002b96:	2001      	movs	r0, #1
 8002b98:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b9c:	e7a6      	b.n	8002aec <_svfiprintf_r+0xd4>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	f04f 0c0a 	mov.w	ip, #10
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	3401      	adds	r4, #1
 8002ba8:	9305      	str	r3, [sp, #20]
 8002baa:	4620      	mov	r0, r4
 8002bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bb0:	3a30      	subs	r2, #48	; 0x30
 8002bb2:	2a09      	cmp	r2, #9
 8002bb4:	d903      	bls.n	8002bbe <_svfiprintf_r+0x1a6>
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d0c6      	beq.n	8002b48 <_svfiprintf_r+0x130>
 8002bba:	9105      	str	r1, [sp, #20]
 8002bbc:	e7c4      	b.n	8002b48 <_svfiprintf_r+0x130>
 8002bbe:	4604      	mov	r4, r0
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bc6:	e7f0      	b.n	8002baa <_svfiprintf_r+0x192>
 8002bc8:	ab03      	add	r3, sp, #12
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	462a      	mov	r2, r5
 8002bce:	4638      	mov	r0, r7
 8002bd0:	4b0f      	ldr	r3, [pc, #60]	; (8002c10 <_svfiprintf_r+0x1f8>)
 8002bd2:	a904      	add	r1, sp, #16
 8002bd4:	f3af 8000 	nop.w
 8002bd8:	1c42      	adds	r2, r0, #1
 8002bda:	4606      	mov	r6, r0
 8002bdc:	d1d6      	bne.n	8002b8c <_svfiprintf_r+0x174>
 8002bde:	89ab      	ldrh	r3, [r5, #12]
 8002be0:	065b      	lsls	r3, r3, #25
 8002be2:	f53f af2d 	bmi.w	8002a40 <_svfiprintf_r+0x28>
 8002be6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002be8:	b01d      	add	sp, #116	; 0x74
 8002bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bee:	ab03      	add	r3, sp, #12
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	462a      	mov	r2, r5
 8002bf4:	4638      	mov	r0, r7
 8002bf6:	4b06      	ldr	r3, [pc, #24]	; (8002c10 <_svfiprintf_r+0x1f8>)
 8002bf8:	a904      	add	r1, sp, #16
 8002bfa:	f000 f87d 	bl	8002cf8 <_printf_i>
 8002bfe:	e7eb      	b.n	8002bd8 <_svfiprintf_r+0x1c0>
 8002c00:	08003246 	.word	0x08003246
 8002c04:	0800324c 	.word	0x0800324c
 8002c08:	08003250 	.word	0x08003250
 8002c0c:	00000000 	.word	0x00000000
 8002c10:	08002965 	.word	0x08002965

08002c14 <_printf_common>:
 8002c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c18:	4616      	mov	r6, r2
 8002c1a:	4699      	mov	r9, r3
 8002c1c:	688a      	ldr	r2, [r1, #8]
 8002c1e:	690b      	ldr	r3, [r1, #16]
 8002c20:	4607      	mov	r7, r0
 8002c22:	4293      	cmp	r3, r2
 8002c24:	bfb8      	it	lt
 8002c26:	4613      	movlt	r3, r2
 8002c28:	6033      	str	r3, [r6, #0]
 8002c2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c2e:	460c      	mov	r4, r1
 8002c30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c34:	b10a      	cbz	r2, 8002c3a <_printf_common+0x26>
 8002c36:	3301      	adds	r3, #1
 8002c38:	6033      	str	r3, [r6, #0]
 8002c3a:	6823      	ldr	r3, [r4, #0]
 8002c3c:	0699      	lsls	r1, r3, #26
 8002c3e:	bf42      	ittt	mi
 8002c40:	6833      	ldrmi	r3, [r6, #0]
 8002c42:	3302      	addmi	r3, #2
 8002c44:	6033      	strmi	r3, [r6, #0]
 8002c46:	6825      	ldr	r5, [r4, #0]
 8002c48:	f015 0506 	ands.w	r5, r5, #6
 8002c4c:	d106      	bne.n	8002c5c <_printf_common+0x48>
 8002c4e:	f104 0a19 	add.w	sl, r4, #25
 8002c52:	68e3      	ldr	r3, [r4, #12]
 8002c54:	6832      	ldr	r2, [r6, #0]
 8002c56:	1a9b      	subs	r3, r3, r2
 8002c58:	42ab      	cmp	r3, r5
 8002c5a:	dc2b      	bgt.n	8002cb4 <_printf_common+0xa0>
 8002c5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c60:	1e13      	subs	r3, r2, #0
 8002c62:	6822      	ldr	r2, [r4, #0]
 8002c64:	bf18      	it	ne
 8002c66:	2301      	movne	r3, #1
 8002c68:	0692      	lsls	r2, r2, #26
 8002c6a:	d430      	bmi.n	8002cce <_printf_common+0xba>
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	4638      	mov	r0, r7
 8002c70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c74:	47c0      	blx	r8
 8002c76:	3001      	adds	r0, #1
 8002c78:	d023      	beq.n	8002cc2 <_printf_common+0xae>
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	6922      	ldr	r2, [r4, #16]
 8002c7e:	f003 0306 	and.w	r3, r3, #6
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	bf14      	ite	ne
 8002c86:	2500      	movne	r5, #0
 8002c88:	6833      	ldreq	r3, [r6, #0]
 8002c8a:	f04f 0600 	mov.w	r6, #0
 8002c8e:	bf08      	it	eq
 8002c90:	68e5      	ldreq	r5, [r4, #12]
 8002c92:	f104 041a 	add.w	r4, r4, #26
 8002c96:	bf08      	it	eq
 8002c98:	1aed      	subeq	r5, r5, r3
 8002c9a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002c9e:	bf08      	it	eq
 8002ca0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	bfc4      	itt	gt
 8002ca8:	1a9b      	subgt	r3, r3, r2
 8002caa:	18ed      	addgt	r5, r5, r3
 8002cac:	42b5      	cmp	r5, r6
 8002cae:	d11a      	bne.n	8002ce6 <_printf_common+0xd2>
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	e008      	b.n	8002cc6 <_printf_common+0xb2>
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	4652      	mov	r2, sl
 8002cb8:	4649      	mov	r1, r9
 8002cba:	4638      	mov	r0, r7
 8002cbc:	47c0      	blx	r8
 8002cbe:	3001      	adds	r0, #1
 8002cc0:	d103      	bne.n	8002cca <_printf_common+0xb6>
 8002cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cca:	3501      	adds	r5, #1
 8002ccc:	e7c1      	b.n	8002c52 <_printf_common+0x3e>
 8002cce:	2030      	movs	r0, #48	; 0x30
 8002cd0:	18e1      	adds	r1, r4, r3
 8002cd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cd6:	1c5a      	adds	r2, r3, #1
 8002cd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cdc:	4422      	add	r2, r4
 8002cde:	3302      	adds	r3, #2
 8002ce0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ce4:	e7c2      	b.n	8002c6c <_printf_common+0x58>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	4622      	mov	r2, r4
 8002cea:	4649      	mov	r1, r9
 8002cec:	4638      	mov	r0, r7
 8002cee:	47c0      	blx	r8
 8002cf0:	3001      	adds	r0, #1
 8002cf2:	d0e6      	beq.n	8002cc2 <_printf_common+0xae>
 8002cf4:	3601      	adds	r6, #1
 8002cf6:	e7d9      	b.n	8002cac <_printf_common+0x98>

08002cf8 <_printf_i>:
 8002cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cfc:	7e0f      	ldrb	r7, [r1, #24]
 8002cfe:	4691      	mov	r9, r2
 8002d00:	2f78      	cmp	r7, #120	; 0x78
 8002d02:	4680      	mov	r8, r0
 8002d04:	460c      	mov	r4, r1
 8002d06:	469a      	mov	sl, r3
 8002d08:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002d0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d0e:	d807      	bhi.n	8002d20 <_printf_i+0x28>
 8002d10:	2f62      	cmp	r7, #98	; 0x62
 8002d12:	d80a      	bhi.n	8002d2a <_printf_i+0x32>
 8002d14:	2f00      	cmp	r7, #0
 8002d16:	f000 80d5 	beq.w	8002ec4 <_printf_i+0x1cc>
 8002d1a:	2f58      	cmp	r7, #88	; 0x58
 8002d1c:	f000 80c1 	beq.w	8002ea2 <_printf_i+0x1aa>
 8002d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d28:	e03a      	b.n	8002da0 <_printf_i+0xa8>
 8002d2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d2e:	2b15      	cmp	r3, #21
 8002d30:	d8f6      	bhi.n	8002d20 <_printf_i+0x28>
 8002d32:	a101      	add	r1, pc, #4	; (adr r1, 8002d38 <_printf_i+0x40>)
 8002d34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d38:	08002d91 	.word	0x08002d91
 8002d3c:	08002da5 	.word	0x08002da5
 8002d40:	08002d21 	.word	0x08002d21
 8002d44:	08002d21 	.word	0x08002d21
 8002d48:	08002d21 	.word	0x08002d21
 8002d4c:	08002d21 	.word	0x08002d21
 8002d50:	08002da5 	.word	0x08002da5
 8002d54:	08002d21 	.word	0x08002d21
 8002d58:	08002d21 	.word	0x08002d21
 8002d5c:	08002d21 	.word	0x08002d21
 8002d60:	08002d21 	.word	0x08002d21
 8002d64:	08002eab 	.word	0x08002eab
 8002d68:	08002dd1 	.word	0x08002dd1
 8002d6c:	08002e65 	.word	0x08002e65
 8002d70:	08002d21 	.word	0x08002d21
 8002d74:	08002d21 	.word	0x08002d21
 8002d78:	08002ecd 	.word	0x08002ecd
 8002d7c:	08002d21 	.word	0x08002d21
 8002d80:	08002dd1 	.word	0x08002dd1
 8002d84:	08002d21 	.word	0x08002d21
 8002d88:	08002d21 	.word	0x08002d21
 8002d8c:	08002e6d 	.word	0x08002e6d
 8002d90:	682b      	ldr	r3, [r5, #0]
 8002d92:	1d1a      	adds	r2, r3, #4
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	602a      	str	r2, [r5, #0]
 8002d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0a0      	b.n	8002ee6 <_printf_i+0x1ee>
 8002da4:	6820      	ldr	r0, [r4, #0]
 8002da6:	682b      	ldr	r3, [r5, #0]
 8002da8:	0607      	lsls	r7, r0, #24
 8002daa:	f103 0104 	add.w	r1, r3, #4
 8002dae:	6029      	str	r1, [r5, #0]
 8002db0:	d501      	bpl.n	8002db6 <_printf_i+0xbe>
 8002db2:	681e      	ldr	r6, [r3, #0]
 8002db4:	e003      	b.n	8002dbe <_printf_i+0xc6>
 8002db6:	0646      	lsls	r6, r0, #25
 8002db8:	d5fb      	bpl.n	8002db2 <_printf_i+0xba>
 8002dba:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002dbe:	2e00      	cmp	r6, #0
 8002dc0:	da03      	bge.n	8002dca <_printf_i+0xd2>
 8002dc2:	232d      	movs	r3, #45	; 0x2d
 8002dc4:	4276      	negs	r6, r6
 8002dc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dca:	230a      	movs	r3, #10
 8002dcc:	4859      	ldr	r0, [pc, #356]	; (8002f34 <_printf_i+0x23c>)
 8002dce:	e012      	b.n	8002df6 <_printf_i+0xfe>
 8002dd0:	682b      	ldr	r3, [r5, #0]
 8002dd2:	6820      	ldr	r0, [r4, #0]
 8002dd4:	1d19      	adds	r1, r3, #4
 8002dd6:	6029      	str	r1, [r5, #0]
 8002dd8:	0605      	lsls	r5, r0, #24
 8002dda:	d501      	bpl.n	8002de0 <_printf_i+0xe8>
 8002ddc:	681e      	ldr	r6, [r3, #0]
 8002dde:	e002      	b.n	8002de6 <_printf_i+0xee>
 8002de0:	0641      	lsls	r1, r0, #25
 8002de2:	d5fb      	bpl.n	8002ddc <_printf_i+0xe4>
 8002de4:	881e      	ldrh	r6, [r3, #0]
 8002de6:	2f6f      	cmp	r7, #111	; 0x6f
 8002de8:	bf0c      	ite	eq
 8002dea:	2308      	moveq	r3, #8
 8002dec:	230a      	movne	r3, #10
 8002dee:	4851      	ldr	r0, [pc, #324]	; (8002f34 <_printf_i+0x23c>)
 8002df0:	2100      	movs	r1, #0
 8002df2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002df6:	6865      	ldr	r5, [r4, #4]
 8002df8:	2d00      	cmp	r5, #0
 8002dfa:	bfa8      	it	ge
 8002dfc:	6821      	ldrge	r1, [r4, #0]
 8002dfe:	60a5      	str	r5, [r4, #8]
 8002e00:	bfa4      	itt	ge
 8002e02:	f021 0104 	bicge.w	r1, r1, #4
 8002e06:	6021      	strge	r1, [r4, #0]
 8002e08:	b90e      	cbnz	r6, 8002e0e <_printf_i+0x116>
 8002e0a:	2d00      	cmp	r5, #0
 8002e0c:	d04b      	beq.n	8002ea6 <_printf_i+0x1ae>
 8002e0e:	4615      	mov	r5, r2
 8002e10:	fbb6 f1f3 	udiv	r1, r6, r3
 8002e14:	fb03 6711 	mls	r7, r3, r1, r6
 8002e18:	5dc7      	ldrb	r7, [r0, r7]
 8002e1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e1e:	4637      	mov	r7, r6
 8002e20:	42bb      	cmp	r3, r7
 8002e22:	460e      	mov	r6, r1
 8002e24:	d9f4      	bls.n	8002e10 <_printf_i+0x118>
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d10b      	bne.n	8002e42 <_printf_i+0x14a>
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	07de      	lsls	r6, r3, #31
 8002e2e:	d508      	bpl.n	8002e42 <_printf_i+0x14a>
 8002e30:	6923      	ldr	r3, [r4, #16]
 8002e32:	6861      	ldr	r1, [r4, #4]
 8002e34:	4299      	cmp	r1, r3
 8002e36:	bfde      	ittt	le
 8002e38:	2330      	movle	r3, #48	; 0x30
 8002e3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e42:	1b52      	subs	r2, r2, r5
 8002e44:	6122      	str	r2, [r4, #16]
 8002e46:	464b      	mov	r3, r9
 8002e48:	4621      	mov	r1, r4
 8002e4a:	4640      	mov	r0, r8
 8002e4c:	f8cd a000 	str.w	sl, [sp]
 8002e50:	aa03      	add	r2, sp, #12
 8002e52:	f7ff fedf 	bl	8002c14 <_printf_common>
 8002e56:	3001      	adds	r0, #1
 8002e58:	d14a      	bne.n	8002ef0 <_printf_i+0x1f8>
 8002e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e5e:	b004      	add	sp, #16
 8002e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e64:	6823      	ldr	r3, [r4, #0]
 8002e66:	f043 0320 	orr.w	r3, r3, #32
 8002e6a:	6023      	str	r3, [r4, #0]
 8002e6c:	2778      	movs	r7, #120	; 0x78
 8002e6e:	4832      	ldr	r0, [pc, #200]	; (8002f38 <_printf_i+0x240>)
 8002e70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	6829      	ldr	r1, [r5, #0]
 8002e78:	061f      	lsls	r7, r3, #24
 8002e7a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e7e:	d402      	bmi.n	8002e86 <_printf_i+0x18e>
 8002e80:	065f      	lsls	r7, r3, #25
 8002e82:	bf48      	it	mi
 8002e84:	b2b6      	uxthmi	r6, r6
 8002e86:	07df      	lsls	r7, r3, #31
 8002e88:	bf48      	it	mi
 8002e8a:	f043 0320 	orrmi.w	r3, r3, #32
 8002e8e:	6029      	str	r1, [r5, #0]
 8002e90:	bf48      	it	mi
 8002e92:	6023      	strmi	r3, [r4, #0]
 8002e94:	b91e      	cbnz	r6, 8002e9e <_printf_i+0x1a6>
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	f023 0320 	bic.w	r3, r3, #32
 8002e9c:	6023      	str	r3, [r4, #0]
 8002e9e:	2310      	movs	r3, #16
 8002ea0:	e7a6      	b.n	8002df0 <_printf_i+0xf8>
 8002ea2:	4824      	ldr	r0, [pc, #144]	; (8002f34 <_printf_i+0x23c>)
 8002ea4:	e7e4      	b.n	8002e70 <_printf_i+0x178>
 8002ea6:	4615      	mov	r5, r2
 8002ea8:	e7bd      	b.n	8002e26 <_printf_i+0x12e>
 8002eaa:	682b      	ldr	r3, [r5, #0]
 8002eac:	6826      	ldr	r6, [r4, #0]
 8002eae:	1d18      	adds	r0, r3, #4
 8002eb0:	6961      	ldr	r1, [r4, #20]
 8002eb2:	6028      	str	r0, [r5, #0]
 8002eb4:	0635      	lsls	r5, r6, #24
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	d501      	bpl.n	8002ebe <_printf_i+0x1c6>
 8002eba:	6019      	str	r1, [r3, #0]
 8002ebc:	e002      	b.n	8002ec4 <_printf_i+0x1cc>
 8002ebe:	0670      	lsls	r0, r6, #25
 8002ec0:	d5fb      	bpl.n	8002eba <_printf_i+0x1c2>
 8002ec2:	8019      	strh	r1, [r3, #0]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	4615      	mov	r5, r2
 8002ec8:	6123      	str	r3, [r4, #16]
 8002eca:	e7bc      	b.n	8002e46 <_printf_i+0x14e>
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	2100      	movs	r1, #0
 8002ed0:	1d1a      	adds	r2, r3, #4
 8002ed2:	602a      	str	r2, [r5, #0]
 8002ed4:	681d      	ldr	r5, [r3, #0]
 8002ed6:	6862      	ldr	r2, [r4, #4]
 8002ed8:	4628      	mov	r0, r5
 8002eda:	f000 f859 	bl	8002f90 <memchr>
 8002ede:	b108      	cbz	r0, 8002ee4 <_printf_i+0x1ec>
 8002ee0:	1b40      	subs	r0, r0, r5
 8002ee2:	6060      	str	r0, [r4, #4]
 8002ee4:	6863      	ldr	r3, [r4, #4]
 8002ee6:	6123      	str	r3, [r4, #16]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002eee:	e7aa      	b.n	8002e46 <_printf_i+0x14e>
 8002ef0:	462a      	mov	r2, r5
 8002ef2:	4649      	mov	r1, r9
 8002ef4:	4640      	mov	r0, r8
 8002ef6:	6923      	ldr	r3, [r4, #16]
 8002ef8:	47d0      	blx	sl
 8002efa:	3001      	adds	r0, #1
 8002efc:	d0ad      	beq.n	8002e5a <_printf_i+0x162>
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	079b      	lsls	r3, r3, #30
 8002f02:	d413      	bmi.n	8002f2c <_printf_i+0x234>
 8002f04:	68e0      	ldr	r0, [r4, #12]
 8002f06:	9b03      	ldr	r3, [sp, #12]
 8002f08:	4298      	cmp	r0, r3
 8002f0a:	bfb8      	it	lt
 8002f0c:	4618      	movlt	r0, r3
 8002f0e:	e7a6      	b.n	8002e5e <_printf_i+0x166>
 8002f10:	2301      	movs	r3, #1
 8002f12:	4632      	mov	r2, r6
 8002f14:	4649      	mov	r1, r9
 8002f16:	4640      	mov	r0, r8
 8002f18:	47d0      	blx	sl
 8002f1a:	3001      	adds	r0, #1
 8002f1c:	d09d      	beq.n	8002e5a <_printf_i+0x162>
 8002f1e:	3501      	adds	r5, #1
 8002f20:	68e3      	ldr	r3, [r4, #12]
 8002f22:	9903      	ldr	r1, [sp, #12]
 8002f24:	1a5b      	subs	r3, r3, r1
 8002f26:	42ab      	cmp	r3, r5
 8002f28:	dcf2      	bgt.n	8002f10 <_printf_i+0x218>
 8002f2a:	e7eb      	b.n	8002f04 <_printf_i+0x20c>
 8002f2c:	2500      	movs	r5, #0
 8002f2e:	f104 0619 	add.w	r6, r4, #25
 8002f32:	e7f5      	b.n	8002f20 <_printf_i+0x228>
 8002f34:	08003257 	.word	0x08003257
 8002f38:	08003268 	.word	0x08003268

08002f3c <memmove>:
 8002f3c:	4288      	cmp	r0, r1
 8002f3e:	b510      	push	{r4, lr}
 8002f40:	eb01 0402 	add.w	r4, r1, r2
 8002f44:	d902      	bls.n	8002f4c <memmove+0x10>
 8002f46:	4284      	cmp	r4, r0
 8002f48:	4623      	mov	r3, r4
 8002f4a:	d807      	bhi.n	8002f5c <memmove+0x20>
 8002f4c:	1e43      	subs	r3, r0, #1
 8002f4e:	42a1      	cmp	r1, r4
 8002f50:	d008      	beq.n	8002f64 <memmove+0x28>
 8002f52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f5a:	e7f8      	b.n	8002f4e <memmove+0x12>
 8002f5c:	4601      	mov	r1, r0
 8002f5e:	4402      	add	r2, r0
 8002f60:	428a      	cmp	r2, r1
 8002f62:	d100      	bne.n	8002f66 <memmove+0x2a>
 8002f64:	bd10      	pop	{r4, pc}
 8002f66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f6e:	e7f7      	b.n	8002f60 <memmove+0x24>

08002f70 <_sbrk_r>:
 8002f70:	b538      	push	{r3, r4, r5, lr}
 8002f72:	2300      	movs	r3, #0
 8002f74:	4d05      	ldr	r5, [pc, #20]	; (8002f8c <_sbrk_r+0x1c>)
 8002f76:	4604      	mov	r4, r0
 8002f78:	4608      	mov	r0, r1
 8002f7a:	602b      	str	r3, [r5, #0]
 8002f7c:	f7fd fc92 	bl	80008a4 <_sbrk>
 8002f80:	1c43      	adds	r3, r0, #1
 8002f82:	d102      	bne.n	8002f8a <_sbrk_r+0x1a>
 8002f84:	682b      	ldr	r3, [r5, #0]
 8002f86:	b103      	cbz	r3, 8002f8a <_sbrk_r+0x1a>
 8002f88:	6023      	str	r3, [r4, #0]
 8002f8a:	bd38      	pop	{r3, r4, r5, pc}
 8002f8c:	20000308 	.word	0x20000308

08002f90 <memchr>:
 8002f90:	4603      	mov	r3, r0
 8002f92:	b510      	push	{r4, lr}
 8002f94:	b2c9      	uxtb	r1, r1
 8002f96:	4402      	add	r2, r0
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	d101      	bne.n	8002fa2 <memchr+0x12>
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	e003      	b.n	8002faa <memchr+0x1a>
 8002fa2:	7804      	ldrb	r4, [r0, #0]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	428c      	cmp	r4, r1
 8002fa8:	d1f6      	bne.n	8002f98 <memchr+0x8>
 8002faa:	bd10      	pop	{r4, pc}

08002fac <_realloc_r>:
 8002fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fb0:	4680      	mov	r8, r0
 8002fb2:	4614      	mov	r4, r2
 8002fb4:	460e      	mov	r6, r1
 8002fb6:	b921      	cbnz	r1, 8002fc2 <_realloc_r+0x16>
 8002fb8:	4611      	mov	r1, r2
 8002fba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fbe:	f7ff bc45 	b.w	800284c <_malloc_r>
 8002fc2:	b92a      	cbnz	r2, 8002fd0 <_realloc_r+0x24>
 8002fc4:	f7ff fbda 	bl	800277c <_free_r>
 8002fc8:	4625      	mov	r5, r4
 8002fca:	4628      	mov	r0, r5
 8002fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fd0:	f000 f81b 	bl	800300a <_malloc_usable_size_r>
 8002fd4:	4284      	cmp	r4, r0
 8002fd6:	4607      	mov	r7, r0
 8002fd8:	d802      	bhi.n	8002fe0 <_realloc_r+0x34>
 8002fda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002fde:	d812      	bhi.n	8003006 <_realloc_r+0x5a>
 8002fe0:	4621      	mov	r1, r4
 8002fe2:	4640      	mov	r0, r8
 8002fe4:	f7ff fc32 	bl	800284c <_malloc_r>
 8002fe8:	4605      	mov	r5, r0
 8002fea:	2800      	cmp	r0, #0
 8002fec:	d0ed      	beq.n	8002fca <_realloc_r+0x1e>
 8002fee:	42bc      	cmp	r4, r7
 8002ff0:	4622      	mov	r2, r4
 8002ff2:	4631      	mov	r1, r6
 8002ff4:	bf28      	it	cs
 8002ff6:	463a      	movcs	r2, r7
 8002ff8:	f7ff fbb2 	bl	8002760 <memcpy>
 8002ffc:	4631      	mov	r1, r6
 8002ffe:	4640      	mov	r0, r8
 8003000:	f7ff fbbc 	bl	800277c <_free_r>
 8003004:	e7e1      	b.n	8002fca <_realloc_r+0x1e>
 8003006:	4635      	mov	r5, r6
 8003008:	e7df      	b.n	8002fca <_realloc_r+0x1e>

0800300a <_malloc_usable_size_r>:
 800300a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800300e:	1f18      	subs	r0, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	bfbc      	itt	lt
 8003014:	580b      	ldrlt	r3, [r1, r0]
 8003016:	18c0      	addlt	r0, r0, r3
 8003018:	4770      	bx	lr
	...

0800301c <_init>:
 800301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301e:	bf00      	nop
 8003020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003022:	bc08      	pop	{r3}
 8003024:	469e      	mov	lr, r3
 8003026:	4770      	bx	lr

08003028 <_fini>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	bf00      	nop
 800302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800302e:	bc08      	pop	{r3}
 8003030:	469e      	mov	lr, r3
 8003032:	4770      	bx	lr
