Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 14 17:07:34 2024
| Host         : SCARFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RAM_timing_summary_routed.rpt -pb RAM_timing_summary_routed.pb -rpx RAM_timing_summary_routed.rpx -warn_on_violation
| Design       : RAM
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (64)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (64)
----------------------
 There are 64 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            output_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 3.440ns (39.572%)  route 5.254ns (60.428%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  address_IBUF[3]_inst/O
                         net (fo=32, routed)          1.858     2.645    address_IBUF[3]
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.053     2.698 r  output_data_OBUF[3]_inst_i_42/O
                         net (fo=4, routed)           0.597     3.295    output_data_OBUF[3]_inst_i_42_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.053     3.348 f  output_data_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           0.710     4.058    q0__40
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.053     4.111 r  output_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.693     4.803    output_data_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.053     4.856 r  output_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.397     6.253    output_data_OBUF[1]
    T19                  OBUF (Prop_obuf_I_O)         2.441     8.694 r  output_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.694    output_data[1]
    T19                                                               r  output_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            output_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 3.446ns (40.056%)  route 5.157ns (59.944%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  address_IBUF[3]_inst/O
                         net (fo=32, routed)          2.086     2.873    address_IBUF[3]
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.053     2.926 r  output_data_OBUF[3]_inst_i_45/O
                         net (fo=4, routed)           0.787     3.713    output_data_OBUF[3]_inst_i_45_n_0
    SLICE_X2Y9           LUT3 (Prop_lut3_I1_O)        0.053     3.766 f  output_data_OBUF[2]_inst_i_12/O
                         net (fo=2, routed)           0.428     4.194    q0__29
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.053     4.247 r  output_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.572     4.819    output_data_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.053     4.872 r  output_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.284     6.156    output_data_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         2.447     8.603 r  output_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.603    output_data[2]
    T18                                                               r  output_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            output_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 3.435ns (40.056%)  route 5.141ns (59.944%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  address_IBUF[3]_inst/O
                         net (fo=32, routed)          2.084     2.871    address_IBUF[3]
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.053     2.924 r  output_data_OBUF[3]_inst_i_54/O
                         net (fo=4, routed)           0.792     3.717    output_data_OBUF[3]_inst_i_54_n_0
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.053     3.770 f  output_data_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.429     4.198    q0__54
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.053     4.251 r  output_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.438     4.689    output_data_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.053     4.742 r  output_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.398     6.140    output_data_OBUF[3]
    U20                  OBUF (Prop_obuf_I_O)         2.436     8.576 r  output_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.576    output_data[3]
    U20                                                               r  output_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            output_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 3.440ns (40.502%)  route 5.053ns (59.498%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  address_IBUF[0]_inst/O
                         net (fo=32, routed)          1.949     2.751    address_IBUF[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.053     2.804 r  output_data_OBUF[3]_inst_i_33/O
                         net (fo=8, routed)           0.814     3.618    output_data_OBUF[3]_inst_i_33_n_0
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.053     3.671 f  output_data_OBUF[0]_inst_i_20/O
                         net (fo=2, routed)           0.222     3.893    q0__59
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.053     3.946 r  output_data_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.678     4.624    output_data_OBUF[0]_inst_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.053     4.677 r  output_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.390     6.067    output_data_OBUF[0]
    P16                  OBUF (Prop_obuf_I_O)         2.426     8.493 r  output_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.493    output_data[0]
    P16                                                               r  output_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_data[1]
                            (input port)
  Destination:            output_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.419ns (60.705%)  route 0.919ns (39.295%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  input_data[1] (IN)
                         net (fo=0)                   0.000     0.000    input_data[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  input_data_IBUF[1]_inst/O
                         net (fo=17, routed)          0.421     0.514    input_data_IBUF[1]
    SLICE_X3Y6           LUT4 (Prop_lut4_I1_O)        0.028     0.542 r  output_data_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.114     0.656    output_data_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I4_O)        0.028     0.684 r  output_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.384     1.068    output_data_OBUF[1]
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.338 r  output_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.338    output_data[1]
    T19                                                               r  output_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            output_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.436ns (60.257%)  route 0.947ns (39.743%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  enable_IBUF_inst/O
                         net (fo=32, routed)          0.445     0.521    enable_IBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.028     0.549 r  output_data_OBUF[3]_inst_i_37/O
                         net (fo=4, routed)           0.111     0.659    output_data_OBUF[3]_inst_i_37_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.028     0.687 r  output_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.056     0.743    output_data_OBUF[2]_inst_i_7_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.028     0.771 r  output_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.107    output_data_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.384 r  output_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.384    output_data[2]
    T18                                                               r  output_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            output_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.425ns (58.899%)  route 0.995ns (41.101%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 f  enable_IBUF_inst/O
                         net (fo=32, routed)          0.381     0.457    enable_IBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.028     0.485 r  output_data_OBUF[3]_inst_i_33/O
                         net (fo=8, routed)           0.177     0.662    output_data_OBUF[3]_inst_i_33_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.028     0.690 r  output_data_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.052     0.743    output_data_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.028     0.771 r  output_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.384     1.155    output_data_OBUF[3]
    U20                  OBUF (Prop_obuf_I_O)         1.265     2.420 r  output_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.420    output_data[3]
    U20                                                               r  output_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data[0]
                            (input port)
  Destination:            output_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.390ns (56.538%)  route 1.068ns (43.462%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  input_data[0] (IN)
                         net (fo=0)                   0.000     0.000    input_data[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  input_data_IBUF[0]_inst/O
                         net (fo=17, routed)          0.386     0.436    input_data_IBUF[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.028     0.464 f  output_data_OBUF[0]_inst_i_23/O
                         net (fo=2, routed)           0.194     0.657    q0__55
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.028     0.685 r  output_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.108     0.793    output_data_OBUF[0]_inst_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.028     0.821 r  output_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.381     1.202    output_data_OBUF[0]
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.458 r  output_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.458    output_data[0]
    P16                                                               r  output_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





