Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: lab2_design_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_design_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_design_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : lab2_design_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/UART_transmitter.vhd" into library work
Parsing entity <UART_transmitter>.
Parsing architecture <Behavioral> of entity <uart_transmitter>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/UART_receiver.vhd" into library work
Parsing entity <UART_receiver>.
Parsing architecture <Behavioral> of entity <uart_receiver>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/UART_baudRateGenerator.vhd" into library work
Parsing entity <UART_baudRateGenerator>.
Parsing architecture <BEHAVIORAL> of entity <uart_baudrategenerator>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/character_encoder.vhd" into library work
Parsing entity <character_encoder>.
Parsing architecture <Behavioral> of entity <character_encoder>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/character_decoder.vhd" into library work
Parsing entity <character_decoder>.
Parsing architecture <Behavioral> of entity <character_decoder>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/ALU_single_digit.vhd" into library work
Parsing entity <ALU_single_digit>.
Parsing architecture <Behavioral> of entity <alu_single_digit>.
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/lab_design_top.vhd" into library work
Parsing entity <lab2_design_top>.
Parsing architecture <structural> of entity <lab2_design_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab2_design_top> (architecture <structural>) from library <work>.

Elaborating entity <UART> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <UART_baudRateGenerator> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <UART_transmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_receiver> (architecture <Behavioral>) from library <work>.

Elaborating entity <character_decoder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <character_encoder> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/VHDL/vhdl-assignment-2/character_encoder.vhd" Line 44. Case statement is complete. others clause is never selected

Elaborating entity <debouncer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU_single_digit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_design_top>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/lab_design_top.vhd".
INFO:Xst:3210 - "/home/ise/VHDL/vhdl-assignment-2/lab_design_top.vhd" line 104: Output port <character_to_send> of the instance <decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/VHDL/vhdl-assignment-2/lab_design_top.vhd" line 104: Output port <send_character> of the instance <decoder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <lab2_design_top> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/UART.vhd".
        BAUD_RATE = 57600
        CLOCK_RATE = 66666667
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <UART_baudRateGenerator>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/UART_baudRateGenerator.vhd".
        BAUD_RATE = 57600
        CLOCK_RATE = 66666667
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <make_x16en.clockCount>.
    Found 1-bit register for signal <baudRateEnable>.
    Found 11-bit register for signal <make_baudEn.clockCount>.
    Found 1-bit register for signal <baudRateEnable_x16>.
    Found 7-bit adder for signal <make_x16en.clockCount[6]_GND_5_o_add_0_OUT> created at line 22.
    Found 11-bit adder for signal <make_baudEn.clockCount[10]_GND_5_o_add_4_OUT> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <UART_baudRateGenerator> synthesized.

Synthesizing Unit <UART_transmitter>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/UART_transmitter.vhd".
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <tx_sm.go>.
    Found 1-bit register for signal <serialDataOut>.
    Found 8-bit register for signal <tx_sm.dataToTX>.
    Found 3-bit register for signal <tx_sm.bitToSend>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <tx_sm.bitToSend[2]_GND_6_o_add_5_OUT> created at line 58.
    Found 1-bit 8-to-1 multiplexer for signal <tx_sm.bitToSend[2]_tx_sm.dataToTX[7]_Mux_3_o> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_transmitter> synthesized.

Synthesizing Unit <UART_receiver>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/UART_receiver.vhd".
    Found 1-bit register for signal <dataValid>.
    Found 1-bit register for signal <countLoad>.
    Found 1-bit register for signal <countEnable>.
    Found 1-bit register for signal <lineDown>.
    Found 3-bit register for signal <rx_sm.bitsReceived>.
    Found 5-bit register for signal <countValue>.
    Found 8-bit register for signal <parallelDataOut>.
    Found 5-bit register for signal <counter.internalCountValue>.
    Found 1-bit register for signal <countDone>.
    Found 2-bit register for signal <rxState>.
    Found finite state machine <FSM_1> for signal <rxState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <rx_sm.bitsReceived[2]_GND_7_o_add_9_OUT> created at line 83.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_41_OUT<4:0>> created at line 126.
    Found 1-bit 4-to-1 multiplexer for signal <rxState[1]_GND_7_o_Mux_22_o> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_receiver> synthesized.

Synthesizing Unit <character_decoder>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/character_decoder.vhd".
        CLOCK_FREQUENCY = 66666667
    Register <illuminate> equivalent to <mk_timer.timer_running> has been removed
    Register <send_character_i> equivalent to <start_timer> has been removed
    Found 8-bit register for signal <character_to_send>.
    Found 1-bit register for signal <start_timer>.
    Found 1-bit register for signal <lut_new_char>.
    Found 1-bit register for signal <lut_start>.
    Found 1-bit register for signal <LED_lo_req>.
    Found 1-bit register for signal <LED_hi_req>.
    Found 4-bit register for signal <lut_op>.
    Found 26-bit register for signal <mk_timer.timer_value>.
    Found 1-bit register for signal <mk_timer.timer_running>.
    Found 1-bit register for signal <LED_hi>.
    Found 1-bit register for signal <LED_lo>.
    Found 8-bit adder for signal <charFromUART[7]_GND_9_o_add_5_OUT> created at line 52.
    Found 26-bit adder for signal <mk_timer.timer_value[25]_GND_9_o_add_22_OUT> created at line 95.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_3_OUT<7:0>> created at line 45.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_9_OUT<3:0>> created at line 59.
    Found 8-bit comparator lessequal for signal <n0000> created at line 41
    Found 8-bit comparator lessequal for signal <n0002> created at line 41
    Found 8-bit comparator lessequal for signal <n0006> created at line 48
    Found 8-bit comparator lessequal for signal <n0008> created at line 48
    Found 8-bit comparator lessequal for signal <n0012> created at line 55
    Found 8-bit comparator lessequal for signal <n0014> created at line 55
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <character_decoder> synthesized.

Synthesizing Unit <character_encoder>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/character_encoder.vhd".
    Found 8-bit register for signal <DIP_value>.
    Found 4-bit register for signal <do_DIP.DIP_last_value>.
    Found 8-bit register for signal <do_select.decoder_buffer>.
    Found 1-bit register for signal <do_select.char_pending>.
    Found 8-bit register for signal <do_select.DIP_buffer>.
    Found 1-bit register for signal <do_select.DIP_pending>.
    Found 8-bit register for signal <parallelDataIn>.
    Found 1-bit register for signal <transmitRequest>.
    Found 1-bit register for signal <DIP_valid>.
    Found 16x8-bit Read Only RAM for signal <DIP_dbncd[3]_GND_10_o_wide_mux_1_OUT>
    Found 4-bit comparator equal for signal <n0000> created at line 25
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <character_encoder> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/debouncer.vhd".
        DELAY_VALUE = 100
    Found 2-bit register for signal <dbnceSM.state>.
    Found 1-bit register for signal <countReset>.
    Found 1-bit register for signal <dbnceSM.lastInput>.
    Found 7-bit register for signal <cntr.internalCount>.
    Found 1-bit register for signal <countDone>.
    Found 1-bit register for signal <signal_out>.
INFO:Xst:1799 - State changing is never reached in FSM <dbnceSM.state>.
    Found finite state machine <FSM_2> for signal <dbnceSM.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | init_output                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_11_o_GND_11_o_sub_9_OUT<6:0>> created at line 70.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debouncer> synthesized.

Synthesizing Unit <ALU_single_digit>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/ALU_single_digit.vhd".
    Found 3-bit register for signal <operation>.
    Found 4-bit register for signal <input_a>.
    Found 4-bit register for signal <input_b>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <int_output>.
    Found 8-bit register for signal <output>.
    Found 3-bit register for signal <aluState>.
    Found finite state machine <FSM_3> for signal <aluState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <n0105[4:0]> created at line 116.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_7_OUT<3:0>> created at line 78.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_25_OUT<3:0>> created at line 117.
    Found 4x4-bit multiplier for signal <input_a[3]_input_b[3]_MuLt_22_OUT> created at line 115.
    Found 8-bit 7-to-1 multiplexer for signal <operation[2]_int_output[7]_wide_mux_26_OUT> created at line 114.
    Found 4-bit comparator greater for signal <n0017> created at line 104
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ALU_single_digit> synthesized.

Synthesizing Unit <div_4u_4u>.
    Related source file is "".
    Found 8-bit adder for signal <n0104> created at line 0.
    Found 8-bit adder for signal <GND_14_o_b[3]_add_1_OUT> created at line 0.
    Found 7-bit adder for signal <n0108> created at line 0.
    Found 7-bit adder for signal <GND_14_o_b[3]_add_3_OUT> created at line 0.
    Found 6-bit adder for signal <n0112> created at line 0.
    Found 6-bit adder for signal <GND_14_o_b[3]_add_5_OUT> created at line 0.
    Found 5-bit adder for signal <n0116> created at line 0.
    Found 5-bit adder for signal <GND_14_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <div_4u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 23
 11-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit subtractor                                      : 3
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 3
 7-bit subtractor                                      : 4
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
# Registers                                            : 65
 1-bit register                                        : 40
 11-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 4
 5-bit register                                        : 2
 7-bit register                                        : 5
 8-bit register                                        : 9
# Comparators                                          : 13
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 66
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 7
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <countValue_4> has a constant value of 0 in block <rcvr>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <UART_baudRateGenerator>.
The following registers are absorbed into counter <make_x16en.clockCount>: 1 register on signal <make_x16en.clockCount>.
The following registers are absorbed into counter <make_baudEn.clockCount>: 1 register on signal <make_baudEn.clockCount>.
Unit <UART_baudRateGenerator> synthesized (advanced).

Synthesizing (advanced) Unit <UART_receiver>.
The following registers are absorbed into counter <counter.internalCountValue>: 1 register on signal <counter.internalCountValue>.
The following registers are absorbed into counter <rx_sm.bitsReceived>: 1 register on signal <rx_sm.bitsReceived>.
Unit <UART_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <UART_transmitter>.
The following registers are absorbed into counter <tx_sm.bitToSend>: 1 register on signal <tx_sm.bitToSend>.
Unit <UART_transmitter> synthesized (advanced).

Synthesizing (advanced) Unit <character_encoder>.
INFO:Xst:3231 - The small RAM <Mram_DIP_dbncd[3]_GND_10_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DIP_dbncd>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <character_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <cntr.internalCount>: 1 register on signal <cntr.internalCount>.
Unit <debouncer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 11
 11-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder carry in                                  : 4
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 9
 11-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit down counter                                    : 1
 7-bit down counter                                    : 4
 7-bit up counter                                      : 1
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 13
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 66
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 7
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <countValue_4> has a constant value of 0 in block <UART_receiver>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <aluState[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 await_num1 | 001
 await_oper | 010
 await_num2 | 011
 processing | 100
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_UART/xmit/FSM_0> on signal <txState[1:2]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 send_start_bit | 01
 send_data_bits | 11
 send_stop_bit  | 10
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_UART/rcvr/FSM_1> on signal <rxState[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 rcv_start_bit | 01
 rcv_data_bits | 10
 rcv_stop_bit  | 11
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DIP_debouncers[0].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
Optimizing FSM <DIP_debouncers[1].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
Optimizing FSM <DIP_debouncers[2].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
Optimizing FSM <DIP_debouncers[3].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 init_output | 00
 idling      | 01
 waiting     | 11
 changing    | unreached
-------------------------
WARNING:Xst:1426 - The value init of the FF/Latch countValue_0 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch countValue_1 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch countValue_2 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <DIP_value_7> (without init value) has a constant value of 0 in block <character_encoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_select.DIP_buffer_7> (without init value) has a constant value of 0 in block <character_encoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch dbnceSM.state_FSM_FFd2 hinder the constant cleaning in the block debouncer.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <countValue_0> in Unit <UART_receiver> is equivalent to the following 2 FFs/Latches, which will be removed : <countValue_1> <countValue_2> 
INFO:Xst:2261 - The FF/Latch <DIP_value_4> in Unit <character_encoder> is equivalent to the following FF/Latch, which will be removed : <DIP_value_5> 

Optimizing unit <lab2_design_top> ...

Optimizing unit <UART_transmitter> ...

Optimizing unit <UART_baudRateGenerator> ...

Optimizing unit <UART_receiver> ...

Optimizing unit <div_4u_4u> ...

Optimizing unit <character_encoder> ...

Optimizing unit <debouncer> ...
INFO:Xst:2261 - The FF/Latch <DIP_debouncers[3].dbncr/dbnceSM.state_FSM_FFd2> in Unit <lab2_design_top> is equivalent to the following 3 FFs/Latches, which will be removed : <DIP_debouncers[2].dbncr/dbnceSM.state_FSM_FFd2> <DIP_debouncers[1].dbncr/dbnceSM.state_FSM_FFd2> <DIP_debouncers[0].dbncr/dbnceSM.state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_design_top, actual ratio is 8.
FlipFlop ALU/input_a_1 has been replicated 1 time(s)
FlipFlop decoder/start_timer has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 220
 Flip-Flops                                            : 220

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_design_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 442
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 10
#      LUT2                        : 51
#      LUT3                        : 61
#      LUT4                        : 62
#      LUT5                        : 60
#      LUT6                        : 99
#      MUXCY                       : 41
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 220
#      FD                          : 77
#      FDE                         : 86
#      FDR                         : 38
#      FDRE                        : 17
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             220  out of  11440     1%  
 Number of Slice LUTs:                  349  out of   5720     6%  
    Number used as Logic:               349  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    359
   Number with an unused Flip Flop:     139  out of    359    38%  
   Number with an unused LUT:            10  out of    359     2%  
   Number of fully used LUT-FF pairs:   210  out of    359    58%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_pin                          | BUFGP                  | 220   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.148ns (Maximum Frequency: 194.258MHz)
   Minimum input arrival time before clock: 4.327ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_pin'
  Clock period: 5.148ns (frequency: 194.258MHz)
  Total number of paths / destination ports: 4309 / 337
-------------------------------------------------------------------------
Delay:               5.148ns (Levels of Logic = 8)
  Source:            decoder/start_timer_1 (FF)
  Destination:       decoder/mk_timer.timer_running (FF)
  Source Clock:      clock_pin rising
  Destination Clock: clock_pin rising

  Data Path: decoder/start_timer_1 to decoder/mk_timer.timer_running
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.005  decoder/start_timer_1 (decoder/start_timer_1)
     LUT2:I1->O            1   0.205   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_lut<0> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_cy<0> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_cy<1> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_cy<2> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_cy<2>)
     XORCY:CI->O           1   0.180   0.580  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_22_OUT_xor<3> (decoder/mk_timer.timer_value[25]_GND_9_o_add_22_OUT<3>)
     LUT4:I3->O            2   0.205   0.981  decoder/Mmux_mk_timer.timer_value[25]_mk_timer.timer_value[25]_mux_23_OUT201 (decoder/mk_timer.timer_value[25]_mk_timer.timer_value[25]_mux_23_OUT<3>)
     LUT6:I0->O            1   0.203   0.827  decoder/PWR_11_o_mk_timer.timer_value[25]_equal_25_o<25>4 (decoder/PWR_11_o_mk_timer.timer_value[25]_equal_25_o<25>3)
     LUT6:I2->O            1   0.203   0.000  decoder/mk_timer.timer_running_rstpot (decoder/mk_timer.timer_running_rstpot)
     FD:D                      0.102          decoder/mk_timer.timer_running
    ----------------------------------------
    Total                      5.148ns (1.755ns logic, 3.393ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_pin'
  Total number of paths / destination ports: 113 / 104
-------------------------------------------------------------------------
Offset:              4.327ns (Levels of Logic = 2)
  Source:            reset_pin (PAD)
  Destination:       ALU/int_output_0 (FF)
  Destination Clock: clock_pin rising

  Data Path: reset_pin to ALU/int_output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.778  reset_pin_IBUF (reset_pin_IBUF)
     LUT5:I0->O            8   0.203   0.802  ALU/_n0145_inv1 (ALU/_n0145_inv)
     FDE:CE                    0.322          ALU/int_output_0
    ----------------------------------------
    Total                      4.327ns (1.747ns logic, 2.580ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_pin'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            ALU/error (FF)
  Destination:       Error_pin (PAD)
  Source Clock:      clock_pin rising

  Data Path: ALU/error to Error_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  ALU/error (ALU/error)
     OBUF:I->O                 2.571          Error_pin_OBUF (Error_pin)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    5.148|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.23 secs
 
--> 


Total memory usage is 487896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    8 (   0 filtered)

