Report time       : Fri Oct 21 15:25:17     2022.
Solution          : loop_fusion_pipeline_bitwidth_array_partition.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|            260|            260|            260|            261|            261|            261|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
