

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 09 20:31:35 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          384
LUT:            432
FF:            1529
DSP:              4
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.101
CP achieved post-implementation:    7.535
Timing met
