VHDL implementation for MIPS16 single cycle and MIPS16 pipeline.

VHDL implementation for 6 MMX instructions on a MIPS32.
