{
  "DESIGN_NAME": "chip",
  "VERILOG_FILES": ["dir::ucoded.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk"
}
