{"vcs1":{"timestamp_begin":1696237579.680097591, "rt":20.64, "ut":18.59, "st":0.91}}
{"vcselab":{"timestamp_begin":1696237600.413269286, "rt":1.73, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1696237602.222053945, "rt":0.71, "ut":0.48, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696237578.890550072}
{"VCS_COMP_START_TIME": 1696237578.890550072}
{"VCS_COMP_END_TIME": 1696237603.118536614}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 392672}}
{"stitch_vcselab": {"peak_mem": 227836}}
