<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<tr>
				<td width="375"><font size="4"><b>OBJECTIVES</b></font>
					<p><font size="3">On completion of this chapter you will be able to:</font></p>
					<p></p>
					<ul>
						<li>predict the output of a gate level Verilog model given its inputs
						<li>describe how to correct a gate level Verilog model given its source code, inputs and output
						<li>write a Verilog gate-level model corresponding to a given simple schematic
						<li>determine the schematic for a gate level Verilog model given its source code
						<li>identify Switch-Level and <a href="javascript:parent.goGlossHash('#userdprim')"><font color="#B22222">User-Defined primitives</font></a></font> in a Verilog model
					</ul>
				</td>
				<td valign="TOP" width="225"><img src="images/v0401g1.gif" height="209" width="222"></td>
			</tr>
		</table>
		</FONT>
	</body>

</html>