{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_512x32/results_dir/.././rtl/ram_true_dp_dc_512x32.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "ram",
                    "range": {
                        "lsb": 0,
                        "msb": 511
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 23,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clkA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clkB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrA",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrB",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinA",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinB",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doutA",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "doutB",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ],
            "topModule": "ram_true_dp_dc_512x32"
        }
    ],
    "modules": null
}
