Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Oct  7 22:35:21 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_control_sets_placed.rpt
| Design       : System
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------+---------------------+------------------+----------------+--------------+
|         Clock Signal         |       Enable Signal      |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------+---------------------+------------------+----------------+--------------+
|  genblk1[17].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[18].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[1].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[6].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[3].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[5].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[4].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[2].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[7].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[8].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[14].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[10].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[12].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[13].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[11].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[9].cd/clkDiv_reg_0  |                          |                     |                1 |              1 |         1.00 |
|  genblk1[16].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  genblk1[15].cd/clkDiv_reg_0 |                          |                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                          |                     |                1 |              1 |         1.00 |
|  state_reg_i_1_n_0           | counter3/DCBA[3]_i_1_n_0 |                     |                2 |              4 |         2.00 |
|  state_reg_i_1_n_0           | counter3/E[0]            |                     |                2 |              4 |         2.00 |
|  state_reg_i_1_n_0           | counter3/bout_reg_0[0]   |                     |                1 |              4 |         4.00 |
|  state_reg_i_1_n_0           | counter3/bout_reg_1[0]   |                     |                2 |              4 |         2.00 |
|  state_reg_i_1_n_0           |                          | counter3/cout_reg_0 |                3 |              8 |         2.67 |
|  state_reg_i_1_n_0           |                          |                     |                9 |             34 |         3.78 |
+------------------------------+--------------------------+---------------------+------------------+----------------+--------------+


