// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module normalize_wlo_218 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        LS_data_V_address0,
        LS_data_V_ce0,
        LS_data_V_q0,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64,
        ap_return_65,
        ap_return_66,
        ap_return_67,
        ap_return_68,
        ap_return_69,
        ap_return_70,
        ap_return_71,
        ap_return_72,
        ap_return_73,
        ap_return_74,
        ap_return_75,
        ap_return_76,
        ap_return_77,
        ap_return_78,
        ap_return_79,
        ap_return_80,
        ap_return_81,
        ap_return_82,
        ap_return_83,
        ap_return_84,
        ap_return_85,
        ap_return_86,
        ap_return_87,
        ap_return_88,
        ap_return_89,
        ap_return_90,
        ap_return_91,
        ap_return_92,
        ap_return_93,
        ap_return_94,
        ap_return_95,
        ap_return_96,
        ap_return_97,
        ap_return_98,
        ap_return_99,
        ap_return_100,
        ap_return_101,
        ap_return_102,
        ap_return_103
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state43 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] LS_data_V_address0;
output   LS_data_V_ce0;
input  [20:0] LS_data_V_q0;
output  [20:0] ap_return_0;
output  [20:0] ap_return_1;
output  [20:0] ap_return_2;
output  [20:0] ap_return_3;
output  [20:0] ap_return_4;
output  [20:0] ap_return_5;
output  [20:0] ap_return_6;
output  [20:0] ap_return_7;
output  [20:0] ap_return_8;
output  [20:0] ap_return_9;
output  [20:0] ap_return_10;
output  [20:0] ap_return_11;
output  [20:0] ap_return_12;
output  [20:0] ap_return_13;
output  [20:0] ap_return_14;
output  [20:0] ap_return_15;
output  [20:0] ap_return_16;
output  [20:0] ap_return_17;
output  [20:0] ap_return_18;
output  [20:0] ap_return_19;
output  [20:0] ap_return_20;
output  [20:0] ap_return_21;
output  [20:0] ap_return_22;
output  [20:0] ap_return_23;
output  [20:0] ap_return_24;
output  [20:0] ap_return_25;
output  [20:0] ap_return_26;
output  [20:0] ap_return_27;
output  [20:0] ap_return_28;
output  [20:0] ap_return_29;
output  [20:0] ap_return_30;
output  [20:0] ap_return_31;
output  [20:0] ap_return_32;
output  [20:0] ap_return_33;
output  [20:0] ap_return_34;
output  [20:0] ap_return_35;
output  [20:0] ap_return_36;
output  [20:0] ap_return_37;
output  [20:0] ap_return_38;
output  [20:0] ap_return_39;
output  [20:0] ap_return_40;
output  [20:0] ap_return_41;
output  [20:0] ap_return_42;
output  [20:0] ap_return_43;
output  [20:0] ap_return_44;
output  [20:0] ap_return_45;
output  [20:0] ap_return_46;
output  [20:0] ap_return_47;
output  [20:0] ap_return_48;
output  [20:0] ap_return_49;
output  [20:0] ap_return_50;
output  [20:0] ap_return_51;
output  [20:0] ap_return_52;
output  [20:0] ap_return_53;
output  [20:0] ap_return_54;
output  [20:0] ap_return_55;
output  [20:0] ap_return_56;
output  [20:0] ap_return_57;
output  [20:0] ap_return_58;
output  [20:0] ap_return_59;
output  [20:0] ap_return_60;
output  [20:0] ap_return_61;
output  [20:0] ap_return_62;
output  [20:0] ap_return_63;
output  [20:0] ap_return_64;
output  [20:0] ap_return_65;
output  [20:0] ap_return_66;
output  [20:0] ap_return_67;
output  [20:0] ap_return_68;
output  [20:0] ap_return_69;
output  [20:0] ap_return_70;
output  [20:0] ap_return_71;
output  [20:0] ap_return_72;
output  [20:0] ap_return_73;
output  [20:0] ap_return_74;
output  [20:0] ap_return_75;
output  [20:0] ap_return_76;
output  [20:0] ap_return_77;
output  [20:0] ap_return_78;
output  [20:0] ap_return_79;
output  [20:0] ap_return_80;
output  [20:0] ap_return_81;
output  [20:0] ap_return_82;
output  [20:0] ap_return_83;
output  [20:0] ap_return_84;
output  [20:0] ap_return_85;
output  [20:0] ap_return_86;
output  [20:0] ap_return_87;
output  [20:0] ap_return_88;
output  [20:0] ap_return_89;
output  [20:0] ap_return_90;
output  [20:0] ap_return_91;
output  [20:0] ap_return_92;
output  [20:0] ap_return_93;
output  [20:0] ap_return_94;
output  [20:0] ap_return_95;
output  [20:0] ap_return_96;
output  [20:0] ap_return_97;
output  [20:0] ap_return_98;
output  [20:0] ap_return_99;
output  [20:0] ap_return_100;
output  [20:0] ap_return_101;
output  [20:0] ap_return_102;
output  [20:0] ap_return_103;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg LS_data_V_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] mean_in_V_address0;
reg    mean_in_V_ce0;
wire   [6:0] mean_in_V_q0;
wire   [6:0] std_in_V_address0;
reg    std_in_V_ce0;
wire   [12:0] std_in_V_q0;
reg   [6:0] i_0_reg_603;
wire   [0:0] icmp_ln740_fu_926_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
wire    ap_block_state40_pp0_stage0_iter38;
wire    ap_block_state41_pp0_stage0_iter39;
wire    ap_block_state42_pp0_stage0_iter40;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] i_fu_932_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [5:0] lshr_ln_reg_3513;
reg   [5:0] lshr_ln_reg_3513_pp0_iter1_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter2_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter3_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter4_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter5_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter6_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter7_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter8_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter9_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter10_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter11_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter12_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter13_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter14_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter15_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter16_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter17_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter18_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter19_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter20_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter21_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter22_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter23_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter24_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter25_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter26_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter27_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter28_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter29_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter30_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter31_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter32_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter33_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter34_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter35_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter36_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter37_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter38_reg;
reg   [5:0] lshr_ln_reg_3513_pp0_iter39_reg;
wire   [0:0] trunc_ln203_fu_955_p1;
reg   [0:0] trunc_ln203_reg_3517;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter1_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter2_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter3_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter4_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter5_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter6_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter7_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter8_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter9_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter10_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter11_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter12_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter13_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter14_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter15_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter16_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter17_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter18_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter19_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter20_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter21_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter22_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter23_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter24_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter25_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter26_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter27_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter28_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter29_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter30_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter31_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter32_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter33_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter34_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter35_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter36_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter37_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter38_reg;
reg   [0:0] trunc_ln203_reg_3517_pp0_iter39_reg;
wire   [21:0] ret_V_fu_967_p2;
reg   [21:0] ret_V_reg_3625;
reg   [12:0] std_in_V_load_reg_3630;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
wire   [63:0] zext_ln742_fu_938_p1;
wire    ap_block_pp0_stage0;
reg   [20:0] norm_data_51_1_V_w_fu_148;
wire   [20:0] select_ln203_1_fu_2224_p3;
wire    ap_CS_fsm_state43;
reg   [20:0] norm_data_35_0_V_w_fu_152;
wire   [20:0] select_ln203_73_fu_1360_p3;
reg   [20:0] norm_data_51_0_V_w_fu_156;
wire   [20:0] select_ln203_fu_2217_p3;
reg   [20:0] norm_data_50_1_V_w_fu_160;
wire   [20:0] select_ln203_103_fu_1000_p3;
reg   [20:0] norm_data_35_1_V_w_fu_164;
wire   [20:0] select_ln203_72_fu_1353_p3;
reg   [20:0] norm_data_50_0_V_w_fu_168;
wire   [20:0] select_ln203_102_fu_993_p3;
reg   [20:0] norm_data_49_1_V_w_fu_172;
wire   [20:0] select_ln203_101_fu_1024_p3;
reg   [20:0] norm_data_36_0_V_w_fu_176;
wire   [20:0] select_ln203_75_fu_1336_p3;
reg   [20:0] norm_data_49_0_V_w_fu_180;
wire   [20:0] select_ln203_100_fu_1017_p3;
reg   [20:0] norm_data_48_1_V_w_fu_184;
wire   [20:0] select_ln203_99_fu_1048_p3;
reg   [20:0] norm_data_36_1_V_w_fu_188;
wire   [20:0] select_ln203_74_fu_1329_p3;
reg   [20:0] norm_data_48_0_V_w_fu_192;
wire   [20:0] select_ln203_98_fu_1041_p3;
reg   [20:0] norm_data_47_1_V_w_fu_196;
wire   [20:0] select_ln203_97_fu_1072_p3;
reg   [20:0] norm_data_37_0_V_w_fu_200;
wire   [20:0] select_ln203_77_fu_1312_p3;
reg   [20:0] norm_data_47_0_V_w_fu_204;
wire   [20:0] select_ln203_96_fu_1065_p3;
reg   [20:0] norm_data_46_1_V_w_fu_208;
wire   [20:0] select_ln203_95_fu_1096_p3;
reg   [20:0] norm_data_37_1_V_w_fu_212;
wire   [20:0] select_ln203_76_fu_1305_p3;
reg   [20:0] norm_data_46_0_V_w_fu_216;
wire   [20:0] select_ln203_94_fu_1089_p3;
reg   [20:0] norm_data_45_1_V_w_fu_220;
wire   [20:0] select_ln203_93_fu_1120_p3;
reg   [20:0] norm_data_38_0_V_w_fu_224;
wire   [20:0] select_ln203_79_fu_1288_p3;
reg   [20:0] norm_data_45_0_V_w_fu_228;
wire   [20:0] select_ln203_92_fu_1113_p3;
reg   [20:0] norm_data_44_1_V_w_fu_232;
wire   [20:0] select_ln203_91_fu_1144_p3;
reg   [20:0] norm_data_38_1_V_w_fu_236;
wire   [20:0] select_ln203_78_fu_1281_p3;
reg   [20:0] norm_data_44_0_V_w_fu_240;
wire   [20:0] select_ln203_90_fu_1137_p3;
reg   [20:0] norm_data_43_1_V_w_fu_244;
wire   [20:0] select_ln203_89_fu_1168_p3;
reg   [20:0] norm_data_39_0_V_w_fu_248;
wire   [20:0] select_ln203_81_fu_1264_p3;
reg   [20:0] norm_data_43_0_V_w_fu_252;
wire   [20:0] select_ln203_88_fu_1161_p3;
reg   [20:0] norm_data_42_1_V_w_fu_256;
wire   [20:0] select_ln203_87_fu_1192_p3;
reg   [20:0] norm_data_39_1_V_w_fu_260;
wire   [20:0] select_ln203_80_fu_1257_p3;
reg   [20:0] norm_data_42_0_V_w_fu_264;
wire   [20:0] select_ln203_86_fu_1185_p3;
reg   [20:0] norm_data_41_1_V_w_fu_268;
wire   [20:0] select_ln203_85_fu_1216_p3;
reg   [20:0] norm_data_40_0_V_w_fu_272;
wire   [20:0] select_ln203_83_fu_1240_p3;
reg   [20:0] norm_data_41_0_V_w_fu_276;
wire   [20:0] select_ln203_84_fu_1209_p3;
reg   [20:0] norm_data_40_1_V_w_fu_280;
wire   [20:0] select_ln203_82_fu_1233_p3;
reg   [20:0] norm_data_34_1_V_w_fu_284;
wire   [20:0] select_ln203_71_fu_1384_p3;
reg   [20:0] norm_data_18_0_V_w_fu_288;
wire   [20:0] select_ln203_39_fu_1768_p3;
reg   [20:0] norm_data_34_0_V_w_fu_292;
wire   [20:0] select_ln203_70_fu_1377_p3;
reg   [20:0] norm_data_33_1_V_w_fu_296;
wire   [20:0] select_ln203_69_fu_1408_p3;
reg   [20:0] norm_data_18_1_V_w_fu_300;
wire   [20:0] select_ln203_38_fu_1761_p3;
reg   [20:0] norm_data_33_0_V_w_fu_304;
wire   [20:0] select_ln203_68_fu_1401_p3;
reg   [20:0] norm_data_32_1_V_w_fu_308;
wire   [20:0] select_ln203_67_fu_1432_p3;
reg   [20:0] norm_data_19_0_V_w_fu_312;
wire   [20:0] select_ln203_41_fu_1744_p3;
reg   [20:0] norm_data_32_0_V_w_fu_316;
wire   [20:0] select_ln203_66_fu_1425_p3;
reg   [20:0] norm_data_31_1_V_w_fu_320;
wire   [20:0] select_ln203_65_fu_1456_p3;
reg   [20:0] norm_data_19_1_V_w_fu_324;
wire   [20:0] select_ln203_40_fu_1737_p3;
reg   [20:0] norm_data_31_0_V_w_fu_328;
wire   [20:0] select_ln203_64_fu_1449_p3;
reg   [20:0] norm_data_30_1_V_w_fu_332;
wire   [20:0] select_ln203_63_fu_1480_p3;
reg   [20:0] norm_data_20_0_V_w_fu_336;
wire   [20:0] select_ln203_43_fu_1720_p3;
reg   [20:0] norm_data_30_0_V_w_fu_340;
wire   [20:0] select_ln203_62_fu_1473_p3;
reg   [20:0] norm_data_29_1_V_w_fu_344;
wire   [20:0] select_ln203_61_fu_1504_p3;
reg   [20:0] norm_data_20_1_V_w_fu_348;
wire   [20:0] select_ln203_42_fu_1713_p3;
reg   [20:0] norm_data_29_0_V_w_fu_352;
wire   [20:0] select_ln203_60_fu_1497_p3;
reg   [20:0] norm_data_28_1_V_w_fu_356;
wire   [20:0] select_ln203_59_fu_1528_p3;
reg   [20:0] norm_data_21_0_V_w_fu_360;
wire   [20:0] select_ln203_45_fu_1696_p3;
reg   [20:0] norm_data_28_0_V_w_fu_364;
wire   [20:0] select_ln203_58_fu_1521_p3;
reg   [20:0] norm_data_27_1_V_w_fu_368;
wire   [20:0] select_ln203_57_fu_1552_p3;
reg   [20:0] norm_data_21_1_V_w_fu_372;
wire   [20:0] select_ln203_44_fu_1689_p3;
reg   [20:0] norm_data_27_0_V_w_fu_376;
wire   [20:0] select_ln203_56_fu_1545_p3;
reg   [20:0] norm_data_26_1_V_w_fu_380;
wire   [20:0] select_ln203_55_fu_1576_p3;
reg   [20:0] norm_data_22_0_V_w_fu_384;
wire   [20:0] select_ln203_47_fu_1672_p3;
reg   [20:0] norm_data_26_0_V_w_fu_388;
wire   [20:0] select_ln203_54_fu_1569_p3;
reg   [20:0] norm_data_25_1_V_w_fu_392;
wire   [20:0] select_ln203_53_fu_1600_p3;
reg   [20:0] norm_data_22_1_V_w_fu_396;
wire   [20:0] select_ln203_46_fu_1665_p3;
reg   [20:0] norm_data_25_0_V_w_fu_400;
wire   [20:0] select_ln203_52_fu_1593_p3;
reg   [20:0] norm_data_24_1_V_w_fu_404;
wire   [20:0] select_ln203_51_fu_1624_p3;
reg   [20:0] norm_data_23_0_V_w_fu_408;
wire   [20:0] select_ln203_49_fu_1648_p3;
reg   [20:0] norm_data_24_0_V_w_fu_412;
wire   [20:0] select_ln203_50_fu_1617_p3;
reg   [20:0] norm_data_23_1_V_w_fu_416;
wire   [20:0] select_ln203_48_fu_1641_p3;
reg   [20:0] norm_data_17_1_V_w_fu_420;
wire   [20:0] select_ln203_37_fu_1792_p3;
reg   [20:0] norm_data_1_1_V_wr_fu_424;
wire   [20:0] select_ln203_5_fu_2176_p3;
reg   [20:0] norm_data_17_0_V_w_fu_428;
wire   [20:0] select_ln203_36_fu_1785_p3;
reg   [20:0] norm_data_16_1_V_w_fu_432;
wire   [20:0] select_ln203_35_fu_1816_p3;
reg   [20:0] norm_data_2_0_V_wr_fu_436;
wire   [20:0] select_ln203_7_fu_2152_p3;
reg   [20:0] norm_data_16_0_V_w_fu_440;
wire   [20:0] select_ln203_34_fu_1809_p3;
reg   [20:0] norm_data_15_1_V_w_fu_444;
wire   [20:0] select_ln203_33_fu_1840_p3;
reg   [20:0] norm_data_2_1_V_wr_fu_448;
wire   [20:0] select_ln203_6_fu_2145_p3;
reg   [20:0] norm_data_15_0_V_w_fu_452;
wire   [20:0] select_ln203_32_fu_1833_p3;
reg   [20:0] norm_data_14_1_V_w_fu_456;
wire   [20:0] select_ln203_31_fu_1864_p3;
reg   [20:0] norm_data_3_0_V_wr_fu_460;
wire   [20:0] select_ln203_9_fu_2128_p3;
reg   [20:0] norm_data_14_0_V_w_fu_464;
wire   [20:0] select_ln203_30_fu_1857_p3;
reg   [20:0] norm_data_13_1_V_w_fu_468;
wire   [20:0] select_ln203_29_fu_1888_p3;
reg   [20:0] norm_data_3_1_V_wr_fu_472;
wire   [20:0] select_ln203_8_fu_2121_p3;
reg   [20:0] norm_data_13_0_V_w_fu_476;
wire   [20:0] select_ln203_28_fu_1881_p3;
reg   [20:0] norm_data_12_1_V_w_fu_480;
wire   [20:0] select_ln203_27_fu_1912_p3;
reg   [20:0] norm_data_4_0_V_wr_fu_484;
wire   [20:0] select_ln203_11_fu_2104_p3;
reg   [20:0] norm_data_12_0_V_w_fu_488;
wire   [20:0] select_ln203_26_fu_1905_p3;
reg   [20:0] norm_data_11_1_V_w_fu_492;
wire   [20:0] select_ln203_25_fu_1936_p3;
reg   [20:0] norm_data_4_1_V_wr_fu_496;
wire   [20:0] select_ln203_10_fu_2097_p3;
reg   [20:0] norm_data_11_0_V_w_fu_500;
wire   [20:0] select_ln203_24_fu_1929_p3;
reg   [20:0] norm_data_10_1_V_w_fu_504;
wire   [20:0] select_ln203_23_fu_1960_p3;
reg   [20:0] norm_data_5_0_V_wr_fu_508;
wire   [20:0] select_ln203_13_fu_2080_p3;
reg   [20:0] norm_data_10_0_V_w_fu_512;
wire   [20:0] select_ln203_22_fu_1953_p3;
reg   [20:0] norm_data_9_1_V_wr_fu_516;
wire   [20:0] select_ln203_21_fu_1984_p3;
reg   [20:0] norm_data_5_1_V_wr_fu_520;
wire   [20:0] select_ln203_12_fu_2073_p3;
reg   [20:0] norm_data_9_0_V_wr_fu_524;
wire   [20:0] select_ln203_20_fu_1977_p3;
reg   [20:0] norm_data_8_1_V_wr_fu_528;
wire   [20:0] select_ln203_19_fu_2008_p3;
reg   [20:0] norm_data_6_0_V_wr_fu_532;
wire   [20:0] select_ln203_15_fu_2056_p3;
reg   [20:0] norm_data_8_0_V_wr_fu_536;
wire   [20:0] select_ln203_18_fu_2001_p3;
reg   [20:0] norm_data_7_1_V_wr_fu_540;
wire   [20:0] select_ln203_17_fu_2032_p3;
reg   [20:0] norm_data_6_1_V_wr_fu_544;
wire   [20:0] select_ln203_14_fu_2049_p3;
reg   [20:0] norm_data_7_0_V_wr_fu_548;
wire   [20:0] select_ln203_16_fu_2025_p3;
reg   [20:0] norm_data_1_0_V_wr_fu_552;
wire   [20:0] select_ln203_4_fu_2169_p3;
reg   [20:0] norm_data_0_1_V_wr_fu_556;
wire   [20:0] select_ln203_3_fu_2200_p3;
reg   [20:0] norm_data_0_0_V_wr_fu_560;
wire   [20:0] select_ln203_2_fu_2193_p3;
wire  signed [21:0] lhs_V_fu_959_p1;
wire  signed [21:0] rhs_V_fu_963_p1;
wire   [34:0] grp_fu_983_p0;
wire   [13:0] grp_fu_983_p1;
wire   [20:0] grp_fu_983_p2;
wire   [20:0] trunc_ln703_fu_989_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [34:0] grp_fu_983_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
end

normalize_wlo_218cud #(
    .DataWidth( 7 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
mean_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mean_in_V_address0),
    .ce0(mean_in_V_ce0),
    .q0(mean_in_V_q0)
);

normalize_wlo_218dEe #(
    .DataWidth( 13 ),
    .AddressRange( 104 ),
    .AddressWidth( 7 ))
std_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(std_in_V_address0),
    .ce0(std_in_V_ce0),
    .q0(std_in_V_q0)
);

DNN_wlo_218_sdiv_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 39 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
DNN_wlo_218_sdiv_eOg_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_983_p0),
    .din1(grp_fu_983_p1),
    .ce(1'b1),
    .dout(grp_fu_983_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter40 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln740_fu_926_p2 == 1'd0))) begin
        i_0_reg_603 <= i_fu_932_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_603 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln740_fu_926_p2 == 1'd0))) begin
        lshr_ln_reg_3513 <= {{i_0_reg_603[6:1]}};
        trunc_ln203_reg_3517 <= trunc_ln203_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        lshr_ln_reg_3513_pp0_iter10_reg <= lshr_ln_reg_3513_pp0_iter9_reg;
        lshr_ln_reg_3513_pp0_iter11_reg <= lshr_ln_reg_3513_pp0_iter10_reg;
        lshr_ln_reg_3513_pp0_iter12_reg <= lshr_ln_reg_3513_pp0_iter11_reg;
        lshr_ln_reg_3513_pp0_iter13_reg <= lshr_ln_reg_3513_pp0_iter12_reg;
        lshr_ln_reg_3513_pp0_iter14_reg <= lshr_ln_reg_3513_pp0_iter13_reg;
        lshr_ln_reg_3513_pp0_iter15_reg <= lshr_ln_reg_3513_pp0_iter14_reg;
        lshr_ln_reg_3513_pp0_iter16_reg <= lshr_ln_reg_3513_pp0_iter15_reg;
        lshr_ln_reg_3513_pp0_iter17_reg <= lshr_ln_reg_3513_pp0_iter16_reg;
        lshr_ln_reg_3513_pp0_iter18_reg <= lshr_ln_reg_3513_pp0_iter17_reg;
        lshr_ln_reg_3513_pp0_iter19_reg <= lshr_ln_reg_3513_pp0_iter18_reg;
        lshr_ln_reg_3513_pp0_iter20_reg <= lshr_ln_reg_3513_pp0_iter19_reg;
        lshr_ln_reg_3513_pp0_iter21_reg <= lshr_ln_reg_3513_pp0_iter20_reg;
        lshr_ln_reg_3513_pp0_iter22_reg <= lshr_ln_reg_3513_pp0_iter21_reg;
        lshr_ln_reg_3513_pp0_iter23_reg <= lshr_ln_reg_3513_pp0_iter22_reg;
        lshr_ln_reg_3513_pp0_iter24_reg <= lshr_ln_reg_3513_pp0_iter23_reg;
        lshr_ln_reg_3513_pp0_iter25_reg <= lshr_ln_reg_3513_pp0_iter24_reg;
        lshr_ln_reg_3513_pp0_iter26_reg <= lshr_ln_reg_3513_pp0_iter25_reg;
        lshr_ln_reg_3513_pp0_iter27_reg <= lshr_ln_reg_3513_pp0_iter26_reg;
        lshr_ln_reg_3513_pp0_iter28_reg <= lshr_ln_reg_3513_pp0_iter27_reg;
        lshr_ln_reg_3513_pp0_iter29_reg <= lshr_ln_reg_3513_pp0_iter28_reg;
        lshr_ln_reg_3513_pp0_iter2_reg <= lshr_ln_reg_3513_pp0_iter1_reg;
        lshr_ln_reg_3513_pp0_iter30_reg <= lshr_ln_reg_3513_pp0_iter29_reg;
        lshr_ln_reg_3513_pp0_iter31_reg <= lshr_ln_reg_3513_pp0_iter30_reg;
        lshr_ln_reg_3513_pp0_iter32_reg <= lshr_ln_reg_3513_pp0_iter31_reg;
        lshr_ln_reg_3513_pp0_iter33_reg <= lshr_ln_reg_3513_pp0_iter32_reg;
        lshr_ln_reg_3513_pp0_iter34_reg <= lshr_ln_reg_3513_pp0_iter33_reg;
        lshr_ln_reg_3513_pp0_iter35_reg <= lshr_ln_reg_3513_pp0_iter34_reg;
        lshr_ln_reg_3513_pp0_iter36_reg <= lshr_ln_reg_3513_pp0_iter35_reg;
        lshr_ln_reg_3513_pp0_iter37_reg <= lshr_ln_reg_3513_pp0_iter36_reg;
        lshr_ln_reg_3513_pp0_iter38_reg <= lshr_ln_reg_3513_pp0_iter37_reg;
        lshr_ln_reg_3513_pp0_iter39_reg <= lshr_ln_reg_3513_pp0_iter38_reg;
        lshr_ln_reg_3513_pp0_iter3_reg <= lshr_ln_reg_3513_pp0_iter2_reg;
        lshr_ln_reg_3513_pp0_iter4_reg <= lshr_ln_reg_3513_pp0_iter3_reg;
        lshr_ln_reg_3513_pp0_iter5_reg <= lshr_ln_reg_3513_pp0_iter4_reg;
        lshr_ln_reg_3513_pp0_iter6_reg <= lshr_ln_reg_3513_pp0_iter5_reg;
        lshr_ln_reg_3513_pp0_iter7_reg <= lshr_ln_reg_3513_pp0_iter6_reg;
        lshr_ln_reg_3513_pp0_iter8_reg <= lshr_ln_reg_3513_pp0_iter7_reg;
        lshr_ln_reg_3513_pp0_iter9_reg <= lshr_ln_reg_3513_pp0_iter8_reg;
        trunc_ln203_reg_3517_pp0_iter10_reg <= trunc_ln203_reg_3517_pp0_iter9_reg;
        trunc_ln203_reg_3517_pp0_iter11_reg <= trunc_ln203_reg_3517_pp0_iter10_reg;
        trunc_ln203_reg_3517_pp0_iter12_reg <= trunc_ln203_reg_3517_pp0_iter11_reg;
        trunc_ln203_reg_3517_pp0_iter13_reg <= trunc_ln203_reg_3517_pp0_iter12_reg;
        trunc_ln203_reg_3517_pp0_iter14_reg <= trunc_ln203_reg_3517_pp0_iter13_reg;
        trunc_ln203_reg_3517_pp0_iter15_reg <= trunc_ln203_reg_3517_pp0_iter14_reg;
        trunc_ln203_reg_3517_pp0_iter16_reg <= trunc_ln203_reg_3517_pp0_iter15_reg;
        trunc_ln203_reg_3517_pp0_iter17_reg <= trunc_ln203_reg_3517_pp0_iter16_reg;
        trunc_ln203_reg_3517_pp0_iter18_reg <= trunc_ln203_reg_3517_pp0_iter17_reg;
        trunc_ln203_reg_3517_pp0_iter19_reg <= trunc_ln203_reg_3517_pp0_iter18_reg;
        trunc_ln203_reg_3517_pp0_iter20_reg <= trunc_ln203_reg_3517_pp0_iter19_reg;
        trunc_ln203_reg_3517_pp0_iter21_reg <= trunc_ln203_reg_3517_pp0_iter20_reg;
        trunc_ln203_reg_3517_pp0_iter22_reg <= trunc_ln203_reg_3517_pp0_iter21_reg;
        trunc_ln203_reg_3517_pp0_iter23_reg <= trunc_ln203_reg_3517_pp0_iter22_reg;
        trunc_ln203_reg_3517_pp0_iter24_reg <= trunc_ln203_reg_3517_pp0_iter23_reg;
        trunc_ln203_reg_3517_pp0_iter25_reg <= trunc_ln203_reg_3517_pp0_iter24_reg;
        trunc_ln203_reg_3517_pp0_iter26_reg <= trunc_ln203_reg_3517_pp0_iter25_reg;
        trunc_ln203_reg_3517_pp0_iter27_reg <= trunc_ln203_reg_3517_pp0_iter26_reg;
        trunc_ln203_reg_3517_pp0_iter28_reg <= trunc_ln203_reg_3517_pp0_iter27_reg;
        trunc_ln203_reg_3517_pp0_iter29_reg <= trunc_ln203_reg_3517_pp0_iter28_reg;
        trunc_ln203_reg_3517_pp0_iter2_reg <= trunc_ln203_reg_3517_pp0_iter1_reg;
        trunc_ln203_reg_3517_pp0_iter30_reg <= trunc_ln203_reg_3517_pp0_iter29_reg;
        trunc_ln203_reg_3517_pp0_iter31_reg <= trunc_ln203_reg_3517_pp0_iter30_reg;
        trunc_ln203_reg_3517_pp0_iter32_reg <= trunc_ln203_reg_3517_pp0_iter31_reg;
        trunc_ln203_reg_3517_pp0_iter33_reg <= trunc_ln203_reg_3517_pp0_iter32_reg;
        trunc_ln203_reg_3517_pp0_iter34_reg <= trunc_ln203_reg_3517_pp0_iter33_reg;
        trunc_ln203_reg_3517_pp0_iter35_reg <= trunc_ln203_reg_3517_pp0_iter34_reg;
        trunc_ln203_reg_3517_pp0_iter36_reg <= trunc_ln203_reg_3517_pp0_iter35_reg;
        trunc_ln203_reg_3517_pp0_iter37_reg <= trunc_ln203_reg_3517_pp0_iter36_reg;
        trunc_ln203_reg_3517_pp0_iter38_reg <= trunc_ln203_reg_3517_pp0_iter37_reg;
        trunc_ln203_reg_3517_pp0_iter39_reg <= trunc_ln203_reg_3517_pp0_iter38_reg;
        trunc_ln203_reg_3517_pp0_iter3_reg <= trunc_ln203_reg_3517_pp0_iter2_reg;
        trunc_ln203_reg_3517_pp0_iter4_reg <= trunc_ln203_reg_3517_pp0_iter3_reg;
        trunc_ln203_reg_3517_pp0_iter5_reg <= trunc_ln203_reg_3517_pp0_iter4_reg;
        trunc_ln203_reg_3517_pp0_iter6_reg <= trunc_ln203_reg_3517_pp0_iter5_reg;
        trunc_ln203_reg_3517_pp0_iter7_reg <= trunc_ln203_reg_3517_pp0_iter6_reg;
        trunc_ln203_reg_3517_pp0_iter8_reg <= trunc_ln203_reg_3517_pp0_iter7_reg;
        trunc_ln203_reg_3517_pp0_iter9_reg <= trunc_ln203_reg_3517_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln_reg_3513_pp0_iter1_reg <= lshr_ln_reg_3513;
        ret_V_reg_3625 <= ret_V_fu_967_p2;
        std_in_V_load_reg_3630 <= std_in_V_q0;
        trunc_ln203_reg_3517_pp0_iter1_reg <= trunc_ln203_reg_3517;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd0) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_0_0_V_wr_fu_560 <= select_ln203_2_fu_2193_p3;
        norm_data_0_1_V_wr_fu_556 <= select_ln203_3_fu_2200_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd10) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_10_0_V_w_fu_512 <= select_ln203_22_fu_1953_p3;
        norm_data_10_1_V_w_fu_504 <= select_ln203_23_fu_1960_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd11) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_11_0_V_w_fu_500 <= select_ln203_24_fu_1929_p3;
        norm_data_11_1_V_w_fu_492 <= select_ln203_25_fu_1936_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd12) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_12_0_V_w_fu_488 <= select_ln203_26_fu_1905_p3;
        norm_data_12_1_V_w_fu_480 <= select_ln203_27_fu_1912_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd13) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_13_0_V_w_fu_476 <= select_ln203_28_fu_1881_p3;
        norm_data_13_1_V_w_fu_468 <= select_ln203_29_fu_1888_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd14) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_14_0_V_w_fu_464 <= select_ln203_30_fu_1857_p3;
        norm_data_14_1_V_w_fu_456 <= select_ln203_31_fu_1864_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd15) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_15_0_V_w_fu_452 <= select_ln203_32_fu_1833_p3;
        norm_data_15_1_V_w_fu_444 <= select_ln203_33_fu_1840_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd16) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_16_0_V_w_fu_440 <= select_ln203_34_fu_1809_p3;
        norm_data_16_1_V_w_fu_432 <= select_ln203_35_fu_1816_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd17) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_17_0_V_w_fu_428 <= select_ln203_36_fu_1785_p3;
        norm_data_17_1_V_w_fu_420 <= select_ln203_37_fu_1792_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd18) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_18_0_V_w_fu_288 <= select_ln203_39_fu_1768_p3;
        norm_data_18_1_V_w_fu_300 <= select_ln203_38_fu_1761_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd19) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_19_0_V_w_fu_312 <= select_ln203_41_fu_1744_p3;
        norm_data_19_1_V_w_fu_324 <= select_ln203_40_fu_1737_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd1) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_1_0_V_wr_fu_552 <= select_ln203_4_fu_2169_p3;
        norm_data_1_1_V_wr_fu_424 <= select_ln203_5_fu_2176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd20) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_20_0_V_w_fu_336 <= select_ln203_43_fu_1720_p3;
        norm_data_20_1_V_w_fu_348 <= select_ln203_42_fu_1713_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd21) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_21_0_V_w_fu_360 <= select_ln203_45_fu_1696_p3;
        norm_data_21_1_V_w_fu_372 <= select_ln203_44_fu_1689_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd22) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_22_0_V_w_fu_384 <= select_ln203_47_fu_1672_p3;
        norm_data_22_1_V_w_fu_396 <= select_ln203_46_fu_1665_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd23) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_23_0_V_w_fu_408 <= select_ln203_49_fu_1648_p3;
        norm_data_23_1_V_w_fu_416 <= select_ln203_48_fu_1641_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd24) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_24_0_V_w_fu_412 <= select_ln203_50_fu_1617_p3;
        norm_data_24_1_V_w_fu_404 <= select_ln203_51_fu_1624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd25) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_25_0_V_w_fu_400 <= select_ln203_52_fu_1593_p3;
        norm_data_25_1_V_w_fu_392 <= select_ln203_53_fu_1600_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd26) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_26_0_V_w_fu_388 <= select_ln203_54_fu_1569_p3;
        norm_data_26_1_V_w_fu_380 <= select_ln203_55_fu_1576_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd27) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_27_0_V_w_fu_376 <= select_ln203_56_fu_1545_p3;
        norm_data_27_1_V_w_fu_368 <= select_ln203_57_fu_1552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd28) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_28_0_V_w_fu_364 <= select_ln203_58_fu_1521_p3;
        norm_data_28_1_V_w_fu_356 <= select_ln203_59_fu_1528_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd29) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_29_0_V_w_fu_352 <= select_ln203_60_fu_1497_p3;
        norm_data_29_1_V_w_fu_344 <= select_ln203_61_fu_1504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd2) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_2_0_V_wr_fu_436 <= select_ln203_7_fu_2152_p3;
        norm_data_2_1_V_wr_fu_448 <= select_ln203_6_fu_2145_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd30) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_30_0_V_w_fu_340 <= select_ln203_62_fu_1473_p3;
        norm_data_30_1_V_w_fu_332 <= select_ln203_63_fu_1480_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd31) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_31_0_V_w_fu_328 <= select_ln203_64_fu_1449_p3;
        norm_data_31_1_V_w_fu_320 <= select_ln203_65_fu_1456_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd32) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_32_0_V_w_fu_316 <= select_ln203_66_fu_1425_p3;
        norm_data_32_1_V_w_fu_308 <= select_ln203_67_fu_1432_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd33) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_33_0_V_w_fu_304 <= select_ln203_68_fu_1401_p3;
        norm_data_33_1_V_w_fu_296 <= select_ln203_69_fu_1408_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd34) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_34_0_V_w_fu_292 <= select_ln203_70_fu_1377_p3;
        norm_data_34_1_V_w_fu_284 <= select_ln203_71_fu_1384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd35) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_35_0_V_w_fu_152 <= select_ln203_73_fu_1360_p3;
        norm_data_35_1_V_w_fu_164 <= select_ln203_72_fu_1353_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd36) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_36_0_V_w_fu_176 <= select_ln203_75_fu_1336_p3;
        norm_data_36_1_V_w_fu_188 <= select_ln203_74_fu_1329_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd37) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_37_0_V_w_fu_200 <= select_ln203_77_fu_1312_p3;
        norm_data_37_1_V_w_fu_212 <= select_ln203_76_fu_1305_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd38) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_38_0_V_w_fu_224 <= select_ln203_79_fu_1288_p3;
        norm_data_38_1_V_w_fu_236 <= select_ln203_78_fu_1281_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd39) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_39_0_V_w_fu_248 <= select_ln203_81_fu_1264_p3;
        norm_data_39_1_V_w_fu_260 <= select_ln203_80_fu_1257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd3) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_3_0_V_wr_fu_460 <= select_ln203_9_fu_2128_p3;
        norm_data_3_1_V_wr_fu_472 <= select_ln203_8_fu_2121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd40) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_40_0_V_w_fu_272 <= select_ln203_83_fu_1240_p3;
        norm_data_40_1_V_w_fu_280 <= select_ln203_82_fu_1233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd41) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_41_0_V_w_fu_276 <= select_ln203_84_fu_1209_p3;
        norm_data_41_1_V_w_fu_268 <= select_ln203_85_fu_1216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd42) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_42_0_V_w_fu_264 <= select_ln203_86_fu_1185_p3;
        norm_data_42_1_V_w_fu_256 <= select_ln203_87_fu_1192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd43) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_43_0_V_w_fu_252 <= select_ln203_88_fu_1161_p3;
        norm_data_43_1_V_w_fu_244 <= select_ln203_89_fu_1168_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd44) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_44_0_V_w_fu_240 <= select_ln203_90_fu_1137_p3;
        norm_data_44_1_V_w_fu_232 <= select_ln203_91_fu_1144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd45) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_45_0_V_w_fu_228 <= select_ln203_92_fu_1113_p3;
        norm_data_45_1_V_w_fu_220 <= select_ln203_93_fu_1120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd46) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_46_0_V_w_fu_216 <= select_ln203_94_fu_1089_p3;
        norm_data_46_1_V_w_fu_208 <= select_ln203_95_fu_1096_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd47) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_47_0_V_w_fu_204 <= select_ln203_96_fu_1065_p3;
        norm_data_47_1_V_w_fu_196 <= select_ln203_97_fu_1072_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd48) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_48_0_V_w_fu_192 <= select_ln203_98_fu_1041_p3;
        norm_data_48_1_V_w_fu_184 <= select_ln203_99_fu_1048_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd49) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_49_0_V_w_fu_180 <= select_ln203_100_fu_1017_p3;
        norm_data_49_1_V_w_fu_172 <= select_ln203_101_fu_1024_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd4) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_4_0_V_wr_fu_484 <= select_ln203_11_fu_2104_p3;
        norm_data_4_1_V_wr_fu_496 <= select_ln203_10_fu_2097_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd50) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_50_0_V_w_fu_168 <= select_ln203_102_fu_993_p3;
        norm_data_50_1_V_w_fu_160 <= select_ln203_103_fu_1000_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd51) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd52) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd53) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd54) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd55) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd56) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd57) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd58) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd59) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd60) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd61) | ((lshr_ln_reg_3513_pp0_iter39_reg == 6'd62) | (lshr_ln_reg_3513_pp0_iter39_reg == 6'd63))))))))))))))) begin
        norm_data_51_0_V_w_fu_156 <= select_ln203_fu_2217_p3;
        norm_data_51_1_V_w_fu_148 <= select_ln203_1_fu_2224_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd5) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_5_0_V_wr_fu_508 <= select_ln203_13_fu_2080_p3;
        norm_data_5_1_V_wr_fu_520 <= select_ln203_12_fu_2073_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd6) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_6_0_V_wr_fu_532 <= select_ln203_15_fu_2056_p3;
        norm_data_6_1_V_wr_fu_544 <= select_ln203_14_fu_2049_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd7) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_7_0_V_wr_fu_548 <= select_ln203_16_fu_2025_p3;
        norm_data_7_1_V_wr_fu_540 <= select_ln203_17_fu_2032_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd8) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_8_0_V_wr_fu_536 <= select_ln203_18_fu_2001_p3;
        norm_data_8_1_V_wr_fu_528 <= select_ln203_19_fu_2008_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((lshr_ln_reg_3513_pp0_iter39_reg == 6'd9) & (ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm_data_9_0_V_wr_fu_524 <= select_ln203_20_fu_1977_p3;
        norm_data_9_1_V_wr_fu_516 <= select_ln203_21_fu_1984_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LS_data_V_ce0 = 1'b1;
    end else begin
        LS_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln740_fu_926_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mean_in_V_ce0 = 1'b1;
    end else begin
        mean_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        std_in_V_ce0 = 1'b1;
    end else begin
        std_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln740_fu_926_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter39 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter40 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter39 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter40 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln740_fu_926_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LS_data_V_address0 = zext_ln742_fu_938_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = norm_data_0_0_V_wr_fu_560;

assign ap_return_1 = norm_data_0_1_V_wr_fu_556;

assign ap_return_10 = norm_data_5_0_V_wr_fu_508;

assign ap_return_100 = norm_data_50_0_V_w_fu_168;

assign ap_return_101 = norm_data_50_1_V_w_fu_160;

assign ap_return_102 = norm_data_51_0_V_w_fu_156;

assign ap_return_103 = norm_data_51_1_V_w_fu_148;

assign ap_return_11 = norm_data_5_1_V_wr_fu_520;

assign ap_return_12 = norm_data_6_0_V_wr_fu_532;

assign ap_return_13 = norm_data_6_1_V_wr_fu_544;

assign ap_return_14 = norm_data_7_0_V_wr_fu_548;

assign ap_return_15 = norm_data_7_1_V_wr_fu_540;

assign ap_return_16 = norm_data_8_0_V_wr_fu_536;

assign ap_return_17 = norm_data_8_1_V_wr_fu_528;

assign ap_return_18 = norm_data_9_0_V_wr_fu_524;

assign ap_return_19 = norm_data_9_1_V_wr_fu_516;

assign ap_return_2 = norm_data_1_0_V_wr_fu_552;

assign ap_return_20 = norm_data_10_0_V_w_fu_512;

assign ap_return_21 = norm_data_10_1_V_w_fu_504;

assign ap_return_22 = norm_data_11_0_V_w_fu_500;

assign ap_return_23 = norm_data_11_1_V_w_fu_492;

assign ap_return_24 = norm_data_12_0_V_w_fu_488;

assign ap_return_25 = norm_data_12_1_V_w_fu_480;

assign ap_return_26 = norm_data_13_0_V_w_fu_476;

assign ap_return_27 = norm_data_13_1_V_w_fu_468;

assign ap_return_28 = norm_data_14_0_V_w_fu_464;

assign ap_return_29 = norm_data_14_1_V_w_fu_456;

assign ap_return_3 = norm_data_1_1_V_wr_fu_424;

assign ap_return_30 = norm_data_15_0_V_w_fu_452;

assign ap_return_31 = norm_data_15_1_V_w_fu_444;

assign ap_return_32 = norm_data_16_0_V_w_fu_440;

assign ap_return_33 = norm_data_16_1_V_w_fu_432;

assign ap_return_34 = norm_data_17_0_V_w_fu_428;

assign ap_return_35 = norm_data_17_1_V_w_fu_420;

assign ap_return_36 = norm_data_18_0_V_w_fu_288;

assign ap_return_37 = norm_data_18_1_V_w_fu_300;

assign ap_return_38 = norm_data_19_0_V_w_fu_312;

assign ap_return_39 = norm_data_19_1_V_w_fu_324;

assign ap_return_4 = norm_data_2_0_V_wr_fu_436;

assign ap_return_40 = norm_data_20_0_V_w_fu_336;

assign ap_return_41 = norm_data_20_1_V_w_fu_348;

assign ap_return_42 = norm_data_21_0_V_w_fu_360;

assign ap_return_43 = norm_data_21_1_V_w_fu_372;

assign ap_return_44 = norm_data_22_0_V_w_fu_384;

assign ap_return_45 = norm_data_22_1_V_w_fu_396;

assign ap_return_46 = norm_data_23_0_V_w_fu_408;

assign ap_return_47 = norm_data_23_1_V_w_fu_416;

assign ap_return_48 = norm_data_24_0_V_w_fu_412;

assign ap_return_49 = norm_data_24_1_V_w_fu_404;

assign ap_return_5 = norm_data_2_1_V_wr_fu_448;

assign ap_return_50 = norm_data_25_0_V_w_fu_400;

assign ap_return_51 = norm_data_25_1_V_w_fu_392;

assign ap_return_52 = norm_data_26_0_V_w_fu_388;

assign ap_return_53 = norm_data_26_1_V_w_fu_380;

assign ap_return_54 = norm_data_27_0_V_w_fu_376;

assign ap_return_55 = norm_data_27_1_V_w_fu_368;

assign ap_return_56 = norm_data_28_0_V_w_fu_364;

assign ap_return_57 = norm_data_28_1_V_w_fu_356;

assign ap_return_58 = norm_data_29_0_V_w_fu_352;

assign ap_return_59 = norm_data_29_1_V_w_fu_344;

assign ap_return_6 = norm_data_3_0_V_wr_fu_460;

assign ap_return_60 = norm_data_30_0_V_w_fu_340;

assign ap_return_61 = norm_data_30_1_V_w_fu_332;

assign ap_return_62 = norm_data_31_0_V_w_fu_328;

assign ap_return_63 = norm_data_31_1_V_w_fu_320;

assign ap_return_64 = norm_data_32_0_V_w_fu_316;

assign ap_return_65 = norm_data_32_1_V_w_fu_308;

assign ap_return_66 = norm_data_33_0_V_w_fu_304;

assign ap_return_67 = norm_data_33_1_V_w_fu_296;

assign ap_return_68 = norm_data_34_0_V_w_fu_292;

assign ap_return_69 = norm_data_34_1_V_w_fu_284;

assign ap_return_7 = norm_data_3_1_V_wr_fu_472;

assign ap_return_70 = norm_data_35_0_V_w_fu_152;

assign ap_return_71 = norm_data_35_1_V_w_fu_164;

assign ap_return_72 = norm_data_36_0_V_w_fu_176;

assign ap_return_73 = norm_data_36_1_V_w_fu_188;

assign ap_return_74 = norm_data_37_0_V_w_fu_200;

assign ap_return_75 = norm_data_37_1_V_w_fu_212;

assign ap_return_76 = norm_data_38_0_V_w_fu_224;

assign ap_return_77 = norm_data_38_1_V_w_fu_236;

assign ap_return_78 = norm_data_39_0_V_w_fu_248;

assign ap_return_79 = norm_data_39_1_V_w_fu_260;

assign ap_return_8 = norm_data_4_0_V_wr_fu_484;

assign ap_return_80 = norm_data_40_0_V_w_fu_272;

assign ap_return_81 = norm_data_40_1_V_w_fu_280;

assign ap_return_82 = norm_data_41_0_V_w_fu_276;

assign ap_return_83 = norm_data_41_1_V_w_fu_268;

assign ap_return_84 = norm_data_42_0_V_w_fu_264;

assign ap_return_85 = norm_data_42_1_V_w_fu_256;

assign ap_return_86 = norm_data_43_0_V_w_fu_252;

assign ap_return_87 = norm_data_43_1_V_w_fu_244;

assign ap_return_88 = norm_data_44_0_V_w_fu_240;

assign ap_return_89 = norm_data_44_1_V_w_fu_232;

assign ap_return_9 = norm_data_4_1_V_wr_fu_496;

assign ap_return_90 = norm_data_45_0_V_w_fu_228;

assign ap_return_91 = norm_data_45_1_V_w_fu_220;

assign ap_return_92 = norm_data_46_0_V_w_fu_216;

assign ap_return_93 = norm_data_46_1_V_w_fu_208;

assign ap_return_94 = norm_data_47_0_V_w_fu_204;

assign ap_return_95 = norm_data_47_1_V_w_fu_196;

assign ap_return_96 = norm_data_48_0_V_w_fu_192;

assign ap_return_97 = norm_data_48_1_V_w_fu_184;

assign ap_return_98 = norm_data_49_0_V_w_fu_180;

assign ap_return_99 = norm_data_49_1_V_w_fu_172;

assign grp_fu_983_p0 = {{ret_V_reg_3625}, {13'd0}};

assign grp_fu_983_p1 = grp_fu_983_p10;

assign grp_fu_983_p10 = std_in_V_load_reg_3630;

assign i_fu_932_p2 = (i_0_reg_603 + 7'd1);

assign icmp_ln740_fu_926_p2 = ((i_0_reg_603 == 7'd104) ? 1'b1 : 1'b0);

assign lhs_V_fu_959_p1 = $signed(LS_data_V_q0);

assign mean_in_V_address0 = zext_ln742_fu_938_p1;

assign ret_V_fu_967_p2 = ($signed(lhs_V_fu_959_p1) - $signed(rhs_V_fu_963_p1));

assign rhs_V_fu_963_p1 = $signed(mean_in_V_q0);

assign select_ln203_100_fu_1017_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_49_0_V_w_fu_180 : trunc_ln703_fu_989_p1);

assign select_ln203_101_fu_1024_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_49_1_V_w_fu_172);

assign select_ln203_102_fu_993_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_50_0_V_w_fu_168 : trunc_ln703_fu_989_p1);

assign select_ln203_103_fu_1000_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_50_1_V_w_fu_160);

assign select_ln203_10_fu_2097_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_4_1_V_wr_fu_496);

assign select_ln203_11_fu_2104_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_4_0_V_wr_fu_484 : trunc_ln703_fu_989_p1);

assign select_ln203_12_fu_2073_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_5_1_V_wr_fu_520);

assign select_ln203_13_fu_2080_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_5_0_V_wr_fu_508 : trunc_ln703_fu_989_p1);

assign select_ln203_14_fu_2049_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_6_1_V_wr_fu_544);

assign select_ln203_15_fu_2056_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_6_0_V_wr_fu_532 : trunc_ln703_fu_989_p1);

assign select_ln203_16_fu_2025_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_7_0_V_wr_fu_548 : trunc_ln703_fu_989_p1);

assign select_ln203_17_fu_2032_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_7_1_V_wr_fu_540);

assign select_ln203_18_fu_2001_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_8_0_V_wr_fu_536 : trunc_ln703_fu_989_p1);

assign select_ln203_19_fu_2008_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_8_1_V_wr_fu_528);

assign select_ln203_1_fu_2224_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_51_1_V_w_fu_148);

assign select_ln203_20_fu_1977_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_9_0_V_wr_fu_524 : trunc_ln703_fu_989_p1);

assign select_ln203_21_fu_1984_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_9_1_V_wr_fu_516);

assign select_ln203_22_fu_1953_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_10_0_V_w_fu_512 : trunc_ln703_fu_989_p1);

assign select_ln203_23_fu_1960_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_10_1_V_w_fu_504);

assign select_ln203_24_fu_1929_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_11_0_V_w_fu_500 : trunc_ln703_fu_989_p1);

assign select_ln203_25_fu_1936_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_11_1_V_w_fu_492);

assign select_ln203_26_fu_1905_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_12_0_V_w_fu_488 : trunc_ln703_fu_989_p1);

assign select_ln203_27_fu_1912_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_12_1_V_w_fu_480);

assign select_ln203_28_fu_1881_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_13_0_V_w_fu_476 : trunc_ln703_fu_989_p1);

assign select_ln203_29_fu_1888_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_13_1_V_w_fu_468);

assign select_ln203_2_fu_2193_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_0_0_V_wr_fu_560 : trunc_ln703_fu_989_p1);

assign select_ln203_30_fu_1857_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_14_0_V_w_fu_464 : trunc_ln703_fu_989_p1);

assign select_ln203_31_fu_1864_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_14_1_V_w_fu_456);

assign select_ln203_32_fu_1833_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_15_0_V_w_fu_452 : trunc_ln703_fu_989_p1);

assign select_ln203_33_fu_1840_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_15_1_V_w_fu_444);

assign select_ln203_34_fu_1809_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_16_0_V_w_fu_440 : trunc_ln703_fu_989_p1);

assign select_ln203_35_fu_1816_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_16_1_V_w_fu_432);

assign select_ln203_36_fu_1785_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_17_0_V_w_fu_428 : trunc_ln703_fu_989_p1);

assign select_ln203_37_fu_1792_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_17_1_V_w_fu_420);

assign select_ln203_38_fu_1761_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_18_1_V_w_fu_300);

assign select_ln203_39_fu_1768_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_18_0_V_w_fu_288 : trunc_ln703_fu_989_p1);

assign select_ln203_3_fu_2200_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_0_1_V_wr_fu_556);

assign select_ln203_40_fu_1737_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_19_1_V_w_fu_324);

assign select_ln203_41_fu_1744_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_19_0_V_w_fu_312 : trunc_ln703_fu_989_p1);

assign select_ln203_42_fu_1713_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_20_1_V_w_fu_348);

assign select_ln203_43_fu_1720_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_20_0_V_w_fu_336 : trunc_ln703_fu_989_p1);

assign select_ln203_44_fu_1689_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_21_1_V_w_fu_372);

assign select_ln203_45_fu_1696_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_21_0_V_w_fu_360 : trunc_ln703_fu_989_p1);

assign select_ln203_46_fu_1665_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_22_1_V_w_fu_396);

assign select_ln203_47_fu_1672_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_22_0_V_w_fu_384 : trunc_ln703_fu_989_p1);

assign select_ln203_48_fu_1641_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_23_1_V_w_fu_416);

assign select_ln203_49_fu_1648_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_23_0_V_w_fu_408 : trunc_ln703_fu_989_p1);

assign select_ln203_4_fu_2169_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_1_0_V_wr_fu_552 : trunc_ln703_fu_989_p1);

assign select_ln203_50_fu_1617_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_24_0_V_w_fu_412 : trunc_ln703_fu_989_p1);

assign select_ln203_51_fu_1624_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_24_1_V_w_fu_404);

assign select_ln203_52_fu_1593_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_25_0_V_w_fu_400 : trunc_ln703_fu_989_p1);

assign select_ln203_53_fu_1600_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_25_1_V_w_fu_392);

assign select_ln203_54_fu_1569_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_26_0_V_w_fu_388 : trunc_ln703_fu_989_p1);

assign select_ln203_55_fu_1576_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_26_1_V_w_fu_380);

assign select_ln203_56_fu_1545_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_27_0_V_w_fu_376 : trunc_ln703_fu_989_p1);

assign select_ln203_57_fu_1552_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_27_1_V_w_fu_368);

assign select_ln203_58_fu_1521_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_28_0_V_w_fu_364 : trunc_ln703_fu_989_p1);

assign select_ln203_59_fu_1528_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_28_1_V_w_fu_356);

assign select_ln203_5_fu_2176_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_1_1_V_wr_fu_424);

assign select_ln203_60_fu_1497_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_29_0_V_w_fu_352 : trunc_ln703_fu_989_p1);

assign select_ln203_61_fu_1504_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_29_1_V_w_fu_344);

assign select_ln203_62_fu_1473_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_30_0_V_w_fu_340 : trunc_ln703_fu_989_p1);

assign select_ln203_63_fu_1480_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_30_1_V_w_fu_332);

assign select_ln203_64_fu_1449_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_31_0_V_w_fu_328 : trunc_ln703_fu_989_p1);

assign select_ln203_65_fu_1456_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_31_1_V_w_fu_320);

assign select_ln203_66_fu_1425_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_32_0_V_w_fu_316 : trunc_ln703_fu_989_p1);

assign select_ln203_67_fu_1432_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_32_1_V_w_fu_308);

assign select_ln203_68_fu_1401_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_33_0_V_w_fu_304 : trunc_ln703_fu_989_p1);

assign select_ln203_69_fu_1408_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_33_1_V_w_fu_296);

assign select_ln203_6_fu_2145_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_2_1_V_wr_fu_448);

assign select_ln203_70_fu_1377_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_34_0_V_w_fu_292 : trunc_ln703_fu_989_p1);

assign select_ln203_71_fu_1384_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_34_1_V_w_fu_284);

assign select_ln203_72_fu_1353_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_35_1_V_w_fu_164);

assign select_ln203_73_fu_1360_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_35_0_V_w_fu_152 : trunc_ln703_fu_989_p1);

assign select_ln203_74_fu_1329_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_36_1_V_w_fu_188);

assign select_ln203_75_fu_1336_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_36_0_V_w_fu_176 : trunc_ln703_fu_989_p1);

assign select_ln203_76_fu_1305_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_37_1_V_w_fu_212);

assign select_ln203_77_fu_1312_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_37_0_V_w_fu_200 : trunc_ln703_fu_989_p1);

assign select_ln203_78_fu_1281_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_38_1_V_w_fu_236);

assign select_ln203_79_fu_1288_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_38_0_V_w_fu_224 : trunc_ln703_fu_989_p1);

assign select_ln203_7_fu_2152_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_2_0_V_wr_fu_436 : trunc_ln703_fu_989_p1);

assign select_ln203_80_fu_1257_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_39_1_V_w_fu_260);

assign select_ln203_81_fu_1264_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_39_0_V_w_fu_248 : trunc_ln703_fu_989_p1);

assign select_ln203_82_fu_1233_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_40_1_V_w_fu_280);

assign select_ln203_83_fu_1240_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_40_0_V_w_fu_272 : trunc_ln703_fu_989_p1);

assign select_ln203_84_fu_1209_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_41_0_V_w_fu_276 : trunc_ln703_fu_989_p1);

assign select_ln203_85_fu_1216_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_41_1_V_w_fu_268);

assign select_ln203_86_fu_1185_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_42_0_V_w_fu_264 : trunc_ln703_fu_989_p1);

assign select_ln203_87_fu_1192_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_42_1_V_w_fu_256);

assign select_ln203_88_fu_1161_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_43_0_V_w_fu_252 : trunc_ln703_fu_989_p1);

assign select_ln203_89_fu_1168_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_43_1_V_w_fu_244);

assign select_ln203_8_fu_2121_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_3_1_V_wr_fu_472);

assign select_ln203_90_fu_1137_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_44_0_V_w_fu_240 : trunc_ln703_fu_989_p1);

assign select_ln203_91_fu_1144_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_44_1_V_w_fu_232);

assign select_ln203_92_fu_1113_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_45_0_V_w_fu_228 : trunc_ln703_fu_989_p1);

assign select_ln203_93_fu_1120_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_45_1_V_w_fu_220);

assign select_ln203_94_fu_1089_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_46_0_V_w_fu_216 : trunc_ln703_fu_989_p1);

assign select_ln203_95_fu_1096_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_46_1_V_w_fu_208);

assign select_ln203_96_fu_1065_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_47_0_V_w_fu_204 : trunc_ln703_fu_989_p1);

assign select_ln203_97_fu_1072_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_47_1_V_w_fu_196);

assign select_ln203_98_fu_1041_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_48_0_V_w_fu_192 : trunc_ln703_fu_989_p1);

assign select_ln203_99_fu_1048_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? trunc_ln703_fu_989_p1 : norm_data_48_1_V_w_fu_184);

assign select_ln203_9_fu_2128_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_3_0_V_wr_fu_460 : trunc_ln703_fu_989_p1);

assign select_ln203_fu_2217_p3 = ((trunc_ln203_reg_3517_pp0_iter39_reg[0:0] === 1'b1) ? norm_data_51_0_V_w_fu_156 : trunc_ln703_fu_989_p1);

assign std_in_V_address0 = zext_ln742_fu_938_p1;

assign trunc_ln203_fu_955_p1 = i_0_reg_603[0:0];

assign trunc_ln703_fu_989_p1 = grp_fu_983_p2[20:0];

assign zext_ln742_fu_938_p1 = i_0_reg_603;

endmodule //normalize_wlo_218
