// Seed: 785548457
`timescale 1 ps / 1ps
module module_0;
  logic id_1;
  logic id_2;
  assign id_2 = 1'b0;
  assign id_2 = id_2;
endmodule
