# aclk {FREQ_HZ 9.9999e+07 CLK_DOMAIN base_processing_system7_0_0_FCLK_CLK1 PHASE 0.000}
# Clock Domain: base_processing_system7_0_0_FCLK_CLK1
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
