INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lucas/Desktop/fpga/adder4bit/lab_1.srcs/sources_1/new/adder4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lucas/Desktop/fpga/adder4bit/lab_1.srcs/sources_1/new/adder4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucas/Desktop/fpga/adder4bit/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
