Synthesis report for project top_soc
Generated at: Jan 09, 2023 13:01:56
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : top_soc
### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###

"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v:1088)
"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'RegFilePlugin_regFile'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:8649)
"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'logic_ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:13452)
"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'logic_ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:13166)
"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'logic_ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:12359)
"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'logic_ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:12200)
"MEM|SYN-0655" : Mapping into logic memory block 'soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo/logic_ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:13452)
"MEM|SYN-0655" : Mapping into logic memory block 'soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo/logic_ram'. (/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v:13452)
### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 236
Total number of FFs with enable signals: 3090
CE signal <i136/n11>, number of controlling flip flops: 2
CE signal <apb_slave_0/n1107>, number of controlling flip flops: 32
CE signal <apb_slave_0/actRead>, number of controlling flip flops: 32
CE signal <apb_slave_0/slaveReg[1][0]>, number of controlling flip flops: 32
CE signal <i136/n14>, number of controlling flip flops: 2
CE signal <apb_slave_0/n949>, number of controlling flip flops: 32
CE signal <apb_slave_0/n981>, number of controlling flip flops: 32
CE signal <ceg_net33>, number of controlling flip flops: 32
CE signal <intr_s0/equal_12/n71>, number of controlling flip flops: 5
CE signal <axi_awvalid>, number of controlling flip flops: 1
CE signal <ceg_net72>, number of controlling flip flops: 11
CE signal <axi_arvalid>, number of controlling flip flops: 1
CE signal <ceg_net96>, number of controlling flip flops: 2
CE signal <axi_slave_0/equal_20/n5>, number of controlling flip flops: 40
CE signal <i136/n9>, number of controlling flip flops: 2
CE signal <i136/n10>, number of controlling flip flops: 2
CE signal <i137/n8>, number of controlling flip flops: 2
CE signal <i137/n10>, number of controlling flip flops: 2
CE signal <i137/n11>, number of controlling flip flops: 2
CE signal <i137/n7>, number of controlling flip flops: 2
CE signal <i137/n9>, number of controlling flip flops: 2
CE signal <i136/n12>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/when_ClockDomainGenerator_l77_1>, number of controlling flip flops: 6
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_dBus_cmd_rValid>, number of controlling flip flops: 70
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_dBus_cmd_s2mPipe_ready>, number of controlling flip flops: 71
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rValid>, number of controlling flip flops: 31
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_ready>, number of controlling flip flops: 32
CE signal <axi_rready>, number of controlling flip flops: 34
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 50
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready>, number of controlling flip flops: 51
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_cmd_rValid>, number of controlling flip flops: 60
CE signal <soc_inst/u_EfxSapphireSoc/_zz_system_bmbPeripheral_bmb_rsp_valid_1>, number of controlling flip flops: 35
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 28
CE signal <soc_inst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1>, number of controlling flip flops: 30
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 26
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 42
CE signal <soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bus_rsp_ready>, number of controlling flip flops: 14
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu_dBus_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/n9629>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/userInterruptA_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu_iBus_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_decoder_io_outputs_2_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_decoder_io_outputs_1_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_input_rsp_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_2_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_3_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_4_cmd_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_interrupts_0_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_interrupts_0_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_interrupts_1_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9630>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9631>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9632>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9633>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9634>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9635>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/n9636>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/when_ClockDomainGenerator_l77>, number of controlling flip flops: 12
CE signal <soc_inst/u_EfxSapphireSoc/n9452>, number of controlling flip flops: 7
CE signal <ceg_net425>, number of controlling flip flops: 1
CE signal <ceg_net430>, number of controlling flip flops: 2
CE signal <ceg_net440>, number of controlling flip flops: 1
CE signal <ceg_net475>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22082>, number of controlling flip flops: 3
CE signal <ceg_net1312>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22066>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22068>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_pipelineLiberator_active>, number of controlling flip flops: 1
CE signal <ceg_net496>, number of controlling flip flops: 1
CE signal <ceg_net501>, number of controlling flip flops: 1
CE signal <ceg_net504>, number of controlling flip flops: 32
CE signal <ceg_net507>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/equal_1096/n11>, number of controlling flip flops: 1
CE signal <n8217>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22104>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_arbitration_haltItself>, number of controlling flip flops: 181
CE signal <ceg_net517>, number of controlling flip flops: 34
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n29781>, number of controlling flip flops: 5
CE signal <ceg_net520>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_hadException>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_arbitration_isStuck>, number of controlling flip flops: 223
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22110>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22113>, number of controlling flip flops: 32
CE signal <ceg_net523>, number of controlling flip flops: 32
CE signal <ceg_net529>, number of controlling flip flops: 1
CE signal <ceg_net534>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22122>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_DebugPlugin_l225>, number of controlling flip flops: 1
CE signal <ceg_net539>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/bmbDecoder_4_io_outputs_0_cmd_valid>, number of controlling flip flops: 1
CE signal <ceg_net545>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_Fetcher_l161>, number of controlling flip flops: 30
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/when_Stream_l1150>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/n435>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/n436>, number of controlling flip flops: 32
CE signal <ceg_net468>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready>, number of controlling flip flops: 30
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_arbitration_isStuck>, number of controlling flip flops: 30
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31620>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n29778>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>, number of controlling flip flops: 30
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/jtag_writeArea_valid>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/flowCCByToggle_1/outputArea_flow_valid>, number of controlling flip flops: 2
CE signal <n10370>, number of controlling flip flops: 33
CE signal <ceg_net1113>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/n391>, number of controlling flip flops: 2
CE signal <ceg_net1118>, number of controlling flip flops: 1
CE signal <ceg_net1136>, number of controlling flip flops: 34
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge_io_remote_cmd_valid>, number of controlling flip flops: 1
CE signal <ceg_net1226>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n551>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n555>, number of controlling flip flops: 8
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n552>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n557>, number of controlling flip flops: 60
CE signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_arbiter_io_output_cmd_valid>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo/when_Stream_l1037>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/cmdFork_fire>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/dataFork_fire>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/io_input_cmd_fire>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo_io_pop_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo_io_pop_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/when_BmbToAxi4Bridge_l83>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/when_BmbToAxi4Bridge_l41>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/when_BmbToAxi4Bridge_l41_1>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo_io_pop_rValid>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo_io_pop_rValid>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/rspSelLock>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo/when_Stream_l1037>, number of controlling flip flops: 1
CE signal <ceg_net1243>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_decoder/when_BmbDecoder_l56>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_decoder/logic_input_fire>, number of controlling flip flops: 2
CE signal <ceg_net1248>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/bmbDecoder_4/when_BmbDecoder_l56>, number of controlling flip flops: 1
CE signal <ceg_net1253>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/io_input_cmd_rValid>, number of controlling flip flops: 57
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/io_input_cmd_fire>, number of controlling flip flops: 8
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/when_BmbDecoder_l56>, number of controlling flip flops: 7
CE signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/logic_input_fire>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_clint_logic/n1054>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_clint_logic_io_bus_cmd_ready>, number of controlling flip flops: 36
CE signal <soc_inst/u_EfxSapphireSoc/system_clint_logic/n1055>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_clint_logic/n1056>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/n894>, number of controlling flip flops: 6
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/n726>, number of controlling flip flops: 2
CE signal <ceg_net1258>, number of controlling flip flops: 1
CE signal <ceg_net1263>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/when_UartCtrl_l155>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/n723>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_cmd_ready>, number of controlling flip flops: 31
CE signal <ceg_net1266>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/when_UartCtrlRx_l69>, number of controlling flip flops: 7
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/clockDivider_tickReg>, number of controlling flip flops: 4
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/sampler_tick>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n834>, number of controlling flip flops: 1
CE signal <ceg_net1269>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n767>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n766>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n765>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n764>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n763>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n762>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n836>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/bridge_write_streamUnbuffered_queueWithOccupancy/when_Stream_l1037>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1_io_read_queueWithOccupancy/when_Stream_l1037>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/n728>, number of controlling flip flops: 20
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_valid>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_s2mPipe_ready>, number of controlling flip flops: 12
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n788>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n789>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_cmd_ready>, number of controlling flip flops: 24
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_rValid>, number of controlling flip flops: 11
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n916>, number of controlling flip flops: 4
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n917>, number of controlling flip flops: 12
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n881>, number of controlling flip flops: 12
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n892>, number of controlling flip flops: 12
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n903>, number of controlling flip flops: 12
CE signal <ceg_net1308>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n478>, number of controlling flip flops: 3
CE signal <ceg_net1280>, number of controlling flip flops: 1
CE signal <i137/n12>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1037>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl_io_rsp_queueWithOccupancy/when_Stream_l1037>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/n470>, number of controlling flip flops: 3
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic_io_ctrl_cmd_ready>, number of controlling flip flops: 36
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/n613>, number of controlling flip flops: 8
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/n614>, number of controlling flip flops: 32
CE signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/timer_1_io_tick>, number of controlling flip flops: 33
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/n443>, number of controlling flip flops: 4
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/n446>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/n448>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/n450>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/n452>, number of controlling flip flops: 2
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_cmd_ready>, number of controlling flip flops: 8
CE signal <soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/n455>, number of controlling flip flops: 4
CE signal <ceg_net1284>, number of controlling flip flops: 1
CE signal <soc_inst/u_EfxSapphireSoc/io_apbSlave_0_logic/bmbBuffer_rsp_ready>, number of controlling flip flops: 36
CE signal <i137/n13>, number of controlling flip flops: 2
CE signal <i137/n14>, number of controlling flip flops: 2
CE signal <i136/n13>, number of controlling flip flops: 2
CE signal <i136/n7>, number of controlling flip flops: 2
CE signal <i136/n8>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net2>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6787>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n1375>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1892>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 29
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net11>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net83>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2773>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n2788>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n2986>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3638>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3653>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3851>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n4503>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4518>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n4716>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/ceg_net263>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n352>, number of controlling flip flops: 15
CE signal <edb_top_inst/la0/la_biu_inst/n1263>, number of controlling flip flops: 14
CE signal <edb_top_inst/ceg_net345>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 14
CE signal <edb_top_inst/la0/la_biu_inst/n2001>, number of controlling flip flops: 14
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 14
CE signal <edb_top_inst/ceg_net355>, number of controlling flip flops: 30
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n747>, number of controlling flip flops: 1
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 68
Total number of FFs with set/reset signals: 1316
SR signal <io_systemReset>, number of controlling flip flops: 239
SR signal <n7_2>, number of controlling flip flops: 2
SR signal <soc_inst/u_EfxSapphireSoc/debugCd_logic_outputReset>, number of controlling flip flops: 21
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_debugReset>, number of controlling flip flops: 2
SR signal <soc_inst/u_EfxSapphireSoc/systemCd_logic_inputResetTrigger>, number of controlling flip flops: 6
SR signal <soc_inst/u_EfxSapphireSoc/n9459>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/systemCd_logic_outputReset>, number of controlling flip flops: 356
SR signal <soc_inst/u_EfxSapphireSoc/n9460>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9461>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9462>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9463>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9465>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9466>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9467>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9468>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9469>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9470>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9471>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9472>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9473>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9474>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9475>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9476>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9477>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9478>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9479>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9480>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9481>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/n9482>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/bufferCC_6_io_dataOut>, number of controlling flip flops: 12
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22087>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22135>, number of controlling flip flops: 6
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22095>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22098>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22099>, number of controlling flip flops: 3
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31704>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_MulPlugin_l70>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_arbitration_haltItself>, number of controlling flip flops: 33
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/BranchPlugin_branchExceptionPort_valid>, number of controlling flip flops: 3
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n22131>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n29774>, number of controlling flip flops: 1
SR signal <n10370>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n553>, number of controlling flip flops: 2
SR signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_arbiter/memory_arbiter/n123>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n788>, number of controlling flip flops: 2
SR signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n790>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n791>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n792>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_bridge_bmb_arbiter/memory_arbiter_io_chosenOH[0]>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/n1052>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/n736>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/n737>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n481>, number of controlling flip flops: 7
SR signal <soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n760>, number of controlling flip flops: 3
SR signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/n790>, number of controlling flip flops: 5
SR signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n488>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n487>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/timer_reset>, number of controlling flip flops: 12
SR signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/prescaler_1/when_Prescaler_l17>, number of controlling flip flops: 8
SR signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/timer_1_io_clear>, number of controlling flip flops: 32
SR signal <soc_inst/u_EfxSapphireSoc/system_userTimer_0_logic/timer_1/n248>, number of controlling flip flops: 1
SR signal <soc_inst/u_EfxSapphireSoc/_zz_system_cores_0_externalInterrupt_plic_target_bestRequest_priority_18>, number of controlling flip flops: 2
SR signal <jtag_inst2_RESET>, number of controlling flip flops: 417
SR signal <edb_top_inst/la0/n2732>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 26
SR signal <edb_top_inst/la0/n7271>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 29
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n873>, number of controlling flip flops: 43
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'axi_slave_0/genblk1[1].user_ram/ram' WE[1] tied off to 0.
Memory instance 'axi_slave_0/genblk1[2].user_ram/ram' WE[1] tied off to 0.
Memory instance 'axi_slave_0/genblk1[3].user_ram/ram' WE[1] tied off to 0.
Memory instance 'axi_slave_0/genblk1[0].user_ram/ram' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$2' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$d12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$d12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$d12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$b12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$c12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$2' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$e12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$c12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$2' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$e12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$c12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$2' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$e12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$c12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$d12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$e12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$f12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$g1' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$b12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$f12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$g1' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$b12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$f12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$g1' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$b12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$f12' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$g1' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1_io_read_queueWithOccupancy/logic_ram' WE[1] tied off to 0.
Memory instance 'soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl_io_rsp_queueWithOccupancy/logic_ram' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2139/i2
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2119/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (555)" removed instance : axi_slave_0/dff_110/i1
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (555)" representative instance : axi_slave_0/dff_108/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (555)" removed instance : axi_slave_0/dff_109/i2
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (555)" representative instance : axi_slave_0/dff_108/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (458)" removed instance : axi_slave_0/dff_55/i2
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (458)" representative instance : axi_slave_0/dff_56/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11629)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_1784/i1
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11629)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_1784/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i2148
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i2149
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2119/i6
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i2136
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2111/i2
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2111/i1
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" removed instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i1
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (11952)" representative instance : soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i982
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i977
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (458)" removed instance : axi_slave_0/dff_54/i1
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/design_modules.v (458)" representative instance : axi_slave_0/dff_56/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i989
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i984
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i1009
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i1004
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i1035
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i1030
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (5830)" removed instance : soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/i226
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (5830)" representative instance : soc_inst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/i221
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg/debug_top.v (4095)" removed instance : edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3919)" representative instance : soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/dff_178/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg/debug_top.v (4095)" removed instance : edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3919)" representative instance : soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/dff_178/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg/debug_top.v (4095)" removed instance : edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3919)" representative instance : soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/dff_178/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg/debug_top.v (4095)" removed instance : edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3919)" representative instance : soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic/dff_178/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i1017
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i1012
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i1049
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i1045
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i1061
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i1057
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" removed instance : soc_inst/u_EfxSapphireSoc/i1068
@ "/home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/sapphire_soc_no_cache.v (3193)" representative instance : soc_inst/u_EfxSapphireSoc/i1064
FF Output: axi_slave_0/awsizeReg[0](=0)
FF Output: axi_slave_0/arsizeReg[0](=0)
FF Output: axi_slave_0/awlenReg[1](=0)
FF Output: axi_slave_0/awlenReg[2](=0)
FF Output: axi_slave_0/awlenReg[3](=0)
FF Output: axi_slave_0/awlenReg[4](=0)
FF Output: axi_slave_0/awlenReg[5](=0)
FF Output: axi_slave_0/awlenReg[6](=0)
FF Output: axi_slave_0/awlenReg[7](=0)
FF Output: axi_slave_0/awsizeReg[2](=0)
FF Output: axi_slave_0/awburstReg[1](=0)
FF Output: axi_slave_0/arlenReg[1](=0)
FF Output: axi_slave_0/arlenReg[2](=0)
FF Output: axi_slave_0/arlenReg[3](=0)
FF Output: axi_slave_0/arlenReg[4](=0)
FF Output: axi_slave_0/arlenReg[5](=0)
FF Output: axi_slave_0/arlenReg[6](=0)
FF Output: axi_slave_0/arlenReg[7](=0)
FF Output: axi_slave_0/arsizeReg[2](=0)
FF Output: axi_slave_0/arburstReg[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_fetchPc_pcReg[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rData_fragment_address[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rData_fragment_opcode[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1(=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_payload[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_injector_decodeInput_payload_pc[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_to_execute_PC[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_PC[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_to_writeBack_PC[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_BRANCH_CALC[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_fetchPc_pcReg[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_payload[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_injector_decodeInput_payload_pc[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_to_execute_PC[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_PC[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_to_writeBack_PC[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[10](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[11](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[12](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[13](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[14](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[10](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[11](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[12](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[13](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[14](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[15](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[25](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[26](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[27](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[28](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[29](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[30](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[4](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[5](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[6](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[7](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[8](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[9](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[10](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[11](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[12](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[13](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[14](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[15](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[16](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[17](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[18](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[19](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[20](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[21](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[22](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[23](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[24](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[25](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[26](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[27](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[28](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[29](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[30](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[31](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rData_fragment_address[1](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[10](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[11](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[12](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[13](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[14](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[5](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[6](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[7](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[8](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[9](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[10](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[11](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[14](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[15](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[17](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[18](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[20](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[21](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[22](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[23](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[24](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[25](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[26](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[27](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[28](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[29](=0)
FF Output: soc_inst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_rData_fragment_address[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_rData_fragment_opcode[0](=0)
FF Output: soc_inst/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_rData_fragment_address[1](=0)
FF instance: axi_slave_0/awaddr_base[15]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[14]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[0]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[13]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[12]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[11]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[10]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[9]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[8]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[7]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[16]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[6]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[5]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[4]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[3]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[2]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[1]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[0]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[17]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[18]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[19]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[20]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[21]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[22]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[23]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[24]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[25]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[26]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[27]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[28]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[29]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[30]~FF(unreachable)
FF instance: axi_slave_0/awaddr_base[31]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[11]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[12]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[13]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[14]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[15]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[16]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[17]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[18]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[19]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[20]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[21]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[22]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[23]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[24]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[25]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[26]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[27]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[28]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[29]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[30]~FF(unreachable)
FF instance: axi_slave_0/awaddrReg[31]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[1]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[2]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[3]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[4]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[5]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[6]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[7]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[8]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[9]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[10]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[11]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[12]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[13]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[14]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[15]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[16]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[17]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[18]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[19]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[20]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[21]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[22]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[23]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[24]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[25]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[26]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[27]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[28]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[29]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[30]~FF(unreachable)
FF instance: axi_slave_0/araddr_base[31]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[11]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[12]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[13]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[14]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[15]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[16]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[17]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[18]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[19]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[20]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[21]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[22]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[23]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[24]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[25]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[26]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[27]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[28]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[29]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[30]~FF(unreachable)
FF instance: axi_slave_0/araddrReg[31]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[0]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[0]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[1]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[2]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[3]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[4]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[5]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[6]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[7]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[8]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[9]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[10]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[11]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[12]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[13]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[14]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[15]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[16]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[17]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[18]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[19]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[20]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[21]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[22]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[23]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[24]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[25]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[26]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[27]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[28]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[29]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[30]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[31]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[32]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[33]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[34]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[35]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[36]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[37]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[38]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[39]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[40]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[41]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[42]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[43]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[44]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[45]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[46]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[47]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[48]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[49]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[50]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[51]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[52]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[53]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[54]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[55]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[56]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[57]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[58]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[59]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[60]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[61]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[62]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_mcycle[63]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[1]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[2]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[3]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[4]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[5]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[6]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[7]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[8]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[9]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[10]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[11]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[12]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[13]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[14]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[15]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[16]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[17]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[18]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[19]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[20]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[21]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[22]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[23]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[24]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[25]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[26]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[27]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[28]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[29]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[30]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[31]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[32]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[33]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[34]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[35]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[36]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[37]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[38]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[39]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[40]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[41]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[42]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[43]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[44]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[45]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[46]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[47]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[48]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[49]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[50]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[51]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[52]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[53]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[54]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[55]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[56]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[57]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[58]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[59]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[60]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[61]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[62]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[63]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[11]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[12]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[13]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[14]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[15]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[16]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[17]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[18]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[19]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[20]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[21]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[22]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[23]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[24]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[25]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[26]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[27]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[28]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[29]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[30]~FF(unreachable)
FF instance: soc_inst/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[31]~FF(unreachable)
FF instance: axi_awaddr[11]~FF(unreachable)
FF instance: axi_awaddr[12]~FF(unreachable)
FF instance: axi_awaddr[13]~FF(unreachable)
FF instance: axi_awaddr[14]~FF(unreachable)
FF instance: axi_awaddr[15]~FF(unreachable)
FF instance: axi_awaddr[16]~FF(unreachable)
FF instance: axi_awaddr[17]~FF(unreachable)
FF instance: axi_awaddr[18]~FF(unreachable)
FF instance: axi_awaddr[19]~FF(unreachable)
FF instance: axi_awaddr[20]~FF(unreachable)
FF instance: axi_awaddr[21]~FF(unreachable)
FF instance: axi_awaddr[22]~FF(unreachable)
FF instance: axi_awaddr[23]~FF(unreachable)
FF instance: axi_awaddr[24]~FF(unreachable)
FF instance: axi_awaddr[25]~FF(unreachable)
FF instance: axi_awaddr[26]~FF(unreachable)
FF instance: axi_awaddr[27]~FF(unreachable)
FF instance: axi_awaddr[28]~FF(unreachable)
FF instance: axi_awaddr[29]~FF(unreachable)
FF instance: axi_awaddr[30]~FF(unreachable)
FF instance: axi_awaddr[31]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
top_soc:top_soc                                                  3796(0)       15(0)      790(0)     4614(1)      0(0)     70(0)      4(0)
 +apb_slave_0:apb3_slave                                        195(195)        0(0)        0(0)    109(109)      0(0)      0(0)      0(0)
 +intr_s0:timer_start(MHZ=100,SECOND=10,PULSE=1)                  45(45)        1(1)      39(39)      54(54)      0(0)      0(0)      0(0)
 +axi_slave_0:axi4_slave                                          68(28)        0(0)      22(22)      64(64)      0(0)      4(0)      0(0)
  +genblk1[0].user_ram:ext_mem(DATA_WIDTH=10)                     10(10)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +genblk1[1].user_ram:ext_mem(DATA_WIDTH=10)                     10(10)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +genblk1[2].user_ram:ext_mem(DATA_WIDTH=10)                     10(10)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +genblk1[3].user_ram:ext_mem(DATA_WIDTH=10)                     10(10)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
 +soc_inst:sapphire_soc_no_cache                                 2896(0)        2(0)      615(0)     3579(0)      0(0)     40(0)      4(0)
  +u_EfxSapphireSoc:EfxSapphireSoc_4fa4d9d985cd43beaba128...   2896(688)        2(0)     615(16)   3579(411)      0(0)     40(0)      4(0)
   +bufferCC_6:BufferCC_2_4fa4d9d985cd43beaba128f90ce51c31          2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +bufferCC_7:BufferCC_3_4fa4d9d985cd43beaba128f90ce51c31          2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +system_cores_0_logic_cpu:VexRiscv_4fa4d9d985cd43beaba...  1179(1112)        0(0)    335(335)  1988(1946)      0(0)      4(4)      4(4)
    +IBusSimplePlugin_rspJoin_rspBuffer_c:StreamFifoLowLa...      67(67)        0(0)        0(0)      42(42)      0(0)      0(0)      0(0)
   +system_hardJtag_debug_logic_jtagBridge:JtagBridgeNoTa...      81(74)        1(0)        0(0)      47(45)      0(0)      0(0)      0(0)
    +flowCCByToggle_1:FlowCCByToggle_4fa4d9d985cd43beaba1...        7(7)        1(1)        0(0)        2(2)      0(0)      0(0)      0(0)
   +system_hardJtag_debug_logic_debugger:SystemDebugger_4...      73(73)        1(1)        0(0)      25(25)      0(0)      0(0)      0(0)
   +bufferCC_8:BufferCC_5_4fa4d9d985cd43beaba128f90ce51c31          2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +system_bridge_bmb_arbiter:BmbArbiter_4fa4d9d985cd43be...        3(0)        0(0)        0(0)       95(0)      0(0)      0(0)      0(0)
    +memory_arbiter:StreamArbiter_4fa4d9d985cd43beaba128f...        3(3)        0(0)        0(0)      95(95)      0(0)      0(0)      0(0)
   +system_axiA_logic_bmbToAxiBridge:BmbToAxi4SharedBridg...      71(19)        0(0)        0(0)     100(31)      0(0)      0(0)      0(0)
    +writeCmdInfo_fifo:StreamFifo_4fa4d9d985cd43beaba128f...      26(26)        0(0)        0(0)      34(34)      0(0)      0(0)      0(0)
    +readCmdInfo_fifo:StreamFifo_4fa4d9d985cd43beaba128f9...      26(26)        0(0)        0(0)      35(35)      0(0)      0(0)      0(0)
   +system_bridge_bmb_decoder:BmbDecoder_1_4fa4d9d985cd43...      13(13)        0(0)      15(15)      73(73)      0(0)      0(0)      0(0)
   +bmbDecoder_4:BmbDecoder_2_4fa4d9d985cd43beaba128f90ce...        9(9)        0(0)      15(15)      13(13)      0(0)      0(0)      0(0)
   +system_ramA_logic:BmbOnChipRam_4fa4d9d985cd43beaba128...        3(3)        0(0)        0(0)        4(4)      0(0)    32(32)      0(0)
   +system_bmbPeripheral_bmb_decoder:BmbDecoder_3_4fa4d9d...      80(80)        0(0)        0(0)    141(141)      0(0)      0(0)      0(0)
   +system_clint_logic:BmbClint_4fa4d9d985cd43beaba128f90...    166(166)        0(0)      63(63)    167(167)      0(0)      0(0)      0(0)
   +system_uart_0_io_logic:BmbUartCtrl_4fa4d9d985cd43beab...     162(64)        0(0)       71(0)     186(45)      0(0)      2(0)      0(0)
    +uartCtrl_1:UartCtrl_4fa4d9d985cd43beaba128f90ce51c31         66(21)        0(0)      27(21)     108(30)      0(0)      0(0)      0(0)
     +tx:UartCtrlTx_4fa4d9d985cd43beaba128f90ce51c31              11(11)        0(0)        0(0)      30(30)      0(0)      0(0)      0(0)
     +rx:UartCtrlRx_4fa4d9d985cd43beaba128f90ce51c31              34(32)        0(0)        6(6)      48(48)      0(0)      0(0)      0(0)
      +io_rxd_buffercc:BufferCC_4fa4d9d985cd43beaba128f90...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +bridge_write_streamUnbuffered_queueWithOccupancy:Str...      16(16)        0(0)      22(22)      18(18)      0(0)      1(1)      0(0)
    +uartCtrl_1_io_read_queueWithOccupancy:StreamFifo_2_4...      16(16)        0(0)      22(22)      15(15)      0(0)      1(1)      0(0)
   +system_spi_0_io_logic:BmbSpiXdrMasterCtrl_4fa4d9d985c...    171(103)        0(0)       61(0)     182(83)      0(0)      2(0)      0(0)
    +ctrl:TopLevel_4fa4d9d985cd43beaba128f90ce51c31               32(32)        0(0)      11(11)      69(69)      0(0)      0(0)      0(0)
    +mapping_cmdLogic_streamUnbuffered_queueWithAvailabil...      18(18)        0(0)      25(25)      15(15)      0(0)      1(1)      0(0)
    +ctrl_io_rsp_queueWithOccupancy:StreamFifo_5_4fa4d9d9...      18(18)        0(0)      25(25)      15(15)      0(0)      1(1)      0(0)
   +system_userTimer_0_logic:EfxTimerCtrl_4fa4d9d985cd43b...     120(79)        0(0)       39(0)     103(73)      0(0)      0(0)      0(0)
    +prescaler_1:Prescaler_4fa4d9d985cd43beaba128f90ce51c31         8(8)        0(0)        7(7)        6(6)      0(0)      0(0)      0(0)
    +timer_1:Timer_4fa4d9d985cd43beaba128f90ce51c31               33(33)        0(0)      32(32)      24(24)      0(0)      0(0)      0(0)
   +system_gpio_0_io_logic:BmbGpio2_4fa4d9d985cd43beaba12...      34(34)        0(0)        0(0)      33(33)      0(0)      0(0)      0(0)
   +io_apbSlave_0_logic:BmbToApb3Bridge_4fa4d9d985cd43bea...      37(37)        0(0)        0(0)      11(11)      0(0)      0(0)      0(0)
 +edb_top_inst:edb_top                                          592(592)      12(12)    114(114)    807(807)      0(0)    26(26)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
          -----     ----------     ----------   ------------    -----------
   io_systemClk           3336             15            140              0
 jtag_inst1_TCK             43              0              0              0
 jtag_inst2_TCK            417              0              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Titanium
device : Ti60F225
project : top_soc
root : top_soc
I : /home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit
output-dir : /home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/outflow
work-dir : /home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg
write-efx-verilog : /home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg/soc.dbg.map.v
binary-db : /home/manoj/Documents/works/efinity_1/ip/sapphire_soc_no_cache/Ti60F225_devkit/work_dbg/soc.dbg.vdb
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 320
max-dsp-cascade : 16
max_mult : -1
max_ram : -1
seq_opt : 0
retiming : 0
mode : speed
num_srl : -1

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	25
OUTPUT PORTS    : 	20

EFX_ADD         : 	790
EFX_LUT4        : 	4614
   1-2  Inputs  : 	773
   3    Inputs  : 	1800
   4    Inputs  : 	2041
EFX_DSP48       : 	4
EFX_FF          : 	3796
EFX_SRL8        : 	15
EFX_RAM10       : 	70
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 37s
Elapsed synthesis time : 38s
