

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Tue May 13 16:16:33 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    66574|    66574|  0.666 ms|  0.666 ms|  66564|  66564|  loop auto-rewind stp(delay=9 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_i_loop_j_loop_k  |    66572|    66572|        12|          3|          1|  22188|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   4|      -|      -|    -|
|Expression       |        -|   -|      0|    323|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        8|   0|    314|    357|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    204|    -|
|Register         |        -|   -|    509|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        8|   4|    823|   1044|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        6|   5|      2|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U          |BUS1_s_axi         |        8|   0|  314|  316|    0|
    |mul_8ns_8s_16_1_1_U1  |mul_8ns_8s_16_1_1  |        0|   0|    0|   41|    0|
    +----------------------+-------------------+---------+----+-----+-----+-----+
    |Total                 |                   |        8|   0|  314|  357|    0|
    +----------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------------+--------------------------------------+---------------------+
    |                 Instance                |                Module                |      Expression     |
    +-----------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2  |ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_7ns_7ns_7ns_13_4_1_U3         |mac_muladd_7ns_7ns_7ns_13_4_1         |         i0 * i1 + i2|
    |mac_muladd_8ns_8s_16s_17_4_1_U4          |mac_muladd_8ns_8s_16s_17_4_1          |         i0 + i1 * i2|
    |mac_muladd_8ns_8s_17s_18_4_1_U5          |mac_muladd_8ns_8s_17s_18_4_1          |         i0 + i1 * i2|
    +-----------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |acc_2_fu_575_p2           |         +|   0|  0|  28|          21|          21|
    |add_ln24_fu_395_p2        |         +|   0|  0|  20|          15|           1|
    |add_ln26_1_fu_401_p2      |         +|   0|  0|  14|           9|           1|
    |add_ln38_2_fu_482_p2      |         +|   0|  0|  13|           4|           2|
    |add_ln38_fu_471_p2        |         +|   0|  0|  11|           3|           1|
    |i_fu_336_p2               |         +|   0|  0|  14|           7|           1|
    |image_1d_idx_1_fu_510_p2  |         +|   0|  0|  14|          13|           1|
    |image_1d_idx_2_fu_492_p2  |         +|   0|  0|  14|          13|           2|
    |j_2_fu_367_p2             |         +|   0|  0|  14|           7|           1|
    |k_fu_384_p2               |         +|   0|  0|  10|           2|           1|
    |sub_ln35_fu_457_p2        |         -|   0|  0|  13|           4|           4|
    |and_ln24_fu_301_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_635          |       and|   0|  0|   2|           1|           1|
    |ap_condition_639          |       and|   0|  0|   2|           1|           1|
    |ap_condition_644          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_421_p2       |      icmp|   0|  0|  20|          15|          15|
    |icmp_ln26_fu_415_p2       |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln31_fu_389_p2       |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln44_fu_591_p2       |      icmp|   0|  0|  14|          13|           1|
    |empty_14_fu_619_p2        |        or|   0|  0|   2|           1|           1|
    |empty_fu_315_p2           |        or|   0|  0|   2|           1|           1|
    |acc_1_mid2_fu_566_p3      |    select|   0|  0|  21|           1|          21|
    |acc_sat_1_fu_624_p3       |    select|   0|  0|   8|           1|           8|
    |acc_sat_fu_612_p3         |    select|   0|  0|   2|           1|           2|
    |grp_fu_633_p1             |    select|   0|  0|   7|           1|           7|
    |j_fu_373_p3               |    select|   0|  0|   7|           1|           7|
    |k_mid2_fu_321_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_559_p3   |    select|   0|  0|  21|           1|          21|
    |select_ln24_fu_359_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln26_1_fu_407_p3   |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_295_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 323|         154|         142|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |acc_121_fu_138                        |   9|          2|   21|         42|
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln2623_phi_fu_225_p4  |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3122_phi_fu_236_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i17_load             |   9|          2|    7|         14|
    |ap_sig_allocacmp_i_124_load           |   9|          2|    7|         14|
    |ap_sig_allocacmp_k20_load             |   9|          2|    2|          4|
    |i17_fu_122                            |   9|          2|    7|         14|
    |i_124_fu_142                          |   9|          2|    7|         14|
    |icmp_ln2623_reg_222                   |   9|          2|    1|          2|
    |image_in_address0_local               |  20|          4|   13|         52|
    |indvar_flatten1316_fu_118             |   9|          2|   15|         30|
    |indvar_flatten18_fu_126               |   9|          2|    9|         18|
    |j19_fu_130                            |   9|          2|    7|         14|
    |k20_fu_134                            |   9|          2|    2|          4|
    |weights_address0_local                |  20|          4|    4|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 204|         44|  108|        252|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_121_fu_138                    |  21|   0|   21|          0|
    |acc_2_reg_852                     |  21|   0|   21|          0|
    |acc_reg_719                       |  21|   0|   21|          0|
    |and_ln24_reg_725                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i17_fu_122                        |   7|   0|    7|          0|
    |i_124_fu_142                      |   7|   0|    7|          0|
    |i_2_reg_731                       |   7|   0|    7|          0|
    |icmp_ln24_reg_766                 |   1|   0|    1|          0|
    |icmp_ln2623_reg_222               |   1|   0|    1|          0|
    |icmp_ln26_reg_761                 |   1|   0|    1|          0|
    |icmp_ln31_reg_756                 |   1|   0|    1|          0|
    |icmp_ln44_reg_858                 |   1|   0|    1|          0|
    |image_1d_idx_reg_776              |  13|   0|   13|          0|
    |image_out_addr_reg_807            |  13|   0|   13|          0|
    |indvar_flatten1316_fu_118         |  15|   0|   15|          0|
    |indvar_flatten18_fu_126           |   9|   0|    9|          0|
    |j19_fu_130                        |   7|   0|    7|          0|
    |k20_fu_134                        |   2|   0|    2|          0|
    |k_mid2_reg_738                    |   2|   0|    2|          0|
    |reg_243                           |   8|   0|    8|          0|
    |sub_ln35_reg_770                  |   4|   0|    4|          0|
    |weights_load_1_reg_792            |   8|   0|    8|          0|
    |zext_ln26_1_reg_750               |   7|   0|   13|          6|
    |acc_reg_719                       |  64|  32|   21|          0|
    |and_ln24_reg_725                  |  64|  32|    1|          0|
    |icmp_ln2623_reg_222               |  64|  32|    1|          0|
    |icmp_ln31_reg_756                 |  64|  32|    1|          0|
    |image_out_addr_reg_807            |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 509| 160|  232|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|         array|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

