+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                                                                                                                                                                                                |
|                                                                                                                                                                                                                                                |
|                        ++=====<================<======================================<====================<=================================<================<====++                                                                          |
|                        ||                                                                                                                                          ||                                                                          |
|                        vv           ++============>=======~I Bus=====>===========>======Bits 0-8==================>============>====>input for immediates          ^^                                                                          |
|                        ||           ||                                                                                                                 vv          ||                                                                          |
|                        ||           ||                                                    Data Out Bus (DO Bus) - 8 bit                                ||          ||                                                                          |
|         +--------------++----+      ^^                                   ++=======<==============++==============<=========++============<========++===++=====<====++============<=================================<================++         |
|         |    I/O Registers   |      ||                                   ||                      ||                        ||                     ||                                                                                ||         |
|         |      8 bit x4      =======++                                   vv                      vv                        vv                     vv                                                                                ||         |
|         +--------------------+      ||                        +----------||----+       +---------||-----+        +---------||-----+     +---------||-----+                                                                          ||         |
|                                     ||                        |    Ram         |       |   Registers    |        |    Disc        |     |    Stack       |                                                                          ||         |
|                                     ||                        |   256 bytes    |       |   256 bytes    |        |   256 bytes    |     |   256 bytes    |           A-Bus Also Connects to the I-Bus                               ||         |
|                                     ||   Bits 16-24           |                |       |                |        |                |     |                |       A-Bus Goes Under Memory to Index Into It                           ||         |
|                                     ++==8 bit==A Bus======>   |                |  ===  |                |  ====  |                |  =  |                |   <=========== 8 bit ==========================++                        ||         |
|                                     ||                ^^      |                |       |                |        |                |     |                |                                                ||                        ||         |
|                                     ||                ||      |                |       |                |        |                |     |                |                                                ||                        ||         |
|                                     ^^   Ptr Reg Connection   +-----------||---+       +---------||-----+        +---------||-----+     +---------||-----+                                                ||                        ||         |
|                                     ||                                    vv                     vv                        vv                     vv                        Just For Alu Registers        ||                        ||         |
|                                     ||             Bits 0-8               ||                     ||                        ||                     ||                                  |                (A Bus)                      ||         |
|                                     ++===>====input for immediates===>====++=======>=============++==========>=============++=========>===========++====++=========>============++====<====<=====Goes to Address Bus                ||         |
|                                     ||                                                           ||          Data In Bus (DI Bus) - 8 bit               ||                      ||                        ||                        ^^         |
|                                     ||                                                           vv                                                     ||                      ||                        ||                        ||         |
|                                     ||                                            +--------------||----+                                                ||                      ||                        ||                        ||         |
|                                     ++===0-8====>======>========>======>======>====    Next Page Reg   |                                                ||                      ||                        ||                        ||         |
|                                     ||                                            |       8 bit        |                                                ||                      ||                        ||                        ||         |
|                                     ||                                            +--------------||----+                                                ||                      ||                        ||                        ||         |
|                                     ++=>===Bits 8-24===>===immediates==>==++                     ||                                                     ||                      ||                        ||                        ||         |
|                                     ||                                    ||                     vv                                               +-----||------------+    +----||--------------+         ||                        ||         |
|                                     ||                                    ||                     ||                                               | Alu Left Register |    | Alu Right Register |         ||                        ||         |
|                                     ||                                    ++=>===>=16=bit====>===++==>=++                                         |       8 bit       |    |       8 bit        |    +----||--------------+         ||         |
|                                     ||                                                                 ||                                         +-----||------------+    +----||--------------+    |  Pointer Register  |         ||         |
|                                     ||                                     +--------------------+      ||                                               ||                      ||                   |       8 bit        |         ||         |
|                                     ||                              ++==<===  Jump Location Reg |   +--||------------+                               +--||----------------------||--+                +----||--------------+         ||         |
|                                     ||                              ||     |      16 bit        |====   Logic Unit   |      +--------------------+   |                              |                     ||                        ^^         |
|                                     ||                              ||     +--------------------+   |      (LU)      |      |  OverFlow Flag Reg =<===             ALU              |                +----||--------------+         ||         |
|                                     ||                              vv                              |                |      |       1 bit        |   |                              |                | Alu Outpt Register |         ||         |
|                                     ||                              ||     +--------------------+   |                |      +---------------vv---+   |             Numerical Output ===>=====>========       8 bit        ===>==>===++         |
|                                     ||                              ++==<=== Next Line Register |====                ===<==== Condition Register =<=== Flag Output                  |                +----||--------------+         ||         |
|                                     ^^    +--------------------+    ||     |      16 bit        |   |                |      |       1 bit        |   |                              |                     ||                        ||         |
|                                     ||    | Program Counter Reg|    ||     +--------------------+   +------||--------+      +---------------||---+   +------------------------------+                     ||                        ||         |
|                                     ++<==<=      16 bit        ==<==++                                     ||                               ||                                                            ||                        vv         |
|                                     ||  | +---------------||---+                                           ^^                               ++==========<==============================<==================++                        ||         |
|                                     ||  |                 ||                                               ||                                                                                                                       ||         |
|                                     ||  +-> Connects to   ||                                               ||                                ++============>===========================================>============================++         |
|                                     ||       Bits 0-8     ||                                               ||                                ||                                                                                     ||         |
|                                     ||                    vv                                               ||                                ||                             +--------------------+                                  ||         |
|                                     ||                    ||                                               ||                                ||                             |      Display       |                                  ||         |
|                                     ||                    ++======>================>=========>==========>==++                                ||                             |       32x32        ======<================<===========++         |
|                                     ||                    ||                                                                                 ^^                             |    6-bit Color     |                                  ||         |
|                                     ||           +--------||------+                                                                          ||                             |                    |          +-------------------+   ||         |
|                                     ||           |                |                                                                          ||                             |                    =====<=====| X-Coord Register  ====++         |
|                                     ||           |  Program ROM   |                                                                          ||                             |                    |          |       8 bit       |   ||         |
|                                     ||           |  262144 bytes  |                                                                          ||                             +---------------||---+          +-------------------+   ||         |
|                                     ^^           |                |                                                                          ^^                                             ||                                      vv         |
|                                     ||           |                |                                                                          ||                                             ^^              +-------------------+   ||         |
|                                     ||           |                |    +--> All Branching Causes Misses                                      ||                                             ||              | Y-Coord Register  ====++         |
|                                     ||           +---------||-----+    |                                                                     ||                                             ||=======<======|       8 bit       |   ||         |
|                                     ||                     ||          V                                                                     ||                                             ||              +-------------------+   ||         |
|                                     ||               +-----||------------+     Toggles Transistors                                           ^^                                             ^^                                      ||         |
|                                     ||               | Pipeline Register =====Decoded Control Lines==..>                                     ||                                             ||              +-------------------+   ||         |
|                                     ||               |      32 bit       |                                                                   ||                                             ||              |   Color Register  ====++         |
|                                     ||               +-----||------------+                                                                   ||                                             ++======<=======|       8 bit       |              |
|                                     ||                     ||                                                                                ||                                                             +-------------------+              |
|                                     ||                     ||                          Instruction Bus                                       ||                                                                          ^                     |
|                                     ++======<=24 bit==<====++=====>================>=======I Bus===========>=======16 bit========>===========++                                                                          |                     |
|                                                  |                                                                                                                                                 Highest 2 bits are ignored for color        |
|                                                  +-> Lower 24 bits, the upper 8 are decoded centerally                                                                                                                                         |
|                                                                                                                                                                                                                                                |
|                                                                                                                                                                                                                                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

                Instruction Control ROM For Circuit         (note: the bits need to be flipped--left to right--before writing it to the rom)
| √ |                        X | Y | Col | Disp | Line # | Read ram | Wrte ram | Read reg | Wrte reg | Read dsc | Wrte dsc | ALU Lft | ALU Right | ALU Out | OvrFlw Wrte | OvrFlw Read | Cond Wrte | Cond Read | Flag/Logic | ALU Out-DI | Set ptr | Read ptr | Wrte page | Ctrl Flow | Wrte I/O | I/O to DI |
| √ | Nop         000_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetDspInX   000_00001  1 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetDspInY   000_00010  0 | 1 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetDspInCol 000_00011  0 | 0 | 1   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Plot        000_00100  1 | 1 | 0   | 1    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Kill        000_00101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetPtr      000_00110  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 1       | 0        | 0         | 0         | 0        | 0         |
| √ | PgcL        000_00111  0 | 0 | 0   | 0    | 1      | 0        | 0        | 0        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | PgcR        000_01000  0 | 0 | 0   | 0    | 1      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Plt         000_01001  0 | 0 | 0   | 1    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetPage     000_01010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 1         | 0         | 0        | 0         |
| √ | Goto        000_01011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | GotoReg     000_01100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | SetPageReg  000_01101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 1         | 0         | 0        | 0         |
| √ | ReadInFlg   000_01110  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 1        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | ReadIn      000_01111  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 1        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 1         |
| √ | ResetInFlg  000_10000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetOutFlg   000_10001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetOut      000_10010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 1        | 0         |
| √ | Add (l+r)   001_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 1           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Sub (l-r)   001_00001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Inc         001_00010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 1           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Dec         001_00011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | ThruL       001_00100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | ThruR       001_00101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | And         001_00110  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Or          001_00111  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | ShftL       001_01000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | ShftR       001_01001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 1       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | LdiL        001_01010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | LdiR        001_01011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Eq          010_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 1         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Less        010_00001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 1         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Grtr        010_00010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 1         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | OvrFlow     010_00011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 1         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | SetC        010_00100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 1         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | RsetC       010_00101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Zero        010_00110  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | RsetO       010_00111  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 1          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | LodL        011_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | LodR        011_00001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | WrtO        011_00010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 1        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | PtrL        011_00011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | PtrR        011_00100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | PtrO        011_00101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 1        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | Ldi         011_00110  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 1        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | RLodL       100_00000  0 | 0 | 0   | 0    | 0      | 1        | 0        | 0        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | RLodR       100_00001  0 | 0 | 0   | 0    | 0      | 1        | 0        | 0        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | RWrtO       100_00010  0 | 0 | 0   | 0    | 0      | 0        | 1        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | RPtrL       100_00011  0 | 0 | 0   | 0    | 0      | 1        | 0        | 0        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | RPtrR       100_00100  0 | 0 | 0   | 0    | 0      | 1        | 0        | 0        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | RPtrO       100_00101  0 | 0 | 0   | 0    | 0      | 0        | 1        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | RLdi        100_00110  0 | 0 | 0   | 0    | 0      | 0        | 1        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | DLodL       101_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 1        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | DLodR       101_00001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 1        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | DWrtO       101_00010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 1        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | DPtrL       101_00011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 1        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | DPtrR       101_00100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 1        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | DPtrO       101_00101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 1        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 1        | 0         | 0         | 0        | 0         |
| √ | DLdi        101_00110  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 1        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | Jmp         110_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | Jiz         110_00001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 1         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | Jnz         110_00010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 1         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | JmpR        110_00011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | JizR        110_00100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 1         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | JnzR        110_00101  0 | 0 | 0   | 0    | 0      | 0        | 0        | 1        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 1         | 0          | 0          | 0       | 0        | 0         | 1         | 0        | 0         |
| √ | Pop         111_00000  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | TopL        111_00001  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 1       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | TopR        111_00010  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 1         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | PshO        111_00011  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 1          | 0       | 0        | 0         | 0         | 0        | 0         |
| √ | PshCon      111_00100  0 | 0 | 0   | 0    | 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0         | 0       | 0           | 0           | 0         | 0         | 0          | 0          | 0       | 0        | 0         | 0         | 0        | 0         |

            Formatted table (for ROM):
00 00000000 00000001 00000002 00000004 0000000b 00000000 00100000 00000810
08 00001010 00000008 00400000 00800000 00800080 00400080 00000100 02000100
10 00000000 00000000 01000000
20 00006000 00002000 00006000 00002000 00002000 00002000 00002000 00002000
28 00002000 00002000 00000800 00001000
40 00050000 00050000 00050000 00050000 00050000 00040000 00040000 00040000
60 00000880 00001080 00080100 00200880 00201080 00280100 00000100
80 00000820 00001020 00080040 00200820 00201020 00280040 00000040
a0 00000a00 00001200 00080400 00200a00 00201200 00280400 00000400
c0 00800000 00820000 00820000 00800080 00820080 00820080
e0 00000000 00000800 00001000 00080000 00000000

                Screen test Program

c0010000 66020000 66050000 66040000 60050000 61040000 20000000 62000000
60000000 61020000 20000000 03000000 60050000 61040000 24000000 01000000
25000000 02000000 09000000 60040000 2b001e00 42000000 c11a0000 22000000
62040000 c0040000 60050000 2b001e00 42000000 c1210000 22000000 62050000
c0030000 60020000 2b00ff00 42000000 c1280000 22000000 62020000 c0020000
05000000
