{
  "module_name": "r8a77961-cpg-mssr.h",
  "hash_id": "9c110ebb8f76633697eb42631790858d5d8db2d771c9f79822f86a4952cbd1b8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r8a77961-cpg-mssr.h",
  "human_readable_source": " \n#ifndef __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__\n#define __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__\n\n#include <dt-bindings/clock/renesas-cpg-mssr.h>\n\n \n#define R8A77961_CLK_Z\t\t\t0\n#define R8A77961_CLK_Z2\t\t\t1\n#define R8A77961_CLK_ZR\t\t\t2\n#define R8A77961_CLK_ZG\t\t\t3\n#define R8A77961_CLK_ZTR\t\t\t4\n#define R8A77961_CLK_ZTRD2\t\t5\n#define R8A77961_CLK_ZT\t\t\t6\n#define R8A77961_CLK_ZX\t\t\t7\n#define R8A77961_CLK_S0D1\t\t8\n#define R8A77961_CLK_S0D2\t\t9\n#define R8A77961_CLK_S0D3\t\t10\n#define R8A77961_CLK_S0D4\t\t11\n#define R8A77961_CLK_S0D6\t\t12\n#define R8A77961_CLK_S0D8\t\t13\n#define R8A77961_CLK_S0D12\t\t14\n#define R8A77961_CLK_S1D1\t\t15\n#define R8A77961_CLK_S1D2\t\t16\n#define R8A77961_CLK_S1D4\t\t17\n#define R8A77961_CLK_S2D1\t\t18\n#define R8A77961_CLK_S2D2\t\t19\n#define R8A77961_CLK_S2D4\t\t20\n#define R8A77961_CLK_S3D1\t\t21\n#define R8A77961_CLK_S3D2\t\t22\n#define R8A77961_CLK_S3D4\t\t23\n#define R8A77961_CLK_LB\t\t\t24\n#define R8A77961_CLK_CL\t\t\t25\n#define R8A77961_CLK_ZB3\t\t\t26\n#define R8A77961_CLK_ZB3D2\t\t27\n#define R8A77961_CLK_ZB3D4\t\t28\n#define R8A77961_CLK_CR\t\t\t29\n#define R8A77961_CLK_CRD2\t\t30\n#define R8A77961_CLK_SD0H\t\t31\n#define R8A77961_CLK_SD0\t\t\t32\n#define R8A77961_CLK_SD1H\t\t33\n#define R8A77961_CLK_SD1\t\t\t34\n#define R8A77961_CLK_SD2H\t\t35\n#define R8A77961_CLK_SD2\t\t\t36\n#define R8A77961_CLK_SD3H\t\t37\n#define R8A77961_CLK_SD3\t\t\t38\n#define R8A77961_CLK_SSP2\t\t39\n#define R8A77961_CLK_SSP1\t\t40\n#define R8A77961_CLK_SSPRS\t\t41\n#define R8A77961_CLK_RPC\t\t\t42\n#define R8A77961_CLK_RPCD2\t\t43\n#define R8A77961_CLK_MSO\t\t\t44\n#define R8A77961_CLK_CANFD\t\t45\n#define R8A77961_CLK_HDMI\t\t46\n#define R8A77961_CLK_CSI0\t\t47\n \n#define R8A77961_CLK_CP\t\t\t49\n#define R8A77961_CLK_CPEX\t\t50\n#define R8A77961_CLK_R\t\t\t51\n#define R8A77961_CLK_OSC\t\t\t52\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}