module instructionRegister (clk, reset, FetchPC, FetchInst, IDPC, IDInstr);
    
    input  logic        clk, reset;
    input  logic [31:0] FetchInst;
	 input  logic [63:0] FetchPC;

    output logic [31:0] IDInstr;
	 output logic [63:0] IDPC;

    // regs
    registerN #(.N(32)) InstReg (.reset, .clk, .in(FetchInst), .out(DecInst));
	 registerN #(.N(64)) PCReg (.reset, .clk, .in(FetchPC), .out(DecPC));

endmodule