Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16242
gpu_sim_insn = 45318
gpu_ipc =       2.7902
gpu_tot_sim_cycle = 16242
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.7902
gpu_tot_issued_cta = 8
gpu_occupancy = 12.6654% 
gpu_tot_occupancy = 12.6654% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0100
partiton_level_parallism_total  =       0.0100
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3854 GB/Sec
L2_BW_total  =       0.3854 GB/Sec
gpu_total_sim_rate=22659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:538	W0_Idle:33919	W0_Scoreboard:31060	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 649 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 2 
averagemflatency = 636 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:74 	0 	8 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         635       640    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         638       642    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         637       637    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         640       642    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         633       642    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         640       636    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         640       642    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         643       642    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         643       642    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         635       635    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         637       642    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         690       632    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         643       635    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         647       635    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         643       637    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         640       635    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001161
n_activity=594 dram_eff=0.01852
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.465000
Bank_Level_Parallism_Col = 1.462312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.462312 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94553 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=548 dram_eff=0.01825
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004184
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=461 dram_eff=0.01952
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004202
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94514 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=473 dram_eff=0.02114
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008368
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001055
n_activity=799 dram_eff=0.01252
bk0: 1a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312081
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94455 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.498e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94514 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94743 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.443e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000084 
total_CMD = 94753 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94556 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94743 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001372
n_activity=711 dram_eff=0.01828
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.213992
Bank_Level_Parallism_Col = 1.210744
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012397
GrpLevelPara = 1.210744 

BW Util details:
bwutil = 0.000137 
total_CMD = 94753 
util_bw = 13 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94510 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=582 dram_eff=0.0189
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215768
Bank_Level_Parallism_Col = 1.212500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008333
GrpLevelPara = 1.212500 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94512 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001266
n_activity=924 dram_eff=0.01299
bk0: 2a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.310000
Bank_Level_Parallism_Col = 1.308725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003356
GrpLevelPara = 1.308725 

BW Util details:
bwutil = 0.000127 
total_CMD = 94753 
util_bw = 12 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94453 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=548 dram_eff=0.01825
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004184
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=586 dram_eff=0.01877
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215768
Bank_Level_Parallism_Col = 1.212500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008333
GrpLevelPara = 1.212500 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94512 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16242
Req_Network_injected_packets_per_cycle =       0.0100 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16242
Reply_Network_injected_packets_per_cycle =        0.0100
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22659 (inst/sec)
gpgpu_simulation_rate = 8121 (cycle/sec)
gpgpu_silicon_slowdown = 147765x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5869
gpu_sim_insn = 49292
gpu_ipc =       8.3987
gpu_tot_sim_cycle = 22111
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.2789
gpu_tot_issued_cta = 16
gpu_occupancy = 21.0508% 
gpu_tot_occupancy = 15.7005% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0286
partiton_level_parallism_total  =       0.0150
partiton_level_parallism_util =       3.6522
partiton_level_parallism_util_total  =       3.4124
L2_BW  =       1.0992 GB/Sec
L2_BW_total  =       0.5748 GB/Sec
gpu_total_sim_rate=31536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1197	W0_Idle:49138	W0_Scoreboard:51624	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 649 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 596 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:212 	0 	8 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         656       661    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         658       635    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         685       685    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         687       635    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         678       636    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         687       633    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         661       636    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         663       635    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         636       636    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         675       656    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         633       636    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       678    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         624       656    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         638       703    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         636       685    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         635       703    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128973 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001473
n_activity=850 dram_eff=0.02235
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 9a 128850i bk5: 9a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.422727
Bank_Level_Parallism_Col = 1.420091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004566
GrpLevelPara = 1.420091 

BW Util details:
bwutil = 0.000147 
total_CMD = 128994 
util_bw = 19 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128774 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128973 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128974 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=851 dram_eff=0.02115
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 9a 128827i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183746
Bank_Level_Parallism_Col = 1.180851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003546
GrpLevelPara = 1.180851 

BW Util details:
bwutil = 0.000140 
total_CMD = 128994 
util_bw = 18 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128711 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128974 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128974 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=714 dram_eff=0.02521
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128850i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.424658
Bank_Level_Parallism_Col = 1.422018
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009174
GrpLevelPara = 1.422018 

BW Util details:
bwutil = 0.000140 
total_CMD = 128994 
util_bw = 18 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128775 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128974 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128975 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=764 dram_eff=0.02225
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128827i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003559
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000132 
total_CMD = 128994 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128712 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128975 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128974 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=714 dram_eff=0.02521
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128850i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.424658
Bank_Level_Parallism_Col = 1.422018
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009174
GrpLevelPara = 1.422018 

BW Util details:
bwutil = 0.000140 
total_CMD = 128994 
util_bw = 18 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128775 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128974 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128974 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=776 dram_eff=0.0232
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128827i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183746
Bank_Level_Parallism_Col = 1.180851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007092
GrpLevelPara = 1.180851 

BW Util details:
bwutil = 0.000140 
total_CMD = 128994 
util_bw = 18 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128711 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128974 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128973 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=1055 dram_eff=0.01706
bk0: 1a 128895i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 9a 128850i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292453
Bank_Level_Parallism_Col = 1.291139
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.291139 

BW Util details:
bwutil = 0.000140 
total_CMD = 128994 
util_bw = 18 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 128676 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128973 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128975 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001318
n_activity=813 dram_eff=0.02091
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 9a 128827i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184397
Bank_Level_Parallism_Col = 1.181495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181495 

BW Util details:
bwutil = 0.000132 
total_CMD = 128994 
util_bw = 17 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128712 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128975 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128976 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000124
n_activity=638 dram_eff=0.02508
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128850i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428571
Bank_Level_Parallism_Col = 1.425926
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425926 

BW Util details:
bwutil = 0.000124 
total_CMD = 128994 
util_bw = 16 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128777 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128976 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128971 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001628
n_activity=1014 dram_eff=0.02071
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 9a 128827i bk5: 9a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181818
Bank_Level_Parallism_Col = 1.178947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010526
GrpLevelPara = 1.178947 

BW Util details:
bwutil = 0.000163 
total_CMD = 128994 
util_bw = 21 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128708 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128971 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128975 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=676 dram_eff=0.02515
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128850i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004608
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000132 
total_CMD = 128994 
util_bw = 17 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128776 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128975 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128973 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001473
n_activity=889 dram_eff=0.02137
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 9a 128827i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183099
Bank_Level_Parallism_Col = 1.180212
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007067
GrpLevelPara = 1.180212 

BW Util details:
bwutil = 0.000147 
total_CMD = 128994 
util_bw = 19 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128710 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128973 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128961 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002326
n_activity=1425 dram_eff=0.02105
bk0: 2a 128895i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128798i bk5: 9a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.242105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.165789
GrpLevelPara = 1.242105 

BW Util details:
bwutil = 0.000233 
total_CMD = 128994 
util_bw = 30 
Wasted_Col = 352 
Wasted_Row = 0 
Idle = 128612 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128961 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00286835
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128974 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=851 dram_eff=0.02115
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128827i bk5: 9a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183746
Bank_Level_Parallism_Col = 1.180851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003546
GrpLevelPara = 1.180851 

BW Util details:
bwutil = 0.000140 
total_CMD = 128994 
util_bw = 18 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128711 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128974 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128975 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=676 dram_eff=0.02515
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128850i bk5: 8a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004608
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000132 
total_CMD = 128994 
util_bw = 17 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128776 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128975 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282184
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=128994 n_nop=128973 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001473
n_activity=889 dram_eff=0.02137
bk0: 0a 128994i bk1: 0a 128994i bk2: 0a 128994i bk3: 0a 128994i bk4: 8a 128827i bk5: 9a 128844i bk6: 0a 128994i bk7: 0a 128994i bk8: 0a 128994i bk9: 0a 128994i bk10: 0a 128994i bk11: 0a 128994i bk12: 0a 128994i bk13: 0a 128994i bk14: 0a 128994i bk15: 0a 128994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183099
Bank_Level_Parallism_Col = 1.180212
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007067
GrpLevelPara = 1.180212 

BW Util details:
bwutil = 0.000147 
total_CMD = 128994 
util_bw = 19 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128710 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128994 
n_nop = 128973 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22111
Req_Network_injected_packets_per_cycle =       0.0150 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0103
Req_Bank_Level_Parallism =       3.4124
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22111
Reply_Network_injected_packets_per_cycle =        0.0150
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.1569
Reply_Bank_Level_Parallism =       3.2451
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 31536 (inst/sec)
gpgpu_simulation_rate = 7370 (cycle/sec)
gpgpu_silicon_slowdown = 162822x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14555
gpu_sim_insn = 46816
gpu_ipc =       3.2165
gpu_tot_sim_cycle = 36666
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.8571
gpu_tot_issued_cta = 24
gpu_occupancy = 4.4687% 
gpu_tot_occupancy = 8.2273% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0247
partiton_level_parallism_total  =       0.0188
partiton_level_parallism_util =       1.5254
partiton_level_parallism_util_total  =       2.0751
L2_BW  =       0.9498 GB/Sec
L2_BW_total  =       0.7237 GB/Sec
gpu_total_sim_rate=23571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1870	W0_Idle:185709	W0_Scoreboard:120506	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 649 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 488 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:354 	0 	9 	57 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	12 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5425         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9656         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5436         0      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6155         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       646    none         646       709       798    none      none      none      none      none      none      none      none      none      none  
dram[1]:        638    none      none      none         749       761    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         821       822    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         869       781    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         760       772    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       775       765    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         783       717    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         769       783    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         736       845    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         848       756    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       717       780    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         799       753    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         676       755    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         636    none         823       844    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         765       751    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         731       779    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213875 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001402
n_activity=1962 dram_eff=0.01529
bk0: 1a 213811i bk1: 1a 213811i bk2: 0a 213910i bk3: 1a 213811i bk4: 11a 213766i bk5: 10a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.259635
Bank_Level_Parallism_Col = 1.257143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012245
GrpLevelPara = 1.257143 

BW Util details:
bwutil = 0.000140 
total_CMD = 213910 
util_bw = 30 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 213417 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213875 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213880 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001262
n_activity=1736 dram_eff=0.01555
bk0: 2a 213811i bk1: 0a 213910i bk2: 0a 213910i bk3: 0a 213910i bk4: 12a 213743i bk5: 11a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132992
Bank_Level_Parallism_Col = 1.131105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005141
GrpLevelPara = 1.131105 

BW Util details:
bwutil = 0.000126 
total_CMD = 213910 
util_bw = 27 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 213519 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213880 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213884 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001075
n_activity=1245 dram_eff=0.01847
bk0: 0a 213910i bk1: 1a 213811i bk2: 0a 213910i bk3: 0a 213910i bk4: 8a 213766i bk5: 9a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.287926
Bank_Level_Parallism_Col = 1.286604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015576
GrpLevelPara = 1.286604 

BW Util details:
bwutil = 0.000108 
total_CMD = 213910 
util_bw = 23 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 213587 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213884 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213883 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001122
n_activity=1497 dram_eff=0.01603
bk0: 0a 213910i bk1: 0a 213910i bk2: 3a 213811i bk3: 0a 213910i bk4: 9a 213743i bk5: 10a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134021
Bank_Level_Parallism_Col = 1.132124
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005181
GrpLevelPara = 1.132124 

BW Util details:
bwutil = 0.000112 
total_CMD = 213910 
util_bw = 24 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 213522 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213883 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213877 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001356
n_activity=1961 dram_eff=0.01479
bk0: 1a 213811i bk1: 2a 213811i bk2: 0a 213910i bk3: 0a 213910i bk4: 12a 213766i bk5: 8a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217290
Bank_Level_Parallism_Col = 1.216471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014118
GrpLevelPara = 1.216471 

BW Util details:
bwutil = 0.000136 
total_CMD = 213910 
util_bw = 29 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 213482 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213877 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213877 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001402
n_activity=1878 dram_eff=0.01597
bk0: 0a 213910i bk1: 0a 213910i bk2: 0a 213910i bk3: 3a 213797i bk4: 10a 213743i bk5: 13a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127451
Bank_Level_Parallism_Col = 1.125616
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009852
GrpLevelPara = 1.125616 

BW Util details:
bwutil = 0.000140 
total_CMD = 213910 
util_bw = 30 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 213502 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213877 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00223458
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213880 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001262
n_activity=1544 dram_eff=0.01749
bk0: 1a 213811i bk1: 0a 213910i bk2: 0a 213910i bk3: 0a 213910i bk4: 10a 213766i bk5: 10a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.284404
Bank_Level_Parallism_Col = 1.283077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.018462
GrpLevelPara = 1.283077 

BW Util details:
bwutil = 0.000126 
total_CMD = 213910 
util_bw = 27 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 213583 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213880 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213881 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001262
n_activity=1259 dram_eff=0.02145
bk0: 0a 213910i bk1: 0a 213910i bk2: 0a 213910i bk3: 0a 213910i bk4: 10a 213743i bk5: 10a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.178082
Bank_Level_Parallism_Col = 1.175258
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024055
GrpLevelPara = 1.175258 

BW Util details:
bwutil = 0.000126 
total_CMD = 213910 
util_bw = 27 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 213618 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213881 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213882 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001169
n_activity=1468 dram_eff=0.01703
bk0: 0a 213910i bk1: 3a 213811i bk2: 0a 213910i bk3: 0a 213910i bk4: 8a 213766i bk5: 10a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.286154
Bank_Level_Parallism_Col = 1.284830
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012384
GrpLevelPara = 1.284830 

BW Util details:
bwutil = 0.000117 
total_CMD = 213910 
util_bw = 25 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 213585 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213882 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213879 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001309
n_activity=1768 dram_eff=0.01584
bk0: 0a 213910i bk1: 0a 213910i bk2: 1a 213811i bk3: 0a 213910i bk4: 11a 213743i bk5: 11a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132653
Bank_Level_Parallism_Col = 1.130769
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012821
GrpLevelPara = 1.130769 

BW Util details:
bwutil = 0.000131 
total_CMD = 213910 
util_bw = 28 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 213518 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213879 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211771
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213879 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001262
n_activity=1881 dram_eff=0.01435
bk0: 0a 213910i bk1: 1a 213811i bk2: 0a 213910i bk3: 1a 213811i bk4: 10a 213766i bk5: 11a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218310
Bank_Level_Parallism_Col = 1.217494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009456
GrpLevelPara = 1.217494 

BW Util details:
bwutil = 0.000126 
total_CMD = 213910 
util_bw = 27 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 213484 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213879 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213881 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001215
n_activity=1594 dram_eff=0.01631
bk0: 1a 213811i bk1: 0a 213910i bk2: 0a 213910i bk3: 0a 213910i bk4: 9a 213743i bk5: 11a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 1.131443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012887
GrpLevelPara = 1.131443 

BW Util details:
bwutil = 0.000122 
total_CMD = 213910 
util_bw = 26 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 213520 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213881 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211771
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213869 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001776
n_activity=1895 dram_eff=0.02005
bk0: 3a 213811i bk1: 0a 213910i bk2: 0a 213910i bk3: 0a 213910i bk4: 10a 213714i bk5: 10a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.238461
Bank_Level_Parallism_Col = 1.237113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.172680
GrpLevelPara = 1.237113 

BW Util details:
bwutil = 0.000178 
total_CMD = 213910 
util_bw = 38 
Wasted_Col = 352 
Wasted_Row = 0 
Idle = 213520 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213869 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017297
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213881 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001215
n_activity=1605 dram_eff=0.0162
bk0: 0a 213910i bk1: 0a 213910i bk2: 4a 213797i bk3: 0a 213910i bk4: 10a 213743i bk5: 9a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128713
Bank_Level_Parallism_Col = 1.126866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007463
GrpLevelPara = 1.126866 

BW Util details:
bwutil = 0.000122 
total_CMD = 213910 
util_bw = 26 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 213506 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213881 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00242158
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213878 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001356
n_activity=1522 dram_eff=0.01905
bk0: 0a 213910i bk1: 2a 213811i bk2: 0a 213910i bk3: 0a 213910i bk4: 8a 213766i bk5: 9a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.282675
Bank_Level_Parallism_Col = 1.281346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030581
GrpLevelPara = 1.281346 

BW Util details:
bwutil = 0.000136 
total_CMD = 213910 
util_bw = 29 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 213581 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213878 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170165
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213910 n_nop=213880 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001309
n_activity=1476 dram_eff=0.01897
bk0: 0a 213910i bk1: 0a 213910i bk2: 0a 213910i bk3: 0a 213910i bk4: 11a 213743i bk5: 11a 213760i bk6: 0a 213910i bk7: 0a 213910i bk8: 0a 213910i bk9: 0a 213910i bk10: 0a 213910i bk11: 0a 213910i bk12: 0a 213910i bk13: 0a 213910i bk14: 0a 213910i bk15: 0a 213910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177474
Bank_Level_Parallism_Col = 1.174658
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.020548
GrpLevelPara = 1.174658 

BW Util details:
bwutil = 0.000131 
total_CMD = 213910 
util_bw = 28 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 213617 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213910 
n_nop = 213880 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 36666
Req_Network_injected_packets_per_cycle =       0.0188 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0060
Req_Bank_Level_Parallism =       2.0751
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 36666
Reply_Network_injected_packets_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0528
Reply_Bank_Level_Parallism =       2.0264
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 23571 (inst/sec)
gpgpu_simulation_rate = 6111 (cycle/sec)
gpgpu_silicon_slowdown = 196367x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5559
gpu_sim_insn = 49992
gpu_ipc =       8.9930
gpu_tot_sim_cycle = 42225
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.5333
gpu_tot_issued_cta = 32
gpu_occupancy = 18.4286% 
gpu_tot_occupancy = 9.1940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0583
partiton_level_parallism_total  =       0.0240
partiton_level_parallism_util =       3.8571
partiton_level_parallism_util_total  =       2.4341
L2_BW  =       2.2381 GB/Sec
L2_BW_total  =       0.9231 GB/Sec
gpu_total_sim_rate=27345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2789	W0_Idle:207661	W0_Scoreboard:128320	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 678 
max_icnt2mem_latency = 47 
maxmrqlatency = 60 
max_icnt2sh_latency = 4 
averagemflatency = 422 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:358 	2 	16 	64 	34 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1013 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	13 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5425         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9656         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5436         0      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6155         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       646    none         646       792       985    none      none      none      none      none      none      none      none      none      none  
dram[1]:        638    none      none      none         883       995    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         991      1014    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1079      1037    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         921       959    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       919       966    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         971       845    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         945      1002    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         864      1101    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         948       919    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       824       964    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         916       878    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         673       863    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         636    none        1058      1019    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         921       829    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         898       913    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       678       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246307 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001218
n_activity=1962 dram_eff=0.01529
bk0: 1a 246243i bk1: 1a 246243i bk2: 0a 246342i bk3: 1a 246243i bk4: 11a 246198i bk5: 10a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.259635
Bank_Level_Parallism_Col = 1.257143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012245
GrpLevelPara = 1.257143 

BW Util details:
bwutil = 0.000122 
total_CMD = 246342 
util_bw = 30 
Wasted_Col = 463 
Wasted_Row = 0 
Idle = 245849 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246307 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246312 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001096
n_activity=1736 dram_eff=0.01555
bk0: 2a 246243i bk1: 0a 246342i bk2: 0a 246342i bk3: 0a 246342i bk4: 12a 246175i bk5: 11a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132992
Bank_Level_Parallism_Col = 1.131105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005141
GrpLevelPara = 1.131105 

BW Util details:
bwutil = 0.000110 
total_CMD = 246342 
util_bw = 27 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 245951 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246312 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246316 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.337e-05
n_activity=1245 dram_eff=0.01847
bk0: 0a 246342i bk1: 1a 246243i bk2: 0a 246342i bk3: 0a 246342i bk4: 8a 246198i bk5: 9a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.287926
Bank_Level_Parallism_Col = 1.286604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015576
GrpLevelPara = 1.286604 

BW Util details:
bwutil = 0.000093 
total_CMD = 246342 
util_bw = 23 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 246019 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246316 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246315 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.743e-05
n_activity=1497 dram_eff=0.01603
bk0: 0a 246342i bk1: 0a 246342i bk2: 3a 246243i bk3: 0a 246342i bk4: 9a 246175i bk5: 10a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134021
Bank_Level_Parallism_Col = 1.132124
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005181
GrpLevelPara = 1.132124 

BW Util details:
bwutil = 0.000097 
total_CMD = 246342 
util_bw = 24 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 245954 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246315 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183891
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246309 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001177
n_activity=1961 dram_eff=0.01479
bk0: 1a 246243i bk1: 2a 246243i bk2: 0a 246342i bk3: 0a 246342i bk4: 12a 246198i bk5: 8a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217290
Bank_Level_Parallism_Col = 1.216471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014118
GrpLevelPara = 1.216471 

BW Util details:
bwutil = 0.000118 
total_CMD = 246342 
util_bw = 29 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 245914 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246309 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246309 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001218
n_activity=1878 dram_eff=0.01597
bk0: 0a 246342i bk1: 0a 246342i bk2: 0a 246342i bk3: 3a 246229i bk4: 10a 246175i bk5: 13a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127451
Bank_Level_Parallism_Col = 1.125616
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009852
GrpLevelPara = 1.125616 

BW Util details:
bwutil = 0.000122 
total_CMD = 246342 
util_bw = 30 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 245934 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246309 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194039
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246312 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001096
n_activity=1544 dram_eff=0.01749
bk0: 1a 246243i bk1: 0a 246342i bk2: 0a 246342i bk3: 0a 246342i bk4: 10a 246198i bk5: 10a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.284404
Bank_Level_Parallism_Col = 1.283077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.018462
GrpLevelPara = 1.283077 

BW Util details:
bwutil = 0.000110 
total_CMD = 246342 
util_bw = 27 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 246015 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246312 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246313 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001096
n_activity=1259 dram_eff=0.02145
bk0: 0a 246342i bk1: 0a 246342i bk2: 0a 246342i bk3: 0a 246342i bk4: 10a 246175i bk5: 10a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.178082
Bank_Level_Parallism_Col = 1.175258
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024055
GrpLevelPara = 1.175258 

BW Util details:
bwutil = 0.000110 
total_CMD = 246342 
util_bw = 27 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 246050 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246313 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183891
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246314 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001015
n_activity=1468 dram_eff=0.01703
bk0: 0a 246342i bk1: 3a 246243i bk2: 0a 246342i bk3: 0a 246342i bk4: 8a 246198i bk5: 10a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.286154
Bank_Level_Parallism_Col = 1.284830
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012384
GrpLevelPara = 1.284830 

BW Util details:
bwutil = 0.000101 
total_CMD = 246342 
util_bw = 25 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 246017 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246314 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246311 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001137
n_activity=1768 dram_eff=0.01584
bk0: 0a 246342i bk1: 0a 246342i bk2: 1a 246243i bk3: 0a 246342i bk4: 11a 246175i bk5: 11a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132653
Bank_Level_Parallism_Col = 1.130769
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012821
GrpLevelPara = 1.130769 

BW Util details:
bwutil = 0.000114 
total_CMD = 246342 
util_bw = 28 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 245950 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246311 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183891
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246311 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001096
n_activity=1885 dram_eff=0.01432
bk0: 0a 246342i bk1: 1a 246243i bk2: 0a 246342i bk3: 1a 246243i bk4: 10a 246198i bk5: 11a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218310
Bank_Level_Parallism_Col = 1.217494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009456
GrpLevelPara = 1.217494 

BW Util details:
bwutil = 0.000110 
total_CMD = 246342 
util_bw = 27 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 245916 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246311 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246313 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001055
n_activity=1594 dram_eff=0.01631
bk0: 1a 246243i bk1: 0a 246342i bk2: 0a 246342i bk3: 0a 246342i bk4: 9a 246175i bk5: 11a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 1.131443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012887
GrpLevelPara = 1.131443 

BW Util details:
bwutil = 0.000106 
total_CMD = 246342 
util_bw = 26 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 245952 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246313 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183891
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246252 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003532
n_activity=2652 dram_eff=0.03281
bk0: 3a 246243i bk1: 0a 246342i bk2: 0a 246342i bk3: 0a 246342i bk4: 10a 245486i bk5: 10a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084622
Bank_Level_Parallism_Col = 1.083865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.707384
GrpLevelPara = 1.083865 

BW Util details:
bwutil = 0.000353 
total_CMD = 246342 
util_bw = 87 
Wasted_Col = 1012 
Wasted_Row = 0 
Idle = 245243 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 808 
rwq = 0 
CCDLc_limit_alone = 808 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246252 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0309732
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246313 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001055
n_activity=1605 dram_eff=0.0162
bk0: 0a 246342i bk1: 0a 246342i bk2: 4a 246229i bk3: 0a 246342i bk4: 10a 246175i bk5: 9a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128713
Bank_Level_Parallism_Col = 1.126866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007463
GrpLevelPara = 1.126866 

BW Util details:
bwutil = 0.000106 
total_CMD = 246342 
util_bw = 26 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 245938 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246313 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210277
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246310 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001177
n_activity=1522 dram_eff=0.01905
bk0: 0a 246342i bk1: 2a 246243i bk2: 0a 246342i bk3: 0a 246342i bk4: 8a 246198i bk5: 9a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.282675
Bank_Level_Parallism_Col = 1.281346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030581
GrpLevelPara = 1.281346 

BW Util details:
bwutil = 0.000118 
total_CMD = 246342 
util_bw = 29 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 246013 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246310 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147762
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246342 n_nop=246312 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001137
n_activity=1476 dram_eff=0.01897
bk0: 0a 246342i bk1: 0a 246342i bk2: 0a 246342i bk3: 0a 246342i bk4: 11a 246175i bk5: 11a 246192i bk6: 0a 246342i bk7: 0a 246342i bk8: 0a 246342i bk9: 0a 246342i bk10: 0a 246342i bk11: 0a 246342i bk12: 0a 246342i bk13: 0a 246342i bk14: 0a 246342i bk15: 0a 246342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177474
Bank_Level_Parallism_Col = 1.174658
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.020548
GrpLevelPara = 1.174658 

BW Util details:
bwutil = 0.000114 
total_CMD = 246342 
util_bw = 28 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 246049 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246342 
n_nop = 246312 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183891

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 42225
Req_Network_injected_packets_per_cycle =       0.0240 
Req_Network_conflicts_per_cycle =       0.0013
Req_Network_conflicts_per_cycle_util =       0.1271
Req_Bank_Level_Parallism =       2.4341
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 42225
Reply_Network_injected_packets_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.0641
Reply_Bank_Level_Parallism =       2.1688
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 27345 (inst/sec)
gpgpu_simulation_rate = 6032 (cycle/sec)
gpgpu_silicon_slowdown = 198938x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14068
gpu_sim_insn = 55494
gpu_ipc =       3.9447
gpu_tot_sim_cycle = 56293
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.3862
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4379% 
gpu_tot_occupancy = 9.7463% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1031
partiton_level_parallism_total  =       0.0438
partiton_level_parallism_util =       1.3028
partiton_level_parallism_util_total  =       1.6111
L2_BW  =       3.9579 GB/Sec
L2_BW_total  =       1.6815 GB/Sec
gpu_total_sim_rate=24691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4080	W0_Idle:312820	W0_Scoreboard:288821	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 678 
max_icnt2mem_latency = 47 
maxmrqlatency = 60 
max_icnt2sh_latency = 4 
averagemflatency = 410 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:941 	6 	22 	76 	37 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1353 	5 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2461 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	27 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155         0      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 79/16 = 4.94
average mf latency per bank:
dram[0]:        638       634       637       634       896       993    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       635       639       632      1148      1082    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       639       637       986      1028    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       636       633    none        1029      1164    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       641       985       895    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       635      1014      1024    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       634       635       646      1051       893    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       643       634       637       995      1009    none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       632       646       640       949      1172    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       642       646       645       997      1073    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       634       636       631       903      1095    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       637       648       637      1047      1065    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         716      1002    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       635       636       638      1094      1066    none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       632    none         636       919       926    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none         994       949    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       678       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        647       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328341 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0002131
n_activity=4103 dram_eff=0.01706
bk0: 2a 328318i bk1: 3a 328318i bk2: 2a 328318i bk3: 3a 328318i bk4: 18a 328250i bk5: 12a 328246i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191111
Bank_Level_Parallism_Col = 1.189270
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044709
GrpLevelPara = 1.189270 

BW Util details:
bwutil = 0.000213 
total_CMD = 328417 
util_bw = 70 
Wasted_Col = 605 
Wasted_Row = 0 
Idle = 327742 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328341 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328342 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0002101
n_activity=3933 dram_eff=0.01754
bk0: 6a 328318i bk1: 5a 328304i bk2: 3a 328304i bk3: 9a 328290i bk4: 14a 328250i bk5: 12a 328267i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108466
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026596
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000210 
total_CMD = 328417 
util_bw = 69 
Wasted_Col = 687 
Wasted_Row = 0 
Idle = 327661 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328342 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00197006
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328347 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001949
n_activity=3776 dram_eff=0.01695
bk0: 2a 328318i bk1: 3a 328318i bk2: 4a 328281i bk3: 3a 328304i bk4: 13a 328273i bk5: 13a 328267i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.334992
Bank_Level_Parallism_Col = 1.295493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043406
GrpLevelPara = 1.295493 

BW Util details:
bwutil = 0.000195 
total_CMD = 328417 
util_bw = 64 
Wasted_Col = 539 
Wasted_Row = 0 
Idle = 327814 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328347 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328353 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001796
n_activity=3226 dram_eff=0.01829
bk0: 2a 328276i bk1: 5a 328290i bk2: 4a 328318i bk3: 0a 328417i bk4: 12a 328247i bk5: 13a 328258i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315331
Bank_Level_Parallism_Col = 1.264448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061296
GrpLevelPara = 1.264448 

BW Util details:
bwutil = 0.000180 
total_CMD = 328417 
util_bw = 59 
Wasted_Col = 515 
Wasted_Row = 0 
Idle = 327843 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328353 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203704
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328334 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002345
n_activity=4531 dram_eff=0.01699
bk0: 8a 328295i bk1: 3a 328318i bk2: 3a 328318i bk3: 2a 328304i bk4: 15a 328273i bk5: 13a 328267i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130802
Bank_Level_Parallism_Col = 1.130312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046742
GrpLevelPara = 1.130312 

BW Util details:
bwutil = 0.000234 
total_CMD = 328417 
util_bw = 77 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 327706 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328334 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328345 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.000204
n_activity=4188 dram_eff=0.016
bk0: 1a 328318i bk1: 3a 328318i bk2: 3a 328318i bk3: 4a 328304i bk4: 14a 328241i bk5: 13a 328264i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071808
Bank_Level_Parallism_Col = 1.069519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054813
GrpLevelPara = 1.069519 

BW Util details:
bwutil = 0.000204 
total_CMD = 328417 
util_bw = 67 
Wasted_Col = 685 
Wasted_Row = 0 
Idle = 327665 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328345 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.013889 
queue_avg = 0.001455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145547
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328342 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0002101
n_activity=3993 dram_eff=0.01728
bk0: 4a 328314i bk1: 4a 328303i bk2: 4a 328304i bk3: 1a 328318i bk4: 16a 328263i bk5: 13a 328220i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130493
Bank_Level_Parallism_Col = 1.130027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.099196
GrpLevelPara = 1.130027 

BW Util details:
bwutil = 0.000210 
total_CMD = 328417 
util_bw = 69 
Wasted_Col = 682 
Wasted_Row = 0 
Idle = 327666 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 47 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 328417 
n_nop = 328342 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121796
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328339 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002192
n_activity=3889 dram_eff=0.01851
bk0: 3a 328290i bk1: 2a 328304i bk2: 3a 328318i bk3: 4a 328304i bk4: 14a 328250i bk5: 17a 328209i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.378834
Bank_Level_Parallism_Col = 1.332820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044684
GrpLevelPara = 1.332820 

BW Util details:
bwutil = 0.000219 
total_CMD = 328417 
util_bw = 72 
Wasted_Col = 580 
Wasted_Row = 0 
Idle = 327765 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 20 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328339 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328347 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001949
n_activity=4073 dram_eff=0.01571
bk0: 6a 328295i bk1: 6a 328318i bk2: 1a 328318i bk3: 3a 328304i bk4: 15a 328264i bk5: 13a 328215i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125495
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095745
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000195 
total_CMD = 328417 
util_bw = 64 
Wasted_Col = 693 
Wasted_Row = 0 
Idle = 327660 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 52 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 9 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 328417 
n_nop = 328347 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166557
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328352 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001796
n_activity=3631 dram_eff=0.01625
bk0: 1a 328295i bk1: 4a 328276i bk2: 1a 328318i bk3: 2a 328304i bk4: 14a 328250i bk5: 14a 328267i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.258876
Bank_Level_Parallism_Col = 1.223214
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034226
GrpLevelPara = 1.223214 

BW Util details:
bwutil = 0.000180 
total_CMD = 328417 
util_bw = 59 
Wasted_Col = 617 
Wasted_Row = 0 
Idle = 327741 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328352 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00207663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328342 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002101
n_activity=4486 dram_eff=0.01538
bk0: 5a 328290i bk1: 3a 328318i bk2: 4a 328304i bk3: 6a 328318i bk4: 13a 328260i bk5: 15a 328267i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132128
Bank_Level_Parallism_Col = 1.131653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050420
GrpLevelPara = 1.131653 

BW Util details:
bwutil = 0.000210 
total_CMD = 328417 
util_bw = 69 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 327698 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328342 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137021
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328355 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001705
n_activity=3599 dram_eff=0.01556
bk0: 5a 328309i bk1: 4a 328290i bk2: 1a 328318i bk3: 2a 328318i bk4: 13a 328250i bk5: 15a 328253i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084656
Bank_Level_Parallism_Col = 1.083888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021305
GrpLevelPara = 1.083888 

BW Util details:
bwutil = 0.000171 
total_CMD = 328417 
util_bw = 56 
Wasted_Col = 700 
Wasted_Row = 0 
Idle = 327661 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328355 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158944
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328300 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=34 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003441
n_activity=4302 dram_eff=0.02627
bk0: 4a 328318i bk1: 1a 328318i bk2: 0a 328417i bk3: 0a 328417i bk4: 14a 327561i bk5: 15a 328258i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076299
Bank_Level_Parallism_Col = 1.075671
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.650936
GrpLevelPara = 1.075671 

BW Util details:
bwutil = 0.000344 
total_CMD = 328417 
util_bw = 113 
Wasted_Col = 1119 
Wasted_Row = 0 
Idle = 327185 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328300 
Read = 34 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0232327
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328350 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001857
n_activity=3739 dram_eff=0.01631
bk0: 2a 328318i bk1: 4a 328286i bk2: 4a 328304i bk3: 2a 328318i bk4: 12a 328250i bk5: 14a 328267i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218425
Bank_Level_Parallism_Col = 1.182362
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034380
GrpLevelPara = 1.182362 

BW Util details:
bwutil = 0.000186 
total_CMD = 328417 
util_bw = 61 
Wasted_Col = 612 
Wasted_Row = 0 
Idle = 327744 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328350 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00157726
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328345 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000204
n_activity=4316 dram_eff=0.01552
bk0: 3a 328318i bk1: 5a 328318i bk2: 0a 328417i bk3: 4a 328304i bk4: 15a 328273i bk5: 17a 328258i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160136
Bank_Level_Parallism_Col = 1.159520
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039451
GrpLevelPara = 1.159520 

BW Util details:
bwutil = 0.000204 
total_CMD = 328417 
util_bw = 67 
Wasted_Col = 520 
Wasted_Row = 0 
Idle = 327830 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328345 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001288
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328417 n_nop=328347 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001979
n_activity=3743 dram_eff=0.01737
bk0: 1a 328290i bk1: 1a 328318i bk2: 2a 328318i bk3: 0a 328417i bk4: 15a 328250i bk5: 14a 328248i bk6: 0a 328417i bk7: 0a 328417i bk8: 0a 328417i bk9: 0a 328417i bk10: 0a 328417i bk11: 0a 328417i bk12: 0a 328417i bk13: 0a 328417i bk14: 0a 328417i bk15: 0a 328417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.262609
Bank_Level_Parallism_Col = 1.211538
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073427
GrpLevelPara = 1.211538 

BW Util details:
bwutil = 0.000198 
total_CMD = 328417 
util_bw = 65 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 327842 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328417 
n_nop = 328347 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 56293
Req_Network_injected_packets_per_cycle =       0.0438 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0451
Req_Bank_Level_Parallism =       1.6111
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 56293
Reply_Network_injected_packets_per_cycle =        0.0438
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.0335
Reply_Bank_Level_Parallism =       1.5582
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 24691 (inst/sec)
gpgpu_simulation_rate = 5629 (cycle/sec)
gpgpu_silicon_slowdown = 213181x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5761
gpu_sim_insn = 53912
gpu_ipc =       9.3581
gpu_tot_sim_cycle = 62054
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.8478
gpu_tot_issued_cta = 48
gpu_occupancy = 28.8104% 
gpu_tot_occupancy = 10.8755% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1069
partiton_level_parallism_total  =       0.0497
partiton_level_parallism_util =       3.5000
partiton_level_parallism_util_total  =       1.8060
L2_BW  =       4.1060 GB/Sec
L2_BW_total  =       1.9066 GB/Sec
gpu_total_sim_rate=27347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5671	W0_Idle:339352	W0_Scoreboard:296708	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 847 
max_icnt2mem_latency = 105 
maxmrqlatency = 165 
max_icnt2sh_latency = 5 
averagemflatency = 385 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:948 	8 	25 	82 	48 	39 	43 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1674 	178 	1229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2842 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3048 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	28 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155         0      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 201/16 = 12.56
average mf latency per bank:
dram[0]:        638       634       637       634      1009      1136    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       635       639       632      1323      1242    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       639       637      1140      1176    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       636       633    none        1176      1338    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       641      1114      1025    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       635      1151      1154    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       634       635       646      1193      1022    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       643       634       637      1127      1120    none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       632       646       640      1099      1344    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       642       646       645      1127      1232    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       634       636       631      1050      1255    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       637       648       637      1221      1216    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         739      1185    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       635       636       638      1254      1203    none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       632    none         636      1068      1083    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none        1135      1059    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        647       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       847       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        647       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361952 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0001934
n_activity=4103 dram_eff=0.01706
bk0: 2a 361929i bk1: 3a 361929i bk2: 2a 361929i bk3: 3a 361929i bk4: 18a 361861i bk5: 12a 361857i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191111
Bank_Level_Parallism_Col = 1.189270
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044709
GrpLevelPara = 1.189270 

BW Util details:
bwutil = 0.000193 
total_CMD = 362028 
util_bw = 70 
Wasted_Col = 605 
Wasted_Row = 0 
Idle = 361353 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361952 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361953 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001906
n_activity=3933 dram_eff=0.01754
bk0: 6a 361929i bk1: 5a 361915i bk2: 3a 361915i bk3: 9a 361901i bk4: 14a 361861i bk5: 12a 361878i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108466
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026596
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000191 
total_CMD = 362028 
util_bw = 69 
Wasted_Col = 687 
Wasted_Row = 0 
Idle = 361272 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361953 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361958 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001768
n_activity=3776 dram_eff=0.01695
bk0: 2a 361929i bk1: 3a 361929i bk2: 4a 361892i bk3: 3a 361915i bk4: 13a 361884i bk5: 13a 361878i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.334992
Bank_Level_Parallism_Col = 1.295493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043406
GrpLevelPara = 1.295493 

BW Util details:
bwutil = 0.000177 
total_CMD = 362028 
util_bw = 64 
Wasted_Col = 539 
Wasted_Row = 0 
Idle = 361425 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361958 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361964 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000163
n_activity=3226 dram_eff=0.01829
bk0: 2a 361887i bk1: 5a 361901i bk2: 4a 361929i bk3: 0a 362028i bk4: 12a 361858i bk5: 13a 361869i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315331
Bank_Level_Parallism_Col = 1.264448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061296
GrpLevelPara = 1.264448 

BW Util details:
bwutil = 0.000163 
total_CMD = 362028 
util_bw = 59 
Wasted_Col = 515 
Wasted_Row = 0 
Idle = 361454 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361964 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361945 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002127
n_activity=4531 dram_eff=0.01699
bk0: 8a 361906i bk1: 3a 361929i bk2: 3a 361929i bk3: 2a 361915i bk4: 15a 361884i bk5: 13a 361878i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130802
Bank_Level_Parallism_Col = 1.130312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046742
GrpLevelPara = 1.130312 

BW Util details:
bwutil = 0.000213 
total_CMD = 362028 
util_bw = 77 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 361317 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361945 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361956 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001851
n_activity=4188 dram_eff=0.016
bk0: 1a 361929i bk1: 3a 361929i bk2: 3a 361929i bk3: 4a 361915i bk4: 14a 361852i bk5: 13a 361875i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071808
Bank_Level_Parallism_Col = 1.069519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054813
GrpLevelPara = 1.069519 

BW Util details:
bwutil = 0.000185 
total_CMD = 362028 
util_bw = 67 
Wasted_Col = 685 
Wasted_Row = 0 
Idle = 361276 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361956 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.013889 
queue_avg = 0.001320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132034
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361953 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001906
n_activity=3993 dram_eff=0.01728
bk0: 4a 361925i bk1: 4a 361914i bk2: 4a 361915i bk3: 1a 361929i bk4: 16a 361874i bk5: 13a 361831i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130493
Bank_Level_Parallism_Col = 1.130027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.099196
GrpLevelPara = 1.130027 

BW Util details:
bwutil = 0.000191 
total_CMD = 362028 
util_bw = 69 
Wasted_Col = 682 
Wasted_Row = 0 
Idle = 361277 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 47 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 362028 
n_nop = 361953 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361950 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001989
n_activity=3889 dram_eff=0.01851
bk0: 3a 361901i bk1: 2a 361915i bk2: 3a 361929i bk3: 4a 361915i bk4: 14a 361861i bk5: 17a 361820i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.378834
Bank_Level_Parallism_Col = 1.332820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044684
GrpLevelPara = 1.332820 

BW Util details:
bwutil = 0.000199 
total_CMD = 362028 
util_bw = 72 
Wasted_Col = 580 
Wasted_Row = 0 
Idle = 361376 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 20 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361950 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361958 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001768
n_activity=4073 dram_eff=0.01571
bk0: 6a 361906i bk1: 6a 361929i bk2: 1a 361929i bk3: 3a 361915i bk4: 15a 361875i bk5: 13a 361826i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125495
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095745
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000177 
total_CMD = 362028 
util_bw = 64 
Wasted_Col = 693 
Wasted_Row = 0 
Idle = 361271 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 52 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 9 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 362028 
n_nop = 361958 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151093
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361963 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000163
n_activity=3631 dram_eff=0.01625
bk0: 1a 361906i bk1: 4a 361887i bk2: 1a 361929i bk3: 2a 361915i bk4: 14a 361861i bk5: 14a 361878i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.258876
Bank_Level_Parallism_Col = 1.223214
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034226
GrpLevelPara = 1.223214 

BW Util details:
bwutil = 0.000163 
total_CMD = 362028 
util_bw = 59 
Wasted_Col = 617 
Wasted_Row = 0 
Idle = 361352 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361963 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361953 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001906
n_activity=4486 dram_eff=0.01538
bk0: 5a 361901i bk1: 3a 361929i bk2: 4a 361915i bk3: 6a 361929i bk4: 13a 361871i bk5: 15a 361878i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132128
Bank_Level_Parallism_Col = 1.131653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050420
GrpLevelPara = 1.131653 

BW Util details:
bwutil = 0.000191 
total_CMD = 362028 
util_bw = 69 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 361309 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361953 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001243
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361966 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001547
n_activity=3599 dram_eff=0.01556
bk0: 5a 361920i bk1: 4a 361901i bk2: 1a 361929i bk3: 2a 361929i bk4: 13a 361861i bk5: 15a 361864i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084656
Bank_Level_Parallism_Col = 1.083888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021305
GrpLevelPara = 1.083888 

BW Util details:
bwutil = 0.000155 
total_CMD = 362028 
util_bw = 56 
Wasted_Col = 700 
Wasted_Row = 0 
Idle = 361272 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361966 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144188
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361789 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=34 n_rd_L2_A=0 n_write=201 n_wr_bk=0 bw_util=0.0006491
n_activity=6155 dram_eff=0.03818
bk0: 4a 361929i bk1: 1a 361929i bk2: 0a 362028i bk3: 0a 362028i bk4: 14a 359498i bk5: 15a 361869i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.031044
Bank_Level_Parallism_Col = 1.030744
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.858182
GrpLevelPara = 1.030744 

BW Util details:
bwutil = 0.000649 
total_CMD = 362028 
util_bw = 235 
Wasted_Col = 2793 
Wasted_Row = 0 
Idle = 359000 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2491 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361789 
Read = 34 
Write = 201 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.181091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181091
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361961 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001685
n_activity=3739 dram_eff=0.01631
bk0: 2a 361929i bk1: 4a 361897i bk2: 4a 361915i bk3: 2a 361929i bk4: 12a 361861i bk5: 14a 361878i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218425
Bank_Level_Parallism_Col = 1.182362
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034380
GrpLevelPara = 1.182362 

BW Util details:
bwutil = 0.000168 
total_CMD = 362028 
util_bw = 61 
Wasted_Col = 612 
Wasted_Row = 0 
Idle = 361355 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361961 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143083
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361956 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001851
n_activity=4316 dram_eff=0.01552
bk0: 3a 361929i bk1: 5a 361929i bk2: 0a 362028i bk3: 4a 361915i bk4: 15a 361884i bk5: 17a 361869i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160136
Bank_Level_Parallism_Col = 1.159520
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039451
GrpLevelPara = 1.159520 

BW Util details:
bwutil = 0.000185 
total_CMD = 362028 
util_bw = 67 
Wasted_Col = 520 
Wasted_Row = 0 
Idle = 361441 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361956 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116842
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362028 n_nop=361958 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001795
n_activity=3743 dram_eff=0.01737
bk0: 1a 361901i bk1: 1a 361929i bk2: 2a 361929i bk3: 0a 362028i bk4: 15a 361861i bk5: 14a 361859i bk6: 0a 362028i bk7: 0a 362028i bk8: 0a 362028i bk9: 0a 362028i bk10: 0a 362028i bk11: 0a 362028i bk12: 0a 362028i bk13: 0a 362028i bk14: 0a 362028i bk15: 0a 362028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.262609
Bank_Level_Parallism_Col = 1.211538
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073427
GrpLevelPara = 1.211538 

BW Util details:
bwutil = 0.000180 
total_CMD = 362028 
util_bw = 65 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 361453 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362028 
n_nop = 361958 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 62054
Req_Network_injected_packets_per_cycle =       0.0497 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       0.3693
Req_Bank_Level_Parallism =       1.8060
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0042
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 62054
Reply_Network_injected_packets_per_cycle =        0.0497
Reply_Network_conflicts_per_cycle =        0.0027
Reply_Network_conflicts_per_cycle_util =       0.0902
Reply_Bank_Level_Parallism =       1.6450
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 27347 (inst/sec)
gpgpu_simulation_rate = 5641 (cycle/sec)
gpgpu_silicon_slowdown = 212728x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13755
gpu_sim_insn = 101823
gpu_ipc =       7.4026
gpu_tot_sim_cycle = 75809
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.3113
gpu_tot_issued_cta = 56
gpu_occupancy = 24.1208% 
gpu_tot_occupancy = 14.7203% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4291
partiton_level_parallism_total  =       0.1185
partiton_level_parallism_util =       1.9706
partiton_level_parallism_util_total  =       1.9109
L2_BW  =      16.4767 GB/Sec
L2_BW_total  =       4.5502 GB/Sec
gpu_total_sim_rate=28760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 3
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 110
	L1D_total_cache_reservation_fails = 61
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8863	W0_Idle:380692	W0_Scoreboard:495348	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 847 
max_icnt2mem_latency = 105 
maxmrqlatency = 165 
max_icnt2sh_latency = 14 
averagemflatency = 376 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:2862 	40 	39 	96 	52 	39 	43 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5593 	178 	3212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8736 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8689 	264 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	44 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3201/96 = 33.343750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        27         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1497
min_bank_accesses = 0!
chip skew: 276/58 = 4.76
average mf latency per bank:
dram[0]:        646       635       633       630      1416      1601    none      none      none      none      none      none      none      none      none      none  
dram[1]:        667       637       632       632      1233      1354    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       657       662       634      1178      1294    none      none      none      none      none      none      none      none      none      none  
dram[3]:        639       636       632       640      1331      1238    none      none      none      none      none      none      none      none      none      none  
dram[4]:        668       636       631       633      1344      1256    none      none      none      none      none      none      none      none      none      none  
dram[5]:        636       633       632       632      1272      1283    none      none      none      none      none      none      none      none      none      none  
dram[6]:        637       646       632       632      1274      1285    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       638       633       645      1384      1512    none      none      none      none      none      none      none      none      none      none  
dram[8]:        651       647       633       676      1276      1153    none      none      none      none      none      none      none      none      none      none  
dram[9]:        656       638       633       634      1315      1364    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       650       649       631      1246      1346    none      none      none      none      none      none      none      none      none      none  
dram[11]:        636       650       632       631      1201      1284    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       639       633       635       833      1246    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       636       658       632      1223      1307    none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       636       634       633      1421      1376    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       652       658       636      1323      1426    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       648       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        657       648       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       657       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       651       646       659       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        654       651       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       661       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       653       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       653       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        654       655       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        652       650       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        648       655       650       659       847       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        657       653       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       653       649       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       654       646       650       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442082 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=131 n_rd_L2_A=0 n_write=58 n_wr_bk=0 bw_util=0.0004273
n_activity=8570 dram_eff=0.02205
bk0: 21a 442085i bk1: 21a 442083i bk2: 17a 442115i bk3: 23a 442161i bk4: 24a 441949i bk5: 25a 441897i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.146109
Bank_Level_Parallism_Col = 1.145066
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.244109
GrpLevelPara = 1.145066 

BW Util details:
bwutil = 0.000427 
total_CMD = 442277 
util_bw = 189 
Wasted_Col = 1173 
Wasted_Row = 0 
Idle = 440915 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 70 
RTWc_limit = 275 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 70 
RTWc_limit_alone = 275 

Commands details: 
total_CMD = 442277 
n_nop = 442082 
Read = 131 
Write = 58 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123904
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442082 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004273
n_activity=8157 dram_eff=0.02317
bk0: 14a 442178i bk1: 19a 442076i bk2: 15a 442151i bk3: 16a 442123i bk4: 19a 441998i bk5: 22a 442022i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071546
Bank_Level_Parallism_Col = 1.070132
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.198845
GrpLevelPara = 1.070132 

BW Util details:
bwutil = 0.000427 
total_CMD = 442277 
util_bw = 189 
Wasted_Col = 1027 
Wasted_Row = 0 
Idle = 441061 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 442277 
n_nop = 442082 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442066 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004635
n_activity=8519 dram_eff=0.02406
bk0: 20a 442131i bk1: 23a 442086i bk2: 16a 442075i bk3: 6a 442137i bk4: 20a 442037i bk5: 22a 441796i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.228003
Bank_Level_Parallism_Col = 1.209517
Bank_Level_Parallism_Ready = 1.004878
write_to_read_ratio_blp_rw_average = 0.332310
GrpLevelPara = 1.209517 

BW Util details:
bwutil = 0.000464 
total_CMD = 442277 
util_bw = 205 
Wasted_Col = 1102 
Wasted_Row = 0 
Idle = 440970 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 360 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 64 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 442277 
n_nop = 442066 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442070 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004545
n_activity=8433 dram_eff=0.02383
bk0: 15a 442082i bk1: 23a 442096i bk2: 14a 442154i bk3: 21a 442005i bk4: 22a 442039i bk5: 17a 442001i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.202265
Bank_Level_Parallism_Col = 1.178571
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.178571
GrpLevelPara = 1.178571 

BW Util details:
bwutil = 0.000454 
total_CMD = 442277 
util_bw = 201 
Wasted_Col = 1035 
Wasted_Row = 0 
Idle = 441041 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 99 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 32 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 442277 
n_nop = 442070 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00330788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442087 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.000416
n_activity=8836 dram_eff=0.02082
bk0: 14a 442152i bk1: 24a 441989i bk2: 11a 442175i bk3: 12a 442130i bk4: 23a 442017i bk5: 23a 442037i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081125
Bank_Level_Parallism_Col = 1.080645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.197581
GrpLevelPara = 1.080645 

BW Util details:
bwutil = 0.000416 
total_CMD = 442277 
util_bw = 184 
Wasted_Col = 1061 
Wasted_Row = 0 
Idle = 441032 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 302 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 442277 
n_nop = 442087 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442082 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004296
n_activity=8436 dram_eff=0.02252
bk0: 20a 442098i bk1: 15a 442139i bk2: 16a 442091i bk3: 12a 442156i bk4: 21a 442071i bk5: 21a 442016i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.063954
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146667
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.000430 
total_CMD = 442277 
util_bw = 190 
Wasted_Col = 1014 
Wasted_Row = 0 
Idle = 441073 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 63 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 69 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 442277 
n_nop = 442082 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005128 
queue_avg = 0.001225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122548
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442081 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004296
n_activity=8348 dram_eff=0.02276
bk0: 19a 442113i bk1: 21a 442141i bk2: 16a 442155i bk3: 9a 442174i bk4: 22a 441933i bk5: 23a 441947i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132029
Bank_Level_Parallism_Col = 1.131751
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.244681
GrpLevelPara = 1.131751 

BW Util details:
bwutil = 0.000430 
total_CMD = 442277 
util_bw = 190 
Wasted_Col = 1037 
Wasted_Row = 0 
Idle = 441050 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 442277 
n_nop = 442081 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00102651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442093 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0004025
n_activity=7939 dram_eff=0.02242
bk0: 20a 442099i bk1: 21a 442033i bk2: 10a 442168i bk3: 19a 442127i bk4: 23a 441980i bk5: 24a 441955i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254669
Bank_Level_Parallism_Col = 1.228936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.185532
GrpLevelPara = 1.228936 

BW Util details:
bwutil = 0.000402 
total_CMD = 442277 
util_bw = 178 
Wasted_Col = 1000 
Wasted_Row = 0 
Idle = 441099 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 157 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 73 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 442277 
n_nop = 442093 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170481
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442074 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004454
n_activity=8817 dram_eff=0.02234
bk0: 15a 442151i bk1: 22a 442076i bk2: 8a 442142i bk3: 11a 442164i bk4: 22a 442097i bk5: 18a 442018i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091975
Bank_Level_Parallism_Col = 1.091486
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.182065
GrpLevelPara = 1.091486 

BW Util details:
bwutil = 0.000445 
total_CMD = 442277 
util_bw = 197 
Wasted_Col = 912 
Wasted_Row = 0 
Idle = 441168 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 328 
rwq = 0 
CCDLc_limit_alone = 328 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 442277 
n_nop = 442074 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147645
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442100 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003866
n_activity=7386 dram_eff=0.02315
bk0: 12a 442138i bk1: 20a 442028i bk2: 7a 442168i bk3: 12a 442133i bk4: 21a 442082i bk5: 20a 442019i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199052
Bank_Level_Parallism_Col = 1.176023
Bank_Level_Parallism_Ready = 1.005848
write_to_read_ratio_blp_rw_average = 0.139867
GrpLevelPara = 1.176023 

BW Util details:
bwutil = 0.000387 
total_CMD = 442277 
util_bw = 171 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 441222 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 442277 
n_nop = 442100 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173421
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442088 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004138
n_activity=8837 dram_eff=0.02071
bk0: 16a 442140i bk1: 17a 442124i bk2: 14a 442147i bk3: 14a 442169i bk4: 19a 442074i bk5: 20a 442104i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103553
Bank_Level_Parallism_Col = 1.103061
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.135714
GrpLevelPara = 1.103061 

BW Util details:
bwutil = 0.000414 
total_CMD = 442277 
util_bw = 183 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 441292 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 442277 
n_nop = 442088 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104686
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442068 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000459
n_activity=8821 dram_eff=0.02301
bk0: 23a 442096i bk1: 17a 442116i bk2: 16a 442094i bk3: 20a 442126i bk4: 17a 442001i bk5: 20a 441980i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080357
Bank_Level_Parallism_Col = 1.079910
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.198656
GrpLevelPara = 1.079910 

BW Util details:
bwutil = 0.000459 
total_CMD = 442277 
util_bw = 203 
Wasted_Col = 1141 
Wasted_Row = 0 
Idle = 440933 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 442277 
n_nop = 442068 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126617
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=441895 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=100 n_rd_L2_A=0 n_write=276 n_wr_bk=0 bw_util=0.0008501
n_activity=11585 dram_eff=0.03246
bk0: 14a 442169i bk1: 14a 442108i bk2: 17a 442114i bk3: 16a 442118i bk4: 20a 439625i bk5: 19a 442045i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.056681
Bank_Level_Parallism_Col = 1.056195
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.785088
GrpLevelPara = 1.056195 

BW Util details:
bwutil = 0.000850 
total_CMD = 442277 
util_bw = 376 
Wasted_Col = 3276 
Wasted_Row = 0 
Idle = 438625 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 99 
CCDLc_limit = 2782 
rwq = 0 
CCDLc_limit_alone = 2782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 442277 
n_nop = 441895 
Read = 100 
Write = 276 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.148956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148956
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442081 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004296
n_activity=7943 dram_eff=0.02392
bk0: 19a 442146i bk1: 16a 442115i bk2: 9a 442164i bk3: 15a 442122i bk4: 20a 441948i bk5: 21a 441994i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124587
Bank_Level_Parallism_Col = 1.104305
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.249172
GrpLevelPara = 1.104305 

BW Util details:
bwutil = 0.000430 
total_CMD = 442277 
util_bw = 190 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 441065 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 161 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 442277 
n_nop = 442081 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127748
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442089 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0004115
n_activity=8339 dram_eff=0.02183
bk0: 20a 442093i bk1: 17a 442113i bk2: 16a 442099i bk3: 16a 442125i bk4: 23a 442092i bk5: 21a 442005i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175893
Bank_Level_Parallism_Col = 1.175785
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155157
GrpLevelPara = 1.175785 

BW Util details:
bwutil = 0.000412 
total_CMD = 442277 
util_bw = 182 
Wasted_Col = 938 
Wasted_Row = 0 
Idle = 441157 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 415 
rwq = 0 
CCDLc_limit_alone = 415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 442277 
n_nop = 442089 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00148097
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442277 n_nop=442098 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003912
n_activity=7821 dram_eff=0.02212
bk0: 14a 442123i bk1: 15a 442146i bk2: 9a 442175i bk3: 12a 442086i bk4: 21a 442026i bk5: 25a 442023i bk6: 0a 442277i bk7: 0a 442277i bk8: 0a 442277i bk9: 0a 442277i bk10: 0a 442277i bk11: 0a 442277i bk12: 0a 442277i bk13: 0a 442277i bk14: 0a 442277i bk15: 0a 442277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171642
Bank_Level_Parallism_Col = 1.144195
Bank_Level_Parallism_Ready = 1.011561
write_to_read_ratio_blp_rw_average = 0.127341
GrpLevelPara = 1.144195 

BW Util details:
bwutil = 0.000391 
total_CMD = 442277 
util_bw = 173 
Wasted_Col = 899 
Wasted_Row = 0 
Idle = 441205 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 442277 
n_nop = 442098 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 90, Miss_rate = 0.324, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 98, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 79, Miss_rate = 0.288, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 95, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 94, Miss_rate = 0.332, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 88, Miss_rate = 0.308, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 84, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3171
L2_total_cache_miss_rate = 0.3530
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3893
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 75809
Req_Network_injected_packets_per_cycle =       0.1185 
Req_Network_conflicts_per_cycle =       0.0105
Req_Network_conflicts_per_cycle_util =       0.1700
Req_Bank_Level_Parallism =       1.9109
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0036
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 75809
Reply_Network_injected_packets_per_cycle =        0.1185
Reply_Network_conflicts_per_cycle =        0.0157
Reply_Network_conflicts_per_cycle_util =       0.2377
Reply_Bank_Level_Parallism =       1.7912
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0031
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 28760 (inst/sec)
gpgpu_simulation_rate = 5414 (cycle/sec)
gpgpu_silicon_slowdown = 221647x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5766
gpu_sim_insn = 69536
gpu_ipc =      12.0597
gpu_tot_sim_cycle = 81575
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.7883
gpu_tot_issued_cta = 64
gpu_occupancy = 29.5545% 
gpu_tot_occupancy = 15.3216% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1110
partiton_level_parallism_total  =       0.1180
partiton_level_parallism_util =       3.2653
partiton_level_parallism_util_total  =       1.9651
L2_BW  =       4.2622 GB/Sec
L2_BW_total  =       4.5299 GB/Sec
gpu_total_sim_rate=31478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 3
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 110
	L1D_total_cache_reservation_fails = 61
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10382	W0_Idle:407543	W0_Scoreboard:503094	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 851 
max_icnt2mem_latency = 107 
maxmrqlatency = 165 
max_icnt2sh_latency = 14 
averagemflatency = 370 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2868 	41 	42 	101 	65 	60 	85 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5962 	321 	3340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9177 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9295 	298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	45 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3329/96 = 34.677082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        27         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1625
min_bank_accesses = 0!
chip skew: 404/58 = 6.97
average mf latency per bank:
dram[0]:        646       635       633       630      1488      1680    none      none      none      none      none      none      none      none      none      none  
dram[1]:        667       637       632       632      1291      1418    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       657       662       634      1232      1356    none      none      none      none      none      none      none      none      none      none  
dram[3]:        639       636       632       640      1396      1292    none      none      none      none      none      none      none      none      none      none  
dram[4]:        668       636       631       633      1406      1327    none      none      none      none      none      none      none      none      none      none  
dram[5]:        636       633       632       632      1334      1340    none      none      none      none      none      none      none      none      none      none  
dram[6]:        637       646       632       632      1335      1357    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       638       633       645      1450      1588    none      none      none      none      none      none      none      none      none      none  
dram[8]:        651       647       633       676      1337      1207    none      none      none      none      none      none      none      none      none      none  
dram[9]:        656       638       633       634      1379      1426    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       650       649       631      1309      1414    none      none      none      none      none      none      none      none      none      none  
dram[11]:        636       650       632       631      1261      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       639       633       635       806      1312    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       636       658       632      1280      1367    none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       636       634       633      1499      1446    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       652       658       636      1381      1494    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       648       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        657       648       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       657       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       651       646       659       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        654       651       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       661       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       653       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       653       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        654       655       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        652       650       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        648       655       650       659       851       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        657       653       646       647       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       653       649       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       654       646       650       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475722 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=131 n_rd_L2_A=0 n_write=58 n_wr_bk=0 bw_util=0.0003971
n_activity=8570 dram_eff=0.02205
bk0: 21a 475725i bk1: 21a 475723i bk2: 17a 475755i bk3: 23a 475801i bk4: 24a 475589i bk5: 25a 475537i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.146109
Bank_Level_Parallism_Col = 1.145066
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.244109
GrpLevelPara = 1.145066 

BW Util details:
bwutil = 0.000397 
total_CMD = 475917 
util_bw = 189 
Wasted_Col = 1173 
Wasted_Row = 0 
Idle = 474555 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 70 
RTWc_limit = 275 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 70 
RTWc_limit_alone = 275 

Commands details: 
total_CMD = 475917 
n_nop = 475722 
Read = 131 
Write = 58 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475722 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0003971
n_activity=8157 dram_eff=0.02317
bk0: 14a 475818i bk1: 19a 475716i bk2: 15a 475791i bk3: 16a 475763i bk4: 19a 475638i bk5: 22a 475662i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071546
Bank_Level_Parallism_Col = 1.070132
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.198845
GrpLevelPara = 1.070132 

BW Util details:
bwutil = 0.000397 
total_CMD = 475917 
util_bw = 189 
Wasted_Col = 1027 
Wasted_Row = 0 
Idle = 474701 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 475917 
n_nop = 475722 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475706 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004307
n_activity=8519 dram_eff=0.02406
bk0: 20a 475771i bk1: 23a 475726i bk2: 16a 475715i bk3: 6a 475777i bk4: 20a 475677i bk5: 22a 475436i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.228003
Bank_Level_Parallism_Col = 1.209517
Bank_Level_Parallism_Ready = 1.004878
write_to_read_ratio_blp_rw_average = 0.332310
GrpLevelPara = 1.209517 

BW Util details:
bwutil = 0.000431 
total_CMD = 475917 
util_bw = 205 
Wasted_Col = 1102 
Wasted_Row = 0 
Idle = 474610 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 360 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 64 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 475917 
n_nop = 475706 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112204
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475710 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004223
n_activity=8433 dram_eff=0.02383
bk0: 15a 475722i bk1: 23a 475736i bk2: 14a 475794i bk3: 21a 475645i bk4: 22a 475679i bk5: 17a 475641i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.202265
Bank_Level_Parallism_Col = 1.178571
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.178571
GrpLevelPara = 1.178571 

BW Util details:
bwutil = 0.000422 
total_CMD = 475917 
util_bw = 201 
Wasted_Col = 1035 
Wasted_Row = 0 
Idle = 474681 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 99 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 32 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 475917 
n_nop = 475710 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00307407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475727 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003866
n_activity=8836 dram_eff=0.02082
bk0: 14a 475792i bk1: 24a 475629i bk2: 11a 475815i bk3: 12a 475770i bk4: 23a 475657i bk5: 23a 475677i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081125
Bank_Level_Parallism_Col = 1.080645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.197581
GrpLevelPara = 1.080645 

BW Util details:
bwutil = 0.000387 
total_CMD = 475917 
util_bw = 184 
Wasted_Col = 1061 
Wasted_Row = 0 
Idle = 474672 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 302 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 475917 
n_nop = 475727 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000943442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475722 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003992
n_activity=8436 dram_eff=0.02252
bk0: 20a 475738i bk1: 15a 475779i bk2: 16a 475731i bk3: 12a 475796i bk4: 21a 475711i bk5: 21a 475656i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.063954
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146667
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.000399 
total_CMD = 475917 
util_bw = 190 
Wasted_Col = 1014 
Wasted_Row = 0 
Idle = 474713 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 63 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 69 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 475917 
n_nop = 475722 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005128 
queue_avg = 0.001139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475721 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003992
n_activity=8348 dram_eff=0.02276
bk0: 19a 475753i bk1: 21a 475781i bk2: 16a 475795i bk3: 9a 475814i bk4: 22a 475573i bk5: 23a 475587i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132029
Bank_Level_Parallism_Col = 1.131751
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.244681
GrpLevelPara = 1.131751 

BW Util details:
bwutil = 0.000399 
total_CMD = 475917 
util_bw = 190 
Wasted_Col = 1037 
Wasted_Row = 0 
Idle = 474690 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 475917 
n_nop = 475721 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000953948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475733 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.000374
n_activity=7939 dram_eff=0.02242
bk0: 20a 475739i bk1: 21a 475673i bk2: 10a 475808i bk3: 19a 475767i bk4: 23a 475620i bk5: 24a 475595i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254669
Bank_Level_Parallism_Col = 1.228936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.185532
GrpLevelPara = 1.228936 

BW Util details:
bwutil = 0.000374 
total_CMD = 475917 
util_bw = 178 
Wasted_Col = 1000 
Wasted_Row = 0 
Idle = 474739 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 157 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 73 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 475917 
n_nop = 475733 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158431
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475714 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004139
n_activity=8817 dram_eff=0.02234
bk0: 15a 475791i bk1: 22a 475716i bk2: 8a 475782i bk3: 11a 475804i bk4: 22a 475737i bk5: 18a 475658i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091975
Bank_Level_Parallism_Col = 1.091486
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.182065
GrpLevelPara = 1.091486 

BW Util details:
bwutil = 0.000414 
total_CMD = 475917 
util_bw = 197 
Wasted_Col = 912 
Wasted_Row = 0 
Idle = 474808 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 328 
rwq = 0 
CCDLc_limit_alone = 328 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 475917 
n_nop = 475714 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137209
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475740 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003593
n_activity=7390 dram_eff=0.02314
bk0: 12a 475778i bk1: 20a 475668i bk2: 7a 475808i bk3: 12a 475773i bk4: 21a 475722i bk5: 20a 475659i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199052
Bank_Level_Parallism_Col = 1.176023
Bank_Level_Parallism_Ready = 1.005848
write_to_read_ratio_blp_rw_average = 0.139867
GrpLevelPara = 1.176023 

BW Util details:
bwutil = 0.000359 
total_CMD = 475917 
util_bw = 171 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 474862 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 475917 
n_nop = 475740 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161163
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475728 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003845
n_activity=8837 dram_eff=0.02071
bk0: 16a 475780i bk1: 17a 475764i bk2: 14a 475787i bk3: 14a 475809i bk4: 19a 475714i bk5: 20a 475744i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103553
Bank_Level_Parallism_Col = 1.103061
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.135714
GrpLevelPara = 1.103061 

BW Util details:
bwutil = 0.000385 
total_CMD = 475917 
util_bw = 183 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 474932 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 475917 
n_nop = 475728 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000972859
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475708 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004265
n_activity=8821 dram_eff=0.02301
bk0: 23a 475736i bk1: 17a 475756i bk2: 16a 475734i bk3: 20a 475766i bk4: 17a 475641i bk5: 20a 475620i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080357
Bank_Level_Parallism_Col = 1.079910
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.198656
GrpLevelPara = 1.079910 

BW Util details:
bwutil = 0.000427 
total_CMD = 475917 
util_bw = 203 
Wasted_Col = 1141 
Wasted_Row = 0 
Idle = 474573 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 475917 
n_nop = 475708 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117668
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475407 n_act=6 n_pre=0 n_ref_event=0 n_req=504 n_rd=100 n_rd_L2_A=0 n_write=404 n_wr_bk=0 bw_util=0.001059
n_activity=13544 dram_eff=0.03721
bk0: 14a 475809i bk1: 14a 475748i bk2: 17a 475754i bk3: 16a 475758i bk4: 20a 471528i bk5: 19a 475685i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.037520
Bank_Level_Parallism_Col = 1.037185
Bank_Level_Parallism_Ready = 1.001984
write_to_read_ratio_blp_rw_average = 0.857791
GrpLevelPara = 1.037185 

BW Util details:
bwutil = 0.001059 
total_CMD = 475917 
util_bw = 504 
Wasted_Col = 5013 
Wasted_Row = 0 
Idle = 470400 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 99 
CCDLc_limit = 4519 
rwq = 0 
CCDLc_limit_alone = 4519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 475917 
n_nop = 475407 
Read = 100 
Write = 404 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 504 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274235
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475721 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003992
n_activity=7943 dram_eff=0.02392
bk0: 19a 475786i bk1: 16a 475755i bk2: 9a 475804i bk3: 15a 475762i bk4: 20a 475588i bk5: 21a 475634i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124587
Bank_Level_Parallism_Col = 1.104305
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.249172
GrpLevelPara = 1.104305 

BW Util details:
bwutil = 0.000399 
total_CMD = 475917 
util_bw = 190 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 474705 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 161 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 475917 
n_nop = 475721 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118718
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475729 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0003824
n_activity=8339 dram_eff=0.02183
bk0: 20a 475733i bk1: 17a 475753i bk2: 16a 475739i bk3: 16a 475765i bk4: 23a 475732i bk5: 21a 475645i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175893
Bank_Level_Parallism_Col = 1.175785
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155157
GrpLevelPara = 1.175785 

BW Util details:
bwutil = 0.000382 
total_CMD = 475917 
util_bw = 182 
Wasted_Col = 938 
Wasted_Row = 0 
Idle = 474797 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 415 
rwq = 0 
CCDLc_limit_alone = 415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 475917 
n_nop = 475729 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137629
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475917 n_nop=475738 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003635
n_activity=7821 dram_eff=0.02212
bk0: 14a 475763i bk1: 15a 475786i bk2: 9a 475815i bk3: 12a 475726i bk4: 21a 475666i bk5: 25a 475663i bk6: 0a 475917i bk7: 0a 475917i bk8: 0a 475917i bk9: 0a 475917i bk10: 0a 475917i bk11: 0a 475917i bk12: 0a 475917i bk13: 0a 475917i bk14: 0a 475917i bk15: 0a 475917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171642
Bank_Level_Parallism_Col = 1.144195
Bank_Level_Parallism_Ready = 1.011561
write_to_read_ratio_blp_rw_average = 0.127341
GrpLevelPara = 1.144195 

BW Util details:
bwutil = 0.000364 
total_CMD = 475917 
util_bw = 173 
Wasted_Col = 899 
Wasted_Row = 0 
Idle = 474845 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 475917 
n_nop = 475738 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 90, Miss_rate = 0.306, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 98, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 79, Miss_rate = 0.272, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 95, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 94, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 88, Miss_rate = 0.291, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 84, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3299
L2_total_cache_miss_rate = 0.3428
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 81575
Req_Network_injected_packets_per_cycle =       0.1180 
Req_Network_conflicts_per_cycle =       0.0163
Req_Network_conflicts_per_cycle_util =       0.2710
Req_Bank_Level_Parallism =       1.9651
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0062
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 81575
Reply_Network_injected_packets_per_cycle =        0.1180
Reply_Network_conflicts_per_cycle =        0.0160
Reply_Network_conflicts_per_cycle_util =       0.2455
Reply_Bank_Level_Parallism =       1.8044
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0031
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 31478 (inst/sec)
gpgpu_simulation_rate = 5438 (cycle/sec)
gpgpu_silicon_slowdown = 220669x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14058
gpu_sim_insn = 248289
gpu_ipc =      17.6618
gpu_tot_sim_cycle = 95633
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.5337
gpu_tot_issued_cta = 72
gpu_occupancy = 27.2702% 
gpu_tot_occupancy = 18.0400% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9807
partiton_level_parallism_total  =       0.2448
partiton_level_parallism_util =       2.5703
partiton_level_parallism_util_total  =       2.2815
L2_BW  =      37.6598 GB/Sec
L2_BW_total  =       9.3999 GB/Sec
gpu_total_sim_rate=40026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 3
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 91, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 78, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4856, Miss = 1633, Miss_rate = 0.336, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22132
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 754
	L1D_total_cache_reservation_fails = 2552
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 734
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17803	W0_Idle:429794	W0_Scoreboard:723329	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 851 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 24 
averagemflatency = 340 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5401 	94 	67 	105 	65 	60 	85 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16777 	678 	5955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21832 	1514 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21142 	1939 	320 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	56 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5944/96 = 61.916668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1797
min_bank_accesses = 0!
chip skew: 427/66 = 6.47
average mf latency per bank:
dram[0]:        730       724       687       674      2699      2448    none      none      none      none      none      none      none      none      none      none  
dram[1]:        692       695       689       684      2163      2528    none      none      none      none      none      none      none      none      none      none  
dram[2]:        745       751       684       676      2185      2347    none      none      none      none      none      none      none      none      none      none  
dram[3]:        725       725       678       675      2463      1937    none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       704       676       671      2452      2641    none      none      none      none      none      none      none      none      none      none  
dram[5]:        716       705       675       684      2170      2184    none      none      none      none      none      none      none      none      none      none  
dram[6]:        696       710       695       690      2366      2420    none      none      none      none      none      none      none      none      none      none  
dram[7]:        718       711       667       687      2533      2947    none      none      none      none      none      none      none      none      none      none  
dram[8]:        708       724       666       674      2343      2006    none      none      none      none      none      none      none      none      none      none  
dram[9]:        693       714       651       672      2396      2489    none      none      none      none      none      none      none      none      none      none  
dram[10]:        700       700       674       695      2105      2369    none      none      none      none      none      none      none      none      none      none  
dram[11]:        718       720       657       701      2331      2339    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       708       674       686       995      1930    none      none      none      none      none      none      none      none      none      none  
dram[13]:        726       704       677       682      1871      2301    none      none      none      none      none      none      none      none      none      none  
dram[14]:        713       709       675       676      2308      2121    none      none      none      none      none      none      none      none      none      none  
dram[15]:        684       715       678       686      2266      2843    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       718       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        714       712       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       711       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        714       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       851       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       713       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557584 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=271 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0006166
n_activity=13925 dram_eff=0.0247
bk0: 49a 557676i bk1: 54a 557607i bk2: 56a 557662i bk3: 56a 557762i bk4: 28a 557594i bk5: 28a 557375i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126984
Bank_Level_Parallism_Col = 1.126243
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.255219
GrpLevelPara = 1.126243 

BW Util details:
bwutil = 0.000617 
total_CMD = 557934 
util_bw = 344 
Wasted_Col = 1672 
Wasted_Row = 0 
Idle = 555918 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 778 
rwq = 0 
CCDLc_limit_alone = 778 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 557934 
n_nop = 557584 
Read = 271 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105927
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557581 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006219
n_activity=13698 dram_eff=0.02533
bk0: 54a 557706i bk1: 52a 557596i bk2: 51a 557718i bk3: 45a 557713i bk4: 28a 557536i bk5: 28a 557660i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.083601
Bank_Level_Parallism_Col = 1.082707
Bank_Level_Parallism_Ready = 1.002882
write_to_read_ratio_blp_rw_average = 0.169173
GrpLevelPara = 1.082707 

BW Util details:
bwutil = 0.000622 
total_CMD = 557934 
util_bw = 347 
Wasted_Col = 1519 
Wasted_Row = 0 
Idle = 556068 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 557934 
n_nop = 557581 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557579 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=250 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0006255
n_activity=13627 dram_eff=0.02561
bk0: 53a 557692i bk1: 49a 557679i bk2: 49a 557666i bk3: 43a 557637i bk4: 28a 557680i bk5: 28a 557444i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191266
Bank_Level_Parallism_Col = 1.177839
Bank_Level_Parallism_Ready = 1.002865
write_to_read_ratio_blp_rw_average = 0.240443
GrpLevelPara = 1.177839 

BW Util details:
bwutil = 0.000626 
total_CMD = 557934 
util_bw = 349 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 556125 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 719 
rwq = 0 
CCDLc_limit_alone = 715 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 557934 
n_nop = 557579 
Read = 250 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557558 n_act=6 n_pre=0 n_ref_event=0 n_req=370 n_rd=261 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0006632
n_activity=13767 dram_eff=0.02688
bk0: 53a 557697i bk1: 58a 557646i bk2: 44a 557733i bk3: 50a 557606i bk4: 28a 557683i bk5: 28a 557537i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983784
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.169300
Bank_Level_Parallism_Col = 1.152715
Bank_Level_Parallism_Ready = 1.002703
write_to_read_ratio_blp_rw_average = 0.178167
GrpLevelPara = 1.152715 

BW Util details:
bwutil = 0.000663 
total_CMD = 557934 
util_bw = 370 
Wasted_Col = 1402 
Wasted_Row = 0 
Idle = 556162 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 851 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 557934 
n_nop = 557558 
Read = 261 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 370 
total_req = 370 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 370 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000663 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00271358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557583 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0006184
n_activity=14197 dram_eff=0.0243
bk0: 57a 557727i bk1: 58a 557564i bk2: 47a 557720i bk3: 49a 557620i bk4: 28a 557642i bk5: 28a 557684i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103601
Bank_Level_Parallism_Col = 1.103333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.136667
GrpLevelPara = 1.103333 

BW Util details:
bwutil = 0.000618 
total_CMD = 557934 
util_bw = 345 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 556129 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 762 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 557934 
n_nop = 557583 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100908
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557564 n_act=6 n_pre=0 n_ref_event=0 n_req=365 n_rd=259 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006542
n_activity=14850 dram_eff=0.02458
bk0: 50a 557620i bk1: 56a 557608i bk2: 50a 557653i bk3: 47a 557689i bk4: 28a 557610i bk5: 28a 557533i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983562
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102639
Bank_Level_Parallism_Col = 1.101861
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.202253
GrpLevelPara = 1.101861 

BW Util details:
bwutil = 0.000654 
total_CMD = 557934 
util_bw = 365 
Wasted_Col = 1681 
Wasted_Row = 0 
Idle = 555888 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 807 
rwq = 0 
CCDLc_limit_alone = 807 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 557934 
n_nop = 557564 
Read = 259 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 365 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000663 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002703 
queue_avg = 0.001441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557583 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006184
n_activity=13343 dram_eff=0.02586
bk0: 56a 557638i bk1: 53a 557743i bk2: 52a 557686i bk3: 43a 557666i bk4: 28a 557577i bk5: 28a 557586i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161856
Bank_Level_Parallism_Col = 1.161748
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.172531
GrpLevelPara = 1.161748 

BW Util details:
bwutil = 0.000618 
total_CMD = 557934 
util_bw = 345 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 556167 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 557934 
n_nop = 557583 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557602 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005843
n_activity=13193 dram_eff=0.02471
bk0: 57a 557573i bk1: 56a 557532i bk2: 42a 557621i bk3: 49a 557720i bk4: 28a 557621i bk5: 28a 557551i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.274531
Bank_Level_Parallism_Col = 1.257869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.156819
GrpLevelPara = 1.257869 

BW Util details:
bwutil = 0.000584 
total_CMD = 557934 
util_bw = 326 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 556120 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 987 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 557934 
n_nop = 557602 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180846
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557571 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006399
n_activity=13478 dram_eff=0.02649
bk0: 52a 557727i bk1: 56a 557683i bk2: 46a 557736i bk3: 44a 557725i bk4: 28a 557721i bk5: 28a 557607i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080319
Bank_Level_Parallism_Col = 1.079951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.124846
GrpLevelPara = 1.079951 

BW Util details:
bwutil = 0.000640 
total_CMD = 557934 
util_bw = 357 
Wasted_Col = 1274 
Wasted_Row = 0 
Idle = 556303 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 702 
rwq = 0 
CCDLc_limit_alone = 702 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 557934 
n_nop = 557571 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132453
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557589 n_act=6 n_pre=0 n_ref_event=0 n_req=339 n_rd=257 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0006076
n_activity=12953 dram_eff=0.02617
bk0: 52a 557608i bk1: 54a 557585i bk2: 46a 557667i bk3: 49a 557752i bk4: 28a 557733i bk5: 28a 557651i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140598
Bank_Level_Parallism_Col = 1.126248
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.088080
GrpLevelPara = 1.126248 

BW Util details:
bwutil = 0.000608 
total_CMD = 557934 
util_bw = 339 
Wasted_Col = 1368 
Wasted_Row = 0 
Idle = 556227 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 915 
rwq = 0 
CCDLc_limit_alone = 915 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 557934 
n_nop = 557589 
Read = 257 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00194647
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557567 n_act=6 n_pre=0 n_ref_event=0 n_req=361 n_rd=264 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.000647
n_activity=14737 dram_eff=0.0245
bk0: 55a 557716i bk1: 56a 557740i bk2: 47a 557756i bk3: 50a 557757i bk4: 28a 557689i bk5: 28a 557740i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983379
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088951
Bank_Level_Parallism_Col = 1.088563
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.102510
GrpLevelPara = 1.088563 

BW Util details:
bwutil = 0.000647 
total_CMD = 557934 
util_bw = 361 
Wasted_Col = 1078 
Wasted_Row = 0 
Idle = 556495 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 557934 
n_nop = 557567 
Read = 264 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 361 
total_req = 361 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 361 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000647 
Either_Row_CoL_Bus_Util = 0.000658 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00085494
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557578 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006273
n_activity=13088 dram_eff=0.02674
bk0: 57a 557684i bk1: 54a 557703i bk2: 45a 557682i bk3: 48a 557730i bk4: 28a 557582i bk5: 28a 557591i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071931
Bank_Level_Parallism_Col = 1.071584
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.144252
GrpLevelPara = 1.071584 

BW Util details:
bwutil = 0.000627 
total_CMD = 557934 
util_bw = 350 
Wasted_Col = 1499 
Wasted_Row = 0 
Idle = 556085 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 557934 
n_nop = 557578 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109332
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557243 n_act=6 n_pre=0 n_ref_event=0 n_req=685 n_rd=258 n_rd_L2_A=0 n_write=427 n_wr_bk=0 bw_util=0.001228
n_activity=19063 dram_eff=0.03593
bk0: 52a 557691i bk1: 52a 557715i bk2: 46a 557737i bk3: 53a 557625i bk4: 28a 553516i bk5: 27a 557548i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991241
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.041116
Bank_Level_Parallism_Col = 1.040820
Bank_Level_Parallism_Ready = 1.001460
write_to_read_ratio_blp_rw_average = 0.787754
GrpLevelPara = 1.040820 

BW Util details:
bwutil = 0.001228 
total_CMD = 557934 
util_bw = 685 
Wasted_Col = 5517 
Wasted_Row = 0 
Idle = 551732 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 4930 
rwq = 0 
CCDLc_limit_alone = 4930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 557934 
n_nop = 557243 
Read = 258 
Write = 427 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 685 
total_req = 685 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 685 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.001228 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.234167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234167
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557554 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=263 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0006703
n_activity=13832 dram_eff=0.02704
bk0: 54a 557717i bk1: 57a 557658i bk2: 48a 557657i bk3: 49a 557683i bk4: 27a 557527i bk5: 28a 557630i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121406
Bank_Level_Parallism_Col = 1.108324
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.208645
GrpLevelPara = 1.108324 

BW Util details:
bwutil = 0.000670 
total_CMD = 557934 
util_bw = 374 
Wasted_Col = 1504 
Wasted_Row = 0 
Idle = 556056 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 853 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 557934 
n_nop = 557554 
Read = 263 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000670 
Either_Row_CoL_Bus_Util = 0.000681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132274
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557570 n_act=6 n_pre=0 n_ref_event=0 n_req=358 n_rd=257 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0006417
n_activity=14049 dram_eff=0.02548
bk0: 56a 557628i bk1: 56a 557577i bk2: 47a 557643i bk3: 43a 557719i bk4: 27a 557567i bk5: 28a 557560i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983240
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122772
Bank_Level_Parallism_Col = 1.122581
Bank_Level_Parallism_Ready = 1.002793
write_to_read_ratio_blp_rw_average = 0.236725
GrpLevelPara = 1.122581 

BW Util details:
bwutil = 0.000642 
total_CMD = 557934 
util_bw = 358 
Wasted_Col = 1662 
Wasted_Row = 0 
Idle = 555914 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 890 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 557934 
n_nop = 557570 
Read = 257 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 358 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000642 
Either_Row_CoL_Bus_Util = 0.000652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00150018
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557934 n_nop=557599 n_act=6 n_pre=0 n_ref_event=0 n_req=329 n_rd=248 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005897
n_activity=13410 dram_eff=0.02453
bk0: 51a 557647i bk1: 54a 557635i bk2: 45a 557794i bk3: 42a 557685i bk4: 28a 557665i bk5: 28a 557671i bk6: 0a 557934i bk7: 0a 557934i bk8: 0a 557934i bk9: 0a 557934i bk10: 0a 557934i bk11: 0a 557934i bk12: 0a 557934i bk13: 0a 557934i bk14: 0a 557934i bk15: 0a 557934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167939
Bank_Level_Parallism_Col = 1.149235
Bank_Level_Parallism_Ready = 1.006079
write_to_read_ratio_blp_rw_average = 0.089286
GrpLevelPara = 1.149235 

BW Util details:
bwutil = 0.000590 
total_CMD = 557934 
util_bw = 329 
Wasted_Col = 1243 
Wasted_Row = 0 
Idle = 556362 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 778 
rwq = 0 
CCDLc_limit_alone = 778 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 557934 
n_nop = 557599 
Read = 248 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 329 
total_req = 329 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 329 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 174, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 161, Miss_rate = 0.233, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 180, Miss_rate = 0.253, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 164, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 187, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 183, Miss_rate = 0.244, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 170, Miss_rate = 0.237, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 178, Miss_rate = 0.242, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 155, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 168, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 165, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 191, Miss_rate = 0.266, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 485, Miss_rate = 0.475, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 174, Miss_rate = 0.251, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 171, Miss_rate = 0.240, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 181, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 166, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 158, Miss_rate = 0.217, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5858
L2_total_cache_miss_rate = 0.2502
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 95633
Req_Network_injected_packets_per_cycle =       0.2448 
Req_Network_conflicts_per_cycle =       0.0205
Req_Network_conflicts_per_cycle_util =       0.1912
Req_Bank_Level_Parallism =       2.2815
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0060
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 95633
Reply_Network_injected_packets_per_cycle =        0.2448
Reply_Network_conflicts_per_cycle =        0.0742
Reply_Network_conflicts_per_cycle_util =       0.6453
Reply_Bank_Level_Parallism =       2.1293
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 40026 (inst/sec)
gpgpu_simulation_rate = 5312 (cycle/sec)
gpgpu_silicon_slowdown = 225903x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5765
gpu_sim_insn = 76900
gpu_ipc =      13.3391
gpu_tot_sim_cycle = 101398
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       7.8638
gpu_tot_issued_cta = 80
gpu_occupancy = 29.5958% 
gpu_tot_occupancy = 18.3901% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1110
partiton_level_parallism_total  =       0.2372
partiton_level_parallism_util =       3.2653
partiton_level_parallism_util_total  =       2.2999
L2_BW  =       4.2630 GB/Sec
L2_BW_total  =       9.1079 GB/Sec
gpu_total_sim_rate=41966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 3
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 91, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 78, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4856, Miss = 1633, Miss_rate = 0.336, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22644
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 754
	L1D_total_cache_reservation_fails = 2552
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 734
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19309	W0_Idle:456634	W0_Scoreboard:731019	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 24 
averagemflatency = 339 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:5409 	96 	70 	110 	76 	81 	126 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17137 	830 	6083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22254 	1732 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21744 	1977 	320 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	57 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6072/96 = 63.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1925
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        730       724       687       674      2764      2510    none      none      none      none      none      none      none      none      none      none  
dram[1]:        692       695       689       684      2211      2589    none      none      none      none      none      none      none      none      none      none  
dram[2]:        745       751       684       676      2234      2403    none      none      none      none      none      none      none      none      none      none  
dram[3]:        725       725       678       675      2516      1980    none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       704       676       671      2509      2704    none      none      none      none      none      none      none      none      none      none  
dram[5]:        716       705       675       684      2215      2233    none      none      none      none      none      none      none      none      none      none  
dram[6]:        696       710       695       690      2419      2481    none      none      none      none      none      none      none      none      none      none  
dram[7]:        718       711       667       687      2591      3016    none      none      none      none      none      none      none      none      none      none  
dram[8]:        708       724       666       674      2400      2052    none      none      none      none      none      none      none      none      none      none  
dram[9]:        693       714       651       672      2453      2542    none      none      none      none      none      none      none      none      none      none  
dram[10]:        700       700       674       695      2155      2425    none      none      none      none      none      none      none      none      none      none  
dram[11]:        718       720       657       701      2382      2391    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       708       674       686       935      1976    none      none      none      none      none      none      none      none      none      none  
dram[13]:        726       704       677       682      1914      2352    none      none      none      none      none      none      none      none      none      none  
dram[14]:        713       709       675       676      2363      2175    none      none      none      none      none      none      none      none      none      none  
dram[15]:        684       715       678       686      2318      2904    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       718       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        714       712       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       711       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        714       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       713       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591217 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=271 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005815
n_activity=13925 dram_eff=0.0247
bk0: 49a 591309i bk1: 54a 591240i bk2: 56a 591295i bk3: 56a 591395i bk4: 28a 591227i bk5: 28a 591008i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126984
Bank_Level_Parallism_Col = 1.126243
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.255219
GrpLevelPara = 1.126243 

BW Util details:
bwutil = 0.000582 
total_CMD = 591567 
util_bw = 344 
Wasted_Col = 1672 
Wasted_Row = 0 
Idle = 589551 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 778 
rwq = 0 
CCDLc_limit_alone = 778 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 591567 
n_nop = 591217 
Read = 271 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000999041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591214 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005866
n_activity=13698 dram_eff=0.02533
bk0: 54a 591339i bk1: 52a 591229i bk2: 51a 591351i bk3: 45a 591346i bk4: 28a 591169i bk5: 28a 591293i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.083601
Bank_Level_Parallism_Col = 1.082707
Bank_Level_Parallism_Ready = 1.002882
write_to_read_ratio_blp_rw_average = 0.169173
GrpLevelPara = 1.082707 

BW Util details:
bwutil = 0.000587 
total_CMD = 591567 
util_bw = 347 
Wasted_Col = 1519 
Wasted_Row = 0 
Idle = 589701 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 591567 
n_nop = 591214 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000587 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591212 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=250 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.00059
n_activity=13627 dram_eff=0.02561
bk0: 53a 591325i bk1: 49a 591312i bk2: 49a 591299i bk3: 43a 591270i bk4: 28a 591313i bk5: 28a 591077i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191266
Bank_Level_Parallism_Col = 1.177839
Bank_Level_Parallism_Ready = 1.002865
write_to_read_ratio_blp_rw_average = 0.240443
GrpLevelPara = 1.177839 

BW Util details:
bwutil = 0.000590 
total_CMD = 591567 
util_bw = 349 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 589758 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 719 
rwq = 0 
CCDLc_limit_alone = 715 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 591567 
n_nop = 591212 
Read = 250 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591191 n_act=6 n_pre=0 n_ref_event=0 n_req=370 n_rd=261 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0006255
n_activity=13767 dram_eff=0.02688
bk0: 53a 591330i bk1: 58a 591279i bk2: 44a 591366i bk3: 50a 591239i bk4: 28a 591316i bk5: 28a 591170i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983784
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.169300
Bank_Level_Parallism_Col = 1.152715
Bank_Level_Parallism_Ready = 1.002703
write_to_read_ratio_blp_rw_average = 0.178167
GrpLevelPara = 1.152715 

BW Util details:
bwutil = 0.000625 
total_CMD = 591567 
util_bw = 370 
Wasted_Col = 1402 
Wasted_Row = 0 
Idle = 589795 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 851 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 591567 
n_nop = 591191 
Read = 261 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 370 
total_req = 370 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 370 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0025593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591216 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005832
n_activity=14197 dram_eff=0.0243
bk0: 57a 591360i bk1: 58a 591197i bk2: 47a 591353i bk3: 49a 591253i bk4: 28a 591275i bk5: 28a 591317i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103601
Bank_Level_Parallism_Col = 1.103333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.136667
GrpLevelPara = 1.103333 

BW Util details:
bwutil = 0.000583 
total_CMD = 591567 
util_bw = 345 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 589762 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 762 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 591567 
n_nop = 591216 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00095171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591197 n_act=6 n_pre=0 n_ref_event=0 n_req=365 n_rd=259 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.000617
n_activity=14850 dram_eff=0.02458
bk0: 50a 591253i bk1: 56a 591241i bk2: 50a 591286i bk3: 47a 591322i bk4: 28a 591243i bk5: 28a 591166i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983562
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102639
Bank_Level_Parallism_Col = 1.101861
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.202253
GrpLevelPara = 1.101861 

BW Util details:
bwutil = 0.000617 
total_CMD = 591567 
util_bw = 365 
Wasted_Col = 1681 
Wasted_Row = 0 
Idle = 589521 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 807 
rwq = 0 
CCDLc_limit_alone = 807 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 591567 
n_nop = 591197 
Read = 259 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 365 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002703 
queue_avg = 0.001359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591216 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005832
n_activity=13343 dram_eff=0.02586
bk0: 56a 591271i bk1: 53a 591376i bk2: 52a 591319i bk3: 43a 591299i bk4: 28a 591210i bk5: 28a 591219i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161856
Bank_Level_Parallism_Col = 1.161748
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.172531
GrpLevelPara = 1.161748 

BW Util details:
bwutil = 0.000583 
total_CMD = 591567 
util_bw = 345 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 589800 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 591567 
n_nop = 591216 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104468
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591235 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005511
n_activity=13193 dram_eff=0.02471
bk0: 57a 591206i bk1: 56a 591165i bk2: 42a 591254i bk3: 49a 591353i bk4: 28a 591254i bk5: 28a 591184i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.274531
Bank_Level_Parallism_Col = 1.257869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.156819
GrpLevelPara = 1.257869 

BW Util details:
bwutil = 0.000551 
total_CMD = 591567 
util_bw = 326 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 589753 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 987 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 591567 
n_nop = 591235 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170564
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591204 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006035
n_activity=13478 dram_eff=0.02649
bk0: 52a 591360i bk1: 56a 591316i bk2: 46a 591369i bk3: 44a 591358i bk4: 28a 591354i bk5: 28a 591240i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080319
Bank_Level_Parallism_Col = 1.079951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.124846
GrpLevelPara = 1.079951 

BW Util details:
bwutil = 0.000603 
total_CMD = 591567 
util_bw = 357 
Wasted_Col = 1274 
Wasted_Row = 0 
Idle = 589936 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 702 
rwq = 0 
CCDLc_limit_alone = 702 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 591567 
n_nop = 591204 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591222 n_act=6 n_pre=0 n_ref_event=0 n_req=339 n_rd=257 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005731
n_activity=12953 dram_eff=0.02617
bk0: 52a 591241i bk1: 54a 591218i bk2: 46a 591300i bk3: 49a 591385i bk4: 28a 591366i bk5: 28a 591284i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140598
Bank_Level_Parallism_Col = 1.126248
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.088080
GrpLevelPara = 1.126248 

BW Util details:
bwutil = 0.000573 
total_CMD = 591567 
util_bw = 339 
Wasted_Col = 1368 
Wasted_Row = 0 
Idle = 589860 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 915 
rwq = 0 
CCDLc_limit_alone = 915 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 591567 
n_nop = 591222 
Read = 257 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591200 n_act=6 n_pre=0 n_ref_event=0 n_req=361 n_rd=264 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.0006102
n_activity=14737 dram_eff=0.0245
bk0: 55a 591349i bk1: 56a 591373i bk2: 47a 591389i bk3: 50a 591390i bk4: 28a 591322i bk5: 28a 591373i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983379
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088951
Bank_Level_Parallism_Col = 1.088563
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.102510
GrpLevelPara = 1.088563 

BW Util details:
bwutil = 0.000610 
total_CMD = 591567 
util_bw = 361 
Wasted_Col = 1078 
Wasted_Row = 0 
Idle = 590128 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 591567 
n_nop = 591200 
Read = 264 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 361 
total_req = 361 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 361 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000806333
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591211 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005916
n_activity=13088 dram_eff=0.02674
bk0: 57a 591317i bk1: 54a 591336i bk2: 45a 591315i bk3: 48a 591363i bk4: 28a 591215i bk5: 28a 591224i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071931
Bank_Level_Parallism_Col = 1.071584
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.144252
GrpLevelPara = 1.071584 

BW Util details:
bwutil = 0.000592 
total_CMD = 591567 
util_bw = 350 
Wasted_Col = 1499 
Wasted_Row = 0 
Idle = 589718 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 591567 
n_nop = 591211 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103116
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=590748 n_act=6 n_pre=0 n_ref_event=0 n_req=813 n_rd=258 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001374
n_activity=21004 dram_eff=0.03871
bk0: 52a 591324i bk1: 52a 591348i bk2: 46a 591370i bk3: 53a 591258i bk4: 28a 585390i bk5: 27a 591181i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992620
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.031524
Bank_Level_Parallism_Col = 1.031293
Bank_Level_Parallism_Ready = 1.001230
write_to_read_ratio_blp_rw_average = 0.837291
GrpLevelPara = 1.031293 

BW Util details:
bwutil = 0.001374 
total_CMD = 591567 
util_bw = 813 
Wasted_Col = 7276 
Wasted_Row = 0 
Idle = 583478 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 6689 
rwq = 0 
CCDLc_limit_alone = 6689 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 591567 
n_nop = 590748 
Read = 258 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 813 
total_req = 813 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 813 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.001374 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.328232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328232
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591187 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=263 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0006322
n_activity=13832 dram_eff=0.02704
bk0: 54a 591350i bk1: 57a 591291i bk2: 48a 591290i bk3: 49a 591316i bk4: 27a 591160i bk5: 28a 591263i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121406
Bank_Level_Parallism_Col = 1.108324
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.208645
GrpLevelPara = 1.108324 

BW Util details:
bwutil = 0.000632 
total_CMD = 591567 
util_bw = 374 
Wasted_Col = 1504 
Wasted_Row = 0 
Idle = 589689 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 853 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 591567 
n_nop = 591187 
Read = 263 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124753
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591203 n_act=6 n_pre=0 n_ref_event=0 n_req=358 n_rd=257 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0006052
n_activity=14049 dram_eff=0.02548
bk0: 56a 591261i bk1: 56a 591210i bk2: 47a 591276i bk3: 43a 591352i bk4: 27a 591200i bk5: 28a 591193i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983240
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122772
Bank_Level_Parallism_Col = 1.122581
Bank_Level_Parallism_Ready = 1.002793
write_to_read_ratio_blp_rw_average = 0.236725
GrpLevelPara = 1.122581 

BW Util details:
bwutil = 0.000605 
total_CMD = 591567 
util_bw = 358 
Wasted_Col = 1662 
Wasted_Row = 0 
Idle = 589547 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 890 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 591567 
n_nop = 591203 
Read = 257 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 358 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141489
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591567 n_nop=591232 n_act=6 n_pre=0 n_ref_event=0 n_req=329 n_rd=248 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005562
n_activity=13410 dram_eff=0.02453
bk0: 51a 591280i bk1: 54a 591268i bk2: 45a 591427i bk3: 42a 591318i bk4: 28a 591298i bk5: 28a 591304i bk6: 0a 591567i bk7: 0a 591567i bk8: 0a 591567i bk9: 0a 591567i bk10: 0a 591567i bk11: 0a 591567i bk12: 0a 591567i bk13: 0a 591567i bk14: 0a 591567i bk15: 0a 591567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167939
Bank_Level_Parallism_Col = 1.149235
Bank_Level_Parallism_Ready = 1.006079
write_to_read_ratio_blp_rw_average = 0.089286
GrpLevelPara = 1.149235 

BW Util details:
bwutil = 0.000556 
total_CMD = 591567 
util_bw = 329 
Wasted_Col = 1243 
Wasted_Row = 0 
Idle = 589995 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 778 
rwq = 0 
CCDLc_limit_alone = 778 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 591567 
n_nop = 591232 
Read = 248 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 329 
total_req = 329 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 329 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000556 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 174, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 180, Miss_rate = 0.248, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 164, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 178, Miss_rate = 0.232, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 161, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 183, Miss_rate = 0.239, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 170, Miss_rate = 0.232, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 155, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 168, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 165, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 191, Miss_rate = 0.260, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 613, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 174, Miss_rate = 0.245, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 171, Miss_rate = 0.235, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 181, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 166, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 158, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5986
L2_total_cache_miss_rate = 0.2489
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 101398
Req_Network_injected_packets_per_cycle =       0.2372 
Req_Network_conflicts_per_cycle =       0.0248
Req_Network_conflicts_per_cycle_util =       0.2409
Req_Bank_Level_Parallism =       2.2999
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0082
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 101398
Reply_Network_injected_packets_per_cycle =        0.2372
Reply_Network_conflicts_per_cycle =        0.0711
Reply_Network_conflicts_per_cycle_util =       0.6377
Reply_Bank_Level_Parallism =       2.1259
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 41966 (inst/sec)
gpgpu_simulation_rate = 5336 (cycle/sec)
gpgpu_silicon_slowdown = 224887x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11520
gpu_sim_insn = 235345
gpu_ipc =      20.4293
gpu_tot_sim_cycle = 112918
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.1457
gpu_tot_issued_cta = 88
gpu_occupancy = 26.5931% 
gpu_tot_occupancy = 19.5105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5563
partiton_level_parallism_total  =       0.2697
partiton_level_parallism_util =       2.3658
partiton_level_parallism_util_total  =       2.3135
L2_BW  =      21.3633 GB/Sec
L2_BW_total  =      10.3582 GB/Sec
gpu_total_sim_rate=46941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 54, Reservation_fails = 269
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 61, Reservation_fails = 298
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 75, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 243
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 62, Reservation_fails = 282
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 239
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 99, Reservation_fails = 305
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 93, Reservation_fails = 303
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 91, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 78, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4856, Miss = 1633, Miss_rate = 0.336, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28879
	L1D_total_cache_miss_rate = 0.3309
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 4762
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4599
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32061	W0_Idle:473691	W0_Scoreboard:879670	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 56 
averagemflatency = 332 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6234 	110 	75 	110 	76 	81 	126 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21769 	1763 	6927 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27677 	2514 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26873 	2802 	631 	129 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	61 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6916/96 = 72.041664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1927
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        888       880       805       811      3189      2960    none      none      none      none      none      none      none      none      none      none  
dram[1]:        855       848       803       773      2513      3056    none      none      none      none      none      none      none      none      none      none  
dram[2]:        896       887       815       772      2520      2709    none      none      none      none      none      none      none      none      none      none  
dram[3]:        869       877       780       799      2798      2211    none      none      none      none      none      none      none      none      none      none  
dram[4]:        900       887       797       782      2911      3081    none      none      none      none      none      none      none      none      none      none  
dram[5]:        862       897       806       810      2534      2493    none      none      none      none      none      none      none      none      none      none  
dram[6]:        900       879       826       801      2735      2858    none      none      none      none      none      none      none      none      none      none  
dram[7]:        896       867       743       795      3007      3466    none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       907       762       781      2737      2312    none      none      none      none      none      none      none      none      none      none  
dram[9]:        865       899       768       776      2757      2826    none      none      none      none      none      none      none      none      none      none  
dram[10]:        888       890       788       789      2472      2727    none      none      none      none      none      none      none      none      none      none  
dram[11]:        898       884       769       790      2671      2729    none      none      none      none      none      none      none      none      none      none  
dram[12]:        890       868       759       797       983      2248    none      none      none      none      none      none      none      none      none      none  
dram[13]:        892       905       775       796      2175      2643    none      none      none      none      none      none      none      none      none      none  
dram[14]:        908       875       769       756      2614      2385    none      none      none      none      none      none      none      none      none      none  
dram[15]:        867       882       797       796      2622      3198    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       725       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        716       720       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       724       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        718       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       721       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658386 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005844
n_activity=15998 dram_eff=0.02407
bk0: 64a 658507i bk1: 64a 658431i bk2: 64a 658505i bk3: 64a 658605i bk4: 28a 658437i bk5: 28a 658218i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122605
Bank_Level_Parallism_Col = 1.121881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246401
GrpLevelPara = 1.121881 

BW Util details:
bwutil = 0.000584 
total_CMD = 658777 
util_bw = 385 
Wasted_Col = 1703 
Wasted_Row = 0 
Idle = 656689 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 809 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 658777 
n_nop = 658386 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000897117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658370 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006087
n_activity=15956 dram_eff=0.02513
bk0: 64a 658540i bk1: 64a 658430i bk2: 64a 658517i bk3: 64a 658430i bk4: 28a 658379i bk5: 28a 658503i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.075534
Bank_Level_Parallism_Col = 1.074726
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.149929
GrpLevelPara = 1.074726 

BW Util details:
bwutil = 0.000609 
total_CMD = 658777 
util_bw = 401 
Wasted_Col = 1704 
Wasted_Row = 0 
Idle = 656672 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 658777 
n_nop = 658370 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658360 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0006239
n_activity=16510 dram_eff=0.02489
bk0: 64a 658517i bk1: 64a 658518i bk2: 64a 658474i bk3: 64a 658410i bk4: 28a 658523i bk5: 28a 658287i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176116
Bank_Level_Parallism_Col = 1.163901
Bank_Level_Parallism_Ready = 1.002433
write_to_read_ratio_blp_rw_average = 0.218200
GrpLevelPara = 1.163901 

BW Util details:
bwutil = 0.000624 
total_CMD = 658777 
util_bw = 411 
Wasted_Col = 1582 
Wasted_Row = 0 
Idle = 656784 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 658777 
n_nop = 658360 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107624
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658350 n_act=6 n_pre=0 n_ref_event=0 n_req=421 n_rd=312 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0006391
n_activity=15861 dram_eff=0.02654
bk0: 64a 658528i bk1: 64a 658485i bk2: 64a 658511i bk3: 64a 658439i bk4: 28a 658526i bk5: 28a 658380i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985748
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157950
Bank_Level_Parallism_Col = 1.142558
Bank_Level_Parallism_Ready = 1.004751
write_to_read_ratio_blp_rw_average = 0.165094
GrpLevelPara = 1.142558 

BW Util details:
bwutil = 0.000639 
total_CMD = 658777 
util_bw = 421 
Wasted_Col = 1491 
Wasted_Row = 0 
Idle = 656865 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 658777 
n_nop = 658350 
Read = 312 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 421 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00235284
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658381 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.000592
n_activity=15844 dram_eff=0.02461
bk0: 64a 658570i bk1: 64a 658404i bk2: 64a 658532i bk3: 64a 658430i bk4: 28a 658485i bk5: 28a 658527i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098121
Bank_Level_Parallism_Col = 1.097854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128728
GrpLevelPara = 1.097854 

BW Util details:
bwutil = 0.000592 
total_CMD = 658777 
util_bw = 390 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 656861 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 658777 
n_nop = 658381 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000869794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658355 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=311 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.000633
n_activity=17057 dram_eff=0.02445
bk0: 64a 658451i bk1: 64a 658442i bk2: 63a 658456i bk3: 64a 658516i bk4: 28a 658453i bk5: 28a 658376i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097056
Bank_Level_Parallism_Col = 1.096313
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190323
GrpLevelPara = 1.096313 

BW Util details:
bwutil = 0.000633 
total_CMD = 658777 
util_bw = 417 
Wasted_Col = 1757 
Wasted_Row = 0 
Idle = 656603 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 658777 
n_nop = 658355 
Read = 311 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000633 
Either_Row_CoL_Bus_Util = 0.000641 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002370 
queue_avg = 0.001228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122803
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658374 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006026
n_activity=15137 dram_eff=0.02623
bk0: 64a 658481i bk1: 64a 658554i bk2: 64a 658500i bk3: 64a 658410i bk4: 28a 658420i bk5: 28a 658429i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153259
Bank_Level_Parallism_Col = 1.153139
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.155181
GrpLevelPara = 1.153139 

BW Util details:
bwutil = 0.000603 
total_CMD = 658777 
util_bw = 397 
Wasted_Col = 1567 
Wasted_Row = 0 
Idle = 656813 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 1001 
rwq = 0 
CCDLc_limit_alone = 1001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 658777 
n_nop = 658374 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658394 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005723
n_activity=15227 dram_eff=0.02476
bk0: 64a 658407i bk1: 64a 658375i bk2: 64a 658358i bk3: 63a 658559i bk4: 28a 658464i bk5: 28a 658394i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252270
Bank_Level_Parallism_Col = 1.236988
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143507
GrpLevelPara = 1.236988 

BW Util details:
bwutil = 0.000572 
total_CMD = 658777 
util_bw = 377 
Wasted_Col = 1605 
Wasted_Row = 0 
Idle = 656795 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 1104 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 658777 
n_nop = 658394 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658356 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.00063
n_activity=15681 dram_eff=0.02647
bk0: 64a 658561i bk1: 64a 658526i bk2: 64a 658547i bk3: 64a 658445i bk4: 28a 658564i bk5: 28a 658450i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071853
Bank_Level_Parallism_Col = 1.071506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.109967
GrpLevelPara = 1.071506 

BW Util details:
bwutil = 0.000630 
total_CMD = 658777 
util_bw = 415 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 656926 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 658777 
n_nop = 658356 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658377 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005981
n_activity=15145 dram_eff=0.02602
bk0: 64a 658445i bk1: 64a 658425i bk2: 64a 658462i bk3: 64a 658568i bk4: 28a 658576i bk5: 28a 658494i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134312
Bank_Level_Parallism_Col = 1.120981
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.081744
GrpLevelPara = 1.120981 

BW Util details:
bwutil = 0.000598 
total_CMD = 658777 
util_bw = 394 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 656938 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 995 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 658777 
n_nop = 658377 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658363 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=311 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.0006193
n_activity=16631 dram_eff=0.02453
bk0: 64a 658538i bk1: 64a 658583i bk2: 63a 658534i bk3: 64a 658567i bk4: 28a 658532i bk5: 28a 658583i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080424
Bank_Level_Parallism_Col = 1.080050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091932
GrpLevelPara = 1.080050 

BW Util details:
bwutil = 0.000619 
total_CMD = 658777 
util_bw = 408 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 657173 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 658777 
n_nop = 658363 
Read = 311 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000762018
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658369 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006102
n_activity=15190 dram_eff=0.02646
bk0: 64a 658509i bk1: 64a 658546i bk2: 64a 658451i bk3: 64a 658538i bk4: 28a 658425i bk5: 28a 658434i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.066108
Bank_Level_Parallism_Col = 1.065776
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.131553
GrpLevelPara = 1.065776 

BW Util details:
bwutil = 0.000610 
total_CMD = 658777 
util_bw = 402 
Wasted_Col = 1625 
Wasted_Row = 0 
Idle = 656750 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 658777 
n_nop = 658369 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000957836
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=657904 n_act=6 n_pre=0 n_ref_event=0 n_req=867 n_rd=312 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001316
n_activity=23489 dram_eff=0.03691
bk0: 64a 658516i bk1: 64a 658536i bk2: 64a 658543i bk3: 64a 658460i bk4: 28a 652600i bk5: 28a 658391i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993080
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.031870
Bank_Level_Parallism_Col = 1.031642
Bank_Level_Parallism_Ready = 1.001153
write_to_read_ratio_blp_rw_average = 0.823841
GrpLevelPara = 1.031642 

BW Util details:
bwutil = 0.001316 
total_CMD = 658777 
util_bw = 867 
Wasted_Col = 7354 
Wasted_Row = 0 
Idle = 650556 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 6771 
rwq = 0 
CCDLc_limit_alone = 6771 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 658777 
n_nop = 657904 
Read = 312 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 867 
total_req = 867 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 867 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001316 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.294751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294751
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658346 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0006451
n_activity=16393 dram_eff=0.02593
bk0: 64a 658546i bk1: 64a 658492i bk2: 64a 658465i bk3: 64a 658499i bk4: 28a 658370i bk5: 28a 658473i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113208
Bank_Level_Parallism_Col = 1.100995
Bank_Level_Parallism_Ready = 1.002353
write_to_read_ratio_blp_rw_average = 0.195522
GrpLevelPara = 1.100995 

BW Util details:
bwutil = 0.000645 
total_CMD = 658777 
util_bw = 425 
Wasted_Col = 1589 
Wasted_Row = 0 
Idle = 656763 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 658777 
n_nop = 658346 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112026
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658358 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0006269
n_activity=15964 dram_eff=0.02587
bk0: 64a 658468i bk1: 64a 658420i bk2: 64a 658424i bk3: 64a 658521i bk4: 28a 658410i bk5: 28a 658403i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116782
Bank_Level_Parallism_Col = 1.116590
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.219816
GrpLevelPara = 1.116590 

BW Util details:
bwutil = 0.000627 
total_CMD = 658777 
util_bw = 413 
Wasted_Col = 1762 
Wasted_Row = 0 
Idle = 656602 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 658777 
n_nop = 658358 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127964
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658777 n_nop=658378 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005966
n_activity=16009 dram_eff=0.02455
bk0: 64a 658472i bk1: 64a 658469i bk2: 64a 658529i bk3: 64a 658472i bk4: 28a 658508i bk5: 28a 658514i bk6: 0a 658777i bk7: 0a 658777i bk8: 0a 658777i bk9: 0a 658777i bk10: 0a 658777i bk11: 0a 658777i bk12: 0a 658777i bk13: 0a 658777i bk14: 0a 658777i bk15: 0a 658777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.151091
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.078344
GrpLevelPara = 1.151091 

BW Util details:
bwutil = 0.000597 
total_CMD = 658777 
util_bw = 393 
Wasted_Col = 1398 
Wasted_Row = 0 
Idle = 656986 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 658777 
n_nop = 658378 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131608

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 188, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 188, Miss_rate = 0.198, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 212, Miss_rate = 0.225, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 197, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 205, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 211, Miss_rate = 0.225, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 185, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 207, Miss_rate = 0.212, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 198, Miss_rate = 0.213, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 198, Miss_rate = 0.210, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 183, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 191, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 192, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 208, Miss_rate = 0.221, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 643, Miss_rate = 0.462, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 201, Miss_rate = 0.215, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 199, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 208, Miss_rate = 0.227, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 195, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 193, Miss_rate = 0.206, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6828
L2_total_cache_miss_rate = 0.2242
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 112918
Req_Network_injected_packets_per_cycle =       0.2697 
Req_Network_conflicts_per_cycle =       0.0260
Req_Network_conflicts_per_cycle_util =       0.2230
Req_Bank_Level_Parallism =       2.3135
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0081
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 112918
Reply_Network_injected_packets_per_cycle =        0.2697
Reply_Network_conflicts_per_cycle =        0.0968
Reply_Network_conflicts_per_cycle_util =       0.7745
Reply_Bank_Level_Parallism =       2.1581
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0071
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 46941 (inst/sec)
gpgpu_simulation_rate = 5132 (cycle/sec)
gpgpu_silicon_slowdown = 233826x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5731
gpu_sim_insn = 52582
gpu_ipc =       9.1750
gpu_tot_sim_cycle = 118649
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.1471
gpu_tot_issued_cta = 96
gpu_occupancy = 27.2183% 
gpu_tot_occupancy = 19.7016% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0991
partiton_level_parallism_total  =       0.2615
partiton_level_parallism_util =       3.2090
partiton_level_parallism_util_total  =       2.3253
L2_BW  =       3.8058 GB/Sec
L2_BW_total  =      10.0417 GB/Sec
gpu_total_sim_rate=47186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 54, Reservation_fails = 269
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 61, Reservation_fails = 298
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 75, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 243
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 62, Reservation_fails = 282
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 239
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 99, Reservation_fails = 305
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 93, Reservation_fails = 303
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 91, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5089, Miss = 1668, Miss_rate = 0.328, Pending_hits = 78, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4856, Miss = 1633, Miss_rate = 0.336, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29337
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 4762
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4599
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33479	W0_Idle:499711	W0_Scoreboard:887418	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 56 
averagemflatency = 330 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6238 	111 	79 	115 	87 	101 	170 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22113 	1877 	7037 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28082 	2677 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27412 	2831 	631 	129 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	62 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7026/96 = 73.187500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2037
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        888       880       805       811      3238      3016    none      none      none      none      none      none      none      none      none      none  
dram[1]:        855       848       803       773      2562      3110    none      none      none      none      none      none      none      none      none      none  
dram[2]:        896       887       815       772      2563      2757    none      none      none      none      none      none      none      none      none      none  
dram[3]:        869       877       780       799      2851      2247    none      none      none      none      none      none      none      none      none      none  
dram[4]:        900       887       797       782      2965      3132    none      none      none      none      none      none      none      none      none      none  
dram[5]:        862       897       806       810      2580      2540    none      none      none      none      none      none      none      none      none      none  
dram[6]:        900       879       826       801      2783      2907    none      none      none      none      none      none      none      none      none      none  
dram[7]:        896       867       743       795      3065      3528    none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       907       762       781      2794      2347    none      none      none      none      none      none      none      none      none      none  
dram[9]:        865       899       768       776      2804      2873    none      none      none      none      none      none      none      none      none      none  
dram[10]:        888       890       788       789      2522      2765    none      none      none      none      none      none      none      none      none      none  
dram[11]:        898       884       769       790      2713      2778    none      none      none      none      none      none      none      none      none      none  
dram[12]:        890       868       759       797       942      2289    none      none      none      none      none      none      none      none      none      none  
dram[13]:        892       905       775       796      2213      2687    none      none      none      none      none      none      none      none      none      none  
dram[14]:        908       875       769       756      2661      2431    none      none      none      none      none      none      none      none      none      none  
dram[15]:        867       882       797       796      2667      3255    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       725       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        716       720       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       724       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        718       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       721       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691822 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005562
n_activity=15998 dram_eff=0.02407
bk0: 64a 691943i bk1: 64a 691867i bk2: 64a 691941i bk3: 64a 692041i bk4: 28a 691873i bk5: 28a 691654i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122605
Bank_Level_Parallism_Col = 1.121881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246401
GrpLevelPara = 1.121881 

BW Util details:
bwutil = 0.000556 
total_CMD = 692213 
util_bw = 385 
Wasted_Col = 1703 
Wasted_Row = 0 
Idle = 690125 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 809 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 692213 
n_nop = 691822 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000556 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000853783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691806 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005793
n_activity=15956 dram_eff=0.02513
bk0: 64a 691976i bk1: 64a 691866i bk2: 64a 691953i bk3: 64a 691866i bk4: 28a 691815i bk5: 28a 691939i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.075534
Bank_Level_Parallism_Col = 1.074726
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.149929
GrpLevelPara = 1.074726 

BW Util details:
bwutil = 0.000579 
total_CMD = 692213 
util_bw = 401 
Wasted_Col = 1704 
Wasted_Row = 0 
Idle = 690108 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 692213 
n_nop = 691806 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125106
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691796 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005937
n_activity=16510 dram_eff=0.02489
bk0: 64a 691953i bk1: 64a 691954i bk2: 64a 691910i bk3: 64a 691846i bk4: 28a 691959i bk5: 28a 691723i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176116
Bank_Level_Parallism_Col = 1.163901
Bank_Level_Parallism_Ready = 1.002433
write_to_read_ratio_blp_rw_average = 0.218200
GrpLevelPara = 1.163901 

BW Util details:
bwutil = 0.000594 
total_CMD = 692213 
util_bw = 411 
Wasted_Col = 1582 
Wasted_Row = 0 
Idle = 690220 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 692213 
n_nop = 691796 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00102425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691786 n_act=6 n_pre=0 n_ref_event=0 n_req=421 n_rd=312 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0006082
n_activity=15861 dram_eff=0.02654
bk0: 64a 691964i bk1: 64a 691921i bk2: 64a 691947i bk3: 64a 691875i bk4: 28a 691962i bk5: 28a 691816i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985748
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157950
Bank_Level_Parallism_Col = 1.142558
Bank_Level_Parallism_Ready = 1.004751
write_to_read_ratio_blp_rw_average = 0.165094
GrpLevelPara = 1.142558 

BW Util details:
bwutil = 0.000608 
total_CMD = 692213 
util_bw = 421 
Wasted_Col = 1491 
Wasted_Row = 0 
Idle = 690301 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 692213 
n_nop = 691786 
Read = 312 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 421 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0022392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691817 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005634
n_activity=15844 dram_eff=0.02461
bk0: 64a 692006i bk1: 64a 691840i bk2: 64a 691968i bk3: 64a 691866i bk4: 28a 691921i bk5: 28a 691963i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098121
Bank_Level_Parallism_Col = 1.097854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128728
GrpLevelPara = 1.097854 

BW Util details:
bwutil = 0.000563 
total_CMD = 692213 
util_bw = 390 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 690297 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 692213 
n_nop = 691817 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00082778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691791 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=311 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006024
n_activity=17057 dram_eff=0.02445
bk0: 64a 691887i bk1: 64a 691878i bk2: 63a 691892i bk3: 64a 691952i bk4: 28a 691889i bk5: 28a 691812i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097056
Bank_Level_Parallism_Col = 1.096313
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190323
GrpLevelPara = 1.096313 

BW Util details:
bwutil = 0.000602 
total_CMD = 692213 
util_bw = 417 
Wasted_Col = 1757 
Wasted_Row = 0 
Idle = 690039 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 692213 
n_nop = 691791 
Read = 311 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000610 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002370 
queue_avg = 0.001169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116872
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691810 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005735
n_activity=15137 dram_eff=0.02623
bk0: 64a 691917i bk1: 64a 691990i bk2: 64a 691936i bk3: 64a 691846i bk4: 28a 691856i bk5: 28a 691865i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153259
Bank_Level_Parallism_Col = 1.153139
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.155181
GrpLevelPara = 1.153139 

BW Util details:
bwutil = 0.000574 
total_CMD = 692213 
util_bw = 397 
Wasted_Col = 1567 
Wasted_Row = 0 
Idle = 690249 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 1001 
rwq = 0 
CCDLc_limit_alone = 1001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 692213 
n_nop = 691810 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101847
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691830 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005446
n_activity=15227 dram_eff=0.02476
bk0: 64a 691843i bk1: 64a 691811i bk2: 64a 691794i bk3: 63a 691995i bk4: 28a 691900i bk5: 28a 691830i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252270
Bank_Level_Parallism_Col = 1.236988
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143507
GrpLevelPara = 1.236988 

BW Util details:
bwutil = 0.000545 
total_CMD = 692213 
util_bw = 377 
Wasted_Col = 1605 
Wasted_Row = 0 
Idle = 690231 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 1104 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 692213 
n_nop = 691830 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000545 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151398
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691792 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005995
n_activity=15681 dram_eff=0.02647
bk0: 64a 691997i bk1: 64a 691962i bk2: 64a 691983i bk3: 64a 691881i bk4: 28a 692000i bk5: 28a 691886i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071853
Bank_Level_Parallism_Col = 1.071506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.109967
GrpLevelPara = 1.071506 

BW Util details:
bwutil = 0.000600 
total_CMD = 692213 
util_bw = 415 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 690362 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 692213 
n_nop = 691792 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115427
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691813 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005692
n_activity=15145 dram_eff=0.02602
bk0: 64a 691881i bk1: 64a 691861i bk2: 64a 691898i bk3: 64a 692004i bk4: 28a 692012i bk5: 28a 691930i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134312
Bank_Level_Parallism_Col = 1.120981
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.081744
GrpLevelPara = 1.120981 

BW Util details:
bwutil = 0.000569 
total_CMD = 692213 
util_bw = 394 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 690374 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 995 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 692213 
n_nop = 691813 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159633
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691799 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=311 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.0005894
n_activity=16631 dram_eff=0.02453
bk0: 64a 691974i bk1: 64a 692019i bk2: 63a 691970i bk3: 64a 692003i bk4: 28a 691968i bk5: 28a 692019i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080424
Bank_Level_Parallism_Col = 1.080050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091932
GrpLevelPara = 1.080050 

BW Util details:
bwutil = 0.000589 
total_CMD = 692213 
util_bw = 408 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 690609 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 692213 
n_nop = 691799 
Read = 311 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000589 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00072521
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691805 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005807
n_activity=15190 dram_eff=0.02646
bk0: 64a 691945i bk1: 64a 691982i bk2: 64a 691887i bk3: 64a 691974i bk4: 28a 691861i bk5: 28a 691870i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.066108
Bank_Level_Parallism_Col = 1.065776
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.131553
GrpLevelPara = 1.065776 

BW Util details:
bwutil = 0.000581 
total_CMD = 692213 
util_bw = 402 
Wasted_Col = 1625 
Wasted_Row = 0 
Idle = 690186 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 692213 
n_nop = 691805 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000911569
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691230 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.001411
n_activity=25162 dram_eff=0.03883
bk0: 64a 691952i bk1: 64a 691972i bk2: 64a 691979i bk3: 64a 691896i bk4: 28a 684517i bk5: 28a 691827i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.026599
Bank_Level_Parallism_Col = 1.026407
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.852986
GrpLevelPara = 1.026407 

BW Util details:
bwutil = 0.001411 
total_CMD = 692213 
util_bw = 977 
Wasted_Col = 8873 
Wasted_Row = 0 
Idle = 682363 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 8290 
rwq = 0 
CCDLc_limit_alone = 8290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 692213 
n_nop = 691230 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001411 
Either_Row_CoL_Bus_Util = 0.001420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.352535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352535
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691782 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.000614
n_activity=16393 dram_eff=0.02593
bk0: 64a 691982i bk1: 64a 691928i bk2: 64a 691901i bk3: 64a 691935i bk4: 28a 691806i bk5: 28a 691909i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113208
Bank_Level_Parallism_Col = 1.100995
Bank_Level_Parallism_Ready = 1.002353
write_to_read_ratio_blp_rw_average = 0.195522
GrpLevelPara = 1.100995 

BW Util details:
bwutil = 0.000614 
total_CMD = 692213 
util_bw = 425 
Wasted_Col = 1589 
Wasted_Row = 0 
Idle = 690199 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 692213 
n_nop = 691782 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106615
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691794 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005966
n_activity=15964 dram_eff=0.02587
bk0: 64a 691904i bk1: 64a 691856i bk2: 64a 691860i bk3: 64a 691957i bk4: 28a 691846i bk5: 28a 691839i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116782
Bank_Level_Parallism_Col = 1.116590
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.219816
GrpLevelPara = 1.116590 

BW Util details:
bwutil = 0.000597 
total_CMD = 692213 
util_bw = 413 
Wasted_Col = 1762 
Wasted_Row = 0 
Idle = 690038 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 692213 
n_nop = 691794 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121783
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692213 n_nop=691814 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005677
n_activity=16009 dram_eff=0.02455
bk0: 64a 691908i bk1: 64a 691905i bk2: 64a 691965i bk3: 64a 691908i bk4: 28a 691944i bk5: 28a 691950i bk6: 0a 692213i bk7: 0a 692213i bk8: 0a 692213i bk9: 0a 692213i bk10: 0a 692213i bk11: 0a 692213i bk12: 0a 692213i bk13: 0a 692213i bk14: 0a 692213i bk15: 0a 692213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.151091
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.078344
GrpLevelPara = 1.151091 

BW Util details:
bwutil = 0.000568 
total_CMD = 692213 
util_bw = 393 
Wasted_Col = 1398 
Wasted_Row = 0 
Idle = 690422 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 692213 
n_nop = 691814 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012525

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 188, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 188, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 212, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 197, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 205, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 211, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 185, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 207, Miss_rate = 0.209, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 198, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 198, Miss_rate = 0.207, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 183, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 191, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 192, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 208, Miss_rate = 0.218, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 753, Miss_rate = 0.496, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 201, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 199, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 208, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 195, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 193, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6938
L2_total_cache_miss_rate = 0.2236
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 118649
Req_Network_injected_packets_per_cycle =       0.2615 
Req_Network_conflicts_per_cycle =       0.0287
Req_Network_conflicts_per_cycle_util =       0.2555
Req_Bank_Level_Parallism =       2.3253
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0094
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 118649
Reply_Network_injected_packets_per_cycle =        0.2615
Reply_Network_conflicts_per_cycle =        0.0929
Reply_Network_conflicts_per_cycle_util =       0.7660
Reply_Bank_Level_Parallism =       2.1551
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0069
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 47186 (inst/sec)
gpgpu_simulation_rate = 5158 (cycle/sec)
gpgpu_silicon_slowdown = 232648x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8175
gpu_sim_insn = 60069
gpu_ipc =       7.3479
gpu_tot_sim_cycle = 126824
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.0312
gpu_tot_issued_cta = 104
gpu_occupancy = 20.2931% 
gpu_tot_occupancy = 19.7395% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1645
partiton_level_parallism_total  =       0.2553
partiton_level_parallism_util =       2.3110
partiton_level_parallism_util_total  =       2.3247
L2_BW  =       6.3178 GB/Sec
L2_BW_total  =       9.8017 GB/Sec
gpu_total_sim_rate=47723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 54, Reservation_fails = 269
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 61, Reservation_fails = 298
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 75, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 243
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 62, Reservation_fails = 282
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 239
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 99, Reservation_fails = 305
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 93, Reservation_fails = 303
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 103, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5058, Miss = 1666, Miss_rate = 0.329, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4856, Miss = 1633, Miss_rate = 0.336, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5245, Miss = 1767, Miss_rate = 0.337, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30572
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 1351
	L1D_total_cache_reservation_fails = 4762
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4599
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41014	W0_Idle:514290	W0_Scoreboard:961546	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 56 
averagemflatency = 328 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6241 	111 	79 	115 	87 	101 	170 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23454 	1878 	7040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29427 	2677 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28624 	2940 	654 	130 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	62 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7029/96 = 73.218750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2037
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        933       917       841       826      3334      3109    none      none      none      none      none      none      none      none      none      none  
dram[1]:        899       882       836       795      2645      3217    none      none      none      none      none      none      none      none      none      none  
dram[2]:        926       939       826       797      2641      2824    none      none      none      none      none      none      none      none      none      none  
dram[3]:        903       907       806       821      2952      2317    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       928       816       797      3050      3244    none      none      none      none      none      none      none      none      none      none  
dram[5]:        911       934       833       847      2663      2603    none      none      none      none      none      none      none      none      none      none  
dram[6]:        941       894       852       819      2856      3014    none      none      none      none      none      none      none      none      none      none  
dram[7]:        926       915       769       803      3154      3636    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       940       813       796      2881      2402    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       917       801       805      2888      2952    none      none      none      none      none      none      none      none      none      none  
dram[10]:        929       931       818       811      2611      2841    none      none      none      none      none      none      none      none      none      none  
dram[11]:        947       928       788       805      2805      2846    none      none      none      none      none      none      none      none      none      none  
dram[12]:        942       891       781       823       951      2347    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       920       800       821      2266      2778    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       886       794       782      2748      2505    none      none      none      none      none      none      none      none      none      none  
dram[15]:        897       931       804       810      2737      3341    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       725       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        716       720       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       724       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        718       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       721       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739516 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005203
n_activity=15998 dram_eff=0.02407
bk0: 64a 739637i bk1: 64a 739561i bk2: 64a 739635i bk3: 64a 739735i bk4: 28a 739567i bk5: 28a 739348i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122605
Bank_Level_Parallism_Col = 1.121881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246401
GrpLevelPara = 1.121881 

BW Util details:
bwutil = 0.000520 
total_CMD = 739907 
util_bw = 385 
Wasted_Col = 1703 
Wasted_Row = 0 
Idle = 737819 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 809 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 739907 
n_nop = 739516 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000798749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739500 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.000542
n_activity=15956 dram_eff=0.02513
bk0: 64a 739670i bk1: 64a 739560i bk2: 64a 739647i bk3: 64a 739560i bk4: 28a 739509i bk5: 28a 739633i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.075534
Bank_Level_Parallism_Col = 1.074726
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.149929
GrpLevelPara = 1.074726 

BW Util details:
bwutil = 0.000542 
total_CMD = 739907 
util_bw = 401 
Wasted_Col = 1704 
Wasted_Row = 0 
Idle = 737802 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 739907 
n_nop = 739500 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739490 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005555
n_activity=16510 dram_eff=0.02489
bk0: 64a 739647i bk1: 64a 739648i bk2: 64a 739604i bk3: 64a 739540i bk4: 28a 739653i bk5: 28a 739417i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176116
Bank_Level_Parallism_Col = 1.163901
Bank_Level_Parallism_Ready = 1.002433
write_to_read_ratio_blp_rw_average = 0.218200
GrpLevelPara = 1.163901 

BW Util details:
bwutil = 0.000555 
total_CMD = 739907 
util_bw = 411 
Wasted_Col = 1582 
Wasted_Row = 0 
Idle = 737914 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 739907 
n_nop = 739490 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000555 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000958229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739480 n_act=6 n_pre=0 n_ref_event=0 n_req=421 n_rd=312 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.000569
n_activity=15861 dram_eff=0.02654
bk0: 64a 739658i bk1: 64a 739615i bk2: 64a 739641i bk3: 64a 739569i bk4: 28a 739656i bk5: 28a 739510i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985748
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157950
Bank_Level_Parallism_Col = 1.142558
Bank_Level_Parallism_Ready = 1.004751
write_to_read_ratio_blp_rw_average = 0.165094
GrpLevelPara = 1.142558 

BW Util details:
bwutil = 0.000569 
total_CMD = 739907 
util_bw = 421 
Wasted_Col = 1491 
Wasted_Row = 0 
Idle = 737995 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 739907 
n_nop = 739480 
Read = 312 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 421 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00209486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739511 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005271
n_activity=15844 dram_eff=0.02461
bk0: 64a 739700i bk1: 64a 739534i bk2: 64a 739662i bk3: 64a 739560i bk4: 28a 739615i bk5: 28a 739657i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098121
Bank_Level_Parallism_Col = 1.097854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128728
GrpLevelPara = 1.097854 

BW Util details:
bwutil = 0.000527 
total_CMD = 739907 
util_bw = 390 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 737991 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 739907 
n_nop = 739511 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000774422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739484 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005649
n_activity=17144 dram_eff=0.02438
bk0: 64a 739581i bk1: 64a 739572i bk2: 64a 739586i bk3: 64a 739646i bk4: 28a 739583i bk5: 28a 739506i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097011
Bank_Level_Parallism_Col = 1.096269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190235
GrpLevelPara = 1.096269 

BW Util details:
bwutil = 0.000565 
total_CMD = 739907 
util_bw = 418 
Wasted_Col = 1757 
Wasted_Row = 0 
Idle = 737732 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 739907 
n_nop = 739484 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002364 
queue_avg = 0.001093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109338
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739504 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005366
n_activity=15137 dram_eff=0.02623
bk0: 64a 739611i bk1: 64a 739684i bk2: 64a 739630i bk3: 64a 739540i bk4: 28a 739550i bk5: 28a 739559i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153259
Bank_Level_Parallism_Col = 1.153139
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.155181
GrpLevelPara = 1.153139 

BW Util details:
bwutil = 0.000537 
total_CMD = 739907 
util_bw = 397 
Wasted_Col = 1567 
Wasted_Row = 0 
Idle = 737943 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 1001 
rwq = 0 
CCDLc_limit_alone = 1001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 739907 
n_nop = 739504 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000952822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739523 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005109
n_activity=15314 dram_eff=0.02468
bk0: 64a 739537i bk1: 64a 739505i bk2: 64a 739488i bk3: 64a 739689i bk4: 28a 739594i bk5: 28a 739524i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252143
Bank_Level_Parallism_Col = 1.236869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143434
GrpLevelPara = 1.236869 

BW Util details:
bwutil = 0.000511 
total_CMD = 739907 
util_bw = 378 
Wasted_Col = 1605 
Wasted_Row = 0 
Idle = 737924 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 1104 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 739907 
n_nop = 739523 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739486 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005609
n_activity=15681 dram_eff=0.02647
bk0: 64a 739691i bk1: 64a 739656i bk2: 64a 739677i bk3: 64a 739575i bk4: 28a 739694i bk5: 28a 739580i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071853
Bank_Level_Parallism_Col = 1.071506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.109967
GrpLevelPara = 1.071506 

BW Util details:
bwutil = 0.000561 
total_CMD = 739907 
util_bw = 415 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 738056 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 739907 
n_nop = 739486 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107987
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739507 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005325
n_activity=15145 dram_eff=0.02602
bk0: 64a 739575i bk1: 64a 739555i bk2: 64a 739592i bk3: 64a 739698i bk4: 28a 739706i bk5: 28a 739624i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134312
Bank_Level_Parallism_Col = 1.120981
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.081744
GrpLevelPara = 1.120981 

BW Util details:
bwutil = 0.000532 
total_CMD = 739907 
util_bw = 394 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 738068 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 995 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 739907 
n_nop = 739507 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149343
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739492 n_act=6 n_pre=0 n_ref_event=0 n_req=409 n_rd=312 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.0005528
n_activity=16718 dram_eff=0.02446
bk0: 64a 739668i bk1: 64a 739713i bk2: 64a 739664i bk3: 64a 739697i bk4: 28a 739662i bk5: 28a 739713i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985330
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080374
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091875
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000553 
total_CMD = 739907 
util_bw = 409 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 738302 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 739907 
n_nop = 739492 
Read = 312 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 409 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000678464
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739499 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005433
n_activity=15190 dram_eff=0.02646
bk0: 64a 739639i bk1: 64a 739676i bk2: 64a 739581i bk3: 64a 739668i bk4: 28a 739555i bk5: 28a 739564i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.066108
Bank_Level_Parallism_Col = 1.065776
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.131553
GrpLevelPara = 1.065776 

BW Util details:
bwutil = 0.000543 
total_CMD = 739907 
util_bw = 402 
Wasted_Col = 1625 
Wasted_Row = 0 
Idle = 737880 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 739907 
n_nop = 739499 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00085281
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=738924 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.00132
n_activity=25162 dram_eff=0.03883
bk0: 64a 739646i bk1: 64a 739666i bk2: 64a 739673i bk3: 64a 739590i bk4: 28a 732211i bk5: 28a 739521i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.026599
Bank_Level_Parallism_Col = 1.026407
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.852986
GrpLevelPara = 1.026407 

BW Util details:
bwutil = 0.001320 
total_CMD = 739907 
util_bw = 977 
Wasted_Col = 8873 
Wasted_Row = 0 
Idle = 730057 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 8290 
rwq = 0 
CCDLc_limit_alone = 8290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 739907 
n_nop = 738924 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.329810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32981
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739476 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005744
n_activity=16393 dram_eff=0.02593
bk0: 64a 739676i bk1: 64a 739622i bk2: 64a 739595i bk3: 64a 739629i bk4: 28a 739500i bk5: 28a 739603i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113208
Bank_Level_Parallism_Col = 1.100995
Bank_Level_Parallism_Ready = 1.002353
write_to_read_ratio_blp_rw_average = 0.195522
GrpLevelPara = 1.100995 

BW Util details:
bwutil = 0.000574 
total_CMD = 739907 
util_bw = 425 
Wasted_Col = 1589 
Wasted_Row = 0 
Idle = 737893 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 739907 
n_nop = 739476 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000997423
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739488 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005582
n_activity=15964 dram_eff=0.02587
bk0: 64a 739598i bk1: 64a 739550i bk2: 64a 739554i bk3: 64a 739651i bk4: 28a 739540i bk5: 28a 739533i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116782
Bank_Level_Parallism_Col = 1.116590
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.219816
GrpLevelPara = 1.116590 

BW Util details:
bwutil = 0.000558 
total_CMD = 739907 
util_bw = 413 
Wasted_Col = 1762 
Wasted_Row = 0 
Idle = 737732 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 739907 
n_nop = 739488 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113933
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739907 n_nop=739508 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005311
n_activity=16009 dram_eff=0.02455
bk0: 64a 739602i bk1: 64a 739599i bk2: 64a 739659i bk3: 64a 739602i bk4: 28a 739638i bk5: 28a 739644i bk6: 0a 739907i bk7: 0a 739907i bk8: 0a 739907i bk9: 0a 739907i bk10: 0a 739907i bk11: 0a 739907i bk12: 0a 739907i bk13: 0a 739907i bk14: 0a 739907i bk15: 0a 739907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.151091
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.078344
GrpLevelPara = 1.151091 

BW Util details:
bwutil = 0.000531 
total_CMD = 739907 
util_bw = 393 
Wasted_Col = 1398 
Wasted_Row = 0 
Idle = 738116 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 739907 
n_nop = 739508 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 188, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 188, Miss_rate = 0.186, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 212, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 197, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 205, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 211, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 185, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 208, Miss_rate = 0.201, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 198, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 184, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 191, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 192, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 208, Miss_rate = 0.209, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 753, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 201, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 208, Miss_rate = 0.214, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 195, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6941
L2_total_cache_miss_rate = 0.2144
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 126824
Req_Network_injected_packets_per_cycle =       0.2553 
Req_Network_conflicts_per_cycle =       0.0273
Req_Network_conflicts_per_cycle_util =       0.2490
Req_Bank_Level_Parallism =       2.3247
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0088
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 126824
Reply_Network_injected_packets_per_cycle =        0.2553
Reply_Network_conflicts_per_cycle =        0.0894
Reply_Network_conflicts_per_cycle_util =       0.7564
Reply_Bank_Level_Parallism =       2.1601
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 47723 (inst/sec)
gpgpu_simulation_rate = 5284 (cycle/sec)
gpgpu_silicon_slowdown = 227100x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5457
gpu_sim_insn = 49180
gpu_ipc =       9.0123
gpu_tot_sim_cycle = 132281
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.0304
gpu_tot_issued_cta = 112
gpu_occupancy = 22.0867% 
gpu_tot_occupancy = 19.7611% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.2457
partiton_level_parallism_util =       2.8333
partiton_level_parallism_util_total  =       2.3265
L2_BW  =       0.9570 GB/Sec
L2_BW_total  =       9.4368 GB/Sec
gpu_total_sim_rate=47781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 54, Reservation_fails = 269
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 61, Reservation_fails = 298
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 75, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 243
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 62, Reservation_fails = 282
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 239
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 99, Reservation_fails = 305
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 93, Reservation_fails = 303
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 103, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5598, Miss = 1849, Miss_rate = 0.330, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5074, Miss = 1682, Miss_rate = 0.331, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4876, Miss = 1652, Miss_rate = 0.339, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5265, Miss = 1786, Miss_rate = 0.339, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30706
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1351
	L1D_total_cache_reservation_fails = 4762
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4599
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41574	W0_Idle:519577	W0_Scoreboard:969497	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 56 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6243 	111 	79 	115 	87 	101 	170 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23588 	1878 	7042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29563 	2677 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28760 	2940 	654 	130 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	62 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7031/96 = 73.239586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2039
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        933       917       841       826      3353      3123    none      none      none      none      none      none      none      none      none      none  
dram[1]:        899       882       836       795      2657      3238    none      none      none      none      none      none      none      none      none      none  
dram[2]:        926       939       826       797      2658      2836    none      none      none      none      none      none      none      none      none      none  
dram[3]:        903       907       806       821      2965      2330    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       928       816       797      3063      3258    none      none      none      none      none      none      none      none      none      none  
dram[5]:        911       934       833       847      2675      2615    none      none      none      none      none      none      none      none      none      none  
dram[6]:        941       894       852       819      2869      3028    none      none      none      none      none      none      none      none      none      none  
dram[7]:        926       915       769       803      3168      3653    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       940       813       796      2894      2413    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       917       801       805      2902      2966    none      none      none      none      none      none      none      none      none      none  
dram[10]:        929       931       818       811      2623      2854    none      none      none      none      none      none      none      none      none      none  
dram[11]:        947       928       788       805      2818      2859    none      none      none      none      none      none      none      none      none      none  
dram[12]:        942       891       781       823       951      2357    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       920       800       821      2276      2791    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       886       794       782      2761      2516    none      none      none      none      none      none      none      none      none      none  
dram[15]:        897       931       804       810      2749      3355    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       725       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        716       720       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       724       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        718       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       721       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771353 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0004989
n_activity=15998 dram_eff=0.02407
bk0: 64a 771474i bk1: 64a 771398i bk2: 64a 771472i bk3: 64a 771572i bk4: 28a 771404i bk5: 28a 771185i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122605
Bank_Level_Parallism_Col = 1.121881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246401
GrpLevelPara = 1.121881 

BW Util details:
bwutil = 0.000499 
total_CMD = 771744 
util_bw = 385 
Wasted_Col = 1703 
Wasted_Row = 0 
Idle = 769656 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 809 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 771744 
n_nop = 771353 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000765798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771337 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005196
n_activity=15956 dram_eff=0.02513
bk0: 64a 771507i bk1: 64a 771397i bk2: 64a 771484i bk3: 64a 771397i bk4: 28a 771346i bk5: 28a 771470i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.075534
Bank_Level_Parallism_Col = 1.074726
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.149929
GrpLevelPara = 1.074726 

BW Util details:
bwutil = 0.000520 
total_CMD = 771744 
util_bw = 401 
Wasted_Col = 1704 
Wasted_Row = 0 
Idle = 769639 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 771744 
n_nop = 771337 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771327 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005326
n_activity=16510 dram_eff=0.02489
bk0: 64a 771484i bk1: 64a 771485i bk2: 64a 771441i bk3: 64a 771377i bk4: 28a 771490i bk5: 28a 771254i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176116
Bank_Level_Parallism_Col = 1.163901
Bank_Level_Parallism_Ready = 1.002433
write_to_read_ratio_blp_rw_average = 0.218200
GrpLevelPara = 1.163901 

BW Util details:
bwutil = 0.000533 
total_CMD = 771744 
util_bw = 411 
Wasted_Col = 1582 
Wasted_Row = 0 
Idle = 769751 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 771744 
n_nop = 771327 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000918698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771317 n_act=6 n_pre=0 n_ref_event=0 n_req=421 n_rd=312 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0005455
n_activity=15861 dram_eff=0.02654
bk0: 64a 771495i bk1: 64a 771452i bk2: 64a 771478i bk3: 64a 771406i bk4: 28a 771493i bk5: 28a 771347i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985748
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157950
Bank_Level_Parallism_Col = 1.142558
Bank_Level_Parallism_Ready = 1.004751
write_to_read_ratio_blp_rw_average = 0.165094
GrpLevelPara = 1.142558 

BW Util details:
bwutil = 0.000546 
total_CMD = 771744 
util_bw = 421 
Wasted_Col = 1491 
Wasted_Row = 0 
Idle = 769832 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 771744 
n_nop = 771317 
Read = 312 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 421 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00200844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771348 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005053
n_activity=15844 dram_eff=0.02461
bk0: 64a 771537i bk1: 64a 771371i bk2: 64a 771499i bk3: 64a 771397i bk4: 28a 771452i bk5: 28a 771494i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098121
Bank_Level_Parallism_Col = 1.097854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128728
GrpLevelPara = 1.097854 

BW Util details:
bwutil = 0.000505 
total_CMD = 771744 
util_bw = 390 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 769828 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 771744 
n_nop = 771348 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000742474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771321 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005416
n_activity=17144 dram_eff=0.02438
bk0: 64a 771418i bk1: 64a 771409i bk2: 64a 771423i bk3: 64a 771483i bk4: 28a 771420i bk5: 28a 771343i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097011
Bank_Level_Parallism_Col = 1.096269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190235
GrpLevelPara = 1.096269 

BW Util details:
bwutil = 0.000542 
total_CMD = 771744 
util_bw = 418 
Wasted_Col = 1757 
Wasted_Row = 0 
Idle = 769569 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 771744 
n_nop = 771321 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002364 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104828
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771341 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005144
n_activity=15137 dram_eff=0.02623
bk0: 64a 771448i bk1: 64a 771521i bk2: 64a 771467i bk3: 64a 771377i bk4: 28a 771387i bk5: 28a 771396i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153259
Bank_Level_Parallism_Col = 1.153139
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.155181
GrpLevelPara = 1.153139 

BW Util details:
bwutil = 0.000514 
total_CMD = 771744 
util_bw = 397 
Wasted_Col = 1567 
Wasted_Row = 0 
Idle = 769780 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 1001 
rwq = 0 
CCDLc_limit_alone = 1001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 771744 
n_nop = 771341 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000913515
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771360 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004898
n_activity=15314 dram_eff=0.02468
bk0: 64a 771374i bk1: 64a 771342i bk2: 64a 771325i bk3: 64a 771526i bk4: 28a 771431i bk5: 28a 771361i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252143
Bank_Level_Parallism_Col = 1.236869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143434
GrpLevelPara = 1.236869 

BW Util details:
bwutil = 0.000490 
total_CMD = 771744 
util_bw = 378 
Wasted_Col = 1605 
Wasted_Row = 0 
Idle = 769761 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 1104 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 771744 
n_nop = 771360 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00135796
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771323 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005377
n_activity=15681 dram_eff=0.02647
bk0: 64a 771528i bk1: 64a 771493i bk2: 64a 771514i bk3: 64a 771412i bk4: 28a 771531i bk5: 28a 771417i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071853
Bank_Level_Parallism_Col = 1.071506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.109967
GrpLevelPara = 1.071506 

BW Util details:
bwutil = 0.000538 
total_CMD = 771744 
util_bw = 415 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 769893 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 771744 
n_nop = 771323 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103532
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771344 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005105
n_activity=15145 dram_eff=0.02602
bk0: 64a 771412i bk1: 64a 771392i bk2: 64a 771429i bk3: 64a 771535i bk4: 28a 771543i bk5: 28a 771461i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134312
Bank_Level_Parallism_Col = 1.120981
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.081744
GrpLevelPara = 1.120981 

BW Util details:
bwutil = 0.000511 
total_CMD = 771744 
util_bw = 394 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 769905 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 995 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 771744 
n_nop = 771344 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771329 n_act=6 n_pre=0 n_ref_event=0 n_req=409 n_rd=312 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.00053
n_activity=16718 dram_eff=0.02446
bk0: 64a 771505i bk1: 64a 771550i bk2: 64a 771501i bk3: 64a 771534i bk4: 28a 771499i bk5: 28a 771550i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985330
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080374
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091875
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000530 
total_CMD = 771744 
util_bw = 409 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 770139 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 771744 
n_nop = 771329 
Read = 312 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 409 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000530 
Either_Row_CoL_Bus_Util = 0.000538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000650475
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771336 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005209
n_activity=15190 dram_eff=0.02646
bk0: 64a 771476i bk1: 64a 771513i bk2: 64a 771418i bk3: 64a 771505i bk4: 28a 771392i bk5: 28a 771401i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.066108
Bank_Level_Parallism_Col = 1.065776
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.131553
GrpLevelPara = 1.065776 

BW Util details:
bwutil = 0.000521 
total_CMD = 771744 
util_bw = 402 
Wasted_Col = 1625 
Wasted_Row = 0 
Idle = 769717 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 771744 
n_nop = 771336 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000817629
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=770759 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001269
n_activity=25234 dram_eff=0.0388
bk0: 64a 771483i bk1: 64a 771503i bk2: 64a 771510i bk3: 64a 771427i bk4: 28a 764048i bk5: 28a 771358i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.026594
Bank_Level_Parallism_Col = 1.026401
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.853016
GrpLevelPara = 1.026401 

BW Util details:
bwutil = 0.001269 
total_CMD = 771744 
util_bw = 979 
Wasted_Col = 8873 
Wasted_Row = 0 
Idle = 761892 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 8290 
rwq = 0 
CCDLc_limit_alone = 8290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 771744 
n_nop = 770759 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.316205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316205
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771313 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005507
n_activity=16393 dram_eff=0.02593
bk0: 64a 771513i bk1: 64a 771459i bk2: 64a 771432i bk3: 64a 771466i bk4: 28a 771337i bk5: 28a 771440i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113208
Bank_Level_Parallism_Col = 1.100995
Bank_Level_Parallism_Ready = 1.002353
write_to_read_ratio_blp_rw_average = 0.195522
GrpLevelPara = 1.100995 

BW Util details:
bwutil = 0.000551 
total_CMD = 771744 
util_bw = 425 
Wasted_Col = 1589 
Wasted_Row = 0 
Idle = 769730 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 771744 
n_nop = 771313 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956276
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771325 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005352
n_activity=15964 dram_eff=0.02587
bk0: 64a 771435i bk1: 64a 771387i bk2: 64a 771391i bk3: 64a 771488i bk4: 28a 771377i bk5: 28a 771370i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116782
Bank_Level_Parallism_Col = 1.116590
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.219816
GrpLevelPara = 1.116590 

BW Util details:
bwutil = 0.000535 
total_CMD = 771744 
util_bw = 413 
Wasted_Col = 1762 
Wasted_Row = 0 
Idle = 769569 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 771744 
n_nop = 771325 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109233
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771744 n_nop=771345 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005092
n_activity=16009 dram_eff=0.02455
bk0: 64a 771439i bk1: 64a 771436i bk2: 64a 771496i bk3: 64a 771439i bk4: 28a 771475i bk5: 28a 771481i bk6: 0a 771744i bk7: 0a 771744i bk8: 0a 771744i bk9: 0a 771744i bk10: 0a 771744i bk11: 0a 771744i bk12: 0a 771744i bk13: 0a 771744i bk14: 0a 771744i bk15: 0a 771744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.151091
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.078344
GrpLevelPara = 1.151091 

BW Util details:
bwutil = 0.000509 
total_CMD = 771744 
util_bw = 393 
Wasted_Col = 1398 
Wasted_Row = 0 
Idle = 769953 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 771744 
n_nop = 771345 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 188, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 188, Miss_rate = 0.185, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 212, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 197, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 205, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 211, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 185, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 208, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 198, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 184, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 191, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 192, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 208, Miss_rate = 0.208, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 755, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 199, Miss_rate = 0.208, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 208, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 195, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6943
L2_total_cache_miss_rate = 0.2136
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15973
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 132281
Req_Network_injected_packets_per_cycle =       0.2457 
Req_Network_conflicts_per_cycle =       0.0262
Req_Network_conflicts_per_cycle_util =       0.2482
Req_Bank_Level_Parallism =       2.3265
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0085
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 132281
Reply_Network_injected_packets_per_cycle =        0.2457
Reply_Network_conflicts_per_cycle =        0.0857
Reply_Network_conflicts_per_cycle_util =       0.7540
Reply_Bank_Level_Parallism =       2.1623
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0048
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 47781 (inst/sec)
gpgpu_simulation_rate = 5291 (cycle/sec)
gpgpu_silicon_slowdown = 226800x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5997
gpu_sim_insn = 45122
gpu_ipc =       7.5241
gpu_tot_sim_cycle = 138278
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       8.9651
gpu_tot_issued_cta = 120
gpu_occupancy = 18.7087% 
gpu_tot_occupancy = 19.7497% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0228
partiton_level_parallism_total  =       0.2361
partiton_level_parallism_util =       3.1860
partiton_level_parallism_util_total  =       2.3291
L2_BW  =       0.8772 GB/Sec
L2_BW_total  =       9.0656 GB/Sec
gpu_total_sim_rate=47679

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 54, Reservation_fails = 269
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 61, Reservation_fails = 298
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 75, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 243
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 62, Reservation_fails = 282
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 239
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 99, Reservation_fails = 305
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 93, Reservation_fails = 303
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 103, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5598, Miss = 1849, Miss_rate = 0.330, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5074, Miss = 1682, Miss_rate = 0.331, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4876, Miss = 1652, Miss_rate = 0.339, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5265, Miss = 1786, Miss_rate = 0.339, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30841
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1351
	L1D_total_cache_reservation_fails = 4762
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4599
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42091	W0_Idle:525902	W0_Scoreboard:979363	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 56 
averagemflatency = 327 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6243 	111 	79 	115 	87 	101 	170 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23725 	1878 	7042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29700 	2677 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28897 	2940 	654 	130 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7031/96 = 73.239586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2039
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        933       917       841       826      3368      3137    none      none      none      none      none      none      none      none      none      none  
dram[1]:        899       882       836       795      2669      3256    none      none      none      none      none      none      none      none      none      none  
dram[2]:        926       939       826       797      2675      2849    none      none      none      none      none      none      none      none      none      none  
dram[3]:        903       907       806       821      2978      2340    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       928       816       797      3077      3273    none      none      none      none      none      none      none      none      none      none  
dram[5]:        911       938       833       847      2686      2630    none      none      none      none      none      none      none      none      none      none  
dram[6]:        941       894       852       819      2882      3042    none      none      none      none      none      none      none      none      none      none  
dram[7]:        926       915       769       803      3182      3670    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       940       813       796      2908      2423    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       917       801       805      2916      2979    none      none      none      none      none      none      none      none      none      none  
dram[10]:        933       931       818       811      2635      2866    none      none      none      none      none      none      none      none      none      none  
dram[11]:        947       928       788       805      2830      2872    none      none      none      none      none      none      none      none      none      none  
dram[12]:        942       891       781       823       953      2366    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       920       800       821      2285      2803    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       886       798       786      2773      2528    none      none      none      none      none      none      none      none      none      none  
dram[15]:        897       931       804       810      2765      3370    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       725       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        716       720       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       724       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        718       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       721       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806341 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0004772
n_activity=15998 dram_eff=0.02407
bk0: 64a 806462i bk1: 64a 806386i bk2: 64a 806460i bk3: 64a 806560i bk4: 28a 806392i bk5: 28a 806173i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122605
Bank_Level_Parallism_Col = 1.121881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246401
GrpLevelPara = 1.121881 

BW Util details:
bwutil = 0.000477 
total_CMD = 806732 
util_bw = 385 
Wasted_Col = 1703 
Wasted_Row = 0 
Idle = 804644 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 809 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 806732 
n_nop = 806341 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000732585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806325 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004971
n_activity=15956 dram_eff=0.02513
bk0: 64a 806495i bk1: 64a 806385i bk2: 64a 806472i bk3: 64a 806385i bk4: 28a 806334i bk5: 28a 806458i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.075534
Bank_Level_Parallism_Col = 1.074726
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.149929
GrpLevelPara = 1.074726 

BW Util details:
bwutil = 0.000497 
total_CMD = 806732 
util_bw = 401 
Wasted_Col = 1704 
Wasted_Row = 0 
Idle = 804627 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 806732 
n_nop = 806325 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806315 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005095
n_activity=16510 dram_eff=0.02489
bk0: 64a 806472i bk1: 64a 806473i bk2: 64a 806429i bk3: 64a 806365i bk4: 28a 806478i bk5: 28a 806242i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176116
Bank_Level_Parallism_Col = 1.163901
Bank_Level_Parallism_Ready = 1.002433
write_to_read_ratio_blp_rw_average = 0.218200
GrpLevelPara = 1.163901 

BW Util details:
bwutil = 0.000509 
total_CMD = 806732 
util_bw = 411 
Wasted_Col = 1582 
Wasted_Row = 0 
Idle = 804739 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 806732 
n_nop = 806315 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000878854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806305 n_act=6 n_pre=0 n_ref_event=0 n_req=421 n_rd=312 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0005219
n_activity=15861 dram_eff=0.02654
bk0: 64a 806483i bk1: 64a 806440i bk2: 64a 806466i bk3: 64a 806394i bk4: 28a 806481i bk5: 28a 806335i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985748
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157950
Bank_Level_Parallism_Col = 1.142558
Bank_Level_Parallism_Ready = 1.004751
write_to_read_ratio_blp_rw_average = 0.165094
GrpLevelPara = 1.142558 

BW Util details:
bwutil = 0.000522 
total_CMD = 806732 
util_bw = 421 
Wasted_Col = 1491 
Wasted_Row = 0 
Idle = 804820 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 806732 
n_nop = 806305 
Read = 312 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 421 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00192133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806336 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004834
n_activity=15844 dram_eff=0.02461
bk0: 64a 806525i bk1: 64a 806359i bk2: 64a 806487i bk3: 64a 806385i bk4: 28a 806440i bk5: 28a 806482i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098121
Bank_Level_Parallism_Col = 1.097854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128728
GrpLevelPara = 1.097854 

BW Util details:
bwutil = 0.000483 
total_CMD = 806732 
util_bw = 390 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 804816 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 806732 
n_nop = 806336 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000710273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806309 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005181
n_activity=17144 dram_eff=0.02438
bk0: 64a 806406i bk1: 64a 806397i bk2: 64a 806411i bk3: 64a 806471i bk4: 28a 806408i bk5: 28a 806331i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097011
Bank_Level_Parallism_Col = 1.096269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190235
GrpLevelPara = 1.096269 

BW Util details:
bwutil = 0.000518 
total_CMD = 806732 
util_bw = 418 
Wasted_Col = 1757 
Wasted_Row = 0 
Idle = 804557 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 806732 
n_nop = 806309 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002364 
queue_avg = 0.001003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100281
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806329 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004921
n_activity=15137 dram_eff=0.02623
bk0: 64a 806436i bk1: 64a 806509i bk2: 64a 806455i bk3: 64a 806365i bk4: 28a 806375i bk5: 28a 806384i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153259
Bank_Level_Parallism_Col = 1.153139
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.155181
GrpLevelPara = 1.153139 

BW Util details:
bwutil = 0.000492 
total_CMD = 806732 
util_bw = 397 
Wasted_Col = 1567 
Wasted_Row = 0 
Idle = 804768 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 1001 
rwq = 0 
CCDLc_limit_alone = 1001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 806732 
n_nop = 806329 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000873896
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806348 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004686
n_activity=15314 dram_eff=0.02468
bk0: 64a 806362i bk1: 64a 806330i bk2: 64a 806313i bk3: 64a 806514i bk4: 28a 806419i bk5: 28a 806349i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252143
Bank_Level_Parallism_Col = 1.236869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143434
GrpLevelPara = 1.236869 

BW Util details:
bwutil = 0.000469 
total_CMD = 806732 
util_bw = 378 
Wasted_Col = 1605 
Wasted_Row = 0 
Idle = 804749 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 1104 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 806732 
n_nop = 806348 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129907
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806311 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005144
n_activity=15681 dram_eff=0.02647
bk0: 64a 806516i bk1: 64a 806481i bk2: 64a 806502i bk3: 64a 806400i bk4: 28a 806519i bk5: 28a 806405i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071853
Bank_Level_Parallism_Col = 1.071506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.109967
GrpLevelPara = 1.071506 

BW Util details:
bwutil = 0.000514 
total_CMD = 806732 
util_bw = 415 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 804881 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 806732 
n_nop = 806311 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000990416
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806332 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004884
n_activity=15145 dram_eff=0.02602
bk0: 64a 806400i bk1: 64a 806380i bk2: 64a 806417i bk3: 64a 806523i bk4: 28a 806531i bk5: 28a 806449i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134312
Bank_Level_Parallism_Col = 1.120981
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.081744
GrpLevelPara = 1.120981 

BW Util details:
bwutil = 0.000488 
total_CMD = 806732 
util_bw = 394 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 804893 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 995 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 806732 
n_nop = 806332 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00136972
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806317 n_act=6 n_pre=0 n_ref_event=0 n_req=409 n_rd=312 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.000507
n_activity=16718 dram_eff=0.02446
bk0: 64a 806493i bk1: 64a 806538i bk2: 64a 806489i bk3: 64a 806522i bk4: 28a 806487i bk5: 28a 806538i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985330
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080374
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091875
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000507 
total_CMD = 806732 
util_bw = 409 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 805127 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 806732 
n_nop = 806317 
Read = 312 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 409 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000622264
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806324 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004983
n_activity=15190 dram_eff=0.02646
bk0: 64a 806464i bk1: 64a 806501i bk2: 64a 806406i bk3: 64a 806493i bk4: 28a 806380i bk5: 28a 806389i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.066108
Bank_Level_Parallism_Col = 1.065776
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.131553
GrpLevelPara = 1.065776 

BW Util details:
bwutil = 0.000498 
total_CMD = 806732 
util_bw = 402 
Wasted_Col = 1625 
Wasted_Row = 0 
Idle = 804705 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 806732 
n_nop = 806324 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000782168
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=805747 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001214
n_activity=25238 dram_eff=0.03879
bk0: 64a 806471i bk1: 64a 806491i bk2: 64a 806498i bk3: 64a 806415i bk4: 28a 799036i bk5: 28a 806346i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.026594
Bank_Level_Parallism_Col = 1.026401
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.853016
GrpLevelPara = 1.026401 

BW Util details:
bwutil = 0.001214 
total_CMD = 806732 
util_bw = 979 
Wasted_Col = 8873 
Wasted_Row = 0 
Idle = 796880 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 8290 
rwq = 0 
CCDLc_limit_alone = 8290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 806732 
n_nop = 805747 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001214 
Either_Row_CoL_Bus_Util = 0.001221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.302491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302491
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806301 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005268
n_activity=16393 dram_eff=0.02593
bk0: 64a 806501i bk1: 64a 806447i bk2: 64a 806420i bk3: 64a 806454i bk4: 28a 806325i bk5: 28a 806428i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113208
Bank_Level_Parallism_Col = 1.100995
Bank_Level_Parallism_Ready = 1.002353
write_to_read_ratio_blp_rw_average = 0.195522
GrpLevelPara = 1.100995 

BW Util details:
bwutil = 0.000527 
total_CMD = 806732 
util_bw = 425 
Wasted_Col = 1589 
Wasted_Row = 0 
Idle = 804718 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 806732 
n_nop = 806301 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000914802
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806313 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005119
n_activity=15964 dram_eff=0.02587
bk0: 64a 806423i bk1: 64a 806375i bk2: 64a 806379i bk3: 64a 806476i bk4: 28a 806365i bk5: 28a 806358i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116782
Bank_Level_Parallism_Col = 1.116590
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.219816
GrpLevelPara = 1.116590 

BW Util details:
bwutil = 0.000512 
total_CMD = 806732 
util_bw = 413 
Wasted_Col = 1762 
Wasted_Row = 0 
Idle = 804557 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 806732 
n_nop = 806313 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104496
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806732 n_nop=806333 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004872
n_activity=16009 dram_eff=0.02455
bk0: 64a 806427i bk1: 64a 806424i bk2: 64a 806484i bk3: 64a 806427i bk4: 28a 806463i bk5: 28a 806469i bk6: 0a 806732i bk7: 0a 806732i bk8: 0a 806732i bk9: 0a 806732i bk10: 0a 806732i bk11: 0a 806732i bk12: 0a 806732i bk13: 0a 806732i bk14: 0a 806732i bk15: 0a 806732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.151091
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.078344
GrpLevelPara = 1.151091 

BW Util details:
bwutil = 0.000487 
total_CMD = 806732 
util_bw = 393 
Wasted_Col = 1398 
Wasted_Row = 0 
Idle = 804941 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 806732 
n_nop = 806333 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000487 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 188, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 188, Miss_rate = 0.184, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 212, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 205, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 211, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 208, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 198, Miss_rate = 0.197, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 198, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 192, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 208, Miss_rate = 0.207, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 755, Miss_rate = 0.481, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 199, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 208, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 195, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 193, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6943
L2_total_cache_miss_rate = 0.2127
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 138278
Req_Network_injected_packets_per_cycle =       0.2361 
Req_Network_conflicts_per_cycle =       0.0251
Req_Network_conflicts_per_cycle_util =       0.2474
Req_Bank_Level_Parallism =       2.3291
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0081
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 138278
Reply_Network_injected_packets_per_cycle =        0.2361
Reply_Network_conflicts_per_cycle =        0.0820
Reply_Network_conflicts_per_cycle_util =       0.7518
Reply_Bank_Level_Parallism =       2.1652
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 47679 (inst/sec)
gpgpu_simulation_rate = 5318 (cycle/sec)
gpgpu_silicon_slowdown = 225648x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4834
gpu_sim_insn = 49152
gpu_ipc =      10.1680
gpu_tot_sim_cycle = 143112
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.0057
gpu_tot_issued_cta = 128
gpu_occupancy = 31.6109% 
gpu_tot_occupancy = 19.8222% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2290
partiton_level_parallism_util =       3.1220
partiton_level_parallism_util_total  =       2.3314
L2_BW  =       1.0168 GB/Sec
L2_BW_total  =       8.7937 GB/Sec
gpu_total_sim_rate=47734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 54, Reservation_fails = 269
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 61, Reservation_fails = 298
	L1D_cache_core[6]: Access = 3415, Miss = 881, Miss_rate = 0.258, Pending_hits = 75, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3376, Miss = 862, Miss_rate = 0.255, Pending_hits = 55, Reservation_fails = 243
	L1D_cache_core[8]: Access = 3486, Miss = 879, Miss_rate = 0.252, Pending_hits = 62, Reservation_fails = 282
	L1D_cache_core[9]: Access = 3525, Miss = 882, Miss_rate = 0.250, Pending_hits = 73, Reservation_fails = 239
	L1D_cache_core[10]: Access = 5164, Miss = 1466, Miss_rate = 0.284, Pending_hits = 99, Reservation_fails = 305
	L1D_cache_core[11]: Access = 5499, Miss = 1654, Miss_rate = 0.301, Pending_hits = 93, Reservation_fails = 303
	L1D_cache_core[12]: Access = 1690, Miss = 739, Miss_rate = 0.437, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1900, Miss = 827, Miss_rate = 0.435, Pending_hits = 16, Reservation_fails = 14
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 12, Reservation_fails = 17
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 10
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 103, Reservation_fails = 314
	L1D_cache_core[27]: Access = 5432, Miss = 1837, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 326
	L1D_cache_core[28]: Access = 5598, Miss = 1849, Miss_rate = 0.330, Pending_hits = 80, Reservation_fails = 361
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 286
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 84, Reservation_fails = 310
	L1D_cache_core[31]: Access = 5074, Miss = 1682, Miss_rate = 0.331, Pending_hits = 74, Reservation_fails = 280
	L1D_cache_core[32]: Access = 4876, Miss = 1652, Miss_rate = 0.339, Pending_hits = 78, Reservation_fails = 310
	L1D_cache_core[33]: Access = 5265, Miss = 1786, Miss_rate = 0.339, Pending_hits = 82, Reservation_fails = 304
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30969
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1351
	L1D_total_cache_reservation_fails = 4762
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4599
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42663	W0_Idle:526270	W0_Scoreboard:987287	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 856 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 56 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6243 	111 	79 	115 	87 	101 	170 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23853 	1878 	7042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29828 	2677 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29025 	2940 	654 	130 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5430      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5413      5430      6129      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5424      5424      6135      6146      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5413      6131      6118      6158      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5431      6152      6129      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5413      6147      6123      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5432      5432      6136      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5436      5425      6161      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5428      9656      6149      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5421      5436      6142      6127      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5421      5422      6131      6157      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5430      6127      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5421      5422      6144      6144      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5443      6155      6134      6138      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5437      5437      6166      6132      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 79.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 74.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7031/96 = 73.239586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        65         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        51        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        46        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2039
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        933       917       841       826      3384      3150    none      none      none      none      none      none      none      none      none      none  
dram[1]:        899       882       836       795      2681      3270    none      none      none      none      none      none      none      none      none      none  
dram[2]:        926       939       826       797      2687      2862    none      none      none      none      none      none      none      none      none      none  
dram[3]:        903       907       806       821      2991      2350    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       928       816       797      3091      3287    none      none      none      none      none      none      none      none      none      none  
dram[5]:        911       938       833       847      2697      2642    none      none      none      none      none      none      none      none      none      none  
dram[6]:        941       894       852       819      2895      3056    none      none      none      none      none      none      none      none      none      none  
dram[7]:        926       915       769       803      3196      3686    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       940       813       796      2921      2434    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       917       801       805      2929      2992    none      none      none      none      none      none      none      none      none      none  
dram[10]:        933       931       818       811      2647      2879    none      none      none      none      none      none      none      none      none      none  
dram[11]:        947       928       788       805      2843      2885    none      none      none      none      none      none      none      none      none      none  
dram[12]:        942       891       781       823       954      2376    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       920       800       821      2295      2816    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       886       798       786      2786      2539    none      none      none      none      none      none      none      none      none      none  
dram[15]:        897       931       804       810      2778      3385    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       725       718       702       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        716       720       712       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        716       718       723       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        719       724       723       719       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        720       712       713       719       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        718       714       716       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        716       716       718       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       708       718       730       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        728       717       723       721       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       711       709       714       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       732       716       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        709       724       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        719       720       728       730       856       657         0         0         0         0         0         0         0         0         0         0
dram[13]:        722       730       723       723       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        721       721       721       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        728       722       725       707       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834543 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0004611
n_activity=15998 dram_eff=0.02407
bk0: 64a 834664i bk1: 64a 834588i bk2: 64a 834662i bk3: 64a 834762i bk4: 28a 834594i bk5: 28a 834375i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122605
Bank_Level_Parallism_Col = 1.121881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246401
GrpLevelPara = 1.121881 

BW Util details:
bwutil = 0.000461 
total_CMD = 834934 
util_bw = 385 
Wasted_Col = 1703 
Wasted_Row = 0 
Idle = 832846 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 91 
RTWc_limit = 433 
CCDLc_limit = 809 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 91 
RTWc_limit_alone = 433 

Commands details: 
total_CMD = 834934 
n_nop = 834543 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00070784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834527 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004803
n_activity=15956 dram_eff=0.02513
bk0: 64a 834697i bk1: 64a 834587i bk2: 64a 834674i bk3: 64a 834587i bk4: 28a 834536i bk5: 28a 834660i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.075534
Bank_Level_Parallism_Col = 1.074726
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.149929
GrpLevelPara = 1.074726 

BW Util details:
bwutil = 0.000480 
total_CMD = 834934 
util_bw = 401 
Wasted_Col = 1704 
Wasted_Row = 0 
Idle = 832829 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 196 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 9 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 834934 
n_nop = 834527 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834517 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0004923
n_activity=16510 dram_eff=0.02489
bk0: 64a 834674i bk1: 64a 834675i bk2: 64a 834631i bk3: 64a 834567i bk4: 28a 834680i bk5: 28a 834444i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176116
Bank_Level_Parallism_Col = 1.163901
Bank_Level_Parallism_Ready = 1.002433
write_to_read_ratio_blp_rw_average = 0.218200
GrpLevelPara = 1.163901 

BW Util details:
bwutil = 0.000492 
total_CMD = 834934 
util_bw = 411 
Wasted_Col = 1582 
Wasted_Row = 0 
Idle = 832941 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 84 
RTWc_limit = 360 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 84 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 834934 
n_nop = 834517 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000849169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834507 n_act=6 n_pre=0 n_ref_event=0 n_req=421 n_rd=312 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0005042
n_activity=15861 dram_eff=0.02654
bk0: 64a 834685i bk1: 64a 834642i bk2: 64a 834668i bk3: 64a 834596i bk4: 28a 834683i bk5: 28a 834537i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985748
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157950
Bank_Level_Parallism_Col = 1.142558
Bank_Level_Parallism_Ready = 1.004751
write_to_read_ratio_blp_rw_average = 0.165094
GrpLevelPara = 1.142558 

BW Util details:
bwutil = 0.000504 
total_CMD = 834934 
util_bw = 421 
Wasted_Col = 1491 
Wasted_Row = 0 
Idle = 833022 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 174 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 32 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 834934 
n_nop = 834507 
Read = 312 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 421 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00185643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834538 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004671
n_activity=15844 dram_eff=0.02461
bk0: 64a 834727i bk1: 64a 834561i bk2: 64a 834689i bk3: 64a 834587i bk4: 28a 834642i bk5: 28a 834684i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098121
Bank_Level_Parallism_Col = 1.097854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128728
GrpLevelPara = 1.097854 

BW Util details:
bwutil = 0.000467 
total_CMD = 834934 
util_bw = 390 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 833018 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 92 
RTWc_limit = 169 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 92 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 834934 
n_nop = 834538 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000686282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834511 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005006
n_activity=17144 dram_eff=0.02438
bk0: 64a 834608i bk1: 64a 834599i bk2: 64a 834613i bk3: 64a 834673i bk4: 28a 834610i bk5: 28a 834533i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097011
Bank_Level_Parallism_Col = 1.096269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190235
GrpLevelPara = 1.096269 

BW Util details:
bwutil = 0.000501 
total_CMD = 834934 
util_bw = 418 
Wasted_Col = 1757 
Wasted_Row = 0 
Idle = 832759 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 179 
RTWc_limit = 278 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 179 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 834934 
n_nop = 834511 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002364 
queue_avg = 0.000969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000968939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834531 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004755
n_activity=15137 dram_eff=0.02623
bk0: 64a 834638i bk1: 64a 834711i bk2: 64a 834657i bk3: 64a 834567i bk4: 28a 834577i bk5: 28a 834586i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153259
Bank_Level_Parallism_Col = 1.153139
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.155181
GrpLevelPara = 1.153139 

BW Util details:
bwutil = 0.000475 
total_CMD = 834934 
util_bw = 397 
Wasted_Col = 1567 
Wasted_Row = 0 
Idle = 832970 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 232 
CCDLc_limit = 1001 
rwq = 0 
CCDLc_limit_alone = 1001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 834934 
n_nop = 834531 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000844378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834550 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004527
n_activity=15314 dram_eff=0.02468
bk0: 64a 834564i bk1: 64a 834532i bk2: 64a 834515i bk3: 64a 834716i bk4: 28a 834621i bk5: 28a 834551i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252143
Bank_Level_Parallism_Col = 1.236869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.143434
GrpLevelPara = 1.236869 

BW Util details:
bwutil = 0.000453 
total_CMD = 834934 
util_bw = 378 
Wasted_Col = 1605 
Wasted_Row = 0 
Idle = 832951 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 105 
RTWc_limit = 218 
CCDLc_limit = 1104 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 105 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 834934 
n_nop = 834550 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834513 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000497
n_activity=15681 dram_eff=0.02647
bk0: 64a 834718i bk1: 64a 834683i bk2: 64a 834704i bk3: 64a 834602i bk4: 28a 834721i bk5: 28a 834607i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071853
Bank_Level_Parallism_Col = 1.071506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.109967
GrpLevelPara = 1.071506 

BW Util details:
bwutil = 0.000497 
total_CMD = 834934 
util_bw = 415 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 833083 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 52 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 36 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 834934 
n_nop = 834513 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000956962
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834534 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004719
n_activity=15145 dram_eff=0.02602
bk0: 64a 834602i bk1: 64a 834582i bk2: 64a 834619i bk3: 64a 834725i bk4: 28a 834733i bk5: 28a 834651i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134312
Bank_Level_Parallism_Col = 1.120981
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.081744
GrpLevelPara = 1.120981 

BW Util details:
bwutil = 0.000472 
total_CMD = 834934 
util_bw = 394 
Wasted_Col = 1445 
Wasted_Row = 0 
Idle = 833095 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 995 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 834934 
n_nop = 834534 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132346
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834519 n_act=6 n_pre=0 n_ref_event=0 n_req=409 n_rd=312 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.0004899
n_activity=16718 dram_eff=0.02446
bk0: 64a 834695i bk1: 64a 834740i bk2: 64a 834691i bk3: 64a 834724i bk4: 28a 834689i bk5: 28a 834740i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985330
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080374
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091875
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000490 
total_CMD = 834934 
util_bw = 409 
Wasted_Col = 1196 
Wasted_Row = 0 
Idle = 833329 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 834934 
n_nop = 834519 
Read = 312 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 409 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000601245
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834526 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004815
n_activity=15190 dram_eff=0.02646
bk0: 64a 834666i bk1: 64a 834703i bk2: 64a 834608i bk3: 64a 834695i bk4: 28a 834582i bk5: 28a 834591i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.066108
Bank_Level_Parallism_Col = 1.065776
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.131553
GrpLevelPara = 1.065776 

BW Util details:
bwutil = 0.000481 
total_CMD = 834934 
util_bw = 402 
Wasted_Col = 1625 
Wasted_Row = 0 
Idle = 832907 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 79 
RTWc_limit = 187 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 79 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 834934 
n_nop = 834526 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000755748
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=833949 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001173
n_activity=25238 dram_eff=0.03879
bk0: 64a 834673i bk1: 64a 834693i bk2: 64a 834700i bk3: 64a 834617i bk4: 28a 827238i bk5: 28a 834548i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.026594
Bank_Level_Parallism_Col = 1.026401
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.853016
GrpLevelPara = 1.026401 

BW Util details:
bwutil = 0.001173 
total_CMD = 834934 
util_bw = 979 
Wasted_Col = 8873 
Wasted_Row = 0 
Idle = 825082 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 220 
CCDLc_limit = 8290 
rwq = 0 
CCDLc_limit_alone = 8290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 834934 
n_nop = 833949 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.292273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292273
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834503 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.000509
n_activity=16393 dram_eff=0.02593
bk0: 64a 834703i bk1: 64a 834649i bk2: 64a 834622i bk3: 64a 834656i bk4: 28a 834527i bk5: 28a 834630i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113208
Bank_Level_Parallism_Col = 1.100995
Bank_Level_Parallism_Ready = 1.002353
write_to_read_ratio_blp_rw_average = 0.195522
GrpLevelPara = 1.100995 

BW Util details:
bwutil = 0.000509 
total_CMD = 834934 
util_bw = 425 
Wasted_Col = 1589 
Wasted_Row = 0 
Idle = 832920 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 230 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 938 
WTRc_limit_alone = 0 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 834934 
n_nop = 834503 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000883902
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834515 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004946
n_activity=15964 dram_eff=0.02587
bk0: 64a 834625i bk1: 64a 834577i bk2: 64a 834581i bk3: 64a 834678i bk4: 28a 834567i bk5: 28a 834560i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116782
Bank_Level_Parallism_Col = 1.116590
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.219816
GrpLevelPara = 1.116590 

BW Util details:
bwutil = 0.000495 
total_CMD = 834934 
util_bw = 413 
Wasted_Col = 1762 
Wasted_Row = 0 
Idle = 832759 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 40 
RTWc_limit = 348 
CCDLc_limit = 997 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 40 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 834934 
n_nop = 834515 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100966
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834934 n_nop=834535 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004707
n_activity=16009 dram_eff=0.02455
bk0: 64a 834629i bk1: 64a 834626i bk2: 64a 834686i bk3: 64a 834629i bk4: 28a 834665i bk5: 28a 834671i bk6: 0a 834934i bk7: 0a 834934i bk8: 0a 834934i bk9: 0a 834934i bk10: 0a 834934i bk11: 0a 834934i bk12: 0a 834934i bk13: 0a 834934i bk14: 0a 834934i bk15: 0a 834934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.151091
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.078344
GrpLevelPara = 1.151091 

BW Util details:
bwutil = 0.000471 
total_CMD = 834934 
util_bw = 393 
Wasted_Col = 1398 
Wasted_Row = 0 
Idle = 833143 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 57 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 834934 
n_nop = 834535 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 188, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 188, Miss_rate = 0.184, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 212, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 205, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 211, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 208, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 198, Miss_rate = 0.196, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 198, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 192, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 208, Miss_rate = 0.206, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 755, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 199, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 208, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 195, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 193, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6943
L2_total_cache_miss_rate = 0.2119
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 143112
Req_Network_injected_packets_per_cycle =       0.2290 
Req_Network_conflicts_per_cycle =       0.0242
Req_Network_conflicts_per_cycle_util =       0.2467
Req_Bank_Level_Parallism =       2.3314
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0078
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 143112
Reply_Network_injected_packets_per_cycle =        0.2290
Reply_Network_conflicts_per_cycle =        0.0792
Reply_Network_conflicts_per_cycle_util =       0.7498
Reply_Bank_Level_Parallism =       2.1678
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 47734 (inst/sec)
gpgpu_simulation_rate = 5300 (cycle/sec)
gpgpu_silicon_slowdown = 226415x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
