// Seed: 1133051093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  inout tri id_1;
  parameter id_5 = 1;
  assign id_1 = 1 == -1;
  module_3 modCall_1 ();
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  supply1 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_3;
  wire id_1;
  assign id_1 = id_1;
endmodule
