module tb;
     reg a,b;
     wire sum,carry;
     halfadder DUT(.a(a),.b(b),.sum(sum),.carry(carry));
     initial begin
     $monitor("t=%0t:a=%b,b=%b,sum=%b,carry=%b",$time,a,b,sum,carry);
     #5 a=0;b=0;
     #5 a=0;b=1;
     #5 a=1;b=0;
     #5 a=1;b=1;
     #20 $finish;
     end
endmodule
