[08/01 10:55:05      0s] 
[08/01 10:55:05      0s] Cadence Innovus(TM) Implementation System.
[08/01 10:55:05      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/01 10:55:05      0s] 
[08/01 10:55:05      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[08/01 10:55:05      0s] Options:	-stylus 
[08/01 10:55:05      0s] Date:		Fri Aug  1 10:55:05 2025
[08/01 10:55:05      0s] Host:		coe-ece-taco (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (56cores*112cpus*Intel(R) Xeon(R) w9-3495X 107520KB)
[08/01 10:55:05      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[08/01 10:55:05      0s] 
[08/01 10:55:05      0s] License:
[08/01 10:55:05      0s] 		[10:55:05.445313] Configured Lic search path (21.01-s002): 5280@renoir.engr.ucdavis.edu
[08/01 10:55:05      0s] 
[08/01 10:55:05      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[08/01 10:55:05      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[08/01 10:55:11      5s] 
[08/01 10:55:11      5s] 
[08/01 10:55:15      8s] Reset Parastics called with the command setExtractRCMode -reset[08/01 10:55:15      9s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[08/01 10:55:16      9s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[08/01 10:55:16      9s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[08/01 10:55:16      9s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[08/01 10:55:16      9s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[08/01 10:55:16      9s] @(#)CDS: CPE v21.18-s053
[08/01 10:55:16      9s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[08/01 10:55:16      9s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[08/01 10:55:16      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/01 10:55:16      9s] @(#)CDS: RCDB 11.15.0
[08/01 10:55:16      9s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[08/01 10:55:16      9s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[08/01 10:55:16      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2496899_coe-ece-taco_lunayang_rVDkVs.

[08/01 10:55:16      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2496899_coe-ece-taco_lunayang_rVDkVs.
[08/01 10:55:16      9s] 
[08/01 10:55:16      9s] Change the soft stacksize limit to 0.2%RAM (255 mbytes). Set global soft_stack_size_limit to change the value.
[08/01 10:55:17     10s] 
[08/01 10:55:17     10s] **INFO:  MMMC transition support version v31-84 
[08/01 10:55:17     10s] 
[08/01 10:55:19     12s] @innovus 1> gui_select -point {0.09600 0.05600}
[08/01 10:55:25     13s] @innovus 2> source init.tcl 
#@ Begin verbose source (pre): source init.tcl 
[08/01 10:55:32     13s] @@file 1: set_db init_power_nets VDD
[08/01 10:55:32     13s] @@file 2: set_db init_ground_nets VSS
[08/01 10:55:32     13s] @@file 3: read_mmmc top.mmmc
[08/01 10:55:32     13s] #@ Begin verbose source top.mmmc (pre)
[08/01 10:55:32     13s] @file 1: # Version:1.0 MMMC View Definition File
[08/01 10:55:32     13s] @file 2: # Do Not Remove Above Line
[08/01 10:55:32     13s] @file 3:
[08/01 10:55:32     13s] @file 4: # Library sets
[08/01 10:55:32     13s] @@file 5: create_library_set -name nangate_libset_fast \
[08/01 10:55:32     13s]    -timing \
[08/01 10:55:32     13s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib]
[08/01 10:55:32     13s] @file 8:
[08/01 10:55:32     13s] @@file 9: create_library_set -name nangate_libset_typical \
[08/01 10:55:32     13s]    -timing \
[08/01 10:55:32     13s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_typical_ccs.lib]
[08/01 10:55:32     13s] @file 12:
[08/01 10:55:32     13s] @@file 13: create_library_set -name nangate_libset_worst \
[08/01 10:55:32     13s]    -timing \
[08/01 10:55:32     13s]     [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib]
[08/01 10:55:32     13s] @file 16:
[08/01 10:55:32     13s] @file 17: # Timing conditions
[08/01 10:55:32     13s] @@file 18: create_timing_condition -name nangate_tc_fast \
[08/01 10:55:32     13s]    -library_sets [list nangate_libset_fast]
[08/01 10:55:32     13s] @file 20:
[08/01 10:55:32     13s] @@file 21: create_timing_condition -name nangate_tc_typical \
[08/01 10:55:32     13s]    -library_sets [list nangate_libset_typical]
[08/01 10:55:32     13s] @file 23:
[08/01 10:55:32     13s] @@file 24: create_timing_condition -name nangate_tc_worst \
[08/01 10:55:32     13s]    -library_sets [list nangate_libset_worst]
[08/01 10:55:32     13s] @file 26:
[08/01 10:55:32     13s] @file 27: # RC corner
[08/01 10:55:32     13s] @@file 28: create_rc_corner -name nangate_rc_typical \
[08/01 10:55:32     13s]    -pre_route_res 1 \
[08/01 10:55:32     13s]    -post_route_res 1 \
[08/01 10:55:32     13s]    -pre_route_cap 1 \
[08/01 10:55:32     13s]    -post_route_cap 1 \
[08/01 10:55:32     13s]    -post_route_cross_cap 1 \
[08/01 10:55:32     13s]    -pre_route_clock_res 0 \
[08/01 10:55:32     13s]    -pre_route_clock_cap 0
[08/01 10:55:32     13s] @file 36:
[08/01 10:55:32     13s] @file 37: # Delay corners
[08/01 10:55:32     13s] @@file 38: create_delay_corner -name nangate_delay_corner_fast \
[08/01 10:55:32     13s]    -timing_condition nangate_tc_fast \
[08/01 10:55:32     13s]    -rc_corner nangate_rc_typical
[08/01 10:55:32     13s] @file 41:
[08/01 10:55:32     13s] @@file 42: create_delay_corner -name nangate_delay_corner_typical \
[08/01 10:55:32     13s]    -timing_condition nangate_tc_typical \
[08/01 10:55:32     13s]    -rc_corner nangate_rc_typical
[08/01 10:55:32     13s] @file 45:
[08/01 10:55:32     13s] @@file 46: create_delay_corner -name nangate_delay_corner_worst \
[08/01 10:55:32     13s]    -timing_condition nangate_tc_worst \
[08/01 10:55:32     13s]    -rc_corner nangate_rc_typical
[08/01 10:55:32     13s] @file 49:
[08/01 10:55:32     13s] @file 50: # Constraint mode
[08/01 10:55:32     13s] @@file 51: create_constraint_mode -name nangate_constraint_mode \
[08/01 10:55:32     13s]    -sdc_files [list top.sdc]
[08/01 10:55:32     13s] @file 53:
[08/01 10:55:32     13s] @file 54: # Analysis views
[08/01 10:55:32     13s] @@file 55: create_analysis_view -name nangate_view_setup \
[08/01 10:55:32     13s]    -constraint_mode nangate_constraint_mode \
[08/01 10:55:32     13s]    -delay_corner nangate_delay_corner_worst
[08/01 10:55:32     13s] @file 58:
[08/01 10:55:32     13s] @@file 59: create_analysis_view -name nangate_view_hold \
[08/01 10:55:32     13s]    -constraint_mode nangate_constraint_mode \
[08/01 10:55:32     13s]    -delay_corner nangate_delay_corner_fast
[08/01 10:55:32     13s] @file 62:
[08/01 10:55:32     13s] @file 63: # Set analysis views
[08/01 10:55:32     13s] @@file 64: set_analysis_view -setup [list nangate_view_setup] -hold [list nangate_view_hold]
[08/01 10:55:32     13s] @file 65:
[08/01 10:55:32     13s] #@ End verbose source top.mmmc
[08/01 10:55:32     13s] Reading nangate_libset_worst timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[08/01 10:55:33     14s] Read 134 cells in library 'NangateOpenCellLibrary' 
[08/01 10:55:33     14s] Reading nangate_libset_fast timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
[08/01 10:55:34     15s] Read 134 cells in library 'NangateOpenCellLibrary' 
[08/01 10:55:34     15s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:02.0, peak res=1150.3M, current mem=1023.6M)
[08/01 10:55:34     15s] @@file 4: read_physical -lef ../lef/NangateOpenCellLibrary.lef
[08/01 10:55:34     15s] 
[08/01 10:55:34     15s] Loading LEF file ../lef/NangateOpenCellLibrary.lef ...
[08/01 10:55:34     15s] Set DBUPerIGU to M2 pitch 380.
[08/01 10:55:34     15s] 
[08/01 10:55:34     15s] ##  Check design process and node:  
[08/01 10:55:34     15s] ##  Both design process and tech node are not set.
[08/01 10:55:34     15s] 
[08/01 10:55:34     15s] @@file 5: read_netlist top.vg
[08/01 10:55:34     15s] #% Begin Load netlist data ... (date=08/01 10:55:34, mem=1032.0M)
[08/01 10:55:34     15s] *** Begin netlist parsing (mem=1117.1M) ***
[08/01 10:55:34     15s] Created 134 new cells from 2 timing libraries.
[08/01 10:55:34     15s] Reading netlist ...
[08/01 10:55:34     15s] Backslashed names will retain backslash and a trailing blank character.
[08/01 10:55:34     15s] Reading verilog netlist 'top.vg'
[08/01 10:55:34     15s] 
[08/01 10:55:34     15s] *** Memory Usage v#1 (Current mem = 1142.090M, initial mem = 503.027M) ***
[08/01 10:55:34     15s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1142.1M) ***
[08/01 10:55:34     15s] #% End Load netlist data ... (date=08/01 10:55:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=1064.5M, current mem=1064.5M)
[08/01 10:55:34     15s] Top level cell is top.
[08/01 10:55:34     15s] Hooked 268 DB cells to tlib cells.
[08/01 10:55:34     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.8M, current mem=1068.8M)
[08/01 10:55:34     15s] Starting recursive module instantiation check.
[08/01 10:55:34     15s] No recursion found.
[08/01 10:55:34     15s] Building hierarchical netlist for Cell top ...
[08/01 10:55:34     15s] *** Netlist is unique.
[08/01 10:55:34     15s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[08/01 10:55:34     15s] ** info: there are 269 modules.
[08/01 10:55:34     15s] ** info: there are 46904 stdCell insts.
[08/01 10:55:34     15s] 
[08/01 10:55:34     15s] *** Memory Usage v#1 (Current mem = 1214.004M, initial mem = 503.027M) ***
[08/01 10:55:34     15s] @@file 6: init_design
[08/01 10:55:34     15s] Start create_tracks
[08/01 10:55:34     15s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/01 10:55:34     15s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/01 10:55:34     15s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/01 10:55:35     16s] Extraction setup Started 
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] Trim Metal Layers:
[08/01 10:55:35     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/01 10:55:35     16s] Type 'man IMPEXT-2773' for more detail.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/01 10:55:35     16s] Summary of Active RC-Corners : 
[08/01 10:55:35     16s]  
[08/01 10:55:35     16s]  Analysis View: nangate_view_setup
[08/01 10:55:35     16s]     RC-Corner Name        : nangate_rc_typical
[08/01 10:55:35     16s]     RC-Corner Index       : 0
[08/01 10:55:35     16s]     RC-Corner Temperature : 25 Celsius
[08/01 10:55:35     16s]     RC-Corner Cap Table   : ''
[08/01 10:55:35     16s]     RC-Corner PreRoute Res Factor         : 1
[08/01 10:55:35     16s]     RC-Corner PreRoute Cap Factor         : 1
[08/01 10:55:35     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/01 10:55:35     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/01 10:55:35     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/01 10:55:35     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/01 10:55:35     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/01 10:55:35     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/01 10:55:35     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/01 10:55:35     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[08/01 10:55:35     16s]  
[08/01 10:55:35     16s]  Analysis View: nangate_view_hold
[08/01 10:55:35     16s]     RC-Corner Name        : nangate_rc_typical
[08/01 10:55:35     16s]     RC-Corner Index       : 0
[08/01 10:55:35     16s]     RC-Corner Temperature : 25 Celsius
[08/01 10:55:35     16s]     RC-Corner Cap Table   : ''
[08/01 10:55:35     16s]     RC-Corner PreRoute Res Factor         : 1
[08/01 10:55:35     16s]     RC-Corner PreRoute Cap Factor         : 1
[08/01 10:55:35     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/01 10:55:35     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/01 10:55:35     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/01 10:55:35     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/01 10:55:35     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/01 10:55:35     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/01 10:55:35     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/01 10:55:35     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] Trim Metal Layers:
[08/01 10:55:35     16s] LayerId::1 widthSet size::1
[08/01 10:55:35     16s] LayerId::2 widthSet size::1
[08/01 10:55:35     16s] LayerId::3 widthSet size::1
[08/01 10:55:35     16s] LayerId::4 widthSet size::1
[08/01 10:55:35     16s] LayerId::5 widthSet size::1
[08/01 10:55:35     16s] LayerId::6 widthSet size::1
[08/01 10:55:35     16s] LayerId::7 widthSet size::1
[08/01 10:55:35     16s] LayerId::8 widthSet size::1
[08/01 10:55:35     16s] LayerId::9 widthSet size::1
[08/01 10:55:35     16s] LayerId::10 widthSet size::1
[08/01 10:55:35     16s] eee: pegSigSF::1.070000
[08/01 10:55:35     16s] Updating RC grid for preRoute extraction ...
[08/01 10:55:35     16s] Initializing multi-corner resistance tables ...
[08/01 10:55:35     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 10:55:35     16s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 10:55:35     16s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 10:55:35     16s] *Info: initialize multi-corner CTS.
[08/01 10:55:35     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1371.5M, current mem=1121.8M)
[08/01 10:55:35     16s] Reading timing constraints file 'top.sdc' ...
[08/01 10:55:35     16s] Current (total cpu=0:00:16.2, real=0:00:30.0, peak res=1389.1M, current mem=1389.0M)
[08/01 10:55:35     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top.sdc, Line 8).
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File top.sdc, Line 204).
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] INFO (CTE): Reading of timing constraints file top.sdc completed, with 2 WARNING
[08/01 10:55:35     16s] WARNING (CTE-25): Line: 9 of File top.sdc : Skipped unsupported command: set_max_area
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1408.7M, current mem=1408.7M)
[08/01 10:55:35     16s] Current (total cpu=0:00:16.3, real=0:00:30.0, peak res=1408.7M, current mem=1408.7M)
[08/01 10:55:35     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[08/01 10:55:35     16s] Summary for sequential cells identification: 
[08/01 10:55:35     16s]   Identified SBFF number: 16
[08/01 10:55:35     16s]   Identified MBFF number: 0
[08/01 10:55:35     16s]   Identified SB Latch number: 0
[08/01 10:55:35     16s]   Identified MB Latch number: 0
[08/01 10:55:35     16s]   Not identified SBFF number: 0
[08/01 10:55:35     16s]   Not identified MBFF number: 0
[08/01 10:55:35     16s]   Not identified SB Latch number: 0
[08/01 10:55:35     16s]   Not identified MB Latch number: 0
[08/01 10:55:35     16s]   Number of sequential cells which are not FFs: 13
[08/01 10:55:35     16s] Total number of combinational cells: 93
[08/01 10:55:35     16s] Total number of sequential cells: 29
[08/01 10:55:35     16s] Total number of tristate cells: 6
[08/01 10:55:35     16s] Total number of level shifter cells: 0
[08/01 10:55:35     16s] Total number of power gating cells: 0
[08/01 10:55:35     16s] Total number of isolation cells: 0
[08/01 10:55:35     16s] Total number of power switch cells: 0
[08/01 10:55:35     16s] Total number of pulse generator cells: 0
[08/01 10:55:35     16s] Total number of always on buffers: 0
[08/01 10:55:35     16s] Total number of retention cells: 0
[08/01 10:55:35     16s] Total number of physical cells: 6
[08/01 10:55:35     16s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[08/01 10:55:35     16s] Total number of usable buffers: 9
[08/01 10:55:35     16s] List of unusable buffers:
[08/01 10:55:35     16s] Total number of unusable buffers: 0
[08/01 10:55:35     16s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[08/01 10:55:35     16s] Total number of usable inverters: 6
[08/01 10:55:35     16s] List of unusable inverters:[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...

[08/01 10:55:35     16s] Total number of unusable inverters: 0
[08/01 10:55:35     16s] List of identified usable delay cells:
[08/01 10:55:35     16s] Total number of identified usable delay cells: 0
[08/01 10:55:35     16s] List of identified unusable delay cells:
[08/01 10:55:35     16s] Total number of identified unusable delay cells: 0
[08/01 10:55:35     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Deleting Cell Server Begin ...
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Deleting Cell Server End ...
[08/01 10:55:35     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1430.2M, current mem=1430.2M)
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 10:55:35     16s] Summary for sequential cells identification: 
[08/01 10:55:35     16s]   Identified SBFF number: 16
[08/01 10:55:35     16s]   Identified MBFF number: 0
[08/01 10:55:35     16s]   Identified SB Latch number: 0
[08/01 10:55:35     16s]   Identified MB Latch number: 0
[08/01 10:55:35     16s]   Not identified SBFF number: 0
[08/01 10:55:35     16s]   Not identified MBFF number: 0
[08/01 10:55:35     16s]   Not identified SB Latch number: 0
[08/01 10:55:35     16s]   Not identified MB Latch number: 0
[08/01 10:55:35     16s]   Number of sequential cells which are not FFs: 13
[08/01 10:55:35     16s]  Visiting view : nangate_view_setup
[08/01 10:55:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 10:55:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 10:55:35     16s]  Visiting view : nangate_view_hold
[08/01 10:55:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 10:55:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 10:55:35     16s] TLC MultiMap info (StdDelay):
[08/01 10:55:35     16s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 10:55:35     16s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 10:55:35     16s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 10:55:35     16s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 10:55:35     16s]  Setting StdDelay to: 8.5ps
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Deleting Cell Server Begin ...
[08/01 10:55:35     16s] 
[08/01 10:55:35     16s] TimeStamp Deleting Cell Server End ...
[08/01 10:55:35     16s] @@file 7: set_io_flow_flag 0
[08/01 10:55:35     16s] @@file 8: create_floorplan -site FreePDK45_38x28_10R_NP_162NW_34O -core_density_size 0.998244226723 0.699994 10.0 10.0 10.0 10.0
[08/01 10:55:35     16s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.07
[08/01 10:55:35     16s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
[08/01 10:55:35     16s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.07
[08/01 10:55:35     16s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
[08/01 10:55:35     16s] Adjusting core size to PlacementGrid : width :373.16 height : 372.4
[08/01 10:55:35     16s] Start create_tracks
[08/01 10:55:35     16s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/01 10:55:35     16s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/01 10:55:35     16s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/01 10:55:35     16s] #@ End verbose source: init.tcl
[08/01 10:55:35     16s] @innovus 3> set_db finish_floorplan_active_objs {core macro} ; set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing} ; set_db finish_floorplan_add_blockage_direction xy ; set_db finish_floorplan_override false
[08/01 10:56:13     17s] @innovus 4> finish_floorplan -auto_halo
[08/01 10:56:13     17s] Start automatic macro halo creation ...
[08/01 10:56:13     17s] Done automatic macro halo creation.
[08/01 10:56:13     17s] *** Done finish_floorplan, (cpu = 0:00:00.0, mem = 1535.0M, mem_delta = 0.0M) ***
[08/01 10:56:13     17s] @innovus 5> gui_select -point {0.03800 0.02100}
[08/01 10:56:53     18s] @innovus 6> check_floorplan -place -power_domain -feed_through -partition_clone -report_density -multi_layer_pin -partition_in_partition -bus_guide -out_file top.checkFPlan
[08/01 10:57:15     19s] Checking routing tracks.....
[08/01 10:57:15     19s] Checking other grids.....
[08/01 10:57:15     19s] Checking FINFET Grid is on Manufacture Grid.....
[08/01 10:57:15     19s] Checking core/die box is on Grid.....
[08/01 10:57:15     19s] Checking snap rule ......
[08/01 10:57:15     19s] Checking Row is on grid......
[08/01 10:57:15     19s] Checking AreaIO row.....
[08/01 10:57:15     19s] Checking row out of die ...
[08/01 10:57:15     19s] Checking routing blockage.....
[08/01 10:57:15     19s] Checking components.....
[08/01 10:57:15     19s] Checking IO Pads out of die...
[08/01 10:57:15     19s] Checking constraints (guide/region/fence).....
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] Checking Preroutes.....
[08/01 10:57:15     19s] No. of regular pre-routes not on tracks : 0 
[08/01 10:57:15     19s] Checking multi-layer pins......
[08/01 10:57:15     19s] Checking alignment of partition and clones......
[08/01 10:57:15     19s] Calling CheckPlace .....
[08/01 10:57:15     19s] OPERPROF: Starting checkPlace at level 1, MEM:2149.1M, EPOCH TIME: 1754071035.042052
[08/01 10:57:15     19s] Processing tracks to init pin-track alignment.
[08/01 10:57:15     19s] z: 2, totalTracks: 1
[08/01 10:57:15     19s] z: 4, totalTracks: 1
[08/01 10:57:15     19s] z: 6, totalTracks: 1
[08/01 10:57:15     19s] z: 8, totalTracks: 1
[08/01 10:57:15     19s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 10:57:15     19s] All LLGs are deleted
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2154.1M, EPOCH TIME: 1754071035.061634
[08/01 10:57:15     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2154.1M, EPOCH TIME: 1754071035.061719
[08/01 10:57:15     19s] # Building top llgBox search-tree.
[08/01 10:57:15     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.1M, EPOCH TIME: 1754071035.062406
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2154.1M, EPOCH TIME: 1754071035.063243
[08/01 10:57:15     19s] Max number of tech site patterns supported in site array is 256.
[08/01 10:57:15     19s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 10:57:15     19s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2154.1M, EPOCH TIME: 1754071035.067489
[08/01 10:57:15     19s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f1a55e5ee08.
[08/01 10:57:15     19s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 10:57:15     19s] After signature check, allow fast init is false, keep pre-filter is false.
[08/01 10:57:15     19s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 10:57:15     19s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2282.1M, EPOCH TIME: 1754071035.071159
[08/01 10:57:15     19s] Use non-trimmed site array because memory saving is not enough.
[08/01 10:57:15     19s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 10:57:15     19s] SiteArray: use 2,723,840 bytes
[08/01 10:57:15     19s] SiteArray: current memory after site array memory allocation 2284.7M
[08/01 10:57:15     19s] SiteArray: FP blocked sites are writable
[08/01 10:57:15     19s] Estimated cell power/ground rail width = 0.175 um
[08/01 10:57:15     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 10:57:15     19s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2284.7M, EPOCH TIME: 1754071035.079237
[08/01 10:57:15     19s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2284.7M, EPOCH TIME: 1754071035.079293
[08/01 10:57:15     19s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 10:57:15     19s] Atter site array init, number of instance map data is 0.
[08/01 10:57:15     19s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.022, MEM:2284.7M, EPOCH TIME: 1754071035.084893
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 10:57:15     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.034, MEM:2287.7M, EPOCH TIME: 1754071035.096114
[08/01 10:57:15     19s] Begin checking placement ... (start mem=2149.1M, init mem=2287.7M)
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] Running CheckPlace using 1 thread in normal mode...
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] ...checkPlace normal is done!
[08/01 10:57:15     19s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2287.7M, EPOCH TIME: 1754071035.108515
[08/01 10:57:15     19s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2287.7M, EPOCH TIME: 1754071035.109665
[08/01 10:57:15     19s] *info: Placed = 0             
[08/01 10:57:15     19s] *info: Unplaced = 46904       
[08/01 10:57:15     19s] Placement Density:69.98%(97247/138965)
[08/01 10:57:15     19s] Placement Density (including fixed std cells):69.98%(97247/138965)
[08/01 10:57:15     19s] All LLGs are deleted
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2295.7M, EPOCH TIME: 1754071035.114715
[08/01 10:57:15     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2295.7M, EPOCH TIME: 1754071035.114766
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF: Finished checkPlace at level 1, CPU:0.073, REAL:0.073, MEM:2295.7M, EPOCH TIME: 1754071035.115135
[08/01 10:57:15     19s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2295.7M)
[08/01 10:57:15     19s] Calling VerifyPowerDomain .....
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] Reporting Utilizations.....
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] Core utilization  = 69.979748
[08/01 10:57:15     19s] Effective Utilizations
[08/01 10:57:15     19s] Extracting standard cell pins and blockage ...... 
[08/01 10:57:15     19s] Pin and blockage extraction finished
[08/01 10:57:15     19s] Extracting macro/IO cell pins and blockage ...... 
[08/01 10:57:15     19s] Pin and blockage extraction finished
[08/01 10:57:15     19s] Processing tracks to init pin-track alignment.
[08/01 10:57:15     19s] z: 2, totalTracks: 1
[08/01 10:57:15     19s] z: 4, totalTracks: 1
[08/01 10:57:15     19s] z: 6, totalTracks: 1
[08/01 10:57:15     19s] z: 8, totalTracks: 1
[08/01 10:57:15     19s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 10:57:15     19s] All LLGs are deleted
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2295.7M, EPOCH TIME: 1754071035.135351
[08/01 10:57:15     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2295.7M, EPOCH TIME: 1754071035.135407
[08/01 10:57:15     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2297.7M, EPOCH TIME: 1754071035.151949
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2297.7M, EPOCH TIME: 1754071035.152120
[08/01 10:57:15     19s] Max number of tech site patterns supported in site array is 256.
[08/01 10:57:15     19s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 10:57:15     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2297.7M, EPOCH TIME: 1754071035.155715
[08/01 10:57:15     19s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 10:57:15     19s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 10:57:15     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2297.7M, EPOCH TIME: 1754071035.156285
[08/01 10:57:15     19s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 10:57:15     19s] SiteArray: use 2,723,840 bytes
[08/01 10:57:15     19s] SiteArray: current memory after site array memory allocation 2297.7M
[08/01 10:57:15     19s] SiteArray: FP blocked sites are writable
[08/01 10:57:15     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 10:57:15     19s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2297.7M, EPOCH TIME: 1754071035.161913
[08/01 10:57:15     19s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1754071035.161948
[08/01 10:57:15     19s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 10:57:15     19s] Atter site array init, number of instance map data is 0.
[08/01 10:57:15     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:2297.7M, EPOCH TIME: 1754071035.166881
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 10:57:15     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:2297.7M, EPOCH TIME: 1754071035.171510
[08/01 10:57:15     19s] Average module density = 0.700.
[08/01 10:57:15     19s] Density for the design = 0.700.
[08/01 10:57:15     19s]        = stdcell_area 365591 sites (97247 um^2) / alloc_area 522424 sites (138965 um^2).
[08/01 10:57:15     19s] Pin Density = 0.3649.
[08/01 10:57:15     19s]             = total # of pins 190614 / total area 522424.
[08/01 10:57:15     19s] All LLGs are deleted
[08/01 10:57:15     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 10:57:15     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2297.7M, EPOCH TIME: 1754071035.185645
[08/01 10:57:15     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1754071035.185694
[08/01 10:57:15     19s] Check bus guide ......
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] Checking Partition Overlapping relations .....
[08/01 10:57:15     19s] *** Message Summary: 0 warning(s), 0 error(s)
[08/01 10:57:15     19s] 
[08/01 10:57:15     19s] @innovus 7> check_timing_library_consistency

[08/01 10:58:06     21s] Checking the Library binding for instance in active view 'nangate_view_setup'
[08/01 10:58:06     21s] Pass. All instances have library definition in view 'nangate_view_setup'
[08/01 10:58:06     21s] Checking the Library binding for instance in active view 'nangate_view_hold'
[08/01 10:58:06     21s] Pass. All instances have library definition in view 'nangate_view_hold'
[08/01 10:58:06     21s] @innovus 8> delete_global_net_connections 
@innovus 9> connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@innovus 10> connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}

[08/01 10:58:46     22s] @innovus 11> connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@innovus 12> connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@innovus 13> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer metal10 ; set_db add_rings_stacked_via_bottom_layer metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }

[08/01 11:01:24     26s] The ring targets are set to core/block ring wires.
[08/01 11:01:24     26s] add_rings command will disallow rings to go over rows.
[08/01 11:01:24     26s] add_rings command will consider rows while creating rings.
[08/01 11:01:24     26s] add_rings command will ignore shorts while creating rings.
[08/01 11:01:24     26s] 1 noshape
[08/01 11:01:24     26s] @innovus 14> gui_select -point {394.66700 121.87100}
[08/01 11:01:30     26s] @innovus 15> add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none

[08/01 11:02:11     27s] #% Begin add_rings (date=08/01 11:02:11, mem=1700.2M)
[08/01 11:02:11     27s] 
[08/01 11:02:11     27s] 
[08/01 11:02:11     27s] viaInitial starts at Fri Aug  1 11:02:11 2025
[08/01 11:02:11     27s] viaInitial ends at Fri Aug  1 11:02:11 2025
[08/01 11:02:11     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2299.9M)
[08/01 11:02:11     27s] Ring generation is complete.
[08/01 11:02:11     27s] vias are now being generated.
[08/01 11:02:11     27s] add_rings created 8 wires.
[08/01 11:02:11     27s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/01 11:02:11     27s] +--------+----------------+----------------+
[08/01 11:02:11     27s] |  Layer |     Created    |     Deleted    |
[08/01 11:02:11     27s] +--------+----------------+----------------+
[08/01 11:02:11     27s] | metal9 |        4       |       NA       |
[08/01 11:02:11     27s] |  via9  |        8       |        0       |
[08/01 11:02:11     27s] | metal10|        4       |       NA       |
[08/01 11:02:11     27s] +--------+----------------+----------------+
[08/01 11:02:11     27s] #% End add_rings (date=08/01 11:02:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1703.5M, current mem=1703.5M)
[08/01 11:02:11     27s] @innovus 16> set_db add_stripes_ignore_drc 1 

[08/01 11:02:35     28s] add_stripes will ignore design rule checking when generating stripes.
[08/01 11:02:35     28s] 1 true
[08/01 11:02:35     28s] @innovus 17> set_db generate_special_via_ignore_drc 1

[08/01 11:02:40     28s] Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
[08/01 11:02:40     28s] 1 true
[08/01 11:02:40     28s] @innovus 18> gui_select -point {1.07200 399.17650}
[08/01 11:03:44     30s] @innovus 19> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[08/01 11:04:54     33s] When breaking rings, the power planner will consider the existence of blocks.
[08/01 11:04:54     33s] Stripes will not be created over regions without power planning wires.
[08/01 11:04:54     33s] Stripes will not extend to closest target.
[08/01 11:04:54     33s] Stripes will stop at the boundary of the specified area.
[08/01 11:04:54     33s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/01 11:04:54     33s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/01 11:04:54     33s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/01 11:04:54     33s] Offset for stripe breaking is set to 0.
[08/01 11:04:54     33s] add_stripes will allow jog to connect padcore ring and block ring.
[08/01 11:04:54     33s] 
[08/01 11:04:54     33s] @innovus 20> add_stripes will allow jog to connect padcore ring and block ring.
[08/01 11:04:54     33s] 
[08/01 11:04:54     33s] Stripes will stop at the boundary of the specified area.
[08/01 11:04:54     33s] When breaking rings, the power planner will consider the existence of blocks.
[08/01 11:04:54     33s] Stripes will not extend to closest target.
[08/01 11:04:54     33s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/01 11:04:54     33s] Stripes will not be created over regions without power planning wires.
[08/01 11:04:54     33s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/01 11:04:54     33s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/01 11:04:54     33s] Offset for stripe breaking is set to 0.
[08/01 11:04:54     33s] add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 16 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[08/01 11:04:54     33s] #% Begin add_stripes (date=08/01 11:04:54, mem=1716.1M)
[08/01 11:04:54     33s] 
[08/01 11:04:54     33s] Initialize fgc environment(mem: 2308.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Starting stripe generation ...
[08/01 11:04:54     33s] Auto merging with block rings is ON.
[08/01 11:04:54     33s] Non-Default Mode Option Settings :
[08/01 11:04:54     33s]   NONE
[08/01 11:04:54     33s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
[08/01 11:04:54     33s] Stripe generation is complete.
[08/01 11:04:54     33s] vias are now being generated.
[08/01 11:04:54     33s] add_stripes created 32 wires.
[08/01 11:04:54     33s] ViaGen created 64 vias, deleted 0 via to avoid violation.
[08/01 11:04:54     33s] +--------+----------------+----------------+
[08/01 11:04:54     33s] |  Layer |     Created    |     Deleted    |
[08/01 11:04:54     33s] +--------+----------------+----------------+
[08/01 11:04:54     33s] |  via9  |       64       |        0       |
[08/01 11:04:54     33s] | metal10|       32       |       NA       |
[08/01 11:04:54     33s] +--------+----------------+----------------+
[08/01 11:04:54     33s] #% End add_stripes (date=08/01 11:04:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1717.1M, current mem=1717.1M)
[08/01 11:04:54     33s] @innovus 21> set_db route_special_via_connect_to_shape { stripe }
[08/01 11:07:15     37s] @innovus 22> route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) }
[08/01 11:07:15     37s] #% Begin route_special (date=08/01 11:07:15, mem=1720.9M)
[08/01 11:07:15     37s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[08/01 11:07:15     37s] *** Begin SPECIAL ROUTE on Fri Aug  1 11:07:15 2025 ***
[08/01 11:07:15     37s] SPECIAL ROUTE ran on directory: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_168
[08/01 11:07:15     37s] SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)
[08/01 11:07:15     37s] 
[08/01 11:07:15     37s] Begin option processing ...
[08/01 11:07:15     37s] srouteConnectPowerBump set to false
[08/01 11:07:15     37s] routeSelectNet set to "VDD VSS"
[08/01 11:07:15     37s] routeSpecial set to true
[08/01 11:07:15     37s] srouteBottomLayerLimit set to 1
[08/01 11:07:15     37s] srouteBottomTargetLayerLimit set to 1
[08/01 11:07:15     37s] srouteConnectBlockPin set to false
[08/01 11:07:15     37s] srouteConnectConverterPin set to false
[08/01 11:07:15     37s] srouteConnectPadPin set to false
[08/01 11:07:15     37s] srouteConnectStripe set to false
[08/01 11:07:15     37s] srouteCrossoverViaBottomLayer set to 1
[08/01 11:07:15     37s] srouteCrossoverViaTopLayer set to 10
[08/01 11:07:15     37s] srouteFollowCorePinEnd set to 3
[08/01 11:07:15     37s] srouteFollowPadPin set to false
[08/01 11:07:15     37s] srouteJogControl set to "preferWithChanges differentLayer"
[08/01 11:07:15     37s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[08/01 11:07:15     37s] sroutePadPinAllPorts set to true
[08/01 11:07:15     37s] sroutePreserveExistingRoutes set to true
[08/01 11:07:15     37s] srouteRoutePowerBarPortOnBothDir set to true
[08/01 11:07:15     37s] srouteStopBlockPin set to "nearestTarget"
[08/01 11:07:15     37s] srouteTopLayerLimit set to 10
[08/01 11:07:15     37s] srouteTopTargetLayerLimit set to 10
[08/01 11:07:15     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3866.00 megs.
[08/01 11:07:15     37s] 
[08/01 11:07:15     37s] Reading DB technology information...
[08/01 11:07:15     37s] Finished reading DB technology information.
[08/01 11:07:15     37s] Reading floorplan and netlist information...
[08/01 11:07:15     37s] Finished reading floorplan and netlist information.
[08/01 11:07:15     37s] Read in 20 layers, 10 routing layers, 1 overlap layer
[08/01 11:07:15     37s] Read in 134 macros, 51 used
[08/01 11:07:15     37s] Read in 51 components
[08/01 11:07:15     37s]   51 core components: 51 unplaced, 0 placed, 0 fixed
[08/01 11:07:15     37s] Read in 324 logical pins
[08/01 11:07:15     37s] Read in 324 nets
[08/01 11:07:15     37s] Read in 2 special nets, 2 routed
[08/01 11:07:15     37s] Read in 102 terminals
[08/01 11:07:15     37s] 2 nets selected.
[08/01 11:07:15     37s] 
[08/01 11:07:15     37s] Begin power routing ...
[08/01 11:07:15     37s] CPU time for VDD FollowPin 0 seconds
[08/01 11:07:15     37s] CPU time for VSS FollowPin 0 seconds
[08/01 11:07:15     37s]   Number of Core ports routed: 534
[08/01 11:07:15     37s]   Number of Followpin connections: 267
[08/01 11:07:15     37s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3887.00 megs.
[08/01 11:07:15     37s] 
[08/01 11:07:15     37s] 
[08/01 11:07:15     37s] 
[08/01 11:07:15     37s]  Begin updating DB with routing results ...
[08/01 11:07:15     37s]  Updating DB with 0 via definition ...
[08/01 11:07:15     37s] route_special created 801 wires.
[08/01 11:07:15     37s] ViaGen created 43254 vias, deleted 0 via to avoid violation.
[08/01 11:07:15     37s] +--------+----------------+----------------+
[08/01 11:07:15     37s] |  Layer |     Created    |     Deleted    |
[08/01 11:07:15     37s] +--------+----------------+----------------+
[08/01 11:07:15     37s] | metal1 |       801      |       NA       |
[08/01 11:07:15     37s] |  via1  |      4806      |        0       |
[08/01 11:07:15     37s] |  via2  |      4806      |        0       |
[08/01 11:07:15     37s] |  via3  |      4806      |        0       |
[08/01 11:07:15     37s] |  via4  |      4806      |        0       |
[08/01 11:07:15     37s] |  via5  |      4806      |        0       |
[08/01 11:07:15     37s] |  via6  |      4806      |        0       |
[08/01 11:07:15     37s] |  via7  |      4806      |        0       |
[08/01 11:07:15     37s] |  via8  |      4806      |        0       |
[08/01 11:07:15     37s] |  via9  |      4806      |        0       |
[08/01 11:07:15     37s] +--------+----------------+----------------+
[08/01 11:07:15     37s] #% End route_special (date=08/01 11:07:15, total cpu=0:00:00.4, real=0:00:00.0, peak res=1745.7M, current mem=1732.9M)
[08/01 11:07:15     37s] @innovus 23> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...

[08/01 11:07:38     38s] @innovus 23> set_power_analysis_mode -reset
[08/01 11:12:31     46s] set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[08/01 11:12:31     46s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[08/01 11:12:31     46s] 
[08/01 11:13:47     48s] set_power_output_dir -reset
[08/01 11:13:47     48s] set_power_output_dir -reset
[08/01 11:13:47     48s] @innovus 24> set_power_output_dir ./run1
[08/01 11:13:47     48s] set_power_output_dir ./run1
[08/01 11:13:47     48s] @innovus 25> set_default_switching_activity -reset
[08/01 11:13:47     48s] set_default_switching_activity -reset
[08/01 11:13:47     48s] @innovus 26> set_default_switching_activity -input_activity 0.2 -period 10.0
[08/01 11:13:47     48s] set_default_switching_activity -input_activity 0.2 -period 10.0
[08/01 11:13:47     48s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[08/01 11:13:47     48s] 
[08/01 11:13:47     48s] 'set_default_switching_activity' finished successfully.
[08/01 11:13:47     48s] @innovus 27> read_activity_file -reset
[08/01 11:13:47     48s] read_activity_file -reset
[08/01 11:13:47     48s] @innovus 28> set_power -reset
[08/01 11:13:47     48s] set_power -reset
[08/01 11:13:47     48s] @innovus 29> set_powerup_analysis -reset
[08/01 11:13:47     48s] set_dynamic_power_simulation -reset
[08/01 11:13:47     48s] set_dynamic_power_simulation -reset
[08/01 11:13:47     48s] @innovus 30> report_power -rail_analysis_format VS -outfile ./run1/top.rpt
[08/01 11:13:47     48s] report_power -rail_analysis_format VS -out_file ./run1/top.rpt
[08/01 11:13:47     48s] env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_168
[08/01 11:13:47     48s] 
[08/01 11:13:47     48s] Power Net Detected:
[08/01 11:13:47     48s]         Voltage	    Name
[08/01 11:13:47     48s]              0V	    VSS
[08/01 11:13:47     48s]           0.95V	    VDD
[08/01 11:13:47     48s] Using Power View: nangate_view_setup.
[08/01 11:13:47     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:13:48     49s] AAE DB initialization (MEM=2370.15 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/01 11:13:48     49s] #################################################################################
[08/01 11:13:48     49s] # Design Stage: PreRoute
[08/01 11:13:48     49s] # Design Name: top
[08/01 11:13:48     49s] # Design Mode: 90nm
[08/01 11:13:48     49s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:13:48     49s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:13:48     49s] # Signoff Settings: SI Off 
[08/01 11:13:48     49s] #################################################################################
[08/01 11:13:49     50s] Calculate delays in BcWc mode...
[08/01 11:13:49     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 2514.8M, InitMEM = 2514.8M)
[08/01 11:13:49     50s] Start delay calculation (fullDC) (1 T). (MEM=2514.82)
[08/01 11:13:49     50s] Start AAE Lib Loading. (MEM=2526.34)
[08/01 11:13:49     50s] End AAE Lib Loading. (MEM=2545.41 CPU=0:00:00.0 Real=0:00:00.0)
[08/01 11:13:49     50s] End AAE Lib Interpolated Model. (MEM=2545.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:13:53     54s] Total number of fetched objects 60067
[08/01 11:13:53     54s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:13:53     54s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:13:53     54s] End delay calculation. (MEM=2662.6 CPU=0:00:03.7 REAL=0:00:03.0)
[08/01 11:13:53     54s] End delay calculation (fullDC). (MEM=2662.6 CPU=0:00:04.4 REAL=0:00:04.0)
[08/01 11:13:53     54s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 2662.6M) ***
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Begin Power Analysis
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s]              0V	    VSS
[08/01 11:13:54     55s]           0.95V	    VDD
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Begin Processing Timing Library for Power Calculation
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1958.84MB/4214.35MB/1958.84MB)
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Begin Processing Power Net/Grid for Power Calculation
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1959.32MB/4214.35MB/1959.32MB)
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Begin Processing Timing Window Data for Power Calculation
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] clk(645.161MHz) CK: assigning clock clk to net clk
[08/01 11:13:54     55s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.89MB/4214.35MB/1963.89MB)
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Begin Processing User Attributes
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.89MB/4214.35MB/1965.89MB)
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Begin Processing Signal Activity
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] 
[08/01 11:13:54     55s] Starting Levelizing
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT)
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 10%
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 20%
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 30%
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 40%
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 50%
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 60%
[08/01 11:13:54     55s] 2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 70%
[08/01 11:13:55     55s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 80%
[08/01 11:13:55     55s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 90%
[08/01 11:13:55     55s] 
[08/01 11:13:55     55s] Finished Levelizing
[08/01 11:13:55     55s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT)
[08/01 11:13:55     55s] 
[08/01 11:13:55     55s] Starting Activity Propagation
[08/01 11:13:55     55s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT)
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 10%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 20%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 30%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 40%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 50%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 60%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 70%
[08/01 11:13:55     56s] 2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 80%
[08/01 11:13:56     56s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 90%
[08/01 11:13:56     56s] 
[08/01 11:13:56     56s] Finished Activity Propagation
[08/01 11:13:56     56s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT)
[08/01 11:13:56     56s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1974.24MB/4220.35MB/1974.24MB)
[08/01 11:13:56     56s] 
[08/01 11:13:56     56s] Begin Power Computation
[08/01 11:13:56     56s] 
[08/01 11:13:56     56s]       ----------------------------------------------------------
[08/01 11:13:56     56s]       # of cell(s) missing both power/leakage table: 0
[08/01 11:13:56     56s]       # of cell(s) missing power table: 0
[08/01 11:13:56     56s]       # of cell(s) missing leakage table: 0
[08/01 11:13:56     56s]       ----------------------------------------------------------
[08/01 11:13:56     56s] 
[08/01 11:13:56     56s] 
[08/01 11:13:56     56s] 
[08/01 11:13:56     56s] Starting Calculating power
[08/01 11:13:56     56s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT)
[08/01 11:13:56     56s]  ... Calculating switching power
[08/01 11:13:56     57s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 10%
[08/01 11:13:56     57s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 20%
[08/01 11:13:56     57s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 30%
[08/01 11:13:56     57s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 40%
[08/01 11:13:56     57s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 50%
[08/01 11:13:56     57s]  ... Calculating internal and leakage power
[08/01 11:13:56     57s] 2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 60%
[08/01 11:13:57     58s] 2025-Aug-01 11:13:57 (2025-Aug-01 18:13:57 GMT): 70%
[08/01 11:13:57     58s] 2025-Aug-01 11:13:57 (2025-Aug-01 18:13:57 GMT): 80%
[08/01 11:13:58     59s] 2025-Aug-01 11:13:58 (2025-Aug-01 18:13:58 GMT): 90%
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] Finished Calculating power
[08/01 11:13:59     59s] 2025-Aug-01 11:13:59 (2025-Aug-01 18:13:59 GMT)
[08/01 11:13:59     59s]       # of MSMV cell(s) missing power_level: 0
[08/01 11:13:59     59s] Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] Begin Processing User Attributes
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] Begin Boundary Leakage Calculation
[08/01 11:13:59     59s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[08/01 11:13:59     59s] mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)
[08/01 11:13:59     59s] Begin Static Power Report Generation
[08/01 11:13:59     59s] *



[08/01 11:13:59     59s] Total Power
[08/01 11:13:59     59s] -----------------------------------------------------------------------------------------
[08/01 11:13:59     59s] Total Internal Power:       49.66045144 	   66.6772%
[08/01 11:13:59     59s] Total Switching Power:      24.37944188 	   32.7333%
[08/01 11:13:59     59s] Total Leakage Power:         0.43901781 	    0.5895%
[08/01 11:13:59     59s] *
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] 
[08/01 11:13:59     59s] Total Power
[08/01 11:13:59     59s] Total Power:                74.47891114
[08/01 11:13:59     59s] -----------------------------------------------------------------------------------------
[08/01 11:13:59     59s] -----------------------------------------------------------------------------------------
[08/01 11:13:59     59s] Total Internal Power:       49.66045144 	   66.6772%
[08/01 11:13:59     59s] Total Switching Power:      24.37944188 	   32.7333%
[08/01 11:13:59     59s] Total Leakage Power:         0.43901781 	    0.5895%
[08/01 11:13:59     59s] Total Power:                74.47891114
[08/01 11:13:59     59s] -----------------------------------------------------------------------------------------
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI22_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND3_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI21_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI211_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFRS_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND2_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI21_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell BUF_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND2_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell NOR2_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell OR2_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell XNOR2_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell AND3_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI22_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFS_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFR_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell INV_X4 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI21_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell HA_X1 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (VOLTUS_POWR-3424): Cell CLKBUF_X2 has no power pin defined in LEF/PGV.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[08/01 11:13:59     60s] To increase the message display limit, refer to the product command reference manual.
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[08/01 11:13:59     60s] mem(process/total/peak)=1994.68MB/4247.10MB/1994.68MB)
[08/01 11:13:59     60s] 
[08/01 11:13:59     60s] Begin Creating Binary Database
[08/01 11:14:00     61s] Ended Creating Binary Database: (cpu=0:00:01, real=0:00:01,
[08/01 11:14:00     61s] mem(process/total/peak)=2514.28MB/5017.52MB/2514.28MB)
[08/01 11:14:00     61s] 
[08/01 11:14:00     61s] Output file is ./run1/top.rpt
[08/01 11:14:00     61s] @innovus 31> set_power_analysis_mode -reset

[08/01 11:14:10     61s] @innovus 31> set_power_analysis_mode -reset
[08/01 11:14:10     61s] invalid command name "set_power_analysis_mode"
[08/01 11:14:10     61s] invalid command name "set_power_analysis_mode"
[08/01 11:14:10     61s] @innovus 32> set_power_analysis_mode -method static -analysis_view nangate_view_ [1Gsetup -corner max -create_binary_db true -write_static_currents true -honor_nega [1Gtive_energy true -ignore_control_signals true
set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[08/01 11:14:10     61s] invalid command name "set_power_analysis_mode"
[08/01 11:14:10     61s] invalid command name "set_power_analysis_mode"
[08/01 11:14:10     61s] @innovus 33> set_db design_process_node 45

[08/01 11:14:30     62s] ##  Process: 45            (User Set)               
[08/01 11:14:30     62s] ##     Node: (not set)                           
[08/01 11:14:30     62s] 
[08/01 11:14:30     62s] ##  Check design process and node:  
[08/01 11:14:30     62s] ##  Design tech node is not set.
[08/01 11:14:30     62s] 
[08/01 11:14:30     62s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[08/01 11:14:30     62s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/01 11:14:30     62s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[08/01 11:14:30     62s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[08/01 11:14:30     62s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[08/01 11:14:30     62s] 1 45
[08/01 11:14:30     62s] @innovus 34> set_power_analysis_mode -reset
[08/01 11:15:00     63s] invalid command name "set_power_analysis_mode"
invalid command name "set_power_analysis_mode"
[08/01 11:15:00     63s] @innovus 35> set_power_analysis_mode -reset
[08/01 11:19:39     70s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[08/01 11:19:39     70s] 
[08/01 11:19:39     70s] set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[08/01 11:19:39     70s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[08/01 11:19:39     70s] 

[08/01 11:19:54     70s] @innovus 35> [08/01 11:22:13     74s] env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_168
[08/01 11:22:15     75s] Topological Sorting (REAL = 0:00:01.0, MEM = 3446.3M, InitMEM = 3446.3M)
[08/01 11:22:15     76s] End AAE Lib Interpolated Model. (MEM=3457.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:22:19     80s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:22:19     80s] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 2717.9M) ***
[08/01 11:22:24     85s] *



[08/01 11:22:24     85s] Total Power
[08/01 11:22:24     85s] -----------------------------------------------------------------------------------------
[08/01 11:22:24     85s] Total Internal Power:       49.66045461 	   66.6772%
[08/01 11:22:24     85s] Total Switching Power:      24.37944188 	   32.7333%
[08/01 11:22:24     85s] Total Leakage Power:         0.43901781 	    0.5895%
[08/01 11:22:24     85s] Total Power:                74.47891431
[08/01 11:22:24     85s] -----------------------------------------------------------------------------------------
place_opt_design 

[08/01 11:23:47     89s] **INFO: User settings:
[08/01 11:23:54     95s] setDelayCalMode -engine                        aae
[08/01 11:23:54     95s] design_process_node                            45
[08/01 11:23:54     95s] extract_rc_coupling_cap_threshold              0.1
[08/01 11:23:54     95s] extract_rc_relative_cap_threshold              1.0
[08/01 11:23:54     95s] extract_rc_total_cap_threshold                 0.0
[08/01 11:23:54     95s] getDelayCalMode -engine                        aae
[08/01 11:23:54     95s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:35.7/0:28:47.3 (0.1), mem = 2699.6M
[08/01 11:23:54     95s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/01 11:23:54     95s] 'set_default_switching_activity' finished successfully.
[08/01 11:23:54     95s] *** Starting GigaPlace ***
[08/01 11:23:54     95s] #optDebug: fT-E <X 2 3 1 0>
[08/01 11:23:54     95s] #optDebug: fT-E <X 2 3 1 0>
[08/01 11:23:54     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2699.6M, EPOCH TIME: 1754072634.012674
[08/01 11:23:54     95s] Processing tracks to init pin-track alignment.
[08/01 11:23:54     95s] z: 2, totalTracks: 1
[08/01 11:23:54     95s] z: 4, totalTracks: 1
[08/01 11:23:54     95s] z: 6, totalTracks: 1
[08/01 11:23:54     95s] z: 8, totalTracks: 1
[08/01 11:23:54     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:23:54     95s] All LLGs are deleted
[08/01 11:23:54     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2699.6M, EPOCH TIME: 1754072634.023880
[08/01 11:23:54     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2697.0M, EPOCH TIME: 1754072634.023991
[08/01 11:23:54     95s] # Building top llgBox search-tree.
[08/01 11:23:54     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.0M, EPOCH TIME: 1754072634.032597
[08/01 11:23:54     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2697.0M, EPOCH TIME: 1754072634.033321
[08/01 11:23:54     95s] Max number of tech site patterns supported in site array is 256.
[08/01 11:23:54     95s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:23:54     95s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2697.0M, EPOCH TIME: 1754072634.036509
[08/01 11:23:54     95s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:23:54     95s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 11:23:54     95s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.004, MEM:2697.0M, EPOCH TIME: 1754072634.040232
[08/01 11:23:54     95s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:23:54     95s] SiteArray: use 2,723,840 bytes
[08/01 11:23:54     95s] SiteArray: current memory after site array memory allocation 2699.6M
[08/01 11:23:54     95s] SiteArray: FP blocked sites are writable
[08/01 11:23:54     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:23:54     95s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2699.6M, EPOCH TIME: 1754072634.046938
[08/01 11:23:54     95s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.032, REAL:0.033, MEM:2699.6M, EPOCH TIME: 1754072634.079476
[08/01 11:23:54     95s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:23:54     95s] Atter site array init, number of instance map data is 0.
[08/01 11:23:54     95s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:2699.6M, EPOCH TIME: 1754072634.083884
[08/01 11:23:54     95s] 
[08/01 11:23:54     95s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:23:54     95s] OPERPROF:     Starting CMU at level 3, MEM:2699.6M, EPOCH TIME: 1754072634.087252
[08/01 11:23:54     95s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2699.6M, EPOCH TIME: 1754072634.089833
[08/01 11:23:54     95s] 
[08/01 11:23:54     95s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:23:54     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.060, MEM:2699.6M, EPOCH TIME: 1754072634.092378
[08/01 11:23:54     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2699.6M, EPOCH TIME: 1754072634.092411
[08/01 11:23:54     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2715.6M, EPOCH TIME: 1754072634.092936
[08/01 11:23:54     95s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2715.6MB).
[08/01 11:23:54     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.090, MEM:2715.6M, EPOCH TIME: 1754072634.102647
[08/01 11:23:54     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2715.6M, EPOCH TIME: 1754072634.102665
[08/01 11:23:54     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] All LLGs are deleted
[08/01 11:23:54     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:54     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2715.6M, EPOCH TIME: 1754072634.119722
[08/01 11:23:54     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2715.6M, EPOCH TIME: 1754072634.119766
[08/01 11:23:54     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.018, MEM:2715.6M, EPOCH TIME: 1754072634.120245
[08/01 11:23:54     95s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.8/0:28:47.4 (0.1), mem = 2715.6M
[08/01 11:23:54     95s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 11:23:54     95s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 5575, percentage of missing scan cell = 0.00% (0 / 5575)
[08/01 11:23:54     96s] no activity file in design. spp won't run.
[08/01 11:23:54     96s] #Start colorize_geometry on Fri Aug  1 11:23:54 2025
[08/01 11:23:54     96s] #
[08/01 11:23:54     96s] ### Time Record (colorize_geometry) is installed.
[08/01 11:23:54     96s] ### Time Record (Pre Callback) is installed.
[08/01 11:23:54     96s] ### Time Record (Pre Callback) is uninstalled.
[08/01 11:23:54     96s] ### Time Record (DB Import) is installed.
[08/01 11:23:54     96s] #create default rule from bind_ndr_rule rule=0x7f1a45626320 0x7f19eca68018
[08/01 11:23:54     96s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1724993380 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/01 11:23:54     96s] ### Time Record (DB Import) is uninstalled.
[08/01 11:23:54     96s] ### Time Record (DB Export) is installed.
[08/01 11:23:54     96s] Extracting standard cell pins and blockage ...... 
[08/01 11:23:54     96s] Pin and blockage extraction finished
[08/01 11:23:54     96s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1724993380 placement=984943660 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/01 11:23:54     96s] ### Time Record (DB Export) is uninstalled.
[08/01 11:23:54     96s] ### Time Record (Post Callback) is installed.
[08/01 11:23:54     96s] ### Time Record (Post Callback) is uninstalled.
[08/01 11:23:54     96s] #
[08/01 11:23:54     96s] #colorize_geometry statistics:
[08/01 11:23:54     96s] #Cpu time = 00:00:00
[08/01 11:23:54     96s] #Elapsed time = 00:00:00
[08/01 11:23:54     96s] #Increased memory = -13.02 (MB)
[08/01 11:23:54     96s] #Total memory = 1992.35 (MB)
[08/01 11:23:54     96s] #Peak memory = 2555.42 (MB)
[08/01 11:23:54     96s] #Number of warnings = 0
[08/01 11:23:54     96s] #Total number of warnings = 0
[08/01 11:23:54     96s] #Number of fails = 0
[08/01 11:23:54     96s] #Total number of fails = 0
[08/01 11:23:54     96s] #Complete colorize_geometry on Fri Aug  1 11:23:54 2025
[08/01 11:23:54     96s] #
[08/01 11:23:54     96s] ### Time Record (colorize_geometry) is uninstalled.
[08/01 11:23:54     96s] ### 
[08/01 11:23:54     96s] ###   Scalability Statistics
[08/01 11:23:54     96s] ### 
[08/01 11:23:54     96s] ### ------------------------+----------------+----------------+----------------+
[08/01 11:23:54     96s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/01 11:23:54     96s] ### ------------------------+----------------+----------------+----------------+
[08/01 11:23:54     96s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/01 11:23:54     96s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/01 11:23:54     96s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/01 11:23:54     96s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/01 11:23:54     96s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/01 11:23:54     96s] ### ------------------------+----------------+----------------+----------------+
[08/01 11:23:54     96s] ### 
[08/01 11:23:54     96s] {MMLU 0 0 57540}
[08/01 11:23:54     96s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=2695.0M
[08/01 11:23:54     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=2695.0M
[08/01 11:23:54     96s] *** Start delete_buffer_trees ***
[08/01 11:23:55     97s] Info: Detect buffers to remove automatically.
[08/01 11:23:55     97s] Analyzing netlist ...
[08/01 11:23:56     97s] Updating netlist
[08/01 11:23:56     97s] 
[08/01 11:23:56     97s] *summary: 589 instances (buffers/inverters) removed
[08/01 11:23:56     97s] *** Finish delete_buffer_trees (0:00:01.6) ***
[08/01 11:23:56     98s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/01 11:23:56     98s] Info: 1 threads available for lower-level modules during optimization.
[08/01 11:23:56     98s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2721.2M, EPOCH TIME: 1754072636.410857
[08/01 11:23:56     98s] Deleted 0 physical inst  (cell - / prefix -).
[08/01 11:23:56     98s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:2721.2M, EPOCH TIME: 1754072636.411411
[08/01 11:23:56     98s] INFO: #ExclusiveGroups=0
[08/01 11:23:56     98s] INFO: There are no Exclusive Groups.
[08/01 11:23:56     98s] No user-set net weight.
[08/01 11:23:56     98s] Net fanout histogram:
[08/01 11:23:56     98s] no activity file in design. spp won't run.
[08/01 11:23:56     98s] 2		: 41267 (72.4%) nets
[08/01 11:23:56     98s] 3		: 8158 (14.3%) nets
[08/01 11:23:56     98s] 4     -	14	: 7187 (12.6%) nets
[08/01 11:23:56     98s] 15    -	39	: 352 (0.6%) nets
[08/01 11:23:56     98s] 40    -	79	: 3 (0.0%) nets
[08/01 11:23:56     98s] 80    -	159	: 3 (0.0%) nets
[08/01 11:23:56     98s] 160   -	319	: 11 (0.0%) nets
[08/01 11:23:56     98s] 320   -	639	: 1 (0.0%) nets
[08/01 11:23:56     98s] 640   -	1279	: 6 (0.0%) nets
[08/01 11:23:56     98s] 1280  -	2559	: 0 (0.0%) nets
[08/01 11:23:56     98s] 2560  -	5119	: 0 (0.0%) nets
[08/01 11:23:56     98s] 5120+		: 2 (0.0%) nets
[08/01 11:23:56     98s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/01 11:23:56     98s] Scan chains were not defined.
[08/01 11:23:56     98s] Processing tracks to init pin-track alignment.
[08/01 11:23:56     98s] z: 2, totalTracks: 1
[08/01 11:23:56     98s] z: 4, totalTracks: 1
[08/01 11:23:56     98s] z: 6, totalTracks: 1
[08/01 11:23:56     98s] z: 8, totalTracks: 1
[08/01 11:23:56     98s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:23:56     98s] All LLGs are deleted
[08/01 11:23:56     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:56     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:56     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2721.2M, EPOCH TIME: 1754072636.438167
[08/01 11:23:56     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2721.2M, EPOCH TIME: 1754072636.438225
[08/01 11:23:56     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2721.2M, EPOCH TIME: 1754072636.446664
[08/01 11:23:56     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:56     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:23:56     98s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2721.2M, EPOCH TIME: 1754072636.446850
[08/01 11:23:56     98s] Max number of tech site patterns supported in site array is 256.
[08/01 11:23:56     98s] #std cell=46354 (0 fixed + 46354 movable) #buf cell=0 #inv cell=6021 #block=0 (0 floating + 0 preplaced)
[08/01 11:23:56     98s] #ioInst=0 #net=56990 #term=189514 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=324
[08/01 11:23:56     98s] stdCell: 46354 single + 0 double + 0 multi
[08/01 11:23:56     98s] Total standard cell length = 69.2092 (mm), area = 0.0969 (mm^2)
[08/01 11:23:56     98s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:23:56     98s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2721.2M, EPOCH TIME: 1754072636.449840
[08/01 11:23:56     98s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:23:56     98s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 11:23:56     98s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.004, MEM:2721.2M, EPOCH TIME: 1754072636.454004
[08/01 11:23:56     98s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:23:56     98s] SiteArray: use 2,723,840 bytes
[08/01 11:23:56     98s] SiteArray: current memory after site array memory allocation 2721.2M
[08/01 11:23:56     98s] SiteArray: FP blocked sites are writable
[08/01 11:23:56     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:23:56     98s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2721.2M, EPOCH TIME: 1754072636.460123
[08/01 11:23:56     98s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.027, REAL:0.028, MEM:2721.2M, EPOCH TIME: 1754072636.487643
[08/01 11:23:56     98s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:23:56     98s] Atter site array init, number of instance map data is 0.
[08/01 11:23:56     98s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:2721.2M, EPOCH TIME: 1754072636.491804
[08/01 11:23:56     98s] 
[08/01 11:23:56     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:23:56     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:2721.2M, EPOCH TIME: 1754072636.495581
[08/01 11:23:56     98s] 
[08/01 11:23:56     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:23:56     98s] Average module density = 0.697.
[08/01 11:23:56     98s] Density for the design = 0.697.
[08/01 11:23:56     98s]        = stdcell_area 364259 sites (96893 um^2) / alloc_area 522424 sites (138965 um^2).
[08/01 11:23:56     98s] Pin Density = 0.3628.
[08/01 11:23:56     98s]             = total # of pins 189514 / total area 522424.
[08/01 11:23:56     98s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2721.2M, EPOCH TIME: 1754072636.502989
[08/01 11:23:56     98s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:2721.2M, EPOCH TIME: 1754072636.506135
[08/01 11:23:56     98s] OPERPROF: Starting pre-place ADS at level 1, MEM:2721.2M, EPOCH TIME: 1754072636.508192
[08/01 11:23:56     98s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2721.2M, EPOCH TIME: 1754072636.518407
[08/01 11:23:56     98s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2721.2M, EPOCH TIME: 1754072636.518449
[08/01 11:23:56     98s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2721.2M, EPOCH TIME: 1754072636.518525
[08/01 11:23:56     98s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2721.2M, EPOCH TIME: 1754072636.518544
[08/01 11:23:56     98s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2721.2M, EPOCH TIME: 1754072636.518559
[08/01 11:23:56     98s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.007, REAL:0.007, MEM:2721.2M, EPOCH TIME: 1754072636.525118
[08/01 11:23:56     98s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2721.2M, EPOCH TIME: 1754072636.525154
[08/01 11:23:56     98s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:2721.2M, EPOCH TIME: 1754072636.527052
[08/01 11:23:56     98s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.009, REAL:0.009, MEM:2721.2M, EPOCH TIME: 1754072636.527083
[08/01 11:23:56     98s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.009, REAL:0.009, MEM:2721.2M, EPOCH TIME: 1754072636.527249
[08/01 11:23:56     98s] ADSU 0.697 -> 0.717. site 522424.000 -> 508168.000. GS 11.200
[08/01 11:23:56     98s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.040, MEM:2721.2M, EPOCH TIME: 1754072636.548425
[08/01 11:23:56     98s] OPERPROF: Starting spMPad at level 1, MEM:2698.2M, EPOCH TIME: 1754072636.549360
[08/01 11:23:56     98s] OPERPROF:   Starting spContextMPad at level 2, MEM:2698.2M, EPOCH TIME: 1754072636.550439
[08/01 11:23:56     98s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2698.2M, EPOCH TIME: 1754072636.550473
[08/01 11:23:56     98s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2698.2M, EPOCH TIME: 1754072636.550493
[08/01 11:23:56     98s] Initial padding reaches pin density 0.667 for top
[08/01 11:23:56     98s] InitPadU 0.717 -> 0.833 for top
[08/01 11:23:56     98s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2698.2M, EPOCH TIME: 1754072636.600634
[08/01 11:23:56     98s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.003, REAL:0.003, MEM:2698.2M, EPOCH TIME: 1754072636.604106
[08/01 11:23:56     98s] === lastAutoLevel = 9 
[08/01 11:23:56     98s] OPERPROF: Starting spInitNetWt at level 1, MEM:2698.2M, EPOCH TIME: 1754072636.616432
[08/01 11:23:56     98s] no activity file in design. spp won't run.
[08/01 11:23:56     98s] [spp] 0
[08/01 11:23:56     98s] [adp] 0:1:1:3
[08/01 11:23:56     98s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.009, REAL:0.009, MEM:2698.2M, EPOCH TIME: 1754072636.625769
[08/01 11:23:56     98s] no activity file in design. spp won't run.
[08/01 11:23:56     98s] Clock gating cells determined by native netlist tracing.
[08/01 11:23:56     98s] no activity file in design. spp won't run.
[08/01 11:23:56     98s] OPERPROF: Starting npMain at level 1, MEM:2698.2M, EPOCH TIME: 1754072636.629478
[08/01 11:23:57     98s] OPERPROF:   Starting npPlace at level 2, MEM:2755.9M, EPOCH TIME: 1754072637.720909
[08/01 11:23:57     98s] Iteration  1: Total net bbox = 3.146e-07 (1.32e-07 1.83e-07)
[08/01 11:23:57     98s]               Est.  stn bbox = 3.354e-07 (1.41e-07 1.95e-07)
[08/01 11:23:57     98s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2812.9M
[08/01 11:23:57     98s] Iteration  2: Total net bbox = 3.146e-07 (1.32e-07 1.83e-07)
[08/01 11:23:57     98s]               Est.  stn bbox = 3.354e-07 (1.41e-07 1.95e-07)
[08/01 11:23:57     98s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2812.9M
[08/01 11:23:57     98s] OPERPROF:     Starting InitSKP at level 3, MEM:2819.8M, EPOCH TIME: 1754072637.791124
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:23:57     98s] TLC MultiMap info (StdDelay):
[08/01 11:23:57     98s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:23:57     98s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:23:57     98s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:23:57     98s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:23:57     98s]  Setting StdDelay to: 8.5ps
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Deleting Cell Server End ...
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:23:57     98s] TLC MultiMap info (StdDelay):
[08/01 11:23:57     98s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:23:57     98s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:23:57     98s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:23:57     98s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:23:57     98s]  Setting StdDelay to: 8.5ps
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Deleting Cell Server End ...
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:23:57     98s] TLC MultiMap info (StdDelay):
[08/01 11:23:57     98s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:23:57     98s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:23:57     98s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:23:57     98s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:23:57     98s]  Setting StdDelay to: 8.5ps
[08/01 11:23:57     98s] 
[08/01 11:23:57     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:24:02    103s] OPERPROF:     Finished InitSKP at level 3, CPU:4.991, REAL:5.006, MEM:2979.4M, EPOCH TIME: 1754072642.797003
[08/01 11:24:02    103s] *** Finished SKP initialization (cpu=0:00:05.0, real=0:00:05.0)***
[08/01 11:24:03    104s] exp_mt_sequential is set from setPlaceMode option to 1
[08/01 11:24:03    104s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[08/01 11:24:03    104s] place_exp_mt_interval set to default 32
[08/01 11:24:03    104s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/01 11:24:09    110s] Iteration  3: Total net bbox = 6.823e+03 (4.19e+03 2.64e+03)
[08/01 11:24:09    110s]               Est.  stn bbox = 7.845e+03 (4.79e+03 3.05e+03)
[08/01 11:24:09    110s]               cpu = 0:00:11.6 real = 0:00:12.0 mem = 3153.0M
[08/01 11:24:28    129s] Iteration  4: Total net bbox = 2.903e+05 (1.70e+05 1.20e+05)
[08/01 11:24:28    129s]               Est.  stn bbox = 3.665e+05 (2.10e+05 1.56e+05)
[08/01 11:24:28    129s]               cpu = 0:00:19.1 real = 0:00:19.0 mem = 3263.9M
[08/01 11:24:28    129s] Iteration  5: Total net bbox = 2.903e+05 (1.70e+05 1.20e+05)
[08/01 11:24:28    129s]               Est.  stn bbox = 3.665e+05 (2.10e+05 1.56e+05)
[08/01 11:24:28    129s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3263.9M
[08/01 11:24:28    129s] OPERPROF:   Finished npPlace at level 2, CPU:30.749, REAL:31.199, MEM:3263.9M, EPOCH TIME: 1754072668.919686
[08/01 11:24:28    129s] OPERPROF: Finished npMain at level 1, CPU:30.874, REAL:32.326, MEM:3263.9M, EPOCH TIME: 1754072668.955004
[08/01 11:24:28    129s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3263.9M, EPOCH TIME: 1754072668.965258
[08/01 11:24:28    129s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:24:28    129s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.008, REAL:0.008, MEM:3263.9M, EPOCH TIME: 1754072668.973209
[08/01 11:24:28    129s] OPERPROF: Starting npMain at level 1, MEM:3263.9M, EPOCH TIME: 1754072668.974990
[08/01 11:24:29    129s] OPERPROF:   Starting npPlace at level 2, MEM:3263.9M, EPOCH TIME: 1754072669.154043
[08/01 11:24:46    146s] Iteration  6: Total net bbox = 2.913e+05 (1.73e+05 1.19e+05)
[08/01 11:24:46    146s]               Est.  stn bbox = 3.713e+05 (2.14e+05 1.58e+05)
[08/01 11:24:46    146s]               cpu = 0:00:17.2 real = 0:00:17.0 mem = 3159.3M
[08/01 11:24:46    146s] OPERPROF:   Finished npPlace at level 2, CPU:17.240, REAL:17.529, MEM:3159.3M, EPOCH TIME: 1754072686.682783
[08/01 11:24:46    146s] OPERPROF: Finished npMain at level 1, CPU:17.455, REAL:17.747, MEM:3159.3M, EPOCH TIME: 1754072686.721910
[08/01 11:24:46    146s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3159.3M, EPOCH TIME: 1754072686.723971
[08/01 11:24:46    146s] 
[08/01 11:24:46    146s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:24:46    146s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3159.3M, EPOCH TIME: 1754072686.727234
[08/01 11:24:46    146s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3159.3M, EPOCH TIME: 1754072686.727948
[08/01 11:24:46    146s] Starting Early Global Route rough congestion estimation: mem = 3159.3M
[08/01 11:24:46    146s] (I)      ==================== Layers =====================
[08/01 11:24:46    146s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:24:46    146s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:24:46    146s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:24:46    146s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:24:46    146s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:24:46    146s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:24:46    146s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:24:46    146s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:24:46    146s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:24:46    146s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:24:46    146s] (I)      Started Import and model ( Curr Mem: 3159.27 MB )
[08/01 11:24:46    146s] (I)      Default pattern map key = top_default.
[08/01 11:24:46    146s] (I)      == Non-default Options ==
[08/01 11:24:46    146s] (I)      Print mode                                         : 2
[08/01 11:24:46    146s] (I)      Stop if highly congested                           : false
[08/01 11:24:46    146s] (I)      Maximum routing layer                              : 10
[08/01 11:24:46    146s] (I)      Assign partition pins                              : false
[08/01 11:24:46    146s] (I)      Support large GCell                                : true
[08/01 11:24:46    146s] (I)      Number of threads                                  : 1
[08/01 11:24:46    146s] (I)      Number of rows per GCell                           : 17
[08/01 11:24:46    146s] (I)      Max num rows per GCell                             : 32
[08/01 11:24:46    146s] (I)      Method to set GCell size                           : row
[08/01 11:24:46    146s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:24:46    146s] (I)      Use row-based GCell size
[08/01 11:24:46    146s] (I)      Use row-based GCell align
[08/01 11:24:46    146s] (I)      layer 0 area = 0
[08/01 11:24:46    146s] (I)      layer 1 area = 0
[08/01 11:24:46    146s] (I)      layer 2 area = 0
[08/01 11:24:46    146s] (I)      layer 3 area = 0
[08/01 11:24:46    146s] (I)      layer 4 area = 0
[08/01 11:24:46    146s] (I)      layer 5 area = 0
[08/01 11:24:46    146s] (I)      layer 6 area = 0
[08/01 11:24:46    146s] (I)      layer 7 area = 0
[08/01 11:24:46    146s] (I)      layer 8 area = 0
[08/01 11:24:46    146s] (I)      layer 9 area = 0
[08/01 11:24:46    146s] (I)      GCell unit size   : 2800
[08/01 11:24:46    146s] (I)      GCell multiplier  : 17
[08/01 11:24:46    146s] (I)      GCell row height  : 2800
[08/01 11:24:46    146s] (I)      Actual row height : 2800
[08/01 11:24:46    146s] (I)      GCell align ref   : 20140 20160
[08/01 11:24:46    146s] [NR-eGR] Track table information for default rule: 
[08/01 11:24:46    146s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:24:46    146s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:24:46    146s] (I)      ============== Default via ===============
[08/01 11:24:46    146s] (I)      +---+------------------+-----------------+
[08/01 11:24:46    146s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:24:46    146s] (I)      +---+------------------+-----------------+
[08/01 11:24:46    146s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:24:46    146s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:24:46    146s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:24:46    146s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:24:46    146s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:24:46    146s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:24:46    146s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:24:46    146s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:24:46    146s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:24:46    146s] (I)      +---+------------------+-----------------+
[08/01 11:24:46    146s] [NR-eGR] Read 81886 PG shapes
[08/01 11:24:46    146s] [NR-eGR] Read 0 clock shapes
[08/01 11:24:46    146s] [NR-eGR] Read 0 other shapes
[08/01 11:24:46    146s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:24:46    146s] [NR-eGR] #Instance Blockages : 0
[08/01 11:24:46    146s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:24:46    146s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:24:46    146s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:24:46    146s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:24:46    146s] [NR-eGR] #Other Blockages    : 0
[08/01 11:24:46    146s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:24:46    146s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:24:46    146s] [NR-eGR] Read 56738 nets ( ignored 0 )
[08/01 11:24:46    146s] (I)      early_global_route_priority property id does not exist.
[08/01 11:24:46    146s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:24:46    146s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:24:46    146s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:24:46    146s] (I)      Number of ignored nets                =      0
[08/01 11:24:46    146s] (I)      Number of connected nets              =      0
[08/01 11:24:46    146s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:24:46    146s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:24:46    146s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:24:46    146s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:24:46    146s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:24:46    146s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:24:46    146s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:24:46    146s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:24:46    146s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:24:46    146s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:24:46    146s] (I)      Ndr track 0 does not exist
[08/01 11:24:46    146s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:24:46    146s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:24:46    146s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:24:46    146s] (I)      Site width          :   380  (dbu)
[08/01 11:24:46    146s] (I)      Row height          :  2800  (dbu)
[08/01 11:24:46    146s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:24:46    146s] (I)      GCell width         : 47600  (dbu)
[08/01 11:24:46    146s] (I)      GCell height        : 47600  (dbu)
[08/01 11:24:46    146s] (I)      Grid                :    17    17    10
[08/01 11:24:46    146s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:24:46    146s] (I)      Vertical capacity   :     0 47600     0 47600     0 47600     0 47600     0 47600
[08/01 11:24:46    146s] (I)      Horizontal capacity :     0     0 47600     0 47600     0 47600     0 47600     0
[08/01 11:24:46    146s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:24:46    146s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:24:46    146s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:24:46    146s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:24:46    146s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:24:46    146s] (I)      Num tracks per GCell: 176.30 125.26 170.00 85.00 85.00 85.00 28.33 28.33 14.88 14.17
[08/01 11:24:46    146s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:24:46    146s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:24:46    146s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:24:46    146s] (I)      --------------------------------------------------------
[08/01 11:24:46    146s] 
[08/01 11:24:46    146s] [NR-eGR] ============ Routing rule table ============
[08/01 11:24:46    146s] [NR-eGR] Rule id: 0  Nets: 56738
[08/01 11:24:46    146s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:24:46    146s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:24:46    146s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:24:46    146s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:24:46    146s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:24:46    146s] [NR-eGR] ========================================
[08/01 11:24:46    146s] [NR-eGR] 
[08/01 11:24:46    146s] (I)      =============== Blocked Tracks ===============
[08/01 11:24:46    146s] (I)      +-------+---------+----------+---------------+
[08/01 11:24:46    146s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:24:46    146s] (I)      +-------+---------+----------+---------------+
[08/01 11:24:46    146s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:24:46    146s] (I)      |     2 |   35190 |     6579 |        18.70% |
[08/01 11:24:46    146s] (I)      |     3 |   47668 |     9078 |        19.04% |
[08/01 11:24:46    146s] (I)      |     4 |   23868 |     4828 |        20.23% |
[08/01 11:24:46    146s] (I)      |     5 |   23817 |     9078 |        38.12% |
[08/01 11:24:46    146s] (I)      |     6 |   23868 |     5423 |        22.72% |
[08/01 11:24:46    146s] (I)      |     7 |    7939 |     7582 |        95.50% |
[08/01 11:24:46    146s] (I)      |     8 |    7939 |     2193 |        27.62% |
[08/01 11:24:46    146s] (I)      |     9 |    4148 |     4131 |        99.59% |
[08/01 11:24:46    146s] (I)      |    10 |    3961 |     1343 |        33.91% |
[08/01 11:24:46    146s] (I)      +-------+---------+----------+---------------+
[08/01 11:24:46    146s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3159.27 MB )
[08/01 11:24:46    146s] (I)      Reset routing kernel
[08/01 11:24:46    146s] (I)      numLocalWires=234892  numGlobalNetBranches=33927  numLocalNetBranches=84192
[08/01 11:24:46    146s] (I)      totalPins=188938  totalGlobalPin=23792 (12.59%)
[08/01 11:24:46    146s] (I)      total 2D Cap : 161673 = (75056 H, 86617 V)
[08/01 11:24:46    146s] (I)      
[08/01 11:24:46    146s] (I)      ============  Phase 1a Route ============
[08/01 11:24:46    146s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/01 11:24:46    146s] (I)      Usage: 15877 = (9395 H, 6482 V) = (12.52% H, 7.48% V) = (2.236e+05um H, 1.543e+05um V)
[08/01 11:24:46    146s] (I)      
[08/01 11:24:46    146s] (I)      ============  Phase 1b Route ============
[08/01 11:24:46    146s] (I)      Usage: 15877 = (9395 H, 6482 V) = (12.52% H, 7.48% V) = (2.236e+05um H, 1.543e+05um V)
[08/01 11:24:46    146s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/01 11:24:46    146s] 
[08/01 11:24:46    146s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:24:46    146s] Finished Early Global Route rough congestion estimation: mem = 3159.3M
[08/01 11:24:46    146s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.164, REAL:0.165, MEM:3159.3M, EPOCH TIME: 1754072686.892837
[08/01 11:24:46    146s] earlyGlobalRoute rough estimation gcell size 17 row height
[08/01 11:24:46    146s] OPERPROF: Starting CDPad at level 1, MEM:3159.3M, EPOCH TIME: 1754072686.893460
[08/01 11:24:46    146s] CDPadU 0.833 -> 0.833. R=0.717, N=46354, GS=23.800
[08/01 11:24:46    146s] OPERPROF: Finished CDPad at level 1, CPU:0.064, REAL:0.064, MEM:3159.3M, EPOCH TIME: 1754072686.957527
[08/01 11:24:46    146s] OPERPROF: Starting npMain at level 1, MEM:3159.3M, EPOCH TIME: 1754072686.959275
[08/01 11:24:47    147s] OPERPROF:   Starting npPlace at level 2, MEM:3159.3M, EPOCH TIME: 1754072687.131604
[08/01 11:24:47    147s] OPERPROF:   Finished npPlace at level 2, CPU:0.173, REAL:0.175, MEM:3169.5M, EPOCH TIME: 1754072687.306913
[08/01 11:24:47    147s] OPERPROF: Finished npMain at level 1, CPU:0.374, REAL:0.378, MEM:3169.5M, EPOCH TIME: 1754072687.337467
[08/01 11:24:47    147s] Global placement CDP skipped at cutLevel 7.
[08/01 11:24:47    147s] Iteration  7: Total net bbox = 4.149e+05 (2.34e+05 1.81e+05)
[08/01 11:24:47    147s]               Est.  stn bbox = 4.973e+05 (2.77e+05 2.21e+05)
[08/01 11:24:47    147s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3169.5M
[08/01 11:24:47    147s] Iteration  8: Total net bbox = 4.149e+05 (2.34e+05 1.81e+05)
[08/01 11:24:47    147s]               Est.  stn bbox = 4.973e+05 (2.77e+05 2.21e+05)
[08/01 11:24:47    147s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3169.5M
[08/01 11:24:47    147s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3169.5M, EPOCH TIME: 1754072687.394821
[08/01 11:24:47    147s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:24:47    147s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3169.5M, EPOCH TIME: 1754072687.397589
[08/01 11:24:47    147s] OPERPROF: Starting npMain at level 1, MEM:3169.5M, EPOCH TIME: 1754072687.399914
[08/01 11:24:47    147s] OPERPROF:   Starting npPlace at level 2, MEM:3169.5M, EPOCH TIME: 1754072687.575270
[08/01 11:25:05    165s] OPERPROF:   Finished npPlace at level 2, CPU:17.675, REAL:17.963, MEM:3158.8M, EPOCH TIME: 1754072705.538467
[08/01 11:25:05    165s] OPERPROF: Finished npMain at level 1, CPU:17.889, REAL:18.178, MEM:3158.8M, EPOCH TIME: 1754072705.578411
[08/01 11:25:05    165s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3158.8M, EPOCH TIME: 1754072705.580775
[08/01 11:25:05    165s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:25:05    165s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3158.8M, EPOCH TIME: 1754072705.583245
[08/01 11:25:05    165s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3158.8M, EPOCH TIME: 1754072705.583807
[08/01 11:25:05    165s] Starting Early Global Route rough congestion estimation: mem = 3158.8M
[08/01 11:25:05    165s] (I)      ==================== Layers =====================
[08/01 11:25:05    165s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:05    165s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:25:05    165s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:05    165s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:25:05    165s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:25:05    165s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:05    165s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:25:05    165s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:25:05    165s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:25:05    165s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:05    165s] (I)      Started Import and model ( Curr Mem: 3158.80 MB )
[08/01 11:25:05    165s] (I)      Default pattern map key = top_default.
[08/01 11:25:05    165s] (I)      == Non-default Options ==
[08/01 11:25:05    165s] (I)      Print mode                                         : 2
[08/01 11:25:05    165s] (I)      Stop if highly congested                           : false
[08/01 11:25:05    165s] (I)      Maximum routing layer                              : 10
[08/01 11:25:05    165s] (I)      Assign partition pins                              : false
[08/01 11:25:05    165s] (I)      Support large GCell                                : true
[08/01 11:25:05    165s] (I)      Number of threads                                  : 1
[08/01 11:25:05    165s] (I)      Number of rows per GCell                           : 9
[08/01 11:25:05    165s] (I)      Max num rows per GCell                             : 32
[08/01 11:25:05    165s] (I)      Method to set GCell size                           : row
[08/01 11:25:05    165s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:25:05    165s] (I)      Use row-based GCell size
[08/01 11:25:05    165s] (I)      Use row-based GCell align
[08/01 11:25:05    165s] (I)      layer 0 area = 0
[08/01 11:25:05    165s] (I)      layer 1 area = 0
[08/01 11:25:05    165s] (I)      layer 2 area = 0
[08/01 11:25:05    165s] (I)      layer 3 area = 0
[08/01 11:25:05    165s] (I)      layer 4 area = 0
[08/01 11:25:05    165s] (I)      layer 5 area = 0
[08/01 11:25:05    165s] (I)      layer 6 area = 0
[08/01 11:25:05    165s] (I)      layer 7 area = 0
[08/01 11:25:05    165s] (I)      layer 8 area = 0
[08/01 11:25:05    165s] (I)      layer 9 area = 0
[08/01 11:25:05    165s] (I)      GCell unit size   : 2800
[08/01 11:25:05    165s] (I)      GCell multiplier  : 9
[08/01 11:25:05    165s] (I)      GCell row height  : 2800
[08/01 11:25:05    165s] (I)      Actual row height : 2800
[08/01 11:25:05    165s] (I)      GCell align ref   : 20140 20160
[08/01 11:25:05    165s] [NR-eGR] Track table information for default rule: 
[08/01 11:25:05    165s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:25:05    165s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:25:05    165s] (I)      ============== Default via ===============
[08/01 11:25:05    165s] (I)      +---+------------------+-----------------+
[08/01 11:25:05    165s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:25:05    165s] (I)      +---+------------------+-----------------+
[08/01 11:25:05    165s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:25:05    165s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:25:05    165s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:25:05    165s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:25:05    165s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:25:05    165s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:25:05    165s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:25:05    165s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:25:05    165s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:25:05    165s] (I)      +---+------------------+-----------------+
[08/01 11:25:05    165s] [NR-eGR] Read 81886 PG shapes
[08/01 11:25:05    165s] [NR-eGR] Read 0 clock shapes
[08/01 11:25:05    165s] [NR-eGR] Read 0 other shapes
[08/01 11:25:05    165s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:25:05    165s] [NR-eGR] #Instance Blockages : 0
[08/01 11:25:05    165s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:25:05    165s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:25:05    165s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:25:05    165s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:25:05    165s] [NR-eGR] #Other Blockages    : 0
[08/01 11:25:05    165s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:25:05    165s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:25:05    165s] [NR-eGR] Read 56738 nets ( ignored 0 )
[08/01 11:25:05    165s] (I)      early_global_route_priority property id does not exist.
[08/01 11:25:05    165s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:25:05    165s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:25:05    165s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:25:05    165s] (I)      Number of ignored nets                =      0
[08/01 11:25:05    165s] (I)      Number of connected nets              =      0
[08/01 11:25:05    165s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:25:05    165s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:25:05    165s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:25:05    165s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:25:05    165s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:25:05    165s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:25:05    165s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:25:05    165s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:25:05    165s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:25:05    165s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:25:05    165s] (I)      Ndr track 0 does not exist
[08/01 11:25:05    165s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:25:05    165s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:25:05    165s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:25:05    165s] (I)      Site width          :   380  (dbu)
[08/01 11:25:05    165s] (I)      Row height          :  2800  (dbu)
[08/01 11:25:05    165s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:25:05    165s] (I)      GCell width         : 25200  (dbu)
[08/01 11:25:05    165s] (I)      GCell height        : 25200  (dbu)
[08/01 11:25:05    165s] (I)      Grid                :    32    32    10
[08/01 11:25:05    165s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:25:05    165s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[08/01 11:25:05    165s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[08/01 11:25:05    165s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:05    165s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:05    165s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:25:05    165s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:25:05    165s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:25:05    165s] (I)      Num tracks per GCell: 93.33 66.32 90.00 45.00 45.00 45.00 15.00 15.00  7.88  7.50
[08/01 11:25:05    165s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:25:05    165s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:25:05    165s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:25:05    165s] (I)      --------------------------------------------------------
[08/01 11:25:05    165s] 
[08/01 11:25:05    165s] [NR-eGR] ============ Routing rule table ============
[08/01 11:25:05    165s] [NR-eGR] Rule id: 0  Nets: 56738
[08/01 11:25:05    165s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:25:05    165s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:25:05    165s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:25:05    165s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:05    165s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:05    165s] [NR-eGR] ========================================
[08/01 11:25:05    165s] [NR-eGR] 
[08/01 11:25:05    165s] (I)      =============== Blocked Tracks ===============
[08/01 11:25:05    165s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:05    165s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:25:05    165s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:05    165s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:25:05    165s] (I)      |     2 |   66240 |    11997 |        18.11% |
[08/01 11:25:05    165s] (I)      |     3 |   89728 |    10680 |        11.90% |
[08/01 11:25:05    165s] (I)      |     4 |   44928 |     8804 |        19.60% |
[08/01 11:25:05    165s] (I)      |     5 |   44832 |    10680 |        23.82% |
[08/01 11:25:05    165s] (I)      |     6 |   44928 |     9889 |        22.01% |
[08/01 11:25:05    165s] (I)      |     7 |   14944 |     9538 |        63.82% |
[08/01 11:25:05    165s] (I)      |     8 |   14944 |     3999 |        26.76% |
[08/01 11:25:05    165s] (I)      |     9 |    7808 |     6365 |        81.52% |
[08/01 11:25:05    165s] (I)      |    10 |    7456 |     2449 |        32.85% |
[08/01 11:25:05    165s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:05    165s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3158.80 MB )
[08/01 11:25:05    165s] (I)      Reset routing kernel
[08/01 11:25:05    165s] (I)      numLocalWires=193984  numGlobalNetBranches=55199  numLocalNetBranches=41997
[08/01 11:25:05    165s] (I)      totalPins=188938  totalGlobalPin=58806 (31.12%)
[08/01 11:25:05    165s] (I)      total 2D Cap : 304564 = (141828 H, 162736 V)
[08/01 11:25:05    165s] (I)      
[08/01 11:25:05    165s] (I)      ============  Phase 1a Route ============
[08/01 11:25:05    165s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/01 11:25:05    165s] (I)      Usage: 42324 = (22964 H, 19360 V) = (16.19% H, 11.90% V) = (2.893e+05um H, 2.439e+05um V)
[08/01 11:25:05    165s] (I)      
[08/01 11:25:05    165s] (I)      ============  Phase 1b Route ============
[08/01 11:25:05    165s] (I)      Usage: 42324 = (22964 H, 19360 V) = (16.19% H, 11.90% V) = (2.893e+05um H, 2.439e+05um V)
[08/01 11:25:05    165s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/01 11:25:05    165s] 
[08/01 11:25:05    165s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:25:05    165s] Finished Early Global Route rough congestion estimation: mem = 3158.8M
[08/01 11:25:05    165s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.172, REAL:0.173, MEM:3158.8M, EPOCH TIME: 1754072705.756800
[08/01 11:25:05    165s] earlyGlobalRoute rough estimation gcell size 9 row height
[08/01 11:25:05    165s] OPERPROF: Starting CDPad at level 1, MEM:3158.8M, EPOCH TIME: 1754072705.757432
[08/01 11:25:05    165s] CDPadU 0.833 -> 0.834. R=0.717, N=46354, GS=12.600
[08/01 11:25:05    165s] OPERPROF: Finished CDPad at level 1, CPU:0.064, REAL:0.065, MEM:3158.8M, EPOCH TIME: 1754072705.822003
[08/01 11:25:05    165s] OPERPROF: Starting npMain at level 1, MEM:3158.8M, EPOCH TIME: 1754072705.823754
[08/01 11:25:05    165s] OPERPROF:   Starting npPlace at level 2, MEM:3158.8M, EPOCH TIME: 1754072705.992999
[08/01 11:25:06    165s] OPERPROF:   Finished npPlace at level 2, CPU:0.166, REAL:0.168, MEM:3157.2M, EPOCH TIME: 1754072706.161484
[08/01 11:25:06    165s] OPERPROF: Finished npMain at level 1, CPU:0.367, REAL:0.372, MEM:3157.2M, EPOCH TIME: 1754072706.195616
[08/01 11:25:06    165s] Global placement CDP skipped at cutLevel 9.
[08/01 11:25:06    165s] Iteration  9: Total net bbox = 5.326e+05 (2.86e+05 2.47e+05)
[08/01 11:25:06    165s]               Est.  stn bbox = 6.343e+05 (3.39e+05 2.96e+05)
[08/01 11:25:06    165s]               cpu = 0:00:18.5 real = 0:00:19.0 mem = 3157.2M
[08/01 11:25:06    165s] Iteration 10: Total net bbox = 5.326e+05 (2.86e+05 2.47e+05)
[08/01 11:25:06    165s]               Est.  stn bbox = 6.343e+05 (3.39e+05 2.96e+05)
[08/01 11:25:06    165s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3157.2M
[08/01 11:25:06    165s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3157.2M, EPOCH TIME: 1754072706.258084
[08/01 11:25:06    165s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:25:06    165s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3157.2M, EPOCH TIME: 1754072706.260993
[08/01 11:25:06    165s] OPERPROF: Starting npMain at level 1, MEM:3157.2M, EPOCH TIME: 1754072706.263442
[08/01 11:25:06    166s] OPERPROF:   Starting npPlace at level 2, MEM:3157.2M, EPOCH TIME: 1754072706.444945
[08/01 11:25:16    175s] OPERPROF:   Finished npPlace at level 2, CPU:9.566, REAL:9.731, MEM:3163.5M, EPOCH TIME: 1754072716.176257
[08/01 11:25:16    175s] OPERPROF: Finished npMain at level 1, CPU:9.786, REAL:9.953, MEM:3163.5M, EPOCH TIME: 1754072716.216854
[08/01 11:25:16    175s] Legalizing MH Cells... 0 / 0 (level 6)
[08/01 11:25:16    175s] No instances found in the vector
[08/01 11:25:16    175s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3163.5M, DRC: 0)
[08/01 11:25:16    175s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:25:16    175s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3163.5M, EPOCH TIME: 1754072716.220622
[08/01 11:25:16    175s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:25:16    175s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3163.5M, EPOCH TIME: 1754072716.223759
[08/01 11:25:16    175s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3163.5M, EPOCH TIME: 1754072716.224436
[08/01 11:25:16    175s] Starting Early Global Route rough congestion estimation: mem = 3163.5M
[08/01 11:25:16    175s] (I)      ==================== Layers =====================
[08/01 11:25:16    175s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:16    175s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:25:16    175s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:16    175s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:25:16    175s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:25:16    175s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:16    175s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:25:16    175s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:25:16    175s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:25:16    175s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:16    175s] (I)      Started Import and model ( Curr Mem: 3163.55 MB )
[08/01 11:25:16    175s] (I)      Default pattern map key = top_default.
[08/01 11:25:16    175s] (I)      == Non-default Options ==
[08/01 11:25:16    175s] (I)      Print mode                                         : 2
[08/01 11:25:16    175s] (I)      Stop if highly congested                           : false
[08/01 11:25:16    175s] (I)      Maximum routing layer                              : 10
[08/01 11:25:16    175s] (I)      Assign partition pins                              : false
[08/01 11:25:16    175s] (I)      Support large GCell                                : true
[08/01 11:25:16    175s] (I)      Number of threads                                  : 1
[08/01 11:25:16    175s] (I)      Number of rows per GCell                           : 5
[08/01 11:25:16    175s] (I)      Max num rows per GCell                             : 32
[08/01 11:25:16    175s] (I)      Method to set GCell size                           : row
[08/01 11:25:16    175s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:25:16    175s] (I)      Use row-based GCell size
[08/01 11:25:16    175s] (I)      Use row-based GCell align
[08/01 11:25:16    175s] (I)      layer 0 area = 0
[08/01 11:25:16    175s] (I)      layer 1 area = 0
[08/01 11:25:16    175s] (I)      layer 2 area = 0
[08/01 11:25:16    175s] (I)      layer 3 area = 0
[08/01 11:25:16    175s] (I)      layer 4 area = 0
[08/01 11:25:16    175s] (I)      layer 5 area = 0
[08/01 11:25:16    175s] (I)      layer 6 area = 0
[08/01 11:25:16    175s] (I)      layer 7 area = 0
[08/01 11:25:16    175s] (I)      layer 8 area = 0
[08/01 11:25:16    175s] (I)      layer 9 area = 0
[08/01 11:25:16    175s] (I)      GCell unit size   : 2800
[08/01 11:25:16    175s] (I)      GCell multiplier  : 5
[08/01 11:25:16    175s] (I)      GCell row height  : 2800
[08/01 11:25:16    175s] (I)      Actual row height : 2800
[08/01 11:25:16    175s] (I)      GCell align ref   : 20140 20160
[08/01 11:25:16    175s] [NR-eGR] Track table information for default rule: 
[08/01 11:25:16    175s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:25:16    175s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:25:16    175s] (I)      ============== Default via ===============
[08/01 11:25:16    175s] (I)      +---+------------------+-----------------+
[08/01 11:25:16    175s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:25:16    175s] (I)      +---+------------------+-----------------+
[08/01 11:25:16    175s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:25:16    175s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:25:16    175s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:25:16    175s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:25:16    175s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:25:16    175s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:25:16    175s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:25:16    175s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:25:16    175s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:25:16    175s] (I)      +---+------------------+-----------------+
[08/01 11:25:16    175s] [NR-eGR] Read 81886 PG shapes
[08/01 11:25:16    175s] [NR-eGR] Read 0 clock shapes
[08/01 11:25:16    175s] [NR-eGR] Read 0 other shapes
[08/01 11:25:16    175s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:25:16    175s] [NR-eGR] #Instance Blockages : 0
[08/01 11:25:16    175s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:25:16    175s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:25:16    175s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:25:16    175s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:25:16    175s] [NR-eGR] #Other Blockages    : 0
[08/01 11:25:16    175s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:25:16    175s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:25:16    175s] [NR-eGR] Read 56738 nets ( ignored 0 )
[08/01 11:25:16    175s] (I)      early_global_route_priority property id does not exist.
[08/01 11:25:16    175s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:25:16    175s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:25:16    175s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:25:16    175s] (I)      Number of ignored nets                =      0
[08/01 11:25:16    175s] (I)      Number of connected nets              =      0
[08/01 11:25:16    175s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:25:16    175s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:25:16    175s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:25:16    175s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:25:16    175s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:25:16    175s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:25:16    175s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:25:16    175s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:25:16    175s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:25:16    175s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:25:16    175s] (I)      Ndr track 0 does not exist
[08/01 11:25:16    175s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:25:16    175s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:25:16    175s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:25:16    175s] (I)      Site width          :   380  (dbu)
[08/01 11:25:16    175s] (I)      Row height          :  2800  (dbu)
[08/01 11:25:16    175s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:25:16    175s] (I)      GCell width         : 14000  (dbu)
[08/01 11:25:16    175s] (I)      GCell height        : 14000  (dbu)
[08/01 11:25:16    175s] (I)      Grid                :    57    57    10
[08/01 11:25:16    175s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:25:16    175s] (I)      Vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[08/01 11:25:16    175s] (I)      Horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[08/01 11:25:16    175s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:16    175s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:16    175s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:25:16    175s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:25:16    175s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:25:16    175s] (I)      Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[08/01 11:25:16    175s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:25:16    175s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:25:16    175s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:25:16    175s] (I)      --------------------------------------------------------
[08/01 11:25:16    175s] 
[08/01 11:25:16    175s] [NR-eGR] ============ Routing rule table ============
[08/01 11:25:16    175s] [NR-eGR] Rule id: 0  Nets: 56738
[08/01 11:25:16    175s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:25:16    175s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:25:16    175s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:25:16    175s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:16    175s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:16    175s] [NR-eGR] ========================================
[08/01 11:25:16    175s] [NR-eGR] 
[08/01 11:25:16    175s] (I)      =============== Blocked Tracks ===============
[08/01 11:25:16    175s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:16    175s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:25:16    175s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:16    175s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:25:16    175s] (I)      |     2 |  117990 |    20898 |        17.71% |
[08/01 11:25:16    175s] (I)      |     3 |  159828 |    12280 |         7.68% |
[08/01 11:25:16    175s] (I)      |     4 |   80028 |    15336 |        19.16% |
[08/01 11:25:16    175s] (I)      |     5 |   79857 |    12546 |        15.71% |
[08/01 11:25:16    175s] (I)      |     6 |   80028 |    17226 |        21.52% |
[08/01 11:25:16    175s] (I)      |     7 |   26619 |    11940 |        44.86% |
[08/01 11:25:16    175s] (I)      |     8 |   26619 |     6966 |        26.17% |
[08/01 11:25:16    175s] (I)      |     9 |   13908 |     8685 |        62.45% |
[08/01 11:25:16    175s] (I)      |    10 |   13281 |     4424 |        33.31% |
[08/01 11:25:16    175s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:16    175s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3163.55 MB )
[08/01 11:25:16    175s] (I)      Reset routing kernel
[08/01 11:25:16    175s] (I)      numLocalWires=152156  numGlobalNetBranches=49635  numLocalNetBranches=26630
[08/01 11:25:16    175s] (I)      totalPins=188938  totalGlobalPin=89136 (47.18%)
[08/01 11:25:16    175s] (I)      total 2D Cap : 543596 = (254300 H, 289296 V)
[08/01 11:25:16    175s] (I)      
[08/01 11:25:16    175s] (I)      ============  Phase 1a Route ============
[08/01 11:25:16    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/01 11:25:16    175s] (I)      Usage: 77627 = (41678 H, 35949 V) = (16.39% H, 12.43% V) = (2.917e+05um H, 2.516e+05um V)
[08/01 11:25:16    175s] (I)      
[08/01 11:25:16    175s] (I)      ============  Phase 1b Route ============
[08/01 11:25:16    175s] (I)      Usage: 77627 = (41678 H, 35949 V) = (16.39% H, 12.43% V) = (2.917e+05um H, 2.516e+05um V)
[08/01 11:25:16    175s] (I)      eGR overflow: 0.00% H + 0.00% V
[08/01 11:25:16    175s] 
[08/01 11:25:16    175s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:25:16    175s] Finished Early Global Route rough congestion estimation: mem = 3163.5M
[08/01 11:25:16    175s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.188, REAL:0.188, MEM:3163.5M, EPOCH TIME: 1754072716.412681
[08/01 11:25:16    175s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/01 11:25:16    175s] OPERPROF: Starting CDPad at level 1, MEM:3163.5M, EPOCH TIME: 1754072716.413478
[08/01 11:25:16    175s] CDPadU 0.834 -> 0.835. R=0.717, N=46354, GS=7.000
[08/01 11:25:16    175s] OPERPROF: Finished CDPad at level 1, CPU:0.074, REAL:0.074, MEM:3163.5M, EPOCH TIME: 1754072716.487813
[08/01 11:25:16    175s] OPERPROF: Starting npMain at level 1, MEM:3163.5M, EPOCH TIME: 1754072716.489576
[08/01 11:25:16    176s] OPERPROF:   Starting npPlace at level 2, MEM:3163.5M, EPOCH TIME: 1754072716.664514
[08/01 11:25:16    176s] OPERPROF:   Finished npPlace at level 2, CPU:0.161, REAL:0.164, MEM:3163.9M, EPOCH TIME: 1754072716.828157
[08/01 11:25:16    176s] OPERPROF: Finished npMain at level 1, CPU:0.366, REAL:0.372, MEM:3163.9M, EPOCH TIME: 1754072716.861477
[08/01 11:25:16    176s] Global placement CDP skipped at cutLevel 11.
[08/01 11:25:16    176s] Iteration 11: Total net bbox = 5.379e+05 (2.89e+05 2.49e+05)
[08/01 11:25:16    176s]               Est.  stn bbox = 6.411e+05 (3.43e+05 2.98e+05)
[08/01 11:25:16    176s]               cpu = 0:00:10.5 real = 0:00:10.0 mem = 3163.9M
[08/01 11:25:16    176s] Iteration 12: Total net bbox = 5.379e+05 (2.89e+05 2.49e+05)
[08/01 11:25:16    176s]               Est.  stn bbox = 6.411e+05 (3.43e+05 2.98e+05)
[08/01 11:25:16    176s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3163.9M
[08/01 11:25:16    176s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3163.9M, EPOCH TIME: 1754072716.924263
[08/01 11:25:16    176s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:25:16    176s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3163.9M, EPOCH TIME: 1754072716.927107
[08/01 11:25:16    176s] Legalizing MH Cells... 0 / 0 (level 9)
[08/01 11:25:16    176s] No instances found in the vector
[08/01 11:25:16    176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3163.9M, DRC: 0)
[08/01 11:25:16    176s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:25:16    176s] OPERPROF: Starting npMain at level 1, MEM:3163.9M, EPOCH TIME: 1754072716.929550
[08/01 11:25:17    176s] OPERPROF:   Starting npPlace at level 2, MEM:3163.9M, EPOCH TIME: 1754072717.111668
[08/01 11:25:40    199s] GP RA stats: MHOnly 0 nrInst 46354 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/01 11:25:45    204s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3213.6M, EPOCH TIME: 1754072745.702848
[08/01 11:25:45    204s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3213.6M, EPOCH TIME: 1754072745.702956
[08/01 11:25:45    204s] OPERPROF:   Finished npPlace at level 2, CPU:28.114, REAL:28.594, MEM:3197.6M, EPOCH TIME: 1754072745.705512
[08/01 11:25:45    204s] OPERPROF: Finished npMain at level 1, CPU:28.335, REAL:28.817, MEM:3181.6M, EPOCH TIME: 1754072745.746108
[08/01 11:25:45    204s] Iteration 13: Total net bbox = 5.261e+05 (2.78e+05 2.48e+05)
[08/01 11:25:45    204s]               Est.  stn bbox = 6.257e+05 (3.29e+05 2.97e+05)
[08/01 11:25:45    204s]               cpu = 0:00:28.4 real = 0:00:29.0 mem = 3181.6M
[08/01 11:25:45    204s] Iteration 14: Total net bbox = 5.261e+05 (2.78e+05 2.48e+05)
[08/01 11:25:45    204s]               Est.  stn bbox = 6.257e+05 (3.29e+05 2.97e+05)
[08/01 11:25:45    204s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3181.6M
[08/01 11:25:45    204s] [adp] clock
[08/01 11:25:45    204s] [adp] weight, nr nets, wire length
[08/01 11:25:45    204s] [adp]      0        1  759.618000
[08/01 11:25:45    204s] [adp] data
[08/01 11:25:45    204s] [adp] weight, nr nets, wire length
[08/01 11:25:45    204s] [adp]      0    56989  525373.994500
[08/01 11:25:45    204s] [adp] 0.000000|0.000000|0.000000
[08/01 11:25:45    204s] Iteration 15: Total net bbox = 5.261e+05 (2.78e+05 2.48e+05)
[08/01 11:25:45    204s]               Est.  stn bbox = 6.257e+05 (3.29e+05 2.97e+05)
[08/01 11:25:45    204s] Clear WL Bound Manager after Global Placement... 
[08/01 11:25:45    204s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3181.6M
[08/01 11:25:45    204s] Finished Global Placement (cpu=0:01:47, real=0:01:49, mem=3181.6M)
[08/01 11:25:45    204s] Keep Tdgp Graph and DB for later use
[08/01 11:25:45    204s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[08/01 11:25:45    204s] Saved padding area to DB
[08/01 11:25:45    204s] All LLGs are deleted
[08/01 11:25:45    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:45    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:45    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3181.6M, EPOCH TIME: 1754072745.874183
[08/01 11:25:45    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3181.6M, EPOCH TIME: 1754072745.874266
[08/01 11:25:45    204s] Solver runtime cpu: 0:01:34 real: 0:01:36
[08/01 11:25:45    204s] Core Placement runtime cpu: 0:01:45 real: 0:01:49
[08/01 11:25:45    204s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3181.6M, EPOCH TIME: 1754072745.875280
[08/01 11:25:45    204s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3181.6M, EPOCH TIME: 1754072745.875331
[08/01 11:25:45    204s] Processing tracks to init pin-track alignment.
[08/01 11:25:45    204s] z: 2, totalTracks: 1
[08/01 11:25:45    204s] z: 4, totalTracks: 1
[08/01 11:25:45    204s] z: 6, totalTracks: 1
[08/01 11:25:45    204s] z: 8, totalTracks: 1
[08/01 11:25:45    204s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 11:25:45    204s] Type 'man IMPSP-9025' for more detail.
[08/01 11:25:45    204s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:25:45    204s] All LLGs are deleted
[08/01 11:25:45    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:45    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:45    204s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3181.6M, EPOCH TIME: 1754072745.886866
[08/01 11:25:45    204s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3181.6M, EPOCH TIME: 1754072745.886918
[08/01 11:25:45    204s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3181.6M, EPOCH TIME: 1754072745.894254
[08/01 11:25:45    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:45    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:45    204s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3181.6M, EPOCH TIME: 1754072745.894996
[08/01 11:25:45    204s] Max number of tech site patterns supported in site array is 256.
[08/01 11:25:45    204s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:25:45    204s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3181.6M, EPOCH TIME: 1754072745.898868
[08/01 11:25:45    204s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:25:45    204s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:25:45    204s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.008, REAL:0.008, MEM:3181.6M, EPOCH TIME: 1754072745.906701
[08/01 11:25:45    204s] Fast DP-INIT is on for default
[08/01 11:25:45    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:25:45    204s] Atter site array init, number of instance map data is 0.
[08/01 11:25:45    204s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:3181.6M, EPOCH TIME: 1754072745.913073
[08/01 11:25:45    204s] 
[08/01 11:25:45    204s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:25:45    204s] OPERPROF:       Starting CMU at level 4, MEM:3181.6M, EPOCH TIME: 1754072745.916096
[08/01 11:25:45    204s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3181.6M, EPOCH TIME: 1754072745.917721
[08/01 11:25:45    204s] 
[08/01 11:25:45    204s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:25:45    204s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:3181.6M, EPOCH TIME: 1754072745.920135
[08/01 11:25:45    204s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3181.6M, EPOCH TIME: 1754072745.920169
[08/01 11:25:45    204s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3181.6M, EPOCH TIME: 1754072745.920516
[08/01 11:25:45    204s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3181.6MB).
[08/01 11:25:45    204s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.055, REAL:0.055, MEM:3181.6M, EPOCH TIME: 1754072745.930095
[08/01 11:25:45    204s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.055, REAL:0.055, MEM:3181.6M, EPOCH TIME: 1754072745.930118
[08/01 11:25:45    204s] TDRefine: refinePlace mode is spiral
[08/01 11:25:45    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.1
[08/01 11:25:45    204s] OPERPROF: Starting RefinePlace at level 1, MEM:3181.6M, EPOCH TIME: 1754072745.930177
[08/01 11:25:45    204s] *** Starting place_detail (0:03:25 mem=3181.6M) ***
[08/01 11:25:45    204s] 
[08/01 11:25:45    204s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:25:45    204s] Total net bbox length = 5.261e+05 (2.781e+05 2.480e+05) (ext = 9.683e+04)
[08/01 11:25:45    204s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:25:45    204s] (I)      Default pattern map key = top_default.
[08/01 11:25:45    204s] (I)      Default pattern map key = top_default.
[08/01 11:25:45    204s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3181.6M, EPOCH TIME: 1754072745.965705
[08/01 11:25:45    204s] Starting refinePlace ...
[08/01 11:25:45    204s] (I)      Default pattern map key = top_default.
[08/01 11:25:45    204s] (I)      Default pattern map key = top_default.
[08/01 11:25:46    204s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3181.6M, EPOCH TIME: 1754072746.012771
[08/01 11:25:46    204s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:25:46    204s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3181.6M, EPOCH TIME: 1754072746.012817
[08/01 11:25:46    204s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3181.6M, EPOCH TIME: 1754072746.013058
[08/01 11:25:46    204s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3181.6M, EPOCH TIME: 1754072746.013073
[08/01 11:25:46    204s] DDP markSite nrRow 266 nrJob 266
[08/01 11:25:46    204s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3181.6M, EPOCH TIME: 1754072746.013769
[08/01 11:25:46    204s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3181.6M, EPOCH TIME: 1754072746.013783
[08/01 11:25:46    204s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 11:25:46    204s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3181.6M, EPOCH TIME: 1754072746.024515
[08/01 11:25:46    204s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3181.6M, EPOCH TIME: 1754072746.024552
[08/01 11:25:46    205s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3181.6M, EPOCH TIME: 1754072746.028818
[08/01 11:25:46    205s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:25:46    205s]  ** Cut row section real time 0:00:00.0.
[08/01 11:25:46    205s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3181.6M, EPOCH TIME: 1754072746.028875
[08/01 11:25:46    205s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 11:25:46    205s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3181.6MB) @(0:03:25 - 0:03:26).
[08/01 11:25:46    205s] Move report: preRPlace moves 46352 insts, mean move: 0.19 um, max move: 3.39 um 
[08/01 11:25:46    205s] 	Max move on inst (U36591): (309.42, 298.49) --> (311.41, 297.08)
[08/01 11:25:46    205s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/01 11:25:46    205s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:25:46    205s] Placement tweakage begins.
[08/01 11:25:46    205s] wire length = 5.706e+05
[08/01 11:25:48    207s] wire length = 5.300e+05
[08/01 11:25:48    207s] Placement tweakage ends.
[08/01 11:25:48    207s] Move report: tweak moves 8793 insts, mean move: 1.51 um, max move: 16.53 um 
[08/01 11:25:48    207s] 	Max move on inst (U25063): (98.61, 200.48) --> (115.14, 200.48)
[08/01 11:25:48    207s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=3204.7MB) @(0:03:26 - 0:03:28).
[08/01 11:25:48    207s] 
[08/01 11:25:48    207s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:25:49    208s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:25:49    208s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:25:49    208s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:25:49    208s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:25:49    208s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:25:49    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=3172.7MB) @(0:03:28 - 0:03:28).
[08/01 11:25:49    208s] Move report: Detail placement moves 46352 insts, mean move: 0.43 um, max move: 16.57 um 
[08/01 11:25:49    208s] 	Max move on inst (U25063): (98.57, 200.48) --> (115.14, 200.48)
[08/01 11:25:49    208s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 3172.7MB
[08/01 11:25:49    208s] Statistics of distance of Instance movement in refine placement:
[08/01 11:25:49    208s]   maximum (X+Y) =        16.57 um
[08/01 11:25:49    208s]   inst (U25063) with max move: (98.57, 200.482) -> (115.14, 200.48)
[08/01 11:25:49    208s]   mean    (X+Y) =         0.43 um
[08/01 11:25:49    208s] Total instances flipped for legalization: 1
[08/01 11:25:49    208s] Summary Report:
[08/01 11:25:49    208s] Instances move: 46352 (out of 46354 movable)
[08/01 11:25:49    208s] Instances flipped: 1
[08/01 11:25:49    208s] Mean displacement: 0.43 um
[08/01 11:25:49    208s] Total instances moved : 46352
[08/01 11:25:49    208s] Max displacement: 16.57 um (Instance: U25063) (98.57, 200.482) -> (115.14, 200.48)
[08/01 11:25:49    208s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/01 11:25:49    208s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.536, REAL:3.542, MEM:3172.7M, EPOCH TIME: 1754072749.507995
[08/01 11:25:49    208s] Total net bbox length = 4.924e+05 (2.458e+05 2.467e+05) (ext = 9.618e+04)
[08/01 11:25:49    208s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 3172.7MB
[08/01 11:25:49    208s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=3172.7MB) @(0:03:25 - 0:03:28).
[08/01 11:25:49    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.1
[08/01 11:25:49    208s] *** Finished place_detail (0:03:28 mem=3172.7M) ***
[08/01 11:25:49    208s] OPERPROF: Finished RefinePlace at level 1, CPU:3.582, REAL:3.588, MEM:3172.7M, EPOCH TIME: 1754072749.518558
[08/01 11:25:49    208s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3172.7M, EPOCH TIME: 1754072749.518579
[08/01 11:25:49    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46354).
[08/01 11:25:49    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] All LLGs are deleted
[08/01 11:25:49    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3172.7M, EPOCH TIME: 1754072749.541811
[08/01 11:25:49    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3172.7M, EPOCH TIME: 1754072749.541870
[08/01 11:25:49    208s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:3042.7M, EPOCH TIME: 1754072749.546395
[08/01 11:25:49    208s] *** Finished Initial Placement (cpu=0:01:50, real=0:01:53, mem=3042.7M) ***
[08/01 11:25:49    208s] Processing tracks to init pin-track alignment.
[08/01 11:25:49    208s] z: 2, totalTracks: 1
[08/01 11:25:49    208s] z: 4, totalTracks: 1
[08/01 11:25:49    208s] z: 6, totalTracks: 1
[08/01 11:25:49    208s] z: 8, totalTracks: 1
[08/01 11:25:49    208s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:25:49    208s] All LLGs are deleted
[08/01 11:25:49    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3042.7M, EPOCH TIME: 1754072749.556630
[08/01 11:25:49    208s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3042.7M, EPOCH TIME: 1754072749.556673
[08/01 11:25:49    208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3042.7M, EPOCH TIME: 1754072749.562782
[08/01 11:25:49    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3042.7M, EPOCH TIME: 1754072749.562955
[08/01 11:25:49    208s] Max number of tech site patterns supported in site array is 256.
[08/01 11:25:49    208s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:25:49    208s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3042.7M, EPOCH TIME: 1754072749.566720
[08/01 11:25:49    208s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:25:49    208s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:25:49    208s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.007, MEM:3042.7M, EPOCH TIME: 1754072749.574019
[08/01 11:25:49    208s] Fast DP-INIT is on for default
[08/01 11:25:49    208s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:25:49    208s] Atter site array init, number of instance map data is 0.
[08/01 11:25:49    208s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:3042.7M, EPOCH TIME: 1754072749.579684
[08/01 11:25:49    208s] 
[08/01 11:25:49    208s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:25:49    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:3042.7M, EPOCH TIME: 1754072749.583677
[08/01 11:25:49    208s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:3042.7M, EPOCH TIME: 1754072749.588505
[08/01 11:25:49    208s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3042.7M, EPOCH TIME: 1754072749.592666
[08/01 11:25:49    208s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.007, REAL:0.007, MEM:3058.7M, EPOCH TIME: 1754072749.599563
[08/01 11:25:49    208s] default core: bins with density > 0.750 = 34.71 % ( 253 / 729 )
[08/01 11:25:49    208s] Density distribution unevenness ratio = 6.240%
[08/01 11:25:49    208s] Density distribution unevenness ratio (U70) = 6.011%
[08/01 11:25:49    208s] Density distribution unevenness ratio (U80) = 0.808%
[08/01 11:25:49    208s] Density distribution unevenness ratio (U90) = 0.009%
[08/01 11:25:49    208s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.011, REAL:0.011, MEM:3058.7M, EPOCH TIME: 1754072749.599645
[08/01 11:25:49    208s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3058.7M, EPOCH TIME: 1754072749.599664
[08/01 11:25:49    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] All LLGs are deleted
[08/01 11:25:49    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:49    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3058.7M, EPOCH TIME: 1754072749.613699
[08/01 11:25:49    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3058.7M, EPOCH TIME: 1754072749.613749
[08/01 11:25:49    208s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.014, MEM:3058.7M, EPOCH TIME: 1754072749.614134
[08/01 11:25:49    208s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:25:49    208s] UM:*                                                                   final
[08/01 11:25:49    208s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:25:49    208s] UM:*                                                                   global_place
[08/01 11:25:49    208s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/01 11:25:49    208s] User Input Parameters:
[08/01 11:25:49    208s] 
[08/01 11:25:49    208s] *** Start incrementalPlace ***
[08/01 11:25:49    208s] - Congestion Driven    : On
[08/01 11:25:49    208s] - Timing Driven        : On
[08/01 11:25:49    208s] - Area-Violation Based : On
[08/01 11:25:49    208s] - Start Rollback Level : -5
[08/01 11:25:49    208s] - Legalized            : On
[08/01 11:25:49    208s] - Window Based         : Off
[08/01 11:25:49    208s] - eDen incr mode       : Off
[08/01 11:25:49    208s] - Small incr mode      : Off
[08/01 11:25:49    208s] 
[08/01 11:25:49    208s] No Views given, use default active views for adaptive view pruning
[08/01 11:25:49    208s] SKP will enable view:
[08/01 11:25:49    208s]   nangate_view_setup
[08/01 11:25:49    208s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3060.7M, EPOCH TIME: 1754072749.727687
[08/01 11:25:49    208s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.011, REAL:0.011, MEM:3060.7M, EPOCH TIME: 1754072749.738927
[08/01 11:25:49    208s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3060.7M, EPOCH TIME: 1754072749.738989
[08/01 11:25:49    208s] Starting Early Global Route congestion estimation: mem = 3060.7M
[08/01 11:25:49    208s] (I)      ==================== Layers =====================
[08/01 11:25:49    208s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:49    208s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:25:49    208s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:49    208s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:25:49    208s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:25:49    208s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:49    208s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:25:49    208s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:25:49    208s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:25:49    208s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:49    208s] (I)      Started Import and model ( Curr Mem: 3060.70 MB )
[08/01 11:25:49    208s] (I)      Default pattern map key = top_default.
[08/01 11:25:49    208s] (I)      == Non-default Options ==
[08/01 11:25:49    208s] (I)      Maximum routing layer                              : 10
[08/01 11:25:49    208s] (I)      Number of threads                                  : 1
[08/01 11:25:49    208s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:25:49    208s] (I)      Method to set GCell size                           : row
[08/01 11:25:49    208s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:25:49    208s] (I)      Use row-based GCell size
[08/01 11:25:49    208s] (I)      Use row-based GCell align
[08/01 11:25:49    208s] (I)      layer 0 area = 0
[08/01 11:25:49    208s] (I)      layer 1 area = 0
[08/01 11:25:49    208s] (I)      layer 2 area = 0
[08/01 11:25:49    208s] (I)      layer 3 area = 0
[08/01 11:25:49    208s] (I)      layer 4 area = 0
[08/01 11:25:49    208s] (I)      layer 5 area = 0
[08/01 11:25:49    208s] (I)      layer 6 area = 0
[08/01 11:25:49    208s] (I)      layer 7 area = 0
[08/01 11:25:49    208s] (I)      layer 8 area = 0
[08/01 11:25:49    208s] (I)      layer 9 area = 0
[08/01 11:25:49    208s] (I)      GCell unit size   : 2800
[08/01 11:25:49    208s] (I)      GCell multiplier  : 1
[08/01 11:25:49    208s] (I)      GCell row height  : 2800
[08/01 11:25:49    208s] (I)      Actual row height : 2800
[08/01 11:25:49    208s] (I)      GCell align ref   : 20140 20160
[08/01 11:25:49    208s] [NR-eGR] Track table information for default rule: 
[08/01 11:25:49    208s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:25:49    208s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:25:49    208s] (I)      ============== Default via ===============
[08/01 11:25:49    208s] (I)      +---+------------------+-----------------+
[08/01 11:25:49    208s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:25:49    208s] (I)      +---+------------------+-----------------+
[08/01 11:25:49    208s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:25:49    208s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:25:49    208s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:25:49    208s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:25:49    208s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:25:49    208s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:25:49    208s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:25:49    208s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:25:49    208s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:25:49    208s] (I)      +---+------------------+-----------------+
[08/01 11:25:49    208s] [NR-eGR] Read 81886 PG shapes
[08/01 11:25:49    208s] [NR-eGR] Read 0 clock shapes
[08/01 11:25:49    208s] [NR-eGR] Read 0 other shapes
[08/01 11:25:49    208s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:25:49    208s] [NR-eGR] #Instance Blockages : 0
[08/01 11:25:49    208s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:25:49    208s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:25:49    208s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:25:49    208s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:25:49    208s] [NR-eGR] #Other Blockages    : 0
[08/01 11:25:49    208s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:25:49    208s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:25:49    208s] [NR-eGR] Read 56738 nets ( ignored 0 )
[08/01 11:25:49    208s] (I)      early_global_route_priority property id does not exist.
[08/01 11:25:49    208s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:25:49    208s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:25:49    208s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:25:49    208s] (I)      Number of ignored nets                =      0
[08/01 11:25:49    208s] (I)      Number of connected nets              =      0
[08/01 11:25:49    208s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:25:49    208s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:25:49    208s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:25:49    208s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:25:49    208s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:25:49    208s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:25:49    208s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:25:49    208s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:25:49    208s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:25:49    208s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:25:49    208s] (I)      Ndr track 0 does not exist
[08/01 11:25:49    208s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:25:49    208s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:25:49    208s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:25:49    208s] (I)      Site width          :   380  (dbu)
[08/01 11:25:49    208s] (I)      Row height          :  2800  (dbu)
[08/01 11:25:49    208s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:25:49    208s] (I)      GCell width         :  2800  (dbu)
[08/01 11:25:49    208s] (I)      GCell height        :  2800  (dbu)
[08/01 11:25:49    208s] (I)      Grid                :   281   281    10
[08/01 11:25:49    208s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:25:49    208s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:25:49    208s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:25:49    208s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:49    208s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:49    208s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:25:49    208s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:25:49    208s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:25:49    208s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:25:49    208s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:25:49    208s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:25:49    208s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:25:49    208s] (I)      --------------------------------------------------------
[08/01 11:25:49    208s] 
[08/01 11:25:49    208s] [NR-eGR] ============ Routing rule table ============
[08/01 11:25:49    208s] [NR-eGR] Rule id: 0  Nets: 56738
[08/01 11:25:49    208s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:25:49    208s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:25:49    208s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:25:49    208s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:49    208s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:49    208s] [NR-eGR] ========================================
[08/01 11:25:49    208s] [NR-eGR] 
[08/01 11:25:49    208s] (I)      =============== Blocked Tracks ===============
[08/01 11:25:49    208s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:49    208s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:25:49    208s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:49    208s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:25:49    208s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:25:49    208s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:25:49    208s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:25:49    208s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:25:49    208s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:25:49    208s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:25:49    208s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:25:49    208s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:25:49    208s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:25:49    208s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:49    208s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3104.93 MB )
[08/01 11:25:49    208s] (I)      Reset routing kernel
[08/01 11:25:49    208s] (I)      Started Global Routing ( Curr Mem: 3104.93 MB )
[08/01 11:25:49    208s] (I)      totalPins=188938  totalGlobalPin=176824 (93.59%)
[08/01 11:25:49    208s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:25:49    208s] (I)      
[08/01 11:25:49    208s] (I)      ============  Phase 1a Route ============
[08/01 11:25:49    208s] [NR-eGR] Layer group 1: route 56738 net(s) in layer range [2, 10]
[08/01 11:25:50    208s] (I)      Usage: 365480 = (184843 H, 180637 V) = (14.34% H, 12.82% V) = (2.588e+05um H, 2.529e+05um V)
[08/01 11:25:50    209s] (I)      
[08/01 11:25:50    209s] (I)      ============  Phase 1b Route ============
[08/01 11:25:50    209s] (I)      Usage: 365480 = (184843 H, 180637 V) = (14.34% H, 12.82% V) = (2.588e+05um H, 2.529e+05um V)
[08/01 11:25:50    209s] (I)      Overflow of layer group 1: 0.01% H + 0.24% V. EstWL: 5.116720e+05um
[08/01 11:25:50    209s] (I)      Congestion metric : 0.01%H 0.24%V, 0.25%HV
[08/01 11:25:50    209s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:25:50    209s] (I)      
[08/01 11:25:50    209s] (I)      ============  Phase 1c Route ============
[08/01 11:25:50    209s] (I)      Usage: 365480 = (184843 H, 180637 V) = (14.34% H, 12.82% V) = (2.588e+05um H, 2.529e+05um V)
[08/01 11:25:50    209s] (I)      
[08/01 11:25:50    209s] (I)      ============  Phase 1d Route ============
[08/01 11:25:50    209s] (I)      Usage: 365480 = (184843 H, 180637 V) = (14.34% H, 12.82% V) = (2.588e+05um H, 2.529e+05um V)
[08/01 11:25:50    209s] (I)      
[08/01 11:25:50    209s] (I)      ============  Phase 1e Route ============
[08/01 11:25:50    209s] (I)      Usage: 365480 = (184843 H, 180637 V) = (14.34% H, 12.82% V) = (2.588e+05um H, 2.529e+05um V)
[08/01 11:25:50    209s] (I)      
[08/01 11:25:50    209s] (I)      ============  Phase 1l Route ============
[08/01 11:25:50    209s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.24% V. EstWL: 5.116720e+05um
[08/01 11:25:50    209s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:25:50    209s] (I)      Layer  2:     548601    168357       581           0      579747    ( 0.00%) 
[08/01 11:25:50    209s] (I)      Layer  3:     766621    190301         5           0      786800    ( 0.00%) 
[08/01 11:25:50    209s] (I)      Layer  4:     368097     83536        89           0      393400    ( 0.00%) 
[08/01 11:25:50    209s] (I)      Layer  5:     372635     28811         1           0      393400    ( 0.00%) 
[08/01 11:25:50    209s] (I)      Layer  6:     359227     31663         6           0      393400    ( 0.00%) 
[08/01 11:25:50    209s] (I)      Layer  7:     107890       157         1       11407      119727    ( 8.70%) 
[08/01 11:25:50    209s] (I)      Layer  8:      96318       444         0       29803      101330    (22.73%) 
[08/01 11:25:50    209s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:25:50    209s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:25:50    209s] (I)      Total:       2706173    503269       683       99811     2843611    ( 3.39%) 
[08/01 11:25:50    209s] (I)      
[08/01 11:25:50    209s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:25:50    209s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:25:50    209s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:25:50    209s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:25:50    209s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:25:50    209s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR]  metal2 ( 2)       458( 0.58%)        14( 0.02%)   ( 0.60%) 
[08/01 11:25:50    209s] [NR-eGR]  metal3 ( 3)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR]  metal4 ( 4)        82( 0.10%)         2( 0.00%)   ( 0.11%) 
[08/01 11:25:50    209s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:25:50    209s] [NR-eGR]  metal7 ( 7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:50    209s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:25:50    209s] [NR-eGR]        Total       550( 0.09%)        17( 0.00%)   ( 0.09%) 
[08/01 11:25:50    209s] [NR-eGR] 
[08/01 11:25:50    209s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3116.93 MB )
[08/01 11:25:50    209s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:25:50    209s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[08/01 11:25:50    209s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 3116.9M
[08/01 11:25:50    209s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.496, REAL:0.514, MEM:3116.9M, EPOCH TIME: 1754072750.252524
[08/01 11:25:50    209s] OPERPROF: Starting HotSpotCal at level 1, MEM:3116.9M, EPOCH TIME: 1754072750.252549
[08/01 11:25:50    209s] [hotspot] +------------+---------------+---------------+
[08/01 11:25:50    209s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:25:50    209s] [hotspot] +------------+---------------+---------------+
[08/01 11:25:50    209s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:25:50    209s] [hotspot] +------------+---------------+---------------+
[08/01 11:25:50    209s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:25:50    209s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:25:50    209s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3116.9M, EPOCH TIME: 1754072750.257550
[08/01 11:25:50    209s] Skipped repairing congestion.
[08/01 11:25:50    209s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3116.9M, EPOCH TIME: 1754072750.257599
[08/01 11:25:50    209s] Starting Early Global Route wiring: mem = 3116.9M
[08/01 11:25:50    209s] (I)      ============= Track Assignment ============
[08/01 11:25:50    209s] (I)      Started Track Assignment (1T) ( Curr Mem: 3116.93 MB )
[08/01 11:25:50    209s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:25:50    209s] (I)      Run Multi-thread track assignment
[08/01 11:25:50    209s] (I)      Finished Track Assignment (1T) ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 3143.93 MB )
[08/01 11:25:50    209s] (I)      Started Export ( Curr Mem: 3143.93 MB )
[08/01 11:25:50    209s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:25:50    209s] [NR-eGR] -------------------------------------
[08/01 11:25:50    209s] [NR-eGR]  metal1   (1H)             0  188938 
[08/01 11:25:50    209s] [NR-eGR]  metal2   (2V)        134600  233218 
[08/01 11:25:50    209s] [NR-eGR]  metal3   (3H)        234702   75208 
[08/01 11:25:50    209s] [NR-eGR]  metal4   (4V)        106918    9804 
[08/01 11:25:50    209s] [NR-eGR]  metal5   (5H)         36553    8159 
[08/01 11:25:50    209s] [NR-eGR]  metal6   (6V)         44726     140 
[08/01 11:25:50    209s] [NR-eGR]  metal7   (7H)           168      65 
[08/01 11:25:50    209s] [NR-eGR]  metal8   (8V)           629       0 
[08/01 11:25:50    209s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:25:50    209s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:25:50    209s] [NR-eGR] -------------------------------------
[08/01 11:25:50    209s] [NR-eGR]           Total       558297  515532 
[08/01 11:25:50    209s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:25:50    209s] [NR-eGR] Total half perimeter of net bounding box: 492422um
[08/01 11:25:50    209s] [NR-eGR] Total length: 558297um, number of vias: 515532
[08/01 11:25:50    209s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:25:50    209s] [NR-eGR] Total eGR-routed clock nets wire length: 17714um, number of vias: 17453
[08/01 11:25:50    209s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:25:50    209s] (I)      Finished Export ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3172.93 MB )
[08/01 11:25:50    209s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.719, REAL:0.722, MEM:3172.9M, EPOCH TIME: 1754072750.979110
[08/01 11:25:50    209s] Early Global Route wiring runtime: 0.72 seconds, mem = 3172.9M
[08/01 11:25:51    210s] 0 delay mode for cte disabled.
[08/01 11:25:51    210s] SKP cleared!
[08/01 11:25:51    210s] 
[08/01 11:25:51    210s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
[08/01 11:25:51    210s] ***** Total cpu  0:1:54
[08/01 11:25:51    210s] ***** Total real time  0:1:57
[08/01 11:25:51    210s] Tdgp not successfully inited but do clear! skip clearing
[08/01 11:25:51    210s] **place_design ... cpu = 0: 1:54, real = 0: 1:57, mem = 2972.9M **
[08/01 11:25:51    210s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 11:25:51    210s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:25:51    210s] UM:*                                                                   final
[08/01 11:25:51    210s] UM: Running design category ...
[08/01 11:25:51    210s] All LLGs are deleted
[08/01 11:25:51    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2972.9M, EPOCH TIME: 1754072751.201579
[08/01 11:25:51    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2972.9M, EPOCH TIME: 1754072751.201650
[08/01 11:25:51    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2972.9M, EPOCH TIME: 1754072751.202345
[08/01 11:25:51    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2972.9M, EPOCH TIME: 1754072751.203231
[08/01 11:25:51    210s] Max number of tech site patterns supported in site array is 256.
[08/01 11:25:51    210s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:25:51    210s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2972.9M, EPOCH TIME: 1754072751.207316
[08/01 11:25:51    210s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:25:51    210s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:25:51    210s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:2972.9M, EPOCH TIME: 1754072751.216680
[08/01 11:25:51    210s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:25:51    210s] SiteArray: use 2,723,840 bytes
[08/01 11:25:51    210s] SiteArray: current memory after site array memory allocation 2972.9M
[08/01 11:25:51    210s] SiteArray: FP blocked sites are writable
[08/01 11:25:51    210s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2972.9M, EPOCH TIME: 1754072751.223844
[08/01 11:25:51    210s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.033, REAL:0.033, MEM:2972.9M, EPOCH TIME: 1754072751.257039
[08/01 11:25:51    210s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:25:51    210s] Atter site array init, number of instance map data is 0.
[08/01 11:25:51    210s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.058, REAL:0.059, MEM:2972.9M, EPOCH TIME: 1754072751.261854
[08/01 11:25:51    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:2972.9M, EPOCH TIME: 1754072751.263567
[08/01 11:25:51    210s] All LLGs are deleted
[08/01 11:25:51    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2972.9M, EPOCH TIME: 1754072751.278359
[08/01 11:25:51    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2972.9M, EPOCH TIME: 1754072751.278419
[08/01 11:25:51    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] 	Current design flip-flop statistics
[08/01 11:25:51    210s] 
[08/01 11:25:51    210s] Single-Bit FF Count          :         5575
[08/01 11:25:51    210s] Multi-Bit FF Count           :            0
[08/01 11:25:51    210s] Total Bit Count              :         5575
[08/01 11:25:51    210s] Total FF Count               :         5575
[08/01 11:25:51    210s] Bits Per Flop                :        1.000
[08/01 11:25:51    210s] Total Clock Pin Cap(FF)      :     4999.935
[08/01 11:25:51    210s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s]             Multi-bit cell usage statistics
[08/01 11:25:51    210s] 
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] ============================================================
[08/01 11:25:51    210s] Sequential Multibit cells usage statistics
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] 
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] Total 0
[08/01 11:25:51    210s] ============================================================
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] Category            Num of Insts Rejected     Reasons
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:51    210s] ------------------------------------------------------------
[08/01 11:25:52    211s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:25:52    211s] UM:         210.99           1847                                      place_design
[08/01 11:25:52    211s] VSMManager cleared!
[08/01 11:25:52    211s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:55.2/0:01:58.0 (1.0), totSession cpu/real = 0:03:31.0/0:30:45.4 (0.1), mem = 2972.9M
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] =============================================================================================
[08/01 11:25:52    211s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[08/01 11:25:52    211s] =============================================================================================
[08/01 11:25:52    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:25:52    211s] ---------------------------------------------------------------------------------------------
[08/01 11:25:52    211s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:25:52    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:25:52    211s] [ TimingUpdate           ]      3   0:00:01.0  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:25:52    211s] [ MISC                   ]          0:01:57.0  (  99.1 % )     0:01:57.0 /  0:01:54.2    1.0
[08/01 11:25:52    211s] ---------------------------------------------------------------------------------------------
[08/01 11:25:52    211s]  GlobalPlace #1 TOTAL               0:01:58.0  ( 100.0 % )     0:01:58.0 /  0:01:55.2    1.0
[08/01 11:25:52    211s] ---------------------------------------------------------------------------------------------
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] Enable CTE adjustment.
[08/01 11:25:52    211s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2193.9M, totSessionCpu=0:03:31 **
[08/01 11:25:52    211s] **WARN: (IMPOPT-576):	324 nets have unplaced terms. 
[08/01 11:25:52    211s] GigaOpt running with 1 threads.
[08/01 11:25:52    211s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.0/0:30:45.4 (0.1), mem = 2972.9M
[08/01 11:25:52    211s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 11:25:52    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2972.9M, EPOCH TIME: 1754072752.130566
[08/01 11:25:52    211s] Processing tracks to init pin-track alignment.
[08/01 11:25:52    211s] z: 2, totalTracks: 1
[08/01 11:25:52    211s] z: 4, totalTracks: 1
[08/01 11:25:52    211s] z: 6, totalTracks: 1
[08/01 11:25:52    211s] z: 8, totalTracks: 1
[08/01 11:25:52    211s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:25:52    211s] All LLGs are deleted
[08/01 11:25:52    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2972.9M, EPOCH TIME: 1754072752.140946
[08/01 11:25:52    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2972.9M, EPOCH TIME: 1754072752.140995
[08/01 11:25:52    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2972.9M, EPOCH TIME: 1754072752.148609
[08/01 11:25:52    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2972.9M, EPOCH TIME: 1754072752.149352
[08/01 11:25:52    211s] Max number of tech site patterns supported in site array is 256.
[08/01 11:25:52    211s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:25:52    211s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2972.9M, EPOCH TIME: 1754072752.153057
[08/01 11:25:52    211s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:25:52    211s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:25:52    211s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.009, MEM:2972.9M, EPOCH TIME: 1754072752.162436
[08/01 11:25:52    211s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:25:52    211s] SiteArray: use 2,723,840 bytes
[08/01 11:25:52    211s] SiteArray: current memory after site array memory allocation 2972.9M
[08/01 11:25:52    211s] SiteArray: FP blocked sites are writable
[08/01 11:25:52    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:25:52    211s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2972.9M, EPOCH TIME: 1754072752.169179
[08/01 11:25:52    211s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.031, REAL:0.031, MEM:2972.9M, EPOCH TIME: 1754072752.200141
[08/01 11:25:52    211s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:25:52    211s] Atter site array init, number of instance map data is 0.
[08/01 11:25:52    211s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.055, REAL:0.055, MEM:2972.9M, EPOCH TIME: 1754072752.204681
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:25:52    211s] OPERPROF:     Starting CMU at level 3, MEM:2972.9M, EPOCH TIME: 1754072752.207191
[08/01 11:25:52    211s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2972.9M, EPOCH TIME: 1754072752.208181
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:25:52    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.062, MEM:2972.9M, EPOCH TIME: 1754072752.210319
[08/01 11:25:52    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2972.9M, EPOCH TIME: 1754072752.210349
[08/01 11:25:52    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2972.9M, EPOCH TIME: 1754072752.210745
[08/01 11:25:52    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2972.9MB).
[08/01 11:25:52    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:2972.9M, EPOCH TIME: 1754072752.219372
[08/01 11:25:52    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2972.9M, EPOCH TIME: 1754072752.219412
[08/01 11:25:52    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.075, REAL:0.075, MEM:2972.9M, EPOCH TIME: 1754072752.294508
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] Trim Metal Layers:
[08/01 11:25:52    211s] LayerId::1 widthSet size::1
[08/01 11:25:52    211s] LayerId::2 widthSet size::1
[08/01 11:25:52    211s] LayerId::3 widthSet size::1
[08/01 11:25:52    211s] LayerId::4 widthSet size::1
[08/01 11:25:52    211s] LayerId::5 widthSet size::1
[08/01 11:25:52    211s] LayerId::6 widthSet size::1
[08/01 11:25:52    211s] LayerId::7 widthSet size::1
[08/01 11:25:52    211s] LayerId::8 widthSet size::1
[08/01 11:25:52    211s] LayerId::9 widthSet size::1
[08/01 11:25:52    211s] LayerId::10 widthSet size::1
[08/01 11:25:52    211s] eee: pegSigSF::1.070000
[08/01 11:25:52    211s] Updating RC grid for preRoute extraction ...
[08/01 11:25:52    211s] Initializing multi-corner resistance tables ...
[08/01 11:25:52    211s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:25:52    211s] eee: l::2 avDens::0.171009 usedTrk::9614.301774 availTrk::56221.052632 sigTrk::9614.301774
[08/01 11:25:52    211s] eee: l::3 avDens::0.220006 usedTrk::16764.458210 availTrk::76200.000000 sigTrk::16764.458210
[08/01 11:25:52    211s] eee: l::4 avDens::0.203654 usedTrk::7637.020351 availTrk::37500.000000 sigTrk::7637.020351
[08/01 11:25:52    211s] eee: l::5 avDens::0.075243 usedTrk::2610.945359 availTrk::34700.000000 sigTrk::2610.945359
[08/01 11:25:52    211s] eee: l::6 avDens::0.094658 usedTrk::3194.695713 availTrk::33750.000000 sigTrk::3194.695713
[08/01 11:25:52    211s] eee: l::7 avDens::0.009132 usedTrk::12.023214 availTrk::1316.666667 sigTrk::12.023214
[08/01 11:25:52    211s] eee: l::8 avDens::0.042757 usedTrk::44.895000 availTrk::1050.000000 sigTrk::44.895000
[08/01 11:25:52    211s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:25:52    211s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:25:52    211s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:25:52    211s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254752 uaWl=1.000000 uaWlH=0.338519 aWlH=0.000000 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] Creating Lib Analyzer ...
[08/01 11:25:52    211s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:25:52    211s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:25:52    211s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:25:52    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=2978.9M
[08/01 11:25:52    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=2978.9M
[08/01 11:25:52    211s] Creating Lib Analyzer, finished. 
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:25:52    211s] Type 'man IMPOPT-665' for more detail.
[08/01 11:25:52    211s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 11:25:52    211s] To increase the message display limit, refer to the product command reference manual.
[08/01 11:25:52    211s] AAE DB initialization (MEM=2950.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/01 11:25:52    211s] #optDebug: fT-S <1 2 3 1 0>
[08/01 11:25:52    211s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/01 11:25:52    211s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/01 11:25:52    211s] **opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 2181.3M, totSessionCpu=0:03:32 **
[08/01 11:25:52    211s] *** opt_design -pre_cts ***
[08/01 11:25:52    211s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 11:25:52    211s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 11:25:52    211s] Hold Target Slack: user slack 0
[08/01 11:25:52    211s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/01 11:25:52    211s] Type 'man IMPOPT-3195' for more detail.
[08/01 11:25:52    211s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2938.3M, EPOCH TIME: 1754072752.803712
[08/01 11:25:52    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:25:52    211s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2938.3M, EPOCH TIME: 1754072752.816973
[08/01 11:25:52    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:52    211s] Multi-VT timing optimization disabled based on library information.
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:25:52    211s] Deleting Lib Analyzer.
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Deleting Cell Server End ...
[08/01 11:25:52    211s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:25:52    211s] Summary for sequential cells identification: 
[08/01 11:25:52    211s]   Identified SBFF number: 16
[08/01 11:25:52    211s]   Identified MBFF number: 0
[08/01 11:25:52    211s]   Identified SB Latch number: 0
[08/01 11:25:52    211s]   Identified MB Latch number: 0
[08/01 11:25:52    211s]   Not identified SBFF number: 0
[08/01 11:25:52    211s]   Not identified MBFF number: 0
[08/01 11:25:52    211s]   Not identified SB Latch number: 0
[08/01 11:25:52    211s]   Not identified MB Latch number: 0
[08/01 11:25:52    211s]   Number of sequential cells which are not FFs: 13
[08/01 11:25:52    211s]  Visiting view : nangate_view_setup
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:25:52    211s]  Visiting view : nangate_view_hold
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:25:52    211s] TLC MultiMap info (StdDelay):
[08/01 11:25:52    211s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:25:52    211s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:25:52    211s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:25:52    211s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:25:52    211s]  Setting StdDelay to: 8.5ps
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Deleting Cell Server End ...
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] Creating Lib Analyzer ...
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:25:52    211s] Summary for sequential cells identification: 
[08/01 11:25:52    211s]   Identified SBFF number: 16
[08/01 11:25:52    211s]   Identified MBFF number: 0
[08/01 11:25:52    211s]   Identified SB Latch number: 0
[08/01 11:25:52    211s]   Identified MB Latch number: 0
[08/01 11:25:52    211s]   Not identified SBFF number: 0
[08/01 11:25:52    211s]   Not identified MBFF number: 0
[08/01 11:25:52    211s]   Not identified SB Latch number: 0
[08/01 11:25:52    211s]   Not identified MB Latch number: 0
[08/01 11:25:52    211s]   Number of sequential cells which are not FFs: 13
[08/01 11:25:52    211s]  Visiting view : nangate_view_setup
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:25:52    211s]  Visiting view : nangate_view_hold
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:25:52    211s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:25:52    211s] TLC MultiMap info (StdDelay):
[08/01 11:25:52    211s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:25:52    211s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:25:52    211s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:25:52    211s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:25:52    211s]  Setting StdDelay to: 8.5ps
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:25:52    211s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:25:52    211s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:25:52    211s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:25:52    211s] 
[08/01 11:25:52    211s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:25:53    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=2938.3M
[08/01 11:25:53    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=2938.3M
[08/01 11:25:53    211s] Creating Lib Analyzer, finished. 
[08/01 11:25:53    211s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2938.3M, EPOCH TIME: 1754072753.023238
[08/01 11:25:53    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:53    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:53    211s] All LLGs are deleted
[08/01 11:25:53    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:53    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:53    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2938.3M, EPOCH TIME: 1754072753.023279
[08/01 11:25:53    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2938.3M, EPOCH TIME: 1754072753.023302
[08/01 11:25:53    211s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2938.3M, EPOCH TIME: 1754072753.023393
[08/01 11:25:53    211s] {MMLU 0 0 56990}
[08/01 11:25:53    211s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=2938.3M
[08/01 11:25:53    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=2938.3M
[08/01 11:25:53    212s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2938.33 MB )
[08/01 11:25:53    212s] (I)      ==================== Layers =====================
[08/01 11:25:53    212s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:53    212s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:25:53    212s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:53    212s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:25:53    212s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:25:53    212s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:53    212s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:25:53    212s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:25:53    212s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:25:53    212s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:25:53    212s] (I)      Started Import and model ( Curr Mem: 2938.33 MB )
[08/01 11:25:53    212s] (I)      Default pattern map key = top_default.
[08/01 11:25:53    212s] (I)      Number of ignored instance 0
[08/01 11:25:53    212s] (I)      Number of inbound cells 0
[08/01 11:25:53    212s] (I)      Number of opened ILM blockages 0
[08/01 11:25:53    212s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 11:25:53    212s] (I)      numMoveCells=46354, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 11:25:53    212s] (I)      cell height: 2800, count: 46354
[08/01 11:25:53    212s] (I)      Number of nets = 56738 ( 252 ignored )
[08/01 11:25:53    212s] (I)      Read rows... (mem=2968.7M)
[08/01 11:25:53    212s] (I)      Done Read rows (cpu=0.000s, mem=2968.7M)
[08/01 11:25:53    212s] (I)      Identified Clock instances: Flop 5575, Clock buffer/inverter 0, Gate 0, Logic 0
[08/01 11:25:53    212s] (I)      Read module constraints... (mem=2968.7M)
[08/01 11:25:53    212s] (I)      Done Read module constraints (cpu=0.000s, mem=2968.7M)
[08/01 11:25:53    212s] (I)      == Non-default Options ==
[08/01 11:25:53    212s] (I)      Maximum routing layer                              : 10
[08/01 11:25:53    212s] (I)      Buffering-aware routing                            : true
[08/01 11:25:53    212s] (I)      Spread congestion away from blockages              : true
[08/01 11:25:53    212s] (I)      Number of threads                                  : 1
[08/01 11:25:53    212s] (I)      Overflow penalty cost                              : 10
[08/01 11:25:53    212s] (I)      Punch through distance                             : 3946.430000
[08/01 11:25:53    212s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:25:53    212s] (I)      Method to set GCell size                           : row
[08/01 11:25:53    212s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:25:53    212s] (I)      Use row-based GCell size
[08/01 11:25:53    212s] (I)      Use row-based GCell align
[08/01 11:25:53    212s] (I)      layer 0 area = 0
[08/01 11:25:53    212s] (I)      layer 1 area = 0
[08/01 11:25:53    212s] (I)      layer 2 area = 0
[08/01 11:25:53    212s] (I)      layer 3 area = 0
[08/01 11:25:53    212s] (I)      layer 4 area = 0
[08/01 11:25:53    212s] (I)      layer 5 area = 0
[08/01 11:25:53    212s] (I)      layer 6 area = 0
[08/01 11:25:53    212s] (I)      layer 7 area = 0
[08/01 11:25:53    212s] (I)      layer 8 area = 0
[08/01 11:25:53    212s] (I)      layer 9 area = 0
[08/01 11:25:53    212s] (I)      GCell unit size   : 2800
[08/01 11:25:53    212s] (I)      GCell multiplier  : 1
[08/01 11:25:53    212s] (I)      GCell row height  : 2800
[08/01 11:25:53    212s] (I)      Actual row height : 2800
[08/01 11:25:53    212s] (I)      GCell align ref   : 20140 20160
[08/01 11:25:53    212s] [NR-eGR] Track table information for default rule: 
[08/01 11:25:53    212s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:25:53    212s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:25:53    212s] (I)      ============== Default via ===============
[08/01 11:25:53    212s] (I)      +---+------------------+-----------------+
[08/01 11:25:53    212s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:25:53    212s] (I)      +---+------------------+-----------------+
[08/01 11:25:53    212s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:25:53    212s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:25:53    212s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:25:53    212s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:25:53    212s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:25:53    212s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:25:53    212s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:25:53    212s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:25:53    212s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:25:53    212s] (I)      +---+------------------+-----------------+
[08/01 11:25:53    212s] [NR-eGR] Read 81886 PG shapes
[08/01 11:25:53    212s] [NR-eGR] Read 0 clock shapes
[08/01 11:25:53    212s] [NR-eGR] Read 0 other shapes
[08/01 11:25:53    212s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:25:53    212s] [NR-eGR] #Instance Blockages : 0
[08/01 11:25:53    212s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:25:53    212s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:25:53    212s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:25:53    212s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:25:53    212s] [NR-eGR] #Other Blockages    : 0
[08/01 11:25:53    212s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:25:53    212s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:25:53    212s] [NR-eGR] Read 56738 nets ( ignored 0 )
[08/01 11:25:53    212s] (I)      early_global_route_priority property id does not exist.
[08/01 11:25:53    212s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:25:53    212s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:25:53    212s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:25:53    212s] (I)      Number of ignored nets                =      0
[08/01 11:25:53    212s] (I)      Number of connected nets              =      0
[08/01 11:25:53    212s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:25:53    212s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:25:53    212s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:25:53    212s] (I)      Constructing bin map
[08/01 11:25:53    212s] (I)      Initialize bin information with width=5600 height=5600
[08/01 11:25:53    212s] (I)      Done constructing bin map
[08/01 11:25:53    212s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:25:53    212s] (I)      Ndr track 0 does not exist
[08/01 11:25:53    212s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:25:53    212s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:25:53    212s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:25:53    212s] (I)      Site width          :   380  (dbu)
[08/01 11:25:53    212s] (I)      Row height          :  2800  (dbu)
[08/01 11:25:53    212s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:25:53    212s] (I)      GCell width         :  2800  (dbu)
[08/01 11:25:53    212s] (I)      GCell height        :  2800  (dbu)
[08/01 11:25:53    212s] (I)      Grid                :   281   281    10
[08/01 11:25:53    212s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:25:53    212s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:25:53    212s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:25:53    212s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:53    212s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:25:53    212s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:25:53    212s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:25:53    212s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:25:53    212s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:25:53    212s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:25:53    212s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:25:53    212s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:25:53    212s] (I)      --------------------------------------------------------
[08/01 11:25:53    212s] 
[08/01 11:25:53    212s] [NR-eGR] ============ Routing rule table ============
[08/01 11:25:53    212s] [NR-eGR] Rule id: 0  Nets: 56738
[08/01 11:25:53    212s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:25:53    212s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:25:53    212s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:25:53    212s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:53    212s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:25:53    212s] [NR-eGR] ========================================
[08/01 11:25:53    212s] [NR-eGR] 
[08/01 11:25:53    212s] (I)      =============== Blocked Tracks ===============
[08/01 11:25:53    212s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:53    212s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:25:53    212s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:53    212s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:25:53    212s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:25:53    212s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:25:53    212s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:25:53    212s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:25:53    212s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:25:53    212s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:25:53    212s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:25:53    212s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:25:53    212s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:25:53    212s] (I)      +-------+---------+----------+---------------+
[08/01 11:25:53    212s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2982.56 MB )
[08/01 11:25:53    212s] (I)      Reset routing kernel
[08/01 11:25:53    212s] (I)      Started Global Routing ( Curr Mem: 2982.56 MB )
[08/01 11:25:53    212s] (I)      totalPins=188938  totalGlobalPin=176824 (93.59%)
[08/01 11:25:53    212s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:25:53    212s] (I)      #blocked areas for congestion spreading : 0
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] (I)      ============  Phase 1a Route ============
[08/01 11:25:53    212s] [NR-eGR] Layer group 1: route 56738 net(s) in layer range [2, 10]
[08/01 11:25:53    212s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/01 11:25:53    212s] (I)      Usage: 370081 = (187897 H, 182184 V) = (14.58% H, 12.93% V) = (2.631e+05um H, 2.551e+05um V)
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] (I)      ============  Phase 1b Route ============
[08/01 11:25:53    212s] (I)      Usage: 370183 = (187969 H, 182214 V) = (14.58% H, 12.93% V) = (2.632e+05um H, 2.551e+05um V)
[08/01 11:25:53    212s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.182562e+05um
[08/01 11:25:53    212s] (I)      Congestion metric : 0.00%H 0.11%V, 0.11%HV
[08/01 11:25:53    212s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] (I)      ============  Phase 1c Route ============
[08/01 11:25:53    212s] (I)      Level2 Grid: 57 x 57
[08/01 11:25:53    212s] (I)      Usage: 370183 = (187969 H, 182214 V) = (14.58% H, 12.93% V) = (2.632e+05um H, 2.551e+05um V)
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] (I)      ============  Phase 1d Route ============
[08/01 11:25:53    212s] (I)      Usage: 370319 = (188091 H, 182228 V) = (14.59% H, 12.93% V) = (2.633e+05um H, 2.551e+05um V)
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] (I)      ============  Phase 1e Route ============
[08/01 11:25:53    212s] (I)      Usage: 370319 = (188091 H, 182228 V) = (14.59% H, 12.93% V) = (2.633e+05um H, 2.551e+05um V)
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] (I)      ============  Phase 1l Route ============
[08/01 11:25:53    212s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.184466e+05um
[08/01 11:25:53    212s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:25:53    212s] (I)      Layer  2:     548601    168778       536           0      579747    ( 0.00%) 
[08/01 11:25:53    212s] (I)      Layer  3:     766621    192107         3           0      786800    ( 0.00%) 
[08/01 11:25:53    212s] (I)      Layer  4:     368097     84042        72           0      393400    ( 0.00%) 
[08/01 11:25:53    212s] (I)      Layer  5:     372635     30384         1           0      393400    ( 0.00%) 
[08/01 11:25:53    212s] (I)      Layer  6:     359227     32974        13           0      393400    ( 0.00%) 
[08/01 11:25:53    212s] (I)      Layer  7:     107890       117         1       11407      119727    ( 8.70%) 
[08/01 11:25:53    212s] (I)      Layer  8:      96318       496         0       29803      101330    (22.73%) 
[08/01 11:25:53    212s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:25:53    212s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:25:53    212s] (I)      Total:       2706173    508898       626       99811     2843611    ( 3.39%) 
[08/01 11:25:53    212s] (I)      
[08/01 11:25:53    212s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:25:53    212s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:25:53    212s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:25:53    212s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 11:25:53    212s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:25:53    212s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR]  metal2 ( 2)       441( 0.56%)        10( 0.01%)   ( 0.57%) 
[08/01 11:25:53    212s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR]  metal4 ( 4)        63( 0.08%)         1( 0.00%)   ( 0.08%) 
[08/01 11:25:53    212s] [NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR]  metal6 ( 6)        12( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/01 11:25:53    212s] [NR-eGR]  metal7 ( 7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:25:53    212s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:25:53    212s] [NR-eGR]        Total       521( 0.08%)        11( 0.00%)   ( 0.09%) 
[08/01 11:25:53    212s] [NR-eGR] 
[08/01 11:25:53    212s] (I)      Finished Global Routing ( CPU: 0.48 sec, Real: 0.49 sec, Curr Mem: 2994.56 MB )
[08/01 11:25:53    212s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:25:53    212s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:25:53    212s] (I)      ============= Track Assignment ============
[08/01 11:25:53    212s] (I)      Started Track Assignment (1T) ( Curr Mem: 2994.56 MB )
[08/01 11:25:53    212s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:25:53    212s] (I)      Run Multi-thread track assignment
[08/01 11:25:54    213s] (I)      Finished Track Assignment (1T) ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2994.56 MB )
[08/01 11:25:54    213s] (I)      Started Export ( Curr Mem: 2994.56 MB )
[08/01 11:25:54    213s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:25:54    213s] [NR-eGR] -------------------------------------
[08/01 11:25:54    213s] [NR-eGR]  metal1   (1H)             0  188938 
[08/01 11:25:54    213s] [NR-eGR]  metal2   (2V)        134768  233645 
[08/01 11:25:54    213s] [NR-eGR]  metal3   (3H)        236662   74831 
[08/01 11:25:54    213s] [NR-eGR]  metal4   (4V)        107788   10117 
[08/01 11:25:54    213s] [NR-eGR]  metal5   (5H)         38868    8209 
[08/01 11:25:54    213s] [NR-eGR]  metal6   (6V)         46578     146 
[08/01 11:25:54    213s] [NR-eGR]  metal7   (7H)           128      60 
[08/01 11:25:54    213s] [NR-eGR]  metal8   (8V)           697       0 
[08/01 11:25:54    213s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:25:54    213s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:25:54    213s] [NR-eGR] -------------------------------------
[08/01 11:25:54    213s] [NR-eGR]           Total       565490  515946 
[08/01 11:25:54    213s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:25:54    213s] [NR-eGR] Total half perimeter of net bounding box: 492422um
[08/01 11:25:54    213s] [NR-eGR] Total length: 565490um, number of vias: 515946
[08/01 11:25:54    213s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:25:54    213s] [NR-eGR] Total eGR-routed clock nets wire length: 18824um, number of vias: 17644
[08/01 11:25:54    213s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:25:54    213s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2994.56 MB )
[08/01 11:25:54    213s] (I)      ========================================== Runtime Summary ===========================================
[08/01 11:25:54    213s] (I)       Step                                                     %      Start [08/01 11:25:54    213s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.39 sec, Curr Mem: 2994.56 MB )
    Finish      Real       CPU 
[08/01 11:25:54    213s] (I)      ------------------------------------------------------------------------------------------------------
[08/01 11:25:54    213s] (I)       Early Global Route kernel                          100.00%  66.36 sec  67.75 sec  1.39 sec  1.37 sec 
[08/01 11:25:54    213s] (I)       +-Import and model                                  14.02%  66.37 sec  66.56 sec  0.19 sec  0.19 sec 
[08/01 11:25:54    213s] (I)       | +-Create place DB                                  6.92%  66.37 sec  66.46 sec  0.10 sec  0.10 sec 
[08/01 11:25:54    213s] (I)       | | +-Import place data                              6.91%  66.37 sec  66.46 sec  0.10 sec  0.10 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read instances and placement                 1.42%  66.37 sec  66.39 sec  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read nets                                    4.52%  66.39 sec  66.45 sec  0.06 sec  0.06 sec 
[08/01 11:25:54    213s] (I)       | +-Create route DB                                  5.69%  66.46 sec  66.54 sec  0.08 sec  0.07 sec 
[08/01 11:25:54    213s] (I)       | | +-Import route data (1T)                         5.67%  66.46 sec  66.54 sec  0.08 sec  0.07 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read blockages ( Layer 2-10 )                1.05%  66.48 sec  66.49 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read routing blockages                     0.00%  66.48 sec  66.48 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read instance blockages                    0.34%  66.48 sec  66.48 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read PG blockages                          0.43%  66.48 sec  66.49 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read clock blockages                       0.03%  66.49 sec  66.49 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read other blockages                       0.03%  66.49 sec  66.49 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read halo blockages                        0.03%  66.49 sec  66.49 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Read boundary cut boxes                    0.00%  66.49 sec  66.49 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read blackboxes                              0.00%  66.49 sec  66.49 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read prerouted                               0.10%  66.49 sec  66.49 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read unlegalized nets                        0.28%  66.49 sec  66.50 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Read nets                                    0.73%  66.50 sec  66.51 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | | +-Set up via pillars                           0.05%  66.51 sec  66.51 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Initialize 3D grid graph                     0.10%  66.52 sec  66.52 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Model blockage capacity                      1.45%  66.52 sec  66.54 sec  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Initialize 3D capacity                     1.32%  66.52 sec  66.54 sec  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)       | +-Read aux data                                    0.45%  66.54 sec  66.55 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | +-Others data preparation                          0.20%  66.55 sec  66.55 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | +-Create route kernel                              0.49%  66.55 sec  66.56 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       +-Global Routing                                    35.00%  66.56 sec  67.05 sec  0.49 sec  0.48 sec 
[08/01 11:25:54    213s] (I)       | +-Initialization                                   1.10%  66.56 sec  66.58 sec  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)       | +-Net group 1                                     32.30%  66.58 sec  67.02 sec  0.45 sec  0.45 sec 
[08/01 11:25:54    213s] (I)       | | +-Generate topology                              3.35%  66.58 sec  66.62 sec  0.05 sec  0.05 sec 
[08/01 11:25:54    213s] (I)       | | +-Phase 1a                                       6.68%  66.63 sec  66.72 sec  0.09 sec  0.09 sec 
[08/01 11:25:54    213s] (I)       | | | +-Pattern routing (1T)                         4.75%  66.63 sec  66.70 sec  0.07 sec  0.07 sec 
[08/01 11:25:54    213s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.86%  66.70 sec  66.71 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | | +-Add via demand to 2D                         1.01%  66.71 sec  66.72 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | +-Phase 1b                                       1.50%  66.72 sec  66.74 sec  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)       | | | +-Monotonic routing (1T)                       1.47%  66.72 sec  66.74 sec  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)       | | +-Phase 1c                                       0.40%  66.74 sec  66.75 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | | +-Two level Routing                            0.39%  66.74 sec  66.75 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Two Level Routing (Regular)                0.21%  66.75 sec  66.75 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Two Level Routing (Strong)                 0.08%  66.75 sec  66.75 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.07%  66.75 sec  66.75 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | +-Phase 1d                                       6.75%  66.75 sec  66.84 sec  0.09 sec  0.09 sec 
[08/01 11:25:54    213s] (I)       | | | +-Detoured routing (1T)                        6.75%  66.75 sec  66.84 sec  0.09 sec  0.09 sec 
[08/01 11:25:54    213s] (I)       | | +-Phase 1e                                       0.10%  66.84 sec  66.85 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | +-Route legalization                           0.09%  66.84 sec  66.85 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | | | +-Legalize Reach Aware Violations            0.08%  66.84 sec  66.85 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | | +-Phase 1l                                      12.92%  66.85 sec  67.02 sec  0.18 sec  0.18 sec 
[08/01 11:25:54    213s] (I)       | | | +-Layer assignment (1T)                       12.68%  66.85 sec  67.02 sec  0.18 sec  0.18 sec 
[08/01 11:25:54    213s] (I)       | +-Clean cong LA                                    0.00%  67.02 sec  67.02 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       +-Export 3D cong map                                 0.80%  67.05 sec  67.06 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       | +-Export 2D cong map                               0.07%  67.06 sec  67.06 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       +-Extract Global 3D Wires                            0.45%  67.06 sec  67.07 sec  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)       +-Track Assignment (1T)                             29.69%  67.07 sec  67.48 sec  0.41 sec  0.41 sec 
[08/01 11:25:54    213s] (I)       | +-Initialization                                   0.13%  67.07 sec  67.07 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       | +-Track Assignment Kernel                         28.98%  67.07 sec  67.47 sec  0.40 sec  0.40 sec 
[08/01 11:25:54    213s] (I)       | +-Free Memory                                      0.01%  67.48 sec  67.48 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       +-Export                                            19.36%  67.48 sec  67.75 sec  0.27 sec  0.27 sec 
[08/01 11:25:54    213s] (I)       | +-Export DB wires                                 10.48%  67.48 sec  67.62 sec  0.15 sec  0.14 sec 
[08/01 11:25:54    213s] (I)       | | +-Export all nets                                7.93%  67.48 sec  67.59 sec  0.11 sec  0.11 sec 
[08/01 11:25:54    213s] (I)       | | +-Set wire vias                                  2.06%  67.59 sec  67.62 sec  0.03 sec  0.03 sec 
[08/01 11:25:54    213s] (I)       | +-Report wirelength                                3.54%  67.62 sec  67.67 sec  0.05 sec  0.05 sec 
[08/01 11:25:54    213s] (I)       | +-Update net boxes                                 5.32%  67.67 sec  67.75 sec  0.07 sec  0.07 sec 
[08/01 11:25:54    213s] (I)       | +-Update timing                                    0.00%  67.75 sec  67.75 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)       +-Postprocess design                                 0.00%  67.75 sec  67.75 sec  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)      ========================== Summary by functions ==========================
[08/01 11:25:54    213s] (I)       Lv  Step                                           %      Real       CPU 
[08/01 11:25:54    213s] (I)      --------------------------------------------------------------------------
[08/01 11:25:54    213s] (I)        0  Early Global Route kernel                100.00%  1.39 sec  1.37 sec 
[08/01 11:25:54    213s] (I)        1  Global Routing                            35.00%  0.49 sec  0.48 sec 
[08/01 11:25:54    213s] (I)        1  Track Assignment (1T)                     29.69%  0.41 sec  0.41 sec 
[08/01 11:25:54    213s] (I)        1  Export                                    19.36%  0.27 sec  0.27 sec 
[08/01 11:25:54    213s] (I)        1  Import and model                          14.02%  0.19 sec  0.19 sec 
[08/01 11:25:54    213s] (I)        1  Export 3D cong map                         0.80%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        1  Extract Global 3D Wires                    0.45%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        1  Postprocess design                         0.00%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        2  Net group 1                               32.30%  0.45 sec  0.45 sec 
[08/01 11:25:54    213s] (I)        2  Track Assignment Kernel                   28.98%  0.40 sec  0.40 sec 
[08/01 11:25:54    213s] (I)        2  Export DB wires                           10.48%  0.15 sec  0.14 sec 
[08/01 11:25:54    213s] (I)        2  Create place DB                            6.92%  0.10 sec  0.10 sec 
[08/01 11:25:54    213s] (I)        2  Create route DB                            5.69%  0.08 sec  0.07 sec 
[08/01 11:25:54    213s] (I)        2  Update net boxes                           5.32%  0.07 sec  0.07 sec 
[08/01 11:25:54    213s] (I)        2  Report wirelength                          3.54%  0.05 sec  0.05 sec 
[08/01 11:25:54    213s] (I)        2  Initialization                             1.23%  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)        2  Create route kernel                        0.49%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        2  Read aux data                              0.45%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        2  Others data preparation                    0.20%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        2  Export 2D cong map                         0.07%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        3  Phase 1l                                  12.92%  0.18 sec  0.18 sec 
[08/01 11:25:54    213s] (I)        3  Export all nets                            7.93%  0.11 sec  0.11 sec 
[08/01 11:25:54    213s] (I)        3  Import place data                          6.91%  0.10 sec  0.10 sec 
[08/01 11:25:54    213s] (I)        3  Phase 1d                                   6.75%  0.09 sec  0.09 sec 
[08/01 11:25:54    213s] (I)        3  Phase 1a                                   6.68%  0.09 sec  0.09 sec 
[08/01 11:25:54    213s] (I)        3  Import route data (1T)                     5.67%  0.08 sec  0.07 sec 
[08/01 11:25:54    213s] (I)        3  Generate topology                          3.35%  0.05 sec  0.05 sec 
[08/01 11:25:54    213s] (I)        3  Set wire vias                              2.06%  0.03 sec  0.03 sec 
[08/01 11:25:54    213s] (I)        3  Phase 1b                                   1.50%  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)        3  Phase 1c                                   0.40%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        3  Phase 1e                                   0.10%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        4  Layer assignment (1T)                     12.68%  0.18 sec  0.18 sec 
[08/01 11:25:54    213s] (I)        4  Detoured routing (1T)                      6.75%  0.09 sec  0.09 sec 
[08/01 11:25:54    213s] (I)        4  Read nets                                  5.25%  0.07 sec  0.07 sec 
[08/01 11:25:54    213s] (I)        4  Pattern routing (1T)                       4.75%  0.07 sec  0.07 sec 
[08/01 11:25:54    213s] (I)        4  Monotonic routing (1T)                     1.47%  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)        4  Model blockage capacity                    1.45%  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)        4  Read instances and placement               1.42%  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)        4  Read blockages ( Layer 2-10 )              1.05%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        4  Add via demand to 2D                       1.01%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        4  Pattern Routing Avoiding Blockages         0.86%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        4  Two level Routing                          0.39%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        4  Read unlegalized nets                      0.28%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        4  Initialize 3D grid graph                   0.10%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        4  Read prerouted                             0.10%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        4  Route legalization                         0.09%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        4  Set up via pillars                         0.05%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Initialize 3D capacity                     1.32%  0.02 sec  0.02 sec 
[08/01 11:25:54    213s] (I)        5  Read PG blockages                          0.43%  0.01 sec  0.01 sec 
[08/01 11:25:54    213s] (I)        5  Read instance blockages                    0.34%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Two Level Routing (Regular)                0.21%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Legalize Reach Aware Violations            0.08%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Two Level Routing (Strong)                 0.08%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.07%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Read halo blockages                        0.03%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Read clock blockages                       0.03%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Read other blockages                       0.03%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[08/01 11:25:54    213s] Extraction called for design 'top' of instances=46354 and nets=56992 using extraction engine 'pre_route' .
[08/01 11:25:54    213s] pre_route RC Extraction called for design top.
[08/01 11:25:54    213s] RC Extraction called in multi-corner(1) mode.
[08/01 11:25:54    213s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:25:54    213s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:25:54    213s] RCMode: PreRoute
[08/01 11:25:54    213s]       RC Corner Indexes            0   
[08/01 11:25:54    213s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:25:54    213s] Resistance Scaling Factor    : 1.00000 
[08/01 11:25:54    213s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:25:54    213s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:25:54    213s] Shrink Factor                : 1.00000
[08/01 11:25:54    213s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:25:54    213s] 
[08/01 11:25:54    213s] Trim Metal Layers:
[08/01 11:25:54    213s] LayerId::1 widthSet size::1
[08/01 11:25:54    213s] LayerId::2 widthSet size::1
[08/01 11:25:54    213s] LayerId::3 widthSet size::1
[08/01 11:25:54    213s] LayerId::4 widthSet size::1
[08/01 11:25:54    213s] LayerId::5 widthSet size::1
[08/01 11:25:54    213s] LayerId::6 widthSet size::1
[08/01 11:25:54    213s] LayerId::7 widthSet size::1
[08/01 11:25:54    213s] LayerId::8 widthSet size::1
[08/01 11:25:54    213s] LayerId::9 widthSet size::1
[08/01 11:25:54    213s] LayerId::10 widthSet size::1
[08/01 11:25:54    213s] eee: pegSigSF::1.070000
[08/01 11:25:54    213s] Updating RC grid for preRoute extraction ...
[08/01 11:25:54    213s] Initializing multi-corner resistance tables ...
[08/01 11:25:54    213s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:25:54    213s] eee: l::2 avDens::0.171223 usedTrk::9626.309632 availTrk::56221.052632 sigTrk::9626.309632
[08/01 11:25:54    213s] eee: l::3 avDens::0.221552 usedTrk::16904.425005 availTrk::76300.000000 sigTrk::16904.425005
[08/01 11:25:54    213s] eee: l::4 avDens::0.204765 usedTrk::7699.166435 availTrk::37600.000000 sigTrk::7699.166435
[08/01 11:25:54    213s] eee: l::5 avDens::0.079550 usedTrk::2776.291429 availTrk::34900.000000 sigTrk::2776.291429
[08/01 11:25:54    213s] eee: l::6 avDens::0.099910 usedTrk::3327.005357 availTrk::33300.000000 sigTrk::3327.005357
[08/01 11:25:54    213s] eee: l::7 avDens::0.006676 usedTrk::9.124286 availTrk::1366.666667 sigTrk::9.124286
[08/01 11:25:54    213s] eee: l::8 avDens::0.045289 usedTrk::49.817500 availTrk::1100.000000 sigTrk::49.817500
[08/01 11:25:54    213s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:25:54    213s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:25:54    213s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:25:54    213s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255562 uaWl=1.000000 uaWlH=0.343171 aWlH=0.000000 lMod=0 pMax=0.863800 pMod=80 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[08/01 11:25:54    213s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2994.562M)
[08/01 11:25:54    213s] All LLGs are deleted
[08/01 11:25:54    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:54    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:54    213s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2994.6M, EPOCH TIME: 1754072754.786508
[08/01 11:25:54    213s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2994.6M, EPOCH TIME: 1754072754.786569
[08/01 11:25:54    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2994.6M, EPOCH TIME: 1754072754.794464
[08/01 11:25:54    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:54    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:54    213s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2994.6M, EPOCH TIME: 1754072754.795233
[08/01 11:25:54    213s] Max number of tech site patterns supported in site array is 256.
[08/01 11:25:54    213s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:25:54    213s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2994.6M, EPOCH TIME: 1754072754.799123
[08/01 11:25:54    213s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:25:54    213s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:25:54    213s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:2994.6M, EPOCH TIME: 1754072754.808465
[08/01 11:25:54    213s] Fast DP-INIT is on for default
[08/01 11:25:54    213s] Atter site array init, number of instance map data is 0.
[08/01 11:25:54    213s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2994.6M, EPOCH TIME: 1754072754.815123
[08/01 11:25:54    213s] 
[08/01 11:25:54    213s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:25:54    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2994.6M, EPOCH TIME: 1754072754.820436
[08/01 11:25:54    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:54    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:25:54    213s] Starting delay calculation for Setup views
[08/01 11:25:54    213s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:25:54    213s] #################################################################################
[08/01 11:25:54    213s] # Design Stage: PreRoute
[08/01 11:25:54    213s] # Design Name: top
[08/01 11:25:54    213s] # Design Mode: 45nm
[08/01 11:25:54    213s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:25:54    213s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:25:54    213s] # Signoff Settings: SI Off 
[08/01 11:25:54    213s] #################################################################################
[08/01 11:25:55    214s] Calculate delays in BcWc mode...
[08/01 11:25:55    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 2994.6M, InitMEM = 2994.6M)
[08/01 11:25:55    214s] Start delay calculation (fullDC) (1 T). (MEM=2994.56)
[08/01 11:25:56    215s] Start AAE Lib Loading. (MEM=3006.08)
[08/01 11:25:56    215s] End AAE Lib Loading. (MEM=3025.16 CPU=0:00:00.0 Real=0:00:00.0)
[08/01 11:25:56    215s] End AAE Lib Interpolated Model. (MEM=3025.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:25:56    215s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:26:00    219s] Total number of fetched objects 59517
[08/01 11:26:00    219s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:26:00    219s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:26:00    219s] End delay calculation. (MEM=3048.85 CPU=0:00:03.9 REAL=0:00:03.0)
[08/01 11:26:01    219s] *** CDM Built up (cpu=0:00:06.1  real=0:00:07.0  mem= 3048.9M) ***
[08/01 11:26:01    219s] End delay calculation (fullDC). (MEM=3048.85 CPU=0:00:05.0 REAL=0:00:06.0)
[08/01 11:26:01    220s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:03:41 mem=3040.9M)
[08/01 11:26:02    220s] 
[08/01 11:26:02    220s] ------------------------------------------------------------------
[08/01 11:26:02    220s]              Initial Summary
[08/01 11:26:02    220s] ------------------------------------------------------------------
[08/01 11:26:02    220s] 
[08/01 11:26:02    220s] Setup views included:
[08/01 11:26:02    220s]  nangate_view_setup 
[08/01 11:26:02    220s] 
[08/01 11:26:02    220s] +--------------------+---------+
[08/01 11:26:02    220s] |     Setup mode     |   all   |
[08/01 11:26:02    220s] +--------------------+---------+
[08/01 11:26:02    220s] |           WNS (ns):| -16.122 |
[08/01 11:26:02    220s] |           TNS (ns):|-53828.9 |
[08/01 11:26:02    220s] |    Violating Paths:|  5575   |
[08/01 11:26:02    220s] |          All Paths:|  11342  |
[08/01 11:26:02    220s] +--------------------+---------+
[08/01 11:26:02    220s] 
[08/01 11:26:02    220s] +----------------+-------------------------------+------------------+
[08/01 11:26:02    220s] |                |              Real             |       Total      |
[08/01 11:26:02    220s] |    DRVs        +------------------+------------+------------------|
[08/01 11:26:02    220s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:26:02    220s] +----------------+------------------+------------+------------------+
[08/01 11:26:02    220s] |   max_cap      |    102 (102)     |   -2.585   |    102 (102)     |
[08/01 11:26:02    220s] |   max_tran     |   3460 (14327)   |   -6.408   |   3460 (15316)   |
[08/01 11:26:02    220s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:26:02    220s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:26:02    220s] +----------------+------------------+------------+------------------+
[08/01 11:26:02    220s] 
[08/01 11:26:02    221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3056.9M, EPOCH TIME: 1754072762.114289
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:02    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3056.9M, EPOCH TIME: 1754072762.124362
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] Density: 69.725%
[08/01 11:26:02    221s] ------------------------------------------------------------------
[08/01 11:26:02    221s] **opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2246.6M, totSessionCpu=0:03:41 **
[08/01 11:26:02    221s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:03:41.0/0:30:55.4 (0.1), mem = 3006.9M
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] =============================================================================================
[08/01 11:26:02    221s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[08/01 11:26:02    221s] =============================================================================================
[08/01 11:26:02    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:02    221s] ---------------------------------------------------------------------------------------------
[08/01 11:26:02    221s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:02    221s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:07.4 /  0:00:07.4    1.0
[08/01 11:26:02    221s] [ DrvReport              ]      1   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:26:02    221s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:02    221s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:02    221s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:02    221s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:02    221s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (  13.9 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:26:02    221s] [ ExtractRC              ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:02    221s] [ TimingUpdate           ]      1   0:00:00.8  (   7.7 % )     0:00:06.8 /  0:00:06.8    1.0
[08/01 11:26:02    221s] [ FullDelayCalc          ]      1   0:00:06.1  (  60.5 % )     0:00:06.1 /  0:00:06.1    1.0
[08/01 11:26:02    221s] [ TimingReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:02    221s] [ MISC                   ]          0:00:00.6  (   6.4 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 11:26:02    221s] ---------------------------------------------------------------------------------------------
[08/01 11:26:02    221s]  InitOpt #1 TOTAL                   0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:10.0    1.0
[08/01 11:26:02    221s] ---------------------------------------------------------------------------------------------
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/01 11:26:02    221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:02    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=3006.9M
[08/01 11:26:02    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:3006.9M, EPOCH TIME: 1754072762.139479
[08/01 11:26:02    221s] Processing tracks to init pin-track alignment.
[08/01 11:26:02    221s] z: 2, totalTracks: 1
[08/01 11:26:02    221s] z: 4, totalTracks: 1
[08/01 11:26:02    221s] z: 6, totalTracks: 1
[08/01 11:26:02    221s] z: 8, totalTracks: 1
[08/01 11:26:02    221s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:02    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3006.9M, EPOCH TIME: 1754072762.154776
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:02    221s] OPERPROF:     Starting CMU at level 3, MEM:3006.9M, EPOCH TIME: 1754072762.162563
[08/01 11:26:02    221s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3006.9M, EPOCH TIME: 1754072762.163709
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:02    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3006.9M, EPOCH TIME: 1754072762.165844
[08/01 11:26:02    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3006.9M, EPOCH TIME: 1754072762.165878
[08/01 11:26:02    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3006.9M, EPOCH TIME: 1754072762.166232
[08/01 11:26:02    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3006.9MB).
[08/01 11:26:02    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:3006.9M, EPOCH TIME: 1754072762.169433
[08/01 11:26:02    221s] TotalInstCnt at PhyDesignMc Initialization: 46354
[08/01 11:26:02    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=3006.9M
[08/01 11:26:02    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3006.9M, EPOCH TIME: 1754072762.211781
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.096, REAL:0.097, MEM:3006.9M, EPOCH TIME: 1754072762.308514
[08/01 11:26:02    221s] TotalInstCnt at PhyDesignMc Destruction: 46354
[08/01 11:26:02    221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:02    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=3006.9M
[08/01 11:26:02    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:3006.9M, EPOCH TIME: 1754072762.308814
[08/01 11:26:02    221s] Processing tracks to init pin-track alignment.
[08/01 11:26:02    221s] z: 2, totalTracks: 1
[08/01 11:26:02    221s] z: 4, totalTracks: 1
[08/01 11:26:02    221s] z: 6, totalTracks: 1
[08/01 11:26:02    221s] z: 8, totalTracks: 1
[08/01 11:26:02    221s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:02    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3006.9M, EPOCH TIME: 1754072762.325022
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:02    221s] OPERPROF:     Starting CMU at level 3, MEM:3006.9M, EPOCH TIME: 1754072762.333169
[08/01 11:26:02    221s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3006.9M, EPOCH TIME: 1754072762.334290
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:02    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3006.9M, EPOCH TIME: 1754072762.336469
[08/01 11:26:02    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3006.9M, EPOCH TIME: 1754072762.336500
[08/01 11:26:02    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3006.9M, EPOCH TIME: 1754072762.336892
[08/01 11:26:02    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3006.9MB).
[08/01 11:26:02    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3006.9M, EPOCH TIME: 1754072762.339921
[08/01 11:26:02    221s] TotalInstCnt at PhyDesignMc Initialization: 46354
[08/01 11:26:02    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=3006.9M
[08/01 11:26:02    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3006.9M, EPOCH TIME: 1754072762.376145
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:02    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.085, REAL:0.085, MEM:3006.9M, EPOCH TIME: 1754072762.461593
[08/01 11:26:02    221s] TotalInstCnt at PhyDesignMc Destruction: 46354
[08/01 11:26:02    221s] *** Starting optimizing excluded clock nets MEM= 3006.9M) ***
[08/01 11:26:02    221s] *info: No excluded clock nets to be optimized.
[08/01 11:26:02    221s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3006.9M) ***
[08/01 11:26:02    221s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 11:26:02    221s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 11:26:02    221s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 11:26:02    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.1
[08/01 11:26:02    221s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:41.4/0:30:55.7 (0.1), mem = 3006.9M
[08/01 11:26:02    221s] ### Creating RouteCongInterface, started
[08/01 11:26:02    221s] ### Creating TopoMgr, started
[08/01 11:26:02    221s] ### Creating TopoMgr, finished
[08/01 11:26:02    221s] #optDebug: Start CG creation (mem=3006.9M)
[08/01 11:26:02    221s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/01 11:26:02    221s] (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgPrt (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgEgp (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgPbk (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgNrb(cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgObs (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgCon (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s]  ...processing cgPdm (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] #optDebug: {0, 1.000}
[08/01 11:26:02    221s] ### Creating RouteCongInterface, finished
[08/01 11:26:02    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.1
[08/01 11:26:02    221s] Updated routing constraints on 0 nets.
[08/01 11:26:02    221s] Bottom Preferred Layer:
[08/01 11:26:02    221s]     None
[08/01 11:26:02    221s] Via Pillar Rule:
[08/01 11:26:02    221s]     None
[08/01 11:26:02    221s] Finished writing unified metrics of routing constraints.
[08/01 11:26:02    221s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:41.6/0:30:56.0 (0.1), mem = 3185.0M
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] =============================================================================================
[08/01 11:26:02    221s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[08/01 11:26:02    221s] =============================================================================================
[08/01 11:26:02    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:02    221s] ---------------------------------------------------------------------------------------------
[08/01 11:26:02    221s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  88.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:02    221s] [ MISC                   ]          0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:26:02    221s] ---------------------------------------------------------------------------------------------
[08/01 11:26:02    221s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:02    221s] ---------------------------------------------------------------------------------------------
[08/01 11:26:02    221s] 
[08/01 11:26:02    221s] End: GigaOpt Route Type Constraints Refinement
[08/01 11:26:02    221s] The useful skew maximum allowed delay is: 0.3
[08/01 11:26:03    222s] Deleting Lib Analyzer.
[08/01 11:26:03    222s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:42.6/0:30:57.0 (0.1), mem = 3185.0M
[08/01 11:26:03    222s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:26:03    222s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=3185.0M
[08/01 11:26:03    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=3185.0M
[08/01 11:26:03    222s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:26:03    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.2
[08/01 11:26:03    222s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:03    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:43 mem=3185.0M
[08/01 11:26:03    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:3185.0M, EPOCH TIME: 1754072763.831248
[08/01 11:26:03    222s] Processing tracks to init pin-track alignment.
[08/01 11:26:03    222s] z: 2, totalTracks: 1
[08/01 11:26:03    222s] z: 4, totalTracks: 1
[08/01 11:26:03    222s] z: 6, totalTracks: 1
[08/01 11:26:03    222s] z: 8, totalTracks: 1
[08/01 11:26:03    222s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:03    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3185.0M, EPOCH TIME: 1754072763.849422
[08/01 11:26:03    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:03    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:03    222s] 
[08/01 11:26:03    222s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:03    222s] OPERPROF:     Starting CMU at level 3, MEM:3185.0M, EPOCH TIME: 1754072763.858593
[08/01 11:26:03    222s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3185.0M, EPOCH TIME: 1754072763.859737
[08/01 11:26:03    222s] 
[08/01 11:26:03    222s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:03    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3185.0M, EPOCH TIME: 1754072763.862066
[08/01 11:26:03    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3185.0M, EPOCH TIME: 1754072763.862098
[08/01 11:26:03    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3185.0M, EPOCH TIME: 1754072763.862531
[08/01 11:26:03    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3185.0MB).
[08/01 11:26:03    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3185.0M, EPOCH TIME: 1754072763.866032
[08/01 11:26:04    222s] TotalInstCnt at PhyDesignMc Initialization: 46354
[08/01 11:26:04    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:43 mem=3185.0M
[08/01 11:26:04    222s] 
[08/01 11:26:04    222s] Footprint cell information for calculating maxBufDist
[08/01 11:26:04    222s] *info: There are 9 candidate Buffer cells
[08/01 11:26:04    222s] *info: There are 6 candidate Inverter cells
[08/01 11:26:04    222s] 
[08/01 11:26:04    223s] #optDebug: Start CG creation (mem=3185.0M)
[08/01 11:26:04    223s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[08/01 11:26:04    223s] (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgPrt (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgEgp (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgPbk (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgNrb(cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgObs (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgCon (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s]  ...processing cgPdm (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3185.0M)
[08/01 11:26:04    223s] ### Creating RouteCongInterface, started
[08/01 11:26:04    223s] 
[08/01 11:26:04    223s] Creating Lib Analyzer ...
[08/01 11:26:04    223s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:26:04    223s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:26:04    223s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:26:04    223s] 
[08/01 11:26:04    223s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:26:04    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=3185.0M
[08/01 11:26:04    223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=3185.0M
[08/01 11:26:04    223s] Creating Lib Analyzer, finished. 
[08/01 11:26:04    223s] 
[08/01 11:26:04    223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:26:04    223s] 
[08/01 11:26:04    223s] #optDebug: {0, 1.000}
[08/01 11:26:04    223s] ### Creating RouteCongInterface, finished
[08/01 11:26:04    223s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:26:04    223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3204.1M, EPOCH TIME: 1754072764.554869
[08/01 11:26:04    223s] Found 0 hard placement blockage before merging.
[08/01 11:26:04    223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3204.1M, EPOCH TIME: 1754072764.555328
[08/01 11:26:04    223s] 
[08/01 11:26:04    223s] Netlist preparation processing... 
[08/01 11:26:04    223s] Removed 0 instance
[08/01 11:26:04    223s] *info: Marking 0 isolation instances dont touch
[08/01 11:26:04    223s] *info: Marking 0 level shifter instances dont touch
[08/01 11:26:04    223s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:26:04    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3201.0M, EPOCH TIME: 1754072764.662136
[08/01 11:26:04    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46354).
[08/01 11:26:04    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:04    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:04    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:04    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.099, REAL:0.100, MEM:3116.0M, EPOCH TIME: 1754072764.761922
[08/01 11:26:04    223s] TotalInstCnt at PhyDesignMc Destruction: 46354
[08/01 11:26:04    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.2
[08/01 11:26:04    223s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:43.6/0:30:58.0 (0.1), mem = 3116.0M
[08/01 11:26:04    223s] 
[08/01 11:26:04    223s] =============================================================================================
[08/01 11:26:04    223s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[08/01 11:26:04    223s] =============================================================================================
[08/01 11:26:04    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:04    223s] ---------------------------------------------------------------------------------------------
[08/01 11:26:04    223s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  16.3 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 11:26:04    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:04    223s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:04    223s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:04    223s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  13.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:04    223s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:04    223s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:04    223s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:04    223s] [ MISC                   ]          0:00:00.3  (  29.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:04    223s] ---------------------------------------------------------------------------------------------
[08/01 11:26:04    223s]  SimplifyNetlist #1 TOTAL           0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:26:04    223s] ---------------------------------------------------------------------------------------------
[08/01 11:26:04    223s] 
[08/01 11:26:05    224s] Deleting Lib Analyzer.
[08/01 11:26:05    224s] Begin: GigaOpt high fanout net optimization
[08/01 11:26:05    224s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 11:26:05    224s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 11:26:05    224s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:26:05    224s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:26:05    224s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:44.0/0:30:58.4 (0.1), mem = 3116.0M
[08/01 11:26:05    224s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:26:05    224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.3
[08/01 11:26:05    224s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:05    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=3116.0M
[08/01 11:26:05    224s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:26:05    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:3116.0M, EPOCH TIME: 1754072765.218877
[08/01 11:26:05    224s] Processing tracks to init pin-track alignment.
[08/01 11:26:05    224s] z: 2, totalTracks: 1
[08/01 11:26:05    224s] z: 4, totalTracks: 1
[08/01 11:26:05    224s] z: 6, totalTracks: 1
[08/01 11:26:05    224s] z: 8, totalTracks: 1
[08/01 11:26:05    224s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:05    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3116.0M, EPOCH TIME: 1754072765.239054
[08/01 11:26:05    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:05    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:05    224s] 
[08/01 11:26:05    224s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:05    224s] OPERPROF:     Starting CMU at level 3, MEM:3116.0M, EPOCH TIME: 1754072765.249969
[08/01 11:26:05    224s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3116.0M, EPOCH TIME: 1754072765.251222
[08/01 11:26:05    224s] 
[08/01 11:26:05    224s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:05    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:3116.0M, EPOCH TIME: 1754072765.253589
[08/01 11:26:05    224s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3116.0M, EPOCH TIME: 1754072765.253622
[08/01 11:26:05    224s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3116.0M, EPOCH TIME: 1754072765.254003
[08/01 11:26:05    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3116.0MB).
[08/01 11:26:05    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:3116.0M, EPOCH TIME: 1754072765.257398
[08/01 11:26:05    224s] TotalInstCnt at PhyDesignMc Initialization: 46354
[08/01 11:26:05    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=3116.0M
[08/01 11:26:05    224s] ### Creating RouteCongInterface, started
[08/01 11:26:05    224s] 
[08/01 11:26:05    224s] Creating Lib Analyzer ...
[08/01 11:26:05    224s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:26:05    224s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:26:05    224s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:26:05    224s] 
[08/01 11:26:05    224s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:26:05    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:44 mem=3116.0M
[08/01 11:26:05    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:44 mem=3116.0M
[08/01 11:26:05    224s] Creating Lib Analyzer, finished. 
[08/01 11:26:05    224s] 
[08/01 11:26:05    224s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:26:05    224s] 
[08/01 11:26:05    224s] #optDebug: {0, 1.000}
[08/01 11:26:05    224s] ### Creating RouteCongInterface, finished
[08/01 11:26:05    224s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:26:06    225s] Info: violation cost 11.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[08/01 11:26:06    225s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:26:06    225s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:26:06    225s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 11:26:06    225s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:26:06    225s] [GPS-DRV] All active and enabled setup views
[08/01 11:26:06    225s] [GPS-DRV]     nangate_view_setup
[08/01 11:26:06    225s] [GPS-DRV] maxTran off
[08/01 11:26:06    225s] [GPS-DRV] maxCap off
[08/01 11:26:06    225s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:26:06    225s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 11:26:06    225s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:26:06    225s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3173.2M, EPOCH TIME: 1754072766.348445
[08/01 11:26:06    225s] Found 0 hard placement blockage before merging.
[08/01 11:26:06    225s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3173.2M, EPOCH TIME: 1754072766.348918
[08/01 11:26:06    225s] +---------+---------+--------+----------+------------+--------+
[08/01 11:26:06    225s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[08/01 11:26:06    225s] +---------+---------+--------+----------+------------+--------+
[08/01 11:26:06    225s] |   69.72%|        -| -16.122|-53828.914|   0:00:00.0| 3173.2M|
[08/01 11:26:06    225s] Info: violation cost 11.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[08/01 11:26:09    228s] Info: violation cost 75.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 75.000000, glitch 0.000000)
[08/01 11:26:09    228s] |   69.90%|      168|  -4.972|-12142.677|   0:00:03.0| 3206.8M|
[08/01 11:26:09    228s] +---------+---------+--------+----------+------------+--------+
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=3206.8M) ***
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] ###############################################################################
[08/01 11:26:09    228s] #
[08/01 11:26:09    228s] #  Large fanout net report:  
[08/01 11:26:09    228s] #     - there are 4 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/01 11:26:09    228s] #     - current density: 69.90
[08/01 11:26:09    228s] #
[08/01 11:26:09    228s] #  List of high fanout nets:
[08/01 11:26:09    228s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:26:09    228s] #        Net(2):  FE_DBTN0_n55819: (fanouts = 192)
[08/01 11:26:09    228s] #        Net(3):  n55819: (fanouts = 153)
[08/01 11:26:09    228s] #        Net(4):  n31232: (fanouts = 85)
[08/01 11:26:09    228s] #
[08/01 11:26:09    228s] ###############################################################################
[08/01 11:26:09    228s] Bottom Preferred Layer:
[08/01 11:26:09    228s]     None
[08/01 11:26:09    228s] Via Pillar Rule:
[08/01 11:26:09    228s]     None
[08/01 11:26:09    228s] Finished writing unified metrics of routing constraints.
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] =======================================================================
[08/01 11:26:09    228s]                 Reasons for remaining drv violations
[08/01 11:26:09    228s] =======================================================================
[08/01 11:26:09    228s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] HFNFixing failure reasons
[08/01 11:26:09    228s] ------------------------------------------------
[08/01 11:26:09    228s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] *info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:26:09    228s] Total-nets :: 57158, Stn-nets :: 427, ratio :: 0.747052 %, Total-len 572505, Stn-len 43527.2
[08/01 11:26:09    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3187.7M, EPOCH TIME: 1754072769.217292
[08/01 11:26:09    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46522).
[08/01 11:26:09    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:09    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:09    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:09    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.114, REAL:0.114, MEM:3125.7M, EPOCH TIME: 1754072769.331379
[08/01 11:26:09    228s] TotalInstCnt at PhyDesignMc Destruction: 46522
[08/01 11:26:09    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.3
[08/01 11:26:09    228s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:48.2/0:31:02.6 (0.1), mem = 3125.7M
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] =============================================================================================
[08/01 11:26:09    228s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[08/01 11:26:09    228s] =============================================================================================
[08/01 11:26:09    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:09    228s] ---------------------------------------------------------------------------------------------
[08/01 11:26:09    228s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:09    228s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:09    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:09    228s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:09    228s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:09    228s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:09    228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:09    228s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:02.5 /  0:00:02.6    1.0
[08/01 11:26:09    228s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.5 /  0:00:02.5    1.0
[08/01 11:26:09    228s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:09    228s] [ OptEval                ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 11:26:09    228s] [ OptCommit              ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:26:09    228s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.5 % )     0:00:01.6 /  0:00:01.6    1.0
[08/01 11:26:09    228s] [ IncrDelayCalc          ]     21   0:00:01.4  (  34.5 % )     0:00:01.4 /  0:00:01.5    1.0
[08/01 11:26:09    228s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:26:09    228s] [ IncrTimingUpdate       ]      1   0:00:00.7  (  16.2 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 11:26:09    228s] [ MISC                   ]          0:00:00.9  (  21.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:26:09    228s] ---------------------------------------------------------------------------------------------
[08/01 11:26:09    228s]  DrvOpt #1 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[08/01 11:26:09    228s] ---------------------------------------------------------------------------------------------
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 11:26:09    228s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 11:26:09    228s] End: GigaOpt high fanout net optimization
[08/01 11:26:09    228s] Begin: GigaOpt DRV Optimization
[08/01 11:26:09    228s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:26:09    228s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:26:09    228s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:48.2/0:31:02.6 (0.1), mem = 3125.7M
[08/01 11:26:09    228s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:26:09    228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.4
[08/01 11:26:09    228s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:09    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=3125.7M
[08/01 11:26:09    228s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:26:09    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:3125.7M, EPOCH TIME: 1754072769.417963
[08/01 11:26:09    228s] Processing tracks to init pin-track alignment.
[08/01 11:26:09    228s] z: 2, totalTracks: 1
[08/01 11:26:09    228s] z: 4, totalTracks: 1
[08/01 11:26:09    228s] z: 6, totalTracks: 1
[08/01 11:26:09    228s] z: 8, totalTracks: 1
[08/01 11:26:09    228s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:09    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3125.7M, EPOCH TIME: 1754072769.436048
[08/01 11:26:09    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:09    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:09    228s] OPERPROF:     Starting CMU at level 3, MEM:3125.7M, EPOCH TIME: 1754072769.446528
[08/01 11:26:09    228s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3125.7M, EPOCH TIME: 1754072769.447826
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:09    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3125.7M, EPOCH TIME: 1754072769.450157
[08/01 11:26:09    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3125.7M, EPOCH TIME: 1754072769.450191
[08/01 11:26:09    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3125.7M, EPOCH TIME: 1754072769.450556
[08/01 11:26:09    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3125.7MB).
[08/01 11:26:09    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3125.7M, EPOCH TIME: 1754072769.454099
[08/01 11:26:09    228s] TotalInstCnt at PhyDesignMc Initialization: 46522
[08/01 11:26:09    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=3125.7M
[08/01 11:26:09    228s] ### Creating RouteCongInterface, started
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:26:09    228s] 
[08/01 11:26:09    228s] #optDebug: {0, 1.000}
[08/01 11:26:09    228s] ### Creating RouteCongInterface, finished
[08/01 11:26:09    228s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:26:10    229s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:26:10    229s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:26:10    229s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 11:26:10    229s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:26:10    229s] [GPS-DRV] All active and enabled setup views
[08/01 11:26:10    229s] [GPS-DRV]     nangate_view_setup
[08/01 11:26:10    229s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:26:10    229s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:26:10    229s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:26:10    229s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 11:26:10    229s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:26:10    229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3183.0M, EPOCH TIME: 1754072770.365795
[08/01 11:26:10    229s] Found 0 hard placement blockage before merging.
[08/01 11:26:10    229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3183.0M, EPOCH TIME: 1754072770.366271
[08/01 11:26:10    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:26:10    229s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 11:26:10    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:26:10    229s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 11:26:10    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:26:10    229s] Info: violation cost 14088.726562 (cap = 152.166153, tran = 13850.557617, len = 0.000000, fanout load = 0.000000, fanout count = 86.000000, glitch 0.000000)
[08/01 11:26:10    229s] |   320|  3321|    -2.95|   107|   107|    -0.79|     0|     0|     0|     0|    -4.97|-12142.68|       0|       0|       0| 69.90%|          |         |
[08/01 11:26:11    230s] Dumping Information for Job 18 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:26:11    230s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/01 11:26:11    230s]  
[08/01 11:26:12    231s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:26:12    231s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|  -684.04|      63|      12|      52| 69.97%| 0:00:02.0|  3206.6M|
[08/01 11:26:12    231s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:26:12    231s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|  -684.04|       0|       0|       0| 69.97%| 0:00:00.0|  3206.6M|
[08/01 11:26:12    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] ###############################################################################
[08/01 11:26:12    231s] #
[08/01 11:26:12    231s] #  Large fanout net report:  
[08/01 11:26:12    231s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/01 11:26:12    231s] #     - current density: 69.97
[08/01 11:26:12    231s] #
[08/01 11:26:12    231s] #  List of high fanout nets:
[08/01 11:26:12    231s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:26:12    231s] #        Net(2):  preload_data[7]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(3):  preload_data[6]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(4):  preload_data[5]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(5):  preload_data[4]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(6):  preload_data[3]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(7):  preload_data[2]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(8):  preload_data[1]: (fanouts = 168)
[08/01 11:26:12    231s] #        Net(9):  preload_data[0]: (fanouts = 168)
[08/01 11:26:12    231s] #
[08/01 11:26:12    231s] ###############################################################################
[08/01 11:26:12    231s] Bottom Preferred Layer:
[08/01 11:26:12    231s] +---------------+------------+----------+
[08/01 11:26:12    231s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:26:12    231s] +---------------+------------+----------+
[08/01 11:26:12    231s] | metal4 (z=4)  |          9 | default  |
[08/01 11:26:12    231s] +---------------+------------+----------+
[08/01 11:26:12    231s] Via Pillar Rule:
[08/01 11:26:12    231s]     None
[08/01 11:26:12    231s] Finished writing unified metrics of routing constraints.
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] =======================================================================
[08/01 11:26:12    231s]                 Reasons for remaining drv violations
[08/01 11:26:12    231s] =======================================================================
[08/01 11:26:12    231s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] MultiBuffering failure reasons
[08/01 11:26:12    231s] ------------------------------------------------
[08/01 11:26:12    231s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] *** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=3206.6M) ***
[08/01 11:26:12    231s] 
[08/01 11:26:12    231s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:26:12    231s] Total-nets :: 57233, Stn-nets :: 430, ratio :: 0.751315 %, Total-len 572385, Stn-len 44322.8
[08/01 11:26:12    231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3187.5M, EPOCH TIME: 1754072772.968920
[08/01 11:26:12    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46597).
[08/01 11:26:12    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:13    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:13    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:13    231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.103, REAL:0.103, MEM:3125.5M, EPOCH TIME: 1754072773.071894
[08/01 11:26:13    231s] TotalInstCnt at PhyDesignMc Destruction: 46597
[08/01 11:26:13    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.4
[08/01 11:26:13    231s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:03:51.9/0:31:06.4 (0.1), mem = 3125.5M
[08/01 11:26:13    231s] 
[08/01 11:26:13    231s] =============================================================================================
[08/01 11:26:13    231s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[08/01 11:26:13    231s] =============================================================================================
[08/01 11:26:13    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:13    231s] ---------------------------------------------------------------------------------------------
[08/01 11:26:13    231s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:13    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:13    231s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:13    231s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:13    231s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:13    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:13    231s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:02.3 /  0:00:02.3    1.0
[08/01 11:26:13    231s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 11:26:13    231s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:13    231s] [ OptEval                ]      6   0:00:00.4  (  11.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:26:13    231s] [ OptCommit              ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:26:13    231s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 11:26:13    231s] [ IncrDelayCalc          ]     20   0:00:00.7  (  18.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 11:26:13    231s] [ DrvFindVioNets         ]      3   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:13    231s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:26:13    231s] [ IncrTimingUpdate       ]      3   0:00:00.8  (  20.6 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 11:26:13    231s] [ MISC                   ]          0:00:00.9  (  23.7 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:26:13    231s] ---------------------------------------------------------------------------------------------
[08/01 11:26:13    231s]  DrvOpt #2 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[08/01 11:26:13    231s] ---------------------------------------------------------------------------------------------
[08/01 11:26:13    231s] 
[08/01 11:26:13    231s] End: GigaOpt DRV Optimization
[08/01 11:26:13    231s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/01 11:26:13    231s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/01 11:26:13    231s] **opt_design ... cpu = 0:00:21, real = 0:00:21, mem = 2357.5M, totSessionCpu=0:03:52 **
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] Active setup views:
[08/01 11:26:13    232s]  nangate_view_setup
[08/01 11:26:13    232s]   Dominating endpoints: 0
[08/01 11:26:13    232s]   Dominating TNS: -0.000
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:26:13    232s] Deleting Lib Analyzer.
[08/01 11:26:13    232s] Begin: GigaOpt Global Optimization
[08/01 11:26:13    232s] *info: use new DP (enabled)
[08/01 11:26:13    232s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:26:13    232s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:26:13    232s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:26:13    232s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:52.4/0:31:06.8 (0.1), mem = 3163.6M
[08/01 11:26:13    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.5
[08/01 11:26:13    232s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:13    232s] ### Creating PhyDesignMc. totSessionCpu=0:03:52 mem=3163.6M
[08/01 11:26:13    232s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:26:13    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:3163.6M, EPOCH TIME: 1754072773.488235
[08/01 11:26:13    232s] Processing tracks to init pin-track alignment.
[08/01 11:26:13    232s] z: 2, totalTracks: 1
[08/01 11:26:13    232s] z: 4, totalTracks: 1
[08/01 11:26:13    232s] z: 6, totalTracks: 1
[08/01 11:26:13    232s] z: 8, totalTracks: 1
[08/01 11:26:13    232s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:13    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3163.6M, EPOCH TIME: 1754072773.506668
[08/01 11:26:13    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:13    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:13    232s] OPERPROF:     Starting CMU at level 3, MEM:3163.6M, EPOCH TIME: 1754072773.516825
[08/01 11:26:13    232s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3163.6M, EPOCH TIME: 1754072773.518135
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:13    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3163.6M, EPOCH TIME: 1754072773.520580
[08/01 11:26:13    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3163.6M, EPOCH TIME: 1754072773.520615
[08/01 11:26:13    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3163.6M, EPOCH TIME: 1754072773.521040
[08/01 11:26:13    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3163.6MB).
[08/01 11:26:13    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3163.6M, EPOCH TIME: 1754072773.524608
[08/01 11:26:13    232s] TotalInstCnt at PhyDesignMc Initialization: 46597
[08/01 11:26:13    232s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:53 mem=3163.6M
[08/01 11:26:13    232s] ### Creating RouteCongInterface, started
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] Creating Lib Analyzer ...
[08/01 11:26:13    232s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:26:13    232s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:26:13    232s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:26:13    232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:53 mem=3163.6M
[08/01 11:26:13    232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:53 mem=3163.6M
[08/01 11:26:13    232s] Creating Lib Analyzer, finished. 
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:26:13    232s] 
[08/01 11:26:13    232s] #optDebug: {0, 1.000}
[08/01 11:26:13    232s] ### Creating RouteCongInterface, finished
[08/01 11:26:13    232s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:26:14    232s] *info: 1 clock net excluded
[08/01 11:26:14    233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3182.7M, EPOCH TIME: 1754072774.294196
[08/01 11:26:14    233s] Found 0 hard placement blockage before merging.
[08/01 11:26:14    233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3182.7M, EPOCH TIME: 1754072774.294489
[08/01 11:26:14    233s] ** GigaOpt Global Opt WNS Slack -0.443  TNS Slack -684.038 
[08/01 11:26:14    233s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:26:14    233s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:26:14    233s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:26:14    233s] |  -0.443|-684.038|   69.97%|   0:00:00.0| 3182.7M|nangate_view_setup|  default| acc_reg_out_reg[12]128/D  |
[08/01 11:26:18    237s] |  -0.174|-184.366|   70.01%|   0:00:04.0| 3259.2M|nangate_view_setup|  default| acc_reg_out_reg[13]32/D   |
[08/01 11:26:20    239s] |  -0.127| -68.570|   70.09%|   0:00:02.0| 3266.2M|nangate_view_setup|  default| acc_reg_out_reg[3]166/D   |
[08/01 11:26:22    241s] |  -0.104| -53.998|   70.12%|   0:00:02.0| 3266.2M|nangate_view_setup|  default| acc_reg_out_reg[0]133/D   |
[08/01 11:26:23    242s] |  -0.100| -21.665|   70.18%|   0:00:01.0| 3266.2M|nangate_view_setup|  default| acc_reg_out_reg[10]1/D    |
[08/01 11:26:25    244s] |  -0.067| -15.061|   70.19%|   0:00:02.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:26    245s] |  -0.060| -13.731|   70.21%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:26    245s] |  -0.060| -12.038|   70.22%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:27    246s] |  -0.054|  -4.394|   70.24%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[10]1/D    |
[08/01 11:26:28    247s] |  -0.054|  -4.169|   70.25%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[10]1/D    |
[08/01 11:26:28    247s] |  -0.050|  -3.532|   70.25%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:28    247s] |  -0.050|  -3.021|   70.25%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:29    247s] |  -0.038|  -2.350|   70.26%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:30    248s] |  -0.038|  -2.257|   70.26%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:30    249s] |  -0.038|  -2.221|   70.26%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:30    249s] |  -0.038|  -2.179|   70.26%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:30    249s] |  -0.038|  -1.900|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:31    250s] |  -0.038|  -1.900|   70.27%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:31    250s] |  -0.038|  -1.791|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:31    250s] |  -0.038|  -1.714|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:31    250s] |  -0.038|  -1.735|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
[08/01 11:26:32    251s] |  -0.022|  -0.726|   70.27%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:32    251s] |  -0.022|  -0.639|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:32    251s] |  -0.022|  -0.363|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:32    251s] |  -0.022|  -0.348|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:33    252s] |  -0.022|  -0.335|   70.27%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
[08/01 11:26:33    252s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.5 real=0:00:19.0 mem=3361.6M) ***
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.5 real=0:00:19.0 mem=3361.6M) ***
[08/01 11:26:33    252s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:26:33    252s] Finished writing unified metrics of routing constraints.
[08/01 11:26:33    252s] Bottom Preferred Layer:
[08/01 11:26:33    252s] +---------------+------------+----------+
[08/01 11:26:33    252s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:26:33    252s] +---------------+------------+----------+
[08/01 11:26:33    252s] | metal4 (z=4)  |        205 | default  |
[08/01 11:26:33    252s] +---------------+------------+----------+
[08/01 11:26:33    252s] Via Pillar Rule:
[08/01 11:26:33    252s]     None
[08/01 11:26:33    252s] ** GigaOpt Global Opt End WNS Slack -0.022  TNS Slack -0.335 
[08/01 11:26:33    252s] Total-nets :: 57399, Stn-nets :: 722, ratio :: 1.25786 %, Total-len 572481, Stn-len 54244.6
[08/01 11:26:33    252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3342.5M, EPOCH TIME: 1754072793.365151
[08/01 11:26:33    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46763).
[08/01 11:26:33    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:33    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:33    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:33    252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.108, REAL:0.108, MEM:3173.5M, EPOCH TIME: 1754072793.473017
[08/01 11:26:33    252s] TotalInstCnt at PhyDesignMc Destruction: 46763
[08/01 11:26:33    252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.5
[08/01 11:26:33    252s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:19.9/0:00:20.0 (1.0), totSession cpu/real = 0:04:12.2/0:31:26.8 (0.1), mem = 3173.5M
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] =============================================================================================
[08/01 11:26:33    252s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[08/01 11:26:33    252s] =============================================================================================
[08/01 11:26:33    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:33    252s] ---------------------------------------------------------------------------------------------
[08/01 11:26:33    252s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:33    252s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:33    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:33    252s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:33    252s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[08/01 11:26:33    252s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:33    252s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:33    252s] [ BottleneckAnalyzerInit ]      7   0:00:03.9  (  19.8 % )     0:00:03.9 /  0:00:03.9    1.0
[08/01 11:26:33    252s] [ TransformInit          ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:33    252s] [ OptSingleIteration     ]     25   0:00:00.0  (   0.1 % )     0:00:14.4 /  0:00:14.3    1.0
[08/01 11:26:33    252s] [ OptGetWeight           ]     25   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:26:33    252s] [ OptEval                ]     25   0:00:07.0  (  35.0 % )     0:00:07.0 /  0:00:06.9    1.0
[08/01 11:26:33    252s] [ OptCommit              ]     25   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.1
[08/01 11:26:33    252s] [ PostCommitDelayUpdate  ]     25   0:00:00.2  (   0.8 % )     0:00:01.9 /  0:00:01.9    1.0
[08/01 11:26:33    252s] [ IncrDelayCalc          ]    125   0:00:01.8  (   8.9 % )     0:00:01.8 /  0:00:01.7    1.0
[08/01 11:26:33    252s] [ SetupOptGetWorkingSet  ]     25   0:00:01.0  (   4.8 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:26:33    252s] [ SetupOptGetActiveNode  ]     25   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:26:33    252s] [ SetupOptSlackGraph     ]     25   0:00:01.3  (   6.7 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 11:26:33    252s] [ IncrTimingUpdate       ]     24   0:00:02.6  (  12.8 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 11:26:33    252s] [ MISC                   ]          0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 11:26:33    252s] ---------------------------------------------------------------------------------------------
[08/01 11:26:33    252s]  GlobalOpt #1 TOTAL                 0:00:20.0  ( 100.0 % )     0:00:20.0 /  0:00:19.9    1.0
[08/01 11:26:33    252s] ---------------------------------------------------------------------------------------------
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] End: GigaOpt Global Optimization
[08/01 11:26:33    252s] *** Timing NOT met, worst failing slack is -0.022
[08/01 11:26:33    252s] *** Check timing (0:00:00.0)
[08/01 11:26:33    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:26:33    252s] Deleting Lib Analyzer.
[08/01 11:26:33    252s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:26:33    252s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:26:33    252s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:26:33    252s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=3173.5M
[08/01 11:26:33    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=3173.5M
[08/01 11:26:33    252s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:26:33    252s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:26:33    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=3230.7M
[08/01 11:26:33    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:3230.7M, EPOCH TIME: 1754072793.597680
[08/01 11:26:33    252s] Processing tracks to init pin-track alignment.
[08/01 11:26:33    252s] z: 2, totalTracks: 1
[08/01 11:26:33    252s] z: 4, totalTracks: 1
[08/01 11:26:33    252s] z: 6, totalTracks: 1
[08/01 11:26:33    252s] z: 8, totalTracks: 1
[08/01 11:26:33    252s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:33    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3230.7M, EPOCH TIME: 1754072793.616605
[08/01 11:26:33    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:33    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:33    252s] OPERPROF:     Starting CMU at level 3, MEM:3230.7M, EPOCH TIME: 1754072793.626563
[08/01 11:26:33    252s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3230.7M, EPOCH TIME: 1754072793.628151
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:26:33    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3230.7M, EPOCH TIME: 1754072793.630627
[08/01 11:26:33    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3230.7M, EPOCH TIME: 1754072793.630661
[08/01 11:26:33    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3230.7M, EPOCH TIME: 1754072793.631062
[08/01 11:26:33    252s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3230.7MB).
[08/01 11:26:33    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.037, MEM:3230.7M, EPOCH TIME: 1754072793.634597
[08/01 11:26:33    252s] TotalInstCnt at PhyDesignMc Initialization: 46763
[08/01 11:26:33    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=3230.7M
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] Creating Lib Analyzer ...
[08/01 11:26:33    252s] Begin: Area Reclaim Optimization
[08/01 11:26:33    252s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:12.5/0:31:27.1 (0.1), mem = 3230.7M
[08/01 11:26:33    252s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:26:33    252s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:26:33    252s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:26:33    252s] 
[08/01 11:26:33    252s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:26:33    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=3232.8M
[08/01 11:26:33    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=3232.8M
[08/01 11:26:33    252s] Creating Lib Analyzer, finished. 
[08/01 11:26:33    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.6
[08/01 11:26:33    252s] ### Creating RouteCongInterface, started
[08/01 11:26:34    252s] 
[08/01 11:26:34    252s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:26:34    252s] 
[08/01 11:26:34    252s] #optDebug: {0, 1.000}
[08/01 11:26:34    252s] ### Creating RouteCongInterface, finished
[08/01 11:26:34    252s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:26:34    252s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3232.8M, EPOCH TIME: 1754072794.124021
[08/01 11:26:34    252s] Found 0 hard placement blockage before merging.
[08/01 11:26:34    252s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3232.8M, EPOCH TIME: 1754072794.124317
[08/01 11:26:34    253s] Reclaim Optimization WNS Slack -0.022  TNS Slack -0.335 Density 70.27
[08/01 11:26:34    253s] +---------+---------+--------+--------+------------+--------+
[08/01 11:26:34    253s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:26:34    253s] +---------+---------+--------+--------+------------+--------+
[08/01 11:26:34    253s] |   70.27%|        -|  -0.022|  -0.335|   0:00:00.0| 3232.8M|
[08/01 11:26:35    254s] |   70.27%|       21|  -0.022|  -0.335|   0:00:01.0| 3257.9M|
[08/01 11:26:35    254s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 11:26:37    255s] |   70.27%|      157|  -0.023|  -0.346|   0:00:02.0| 3257.9M|
[08/01 11:26:38    256s] |   70.26%|       14|  -0.023|  -0.346|   0:00:01.0| 3257.9M|
[08/01 11:26:40    259s] |   70.15%|      292|  -0.023|  -0.331|   0:00:02.0| 3257.9M|
[08/01 11:26:40    259s] |   70.15%|        4|  -0.023|  -0.331|   0:00:00.0| 3257.9M|
[08/01 11:26:41    259s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 11:26:41    259s] |   70.15%|        0|  -0.023|  -0.331|   0:00:01.0| 3257.9M|
[08/01 11:26:41    260s] |   70.15%|        1|  -0.023|  -0.331|   0:00:00.0| 3257.9M|
[08/01 11:26:41    260s] +---------+---------+--------+--------+------------+--------+
[08/01 11:26:41    260s] Reclaim Optimization End WNS Slack -0.023  TNS Slack -0.331 Density 70.15
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s] ** Summary: Restruct = 21 Buffer Deletion = 11 Declone = 3 Resize = 293 **
[08/01 11:26:41    260s] --------------------------------------------------------------
[08/01 11:26:41    260s] |                                   | Total     | Sequential |
[08/01 11:26:41    260s] --------------------------------------------------------------
[08/01 11:26:41    260s] | Num insts resized                 |     290  |      17    |
[08/01 11:26:41    260s] | Num insts undone                  |       3  |       0    |
[08/01 11:26:41    260s] | Num insts Downsized               |     290  |      17    |
[08/01 11:26:41    260s] | Num insts Samesized               |       0  |       0    |
[08/01 11:26:41    260s] | Num insts Upsized                 |       0  |       0    |
[08/01 11:26:41    260s] | Num multiple commits+uncommits    |       3  |       -    |
[08/01 11:26:41    260s] --------------------------------------------------------------
[08/01 11:26:41    260s] Bottom Preferred Layer:
[08/01 11:26:41    260s] +---------------+------------+----------+
[08/01 11:26:41    260s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:26:41    260s] +---------------+------------+----------+
[08/01 11:26:41    260s] | metal4 (z=4)  |         47 | default  |
[08/01 11:26:41    260s] +---------------+------------+----------+
[08/01 11:26:41    260s] Via Pillar Rule:
[08/01 11:26:41    260s]     None
[08/01 11:26:41    260s] Finished writing unified metrics of routing constraints.
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/01 11:26:41    260s] End: Core Area Reclaim Optimization[08/01 11:26:41    260s] Deleting 0 temporary hard placement blockage(s).
 (cpu = 0:00:07.5) (real = 0:00:08.0) **
[08/01 11:26:41    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.6
[08/01 11:26:41    260s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:04:20.0/0:31:34.6 (0.1), mem = 3257.9M
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s] =============================================================================================
[08/01 11:26:41    260s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[08/01 11:26:41    260s] =============================================================================================
[08/01 11:26:41    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:26:41    260s] ---------------------------------------------------------------------------------------------
[08/01 11:26:41    260s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:41    260s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:26:41    260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:41    260s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:26:41    260s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:41    260s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:41    260s] [ OptimizationStep       ]      1   0:00:00.7  (   8.8 % )     0:00:06.9 /  0:00:06.9    1.0
[08/01 11:26:41    260s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.9 % )     0:00:06.2 /  0:00:06.2    1.0
[08/01 11:26:41    260s] [ OptGetWeight           ]    193   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:26:41    260s] [ OptEval                ]    193   0:00:03.2  (  42.7 % )     0:00:03.2 /  0:00:03.2    1.0
[08/01 11:26:41    260s] [ OptCommit              ]    193   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:26:41    260s] [ PostCommitDelayUpdate  ]    195   0:00:00.1  (   1.4 % )     0:00:01.5 /  0:00:01.6    1.0
[08/01 11:26:41    260s] [ IncrDelayCalc          ]    222   0:00:01.4  (  18.7 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:26:41    260s] [ IncrTimingUpdate       ]     53   0:00:01.3  (  17.8 % )     0:00:01.3 /  0:00:01.3    0.9
[08/01 11:26:41    260s] [ MISC                   ]          0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:26:41    260s] ---------------------------------------------------------------------------------------------
[08/01 11:26:41    260s]  AreaOpt #1 TOTAL                   0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[08/01 11:26:41    260s] ---------------------------------------------------------------------------------------------
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s] Executing incremental physical updates
[08/01 11:26:41    260s] Executing incremental physical updates
[08/01 11:26:41    260s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3238.8M, EPOCH TIME: 1754072801.319608
[08/01 11:26:41    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46749).
[08/01 11:26:41    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.107, REAL:0.107, MEM:3173.8M, EPOCH TIME: 1754072801.426966
[08/01 11:26:41    260s] TotalInstCnt at PhyDesignMc Destruction: 46749
[08/01 11:26:41    260s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=3173.77M, totSessionCpu=0:04:20).
[08/01 11:26:41    260s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3173.8M, EPOCH TIME: 1754072801.847447
[08/01 11:26:41    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:41    260s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.013, MEM:3173.8M, EPOCH TIME: 1754072801.859982
[08/01 11:26:41    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:41    260s] **INFO: Flow update: Design is easy to close.
[08/01 11:26:41    260s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:20.6/0:31:35.2 (0.1), mem = 3173.8M
[08/01 11:26:41    260s] User Input Parameters:
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s] *** Start incrementalPlace ***
[08/01 11:26:41    260s] - Congestion Driven    : On
[08/01 11:26:41    260s] - Timing Driven        : On
[08/01 11:26:41    260s] - Area-Violation Based : On
[08/01 11:26:41    260s] - Start Rollback Level : -5
[08/01 11:26:41    260s] - Legalized            : On
[08/01 11:26:41    260s] - Window Based         : Off
[08/01 11:26:41    260s] - eDen incr mode       : Off
[08/01 11:26:41    260s] - Small incr mode      : Off
[08/01 11:26:41    260s] 
[08/01 11:26:41    260s] no activity file in design. spp won't run.
[08/01 11:26:41    260s] Effort level <high> specified for reg2reg path_group
[08/01 11:26:42    261s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3175.8M, EPOCH TIME: 1754072802.460587
[08/01 11:26:42    261s] No Views given, use default active views for adaptive view pruning
[08/01 11:26:42    261s] SKP will enable view:
[08/01 11:26:42    261s]   nangate_view_setup
[08/01 11:26:42    261s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:3175.8M, EPOCH TIME: 1754072802.467835
[08/01 11:26:42    261s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3175.8M, EPOCH TIME: 1754072802.467896
[08/01 11:26:42    261s] Starting Early Global Route congestion estimation: mem = 3175.8M
[08/01 11:26:42    261s] (I)      ==================== Layers =====================
[08/01 11:26:42    261s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:26:42    261s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:26:42    261s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:26:42    261s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:26:42    261s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:26:42    261s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:26:42    261s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:26:42    261s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:26:42    261s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:26:42    261s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:26:42    261s] (I)      Started Import and model ( Curr Mem: 3175.77 MB )
[08/01 11:26:42    261s] (I)      Default pattern map key = top_default.
[08/01 11:26:42    261s] (I)      == Non-default Options ==
[08/01 11:26:42    261s] (I)      Maximum routing layer                              : 10
[08/01 11:26:42    261s] (I)      Number of threads                                  : 1
[08/01 11:26:42    261s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:26:42    261s] (I)      Method to set GCell size                           : row
[08/01 11:26:42    261s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:26:42    261s] (I)      Use row-based GCell size
[08/01 11:26:42    261s] (I)      Use row-based GCell align
[08/01 11:26:42    261s] (I)      layer 0 area = 0
[08/01 11:26:42    261s] (I)      layer 1 area = 0
[08/01 11:26:42    261s] (I)      layer 2 area = 0
[08/01 11:26:42    261s] (I)      layer 3 area = 0
[08/01 11:26:42    261s] (I)      layer 4 area = 0
[08/01 11:26:42    261s] (I)      layer 5 area = 0
[08/01 11:26:42    261s] (I)      layer 6 area = 0
[08/01 11:26:42    261s] (I)      layer 7 area = 0
[08/01 11:26:42    261s] (I)      layer 8 area = 0
[08/01 11:26:42    261s] (I)      layer 9 area = 0
[08/01 11:26:42    261s] (I)      GCell unit size   : 2800
[08/01 11:26:42    261s] (I)      GCell multiplier  : 1
[08/01 11:26:42    261s] (I)      GCell row height  : 2800
[08/01 11:26:42    261s] (I)      Actual row height : 2800
[08/01 11:26:42    261s] (I)      GCell align ref   : 20140 20160
[08/01 11:26:42    261s] [NR-eGR] Track table information for default rule: 
[08/01 11:26:42    261s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:26:42    261s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:26:42    261s] (I)      ============== Default via ===============
[08/01 11:26:42    261s] (I)      +---+------------------+-----------------+
[08/01 11:26:42    261s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:26:42    261s] (I)      +---+------------------+-----------------+
[08/01 11:26:42    261s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:26:42    261s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:26:42    261s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:26:42    261s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:26:42    261s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:26:42    261s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:26:42    261s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:26:42    261s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:26:42    261s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:26:42    261s] (I)      +---+------------------+-----------------+
[08/01 11:26:42    261s] [NR-eGR] Read 81886 PG shapes
[08/01 11:26:42    261s] [NR-eGR] Read 0 clock shapes
[08/01 11:26:42    261s] [NR-eGR] Read 0 other shapes
[08/01 11:26:42    261s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:26:42    261s] [NR-eGR] #Instance Blockages : 0
[08/01 11:26:42    261s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:26:42    261s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:26:42    261s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:26:42    261s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:26:42    261s] [NR-eGR] #Other Blockages    : 0
[08/01 11:26:42    261s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:26:42    261s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:26:42    261s] [NR-eGR] Read 57133 nets ( ignored 0 )
[08/01 11:26:42    261s] (I)      early_global_route_priority property id does not exist.
[08/01 11:26:42    261s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:26:42    261s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:26:42    261s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:26:42    261s] (I)      Number of ignored nets                =      0
[08/01 11:26:42    261s] (I)      Number of connected nets              =      0
[08/01 11:26:42    261s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:26:42    261s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:26:42    261s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:26:42    261s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:26:42    261s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:26:42    261s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:26:42    261s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:26:42    261s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:26:42    261s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:26:42    261s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:26:42    261s] (I)      Ndr track 0 does not exist
[08/01 11:26:42    261s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:26:42    261s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:26:42    261s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:26:42    261s] (I)      Site width          :   380  (dbu)
[08/01 11:26:42    261s] (I)      Row height          :  2800  (dbu)
[08/01 11:26:42    261s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:26:42    261s] (I)      GCell width         :  2800  (dbu)
[08/01 11:26:42    261s] (I)      GCell height        :  2800  (dbu)
[08/01 11:26:42    261s] (I)      Grid                :   281   281    10
[08/01 11:26:42    261s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:26:42    261s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:26:42    261s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:26:42    261s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:26:42    261s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:26:42    261s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:26:42    261s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:26:42    261s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:26:42    261s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:26:42    261s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:26:42    261s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:26:42    261s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:26:42    261s] (I)      --------------------------------------------------------
[08/01 11:26:42    261s] 
[08/01 11:26:42    261s] [NR-eGR] ============ Routing rule table ============
[08/01 11:26:42    261s] [NR-eGR] Rule id: 0  Nets: 57133
[08/01 11:26:42    261s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:26:42    261s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:26:42    261s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:26:42    261s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:26:42    261s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:26:42    261s] [NR-eGR] ========================================
[08/01 11:26:42    261s] [NR-eGR] 
[08/01 11:26:42    261s] (I)      =============== Blocked Tracks ===============
[08/01 11:26:42    261s] (I)      +-------+---------+----------+---------------+
[08/01 11:26:42    261s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:26:42    261s] (I)      +-------+---------+----------+---------------+
[08/01 11:26:42    261s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:26:42    261s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:26:42    261s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:26:42    261s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:26:42    261s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:26:42    261s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:26:42    261s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:26:42    261s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:26:42    261s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:26:42    261s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:26:42    261s] (I)      +-------+---------+----------+---------------+
[08/01 11:26:42    261s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3220.10 MB )
[08/01 11:26:42    261s] (I)      Reset routing kernel
[08/01 11:26:42    261s] (I)      Started Global Routing ( Curr Mem: 3220.10 MB )
[08/01 11:26:42    261s] (I)      totalPins=189706  totalGlobalPin=177317 (93.47%)
[08/01 11:26:42    261s] (I)      total 2D Cap : 1379456 = (520192 H, 859264 V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1a Route ============
[08/01 11:26:42    261s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [4, 10]
[08/01 11:26:42    261s] (I)      Usage: 7388 = (3636 H, 3752 V) = (0.70% H, 0.44% V) = (5.090e+03um H, 5.253e+03um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1b Route ============
[08/01 11:26:42    261s] (I)      Usage: 7388 = (3636 H, 3752 V) = (0.70% H, 0.44% V) = (5.090e+03um H, 5.253e+03um V)
[08/01 11:26:42    261s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.034320e+04um
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1c Route ============
[08/01 11:26:42    261s] (I)      Usage: 7388 = (3636 H, 3752 V) = (0.70% H, 0.44% V) = (5.090e+03um H, 5.253e+03um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1d Route ============
[08/01 11:26:42    261s] (I)      Usage: 7388 = (3636 H, 3752 V) = (0.70% H, 0.44% V) = (5.090e+03um H, 5.253e+03um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1e Route ============
[08/01 11:26:42    261s] (I)      Usage: 7388 = (3636 H, 3752 V) = (0.70% H, 0.44% V) = (5.090e+03um H, 5.253e+03um V)
[08/01 11:26:42    261s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.034320e+04um
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1l Route ============
[08/01 11:26:42    261s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1a Route ============
[08/01 11:26:42    261s] [NR-eGR] Layer group 2: route 57086 net(s) in layer range [2, 10]
[08/01 11:26:42    261s] (I)      Usage: 373748 = (189333 H, 184415 V) = (14.69% H, 13.09% V) = (2.651e+05um H, 2.582e+05um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1b Route ============
[08/01 11:26:42    261s] (I)      Usage: 373748 = (189333 H, 184415 V) = (14.69% H, 13.09% V) = (2.651e+05um H, 2.582e+05um V)
[08/01 11:26:42    261s] (I)      Overflow of layer group 2: 0.01% H + 0.23% V. EstWL: 5.232472e+05um
[08/01 11:26:42    261s] (I)      Congestion metric : 0.01%H 0.23%V, 0.24%HV
[08/01 11:26:42    261s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1c Route ============
[08/01 11:26:42    261s] (I)      Usage: 373748 = (189333 H, 184415 V) = (14.69% H, 13.09% V) = (2.651e+05um H, 2.582e+05um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1d Route ============
[08/01 11:26:42    261s] (I)      Usage: 373748 = (189333 H, 184415 V) = (14.69% H, 13.09% V) = (2.651e+05um H, 2.582e+05um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1e Route ============
[08/01 11:26:42    261s] (I)      Usage: 373748 = (189333 H, 184415 V) = (14.69% H, 13.09% V) = (2.651e+05um H, 2.582e+05um V)
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] (I)      ============  Phase 1l Route ============
[08/01 11:26:42    261s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.23% V. EstWL: 5.232472e+05um
[08/01 11:26:42    261s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:26:42    261s] (I)      Layer  2:     548601    168092       620           0      579747    ( 0.00%) 
[08/01 11:26:42    261s] (I)      Layer  3:     766621    190416         3           0      786800    ( 0.00%) 
[08/01 11:26:42    261s] (I)      Layer  4:     368097     86689        84           0      393400    ( 0.00%) 
[08/01 11:26:42    261s] (I)      Layer  5:     372635     34590         5           0      393400    ( 0.00%) 
[08/01 11:26:42    261s] (I)      Layer  6:     359227     34254        12           0      393400    ( 0.00%) 
[08/01 11:26:42    261s] (I)      Layer  7:     107890       151         0       11407      119727    ( 8.70%) 
[08/01 11:26:42    261s] (I)      Layer  8:      96318       642         0       29803      101330    (22.73%) 
[08/01 11:26:42    261s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:26:42    261s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:26:42    261s] (I)      Total:       2706173    514834       724       99811     2843611    ( 3.39%) 
[08/01 11:26:42    261s] (I)      
[08/01 11:26:42    261s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:26:42    261s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/01 11:26:42    261s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/01 11:26:42    261s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[08/01 11:26:42    261s] [NR-eGR] --------------------------------------------------------------------------------
[08/01 11:26:42    261s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:26:42    261s] [NR-eGR]  metal2 ( 2)       484( 0.62%)        19( 0.02%)         1( 0.00%)   ( 0.64%) 
[08/01 11:26:42    261s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:26:42    261s] [NR-eGR]  metal4 ( 4)        79( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[08/01 11:26:42    261s] [NR-eGR]  metal5 ( 5)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/01 11:26:42    261s] [NR-eGR]  metal6 ( 6)        12( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/01 11:26:42    261s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:26:42    261s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:26:42    261s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:26:42    261s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:26:42    261s] [NR-eGR] --------------------------------------------------------------------------------
[08/01 11:26:42    261s] [NR-eGR]        Total       582( 0.09%)        19( 0.00%)         1( 0.00%)   ( 0.10%) 
[08/01 11:26:42    261s] [NR-eGR] 
[08/01 11:26:42    261s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3232.10 MB )
[08/01 11:26:42    261s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:26:42    261s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.501, REAL:0.524, MEM:3232.1M, EPOCH TIME: 1754072802.991795
[08/01 11:26:42    261s] OPERPROF: Starting HotSpotCal at level 1, MEM:3232.1M, EPOCH TIME: 1754072802.991818
[08/01 11:26:42    261s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[08/01 11:26:42    261s] Early Global Route congestion estimation runtime: 0.52 seconds, mem = 3232.1M
[08/01 11:26:42    261s] [hotspot] +------------+---------------+---------------+
[08/01 11:26:42    261s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:26:42    261s] [hotspot] +------------+---------------+---------------+
[08/01 11:26:42    261s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:26:42    261s] [hotspot] +------------+---------------+---------------+
[08/01 11:26:42    261s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:26:42    261s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3232.1M, EPOCH TIME: 1754072802.996740
[08/01 11:26:42    261s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:26:42    261s] 
[08/01 11:26:42    261s] === incrementalPlace Internal Loop 1 ===
[08/01 11:26:42    261s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/01 11:26:42    261s] OPERPROF: Starting IPInitSPData at level 1, MEM:3232.1M, EPOCH TIME: 1754072802.997297
[08/01 11:26:42    261s] Processing tracks to init pin-track alignment.
[08/01 11:26:42    261s] z: 2, totalTracks: 1
[08/01 11:26:42    261s] z: 4, totalTracks: 1
[08/01 11:26:42    261s] z: 6, totalTracks: 1
[08/01 11:26:42    261s] z: 8, totalTracks: 1
[08/01 11:26:42    261s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:26:43    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3232.1M, EPOCH TIME: 1754072803.016950
[08/01 11:26:43    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:43    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:26:43    261s] 
[08/01 11:26:43    261s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:26:43    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3232.1M, EPOCH TIME: 1754072803.027236
[08/01 11:26:43    261s] OPERPROF:   Starting post-place ADS at level 2, MEM:3232.1M, EPOCH TIME: 1754072803.027280
[08/01 11:26:43    261s] ADSU 0.702 -> 0.702. site 522424.000 -> 522424.000. GS 11.200
[08/01 11:26:43    261s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.064, REAL:0.064, MEM:3232.1M, EPOCH TIME: 1754072803.091486
[08/01 11:26:43    261s] OPERPROF:   Starting spMPad at level 2, MEM:3211.1M, EPOCH TIME: 1754072803.092656
[08/01 11:26:43    261s] OPERPROF:     Starting spContextMPad at level 3, MEM:3211.1M, EPOCH TIME: 1754072803.093544
[08/01 11:26:43    261s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3211.1M, EPOCH TIME: 1754072803.093574
[08/01 11:26:43    261s] OPERPROF:   Finished spMPad at level 2, CPU:0.007, REAL:0.007, MEM:3211.1M, EPOCH TIME: 1754072803.100129
[08/01 11:26:43    261s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3211.1M, EPOCH TIME: 1754072803.107838
[08/01 11:26:43    261s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.002, REAL:0.002, MEM:3211.1M, EPOCH TIME: 1754072803.109442
[08/01 11:26:43    261s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3211.1M, EPOCH TIME: 1754072803.111173
[08/01 11:26:43    261s] no activity file in design. spp won't run.
[08/01 11:26:43    261s] [spp] 0
[08/01 11:26:43    261s] [adp] 0:1:1:3
[08/01 11:26:43    261s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.008, REAL:0.008, MEM:3211.1M, EPOCH TIME: 1754072803.119046
[08/01 11:26:43    261s] SP #FI/SF FL/PI 0/0 46749/0
[08/01 11:26:43    261s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.125, REAL:0.125, MEM:3211.1M, EPOCH TIME: 1754072803.122676
[08/01 11:26:43    261s] PP off. flexM 0
[08/01 11:26:43    261s] OPERPROF: Starting CDPad at level 1, MEM:3217.2M, EPOCH TIME: 1754072803.143253
[08/01 11:26:43    261s] 3DP is on.
[08/01 11:26:43    261s] 3DP OF M2 0.007, M4 0.001. Diff 0, Offset 0
[08/01 11:26:43    261s] design sh 0.116. rd 0.200
[08/01 11:26:43    261s] design sh 0.115. rd 0.200
[08/01 11:26:43    261s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/01 11:26:43    261s] design sh 0.097. rd 0.200
[08/01 11:26:43    262s] CDPadU 0.907 -> 0.822. R=0.701, N=46749, GS=1.400
[08/01 11:26:43    262s] OPERPROF: Finished CDPad at level 1, CPU:0.251, REAL:0.252, MEM:3237.0M, EPOCH TIME: 1754072803.395718
[08/01 11:26:43    262s] OPERPROF: Starting InitSKP at level 1, MEM:3237.0M, EPOCH TIME: 1754072803.395788
[08/01 11:26:43    262s] no activity file in design. spp won't run.
[08/01 11:26:44    263s] no activity file in design. spp won't run.
[08/01 11:26:47    265s] OPERPROF: Finished InitSKP at level 1, CPU:3.799, REAL:3.809, MEM:3304.0M, EPOCH TIME: 1754072807.205190
[08/01 11:26:47    265s] *** Finished SKP initialization (cpu=0:00:03.8, real=0:00:04.0)***
[08/01 11:26:47    265s] NP #FI/FS/SF FL/PI: 0/0/0 46749/0
[08/01 11:26:47    265s] no activity file in design. spp won't run.
[08/01 11:26:47    265s] 
[08/01 11:26:47    265s] AB Est...
[08/01 11:26:47    265s] OPERPROF: Starting npPlace at level 1, MEM:3321.5M, EPOCH TIME: 1754072807.302160
[08/01 11:26:47    266s] OPERPROF: Finished npPlace at level 1, CPU:0.071, REAL:0.072, MEM:3418.1M, EPOCH TIME: 1754072807.374285
[08/01 11:26:47    266s] Iteration  4: Skipped, with CDP Off
[08/01 11:26:47    266s] 
[08/01 11:26:47    266s] AB Est...
[08/01 11:26:47    266s] OPERPROF: Starting npPlace at level 1, MEM:3418.1M, EPOCH TIME: 1754072807.472121
[08/01 11:26:47    266s] OPERPROF: Finished npPlace at level 1, CPU:0.064, REAL:0.066, MEM:3418.1M, EPOCH TIME: 1754072807.537957
[08/01 11:26:47    266s] Iteration  5: Skipped, with CDP Off
[08/01 11:26:47    266s] 
[08/01 11:26:47    266s] AB Est...
[08/01 11:26:47    266s] OPERPROF: Starting npPlace at level 1, MEM:3418.1M, EPOCH TIME: 1754072807.627343
[08/01 11:26:47    266s] OPERPROF: Finished npPlace at level 1, CPU:0.063, REAL:0.064, MEM:3418.1M, EPOCH TIME: 1754072807.691553
[08/01 11:26:47    266s] Iteration  6: Skipped, with CDP Off
[08/01 11:26:47    266s] OPERPROF: Starting npPlace at level 1, MEM:3418.1M, EPOCH TIME: 1754072807.914530
[08/01 11:27:00    278s] Iteration  7: Total net bbox = 3.918e+05 (2.16e+05 1.75e+05)
[08/01 11:27:00    278s]               Est.  stn bbox = 4.927e+05 (2.68e+05 2.25e+05)
[08/01 11:27:00    278s]               cpu = 0:00:12.1 real = 0:00:13.0 mem = 3518.7M
[08/01 11:27:00    278s] OPERPROF: Finished npPlace at level 1, CPU:12.155, REAL:12.334, MEM:3518.7M, EPOCH TIME: 1754072820.248374
[08/01 11:27:00    278s] no activity file in design. spp won't run.
[08/01 11:27:00    278s] NP #FI/FS/SF FL/PI: 0/0/0 46749/0
[08/01 11:27:00    278s] no activity file in design. spp won't run.
[08/01 11:27:00    279s] OPERPROF: Starting npPlace at level 1, MEM:3502.7M, EPOCH TIME: 1754072820.587181
[08/01 11:27:29    307s] Iteration  8: Total net bbox = 4.304e+05 (2.33e+05 1.98e+05)
[08/01 11:27:29    307s]               Est.  stn bbox = 5.382e+05 (2.88e+05 2.50e+05)
[08/01 11:27:29    307s]               cpu = 0:00:28.0 real = 0:00:29.0 mem = 3469.1M
[08/01 11:27:29    307s] OPERPROF: Finished npPlace at level 1, CPU:28.025, REAL:28.502, MEM:3469.1M, EPOCH TIME: 1754072849.089295
[08/01 11:27:29    307s] Legalizing MH Cells... 0 / 0 (level 6)
[08/01 11:27:29    307s] No instances found in the vector
[08/01 11:27:29    307s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3469.1M, DRC: 0)
[08/01 11:27:29    307s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:27:29    307s] no activity file in design. spp won't run.
[08/01 11:27:29    307s] NP #FI/FS/SF FL/PI: 0/0/0 46749/0
[08/01 11:27:29    307s] no activity file in design. spp won't run.
[08/01 11:27:29    307s] OPERPROF: Starting npPlace at level 1, MEM:3469.1M, EPOCH TIME: 1754072849.425004
[08/01 11:27:47    324s] Iteration  9: Total net bbox = 4.199e+05 (2.27e+05 1.93e+05)
[08/01 11:27:47    324s]               Est.  stn bbox = 5.266e+05 (2.82e+05 2.45e+05)
[08/01 11:27:47    324s]               cpu = 0:00:17.5 real = 0:00:18.0 mem = 3472.6M
[08/01 11:27:47    324s] OPERPROF: Finished npPlace at level 1, CPU:17.552, REAL:17.828, MEM:3472.6M, EPOCH TIME: 1754072867.253445
[08/01 11:27:47    325s] Legalizing MH Cells... 0 / 0 (level 7)
[08/01 11:27:47    325s] No instances found in the vector
[08/01 11:27:47    325s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3472.6M, DRC: 0)
[08/01 11:27:47    325s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:27:47    325s] no activity file in design. spp won't run.
[08/01 11:27:47    325s] NP #FI/FS/SF FL/PI: 0/0/0 46749/0
[08/01 11:27:47    325s] no activity file in design. spp won't run.
[08/01 11:27:47    325s] OPERPROF: Starting npPlace at level 1, MEM:3472.6M, EPOCH TIME: 1754072867.587210
[08/01 11:27:47    325s] Starting Early Global Route supply map. mem = 3489.7M
[08/01 11:27:47    325s] (I)      ==================== Layers =====================
[08/01 11:27:47    325s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:27:47    325s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:27:47    325s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:27:47    325s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:27:47    325s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:27:47    325s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:27:47    325s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:27:47    325s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:27:47    325s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:27:47    325s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:27:47    325s] Finished Early Global Route supply map. mem = 3518.4M
[08/01 11:28:08    345s] Iteration 10: Total net bbox = 4.473e+05 (2.41e+05 2.06e+05)
[08/01 11:28:08    345s]               Est.  stn bbox = 5.561e+05 (2.97e+05 2.59e+05)
[08/01 11:28:08    345s]               cpu = 0:00:20.2 real = 0:00:21.0 mem = 3509.3M
[08/01 11:28:08    345s] OPERPROF: Finished npPlace at level 1, CPU:20.272, REAL:20.464, MEM:3509.3M, EPOCH TIME: 1754072888.051429
[08/01 11:28:08    345s] Legalizing MH Cells... 0 / 0 (level 8)
[08/01 11:28:08    345s] No instances found in the vector
[08/01 11:28:08    345s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3509.3M, DRC: 0)
[08/01 11:28:08    345s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:28:08    345s] no activity file in design. spp won't run.
[08/01 11:28:08    345s] NP #FI/FS/SF FL/PI: 0/0/0 46749/0
[08/01 11:28:08    345s] no activity file in design. spp won't run.
[08/01 11:28:08    345s] OPERPROF: Starting npPlace at level 1, MEM:3509.3M, EPOCH TIME: 1754072888.386255
[08/01 11:28:08    345s] GP RA stats: MHOnly 0 nrInst 46749 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/01 11:28:17    355s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3518.0M, EPOCH TIME: 1754072897.937185
[08/01 11:28:17    355s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3518.0M, EPOCH TIME: 1754072897.937294
[08/01 11:28:17    355s] Iteration 11: Total net bbox = 4.397e+05 (2.37e+05 2.03e+05)
[08/01 11:28:17    355s]               Est.  stn bbox = 5.465e+05 (2.91e+05 2.55e+05)
[08/01 11:28:17    355s]               cpu = 0:00:09.4 real = 0:00:09.0 mem = 3516.0M
[08/01 11:28:17    355s] OPERPROF: Finished npPlace at level 1, CPU:9.420, REAL:9.558, MEM:3516.0M, EPOCH TIME: 1754072897.944381
[08/01 11:28:18    355s] Legalizing MH Cells... 0 / 0 (level 9)
[08/01 11:28:18    355s] No instances found in the vector
[08/01 11:28:18    355s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3500.0M, DRC: 0)
[08/01 11:28:18    355s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:28:18    355s] Move report: Timing Driven Placement moves 46749 insts, mean move: 9.53 um, max move: 206.03 um 
[08/01 11:28:18    355s] 	Max move on inst (FE_OFC187_n30979): (243.58, 185.08) --> (180.36, 327.89)
[08/01 11:28:18    355s] no activity file in design. spp won't run.
[08/01 11:28:18    355s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3500.0M, EPOCH TIME: 1754072898.046230
[08/01 11:28:18    355s] Saved padding area to DB
[08/01 11:28:18    355s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3500.0M, EPOCH TIME: 1754072898.047735
[08/01 11:28:18    355s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.003, REAL:0.003, MEM:3500.0M, EPOCH TIME: 1754072898.050696
[08/01 11:28:18    355s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3500.0M, EPOCH TIME: 1754072898.054876
[08/01 11:28:18    355s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:28:18    355s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.006, REAL:0.006, MEM:3500.0M, EPOCH TIME: 1754072898.060936
[08/01 11:28:18    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:18    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:18    355s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3500.0M, EPOCH TIME: 1754072898.064049
[08/01 11:28:18    355s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3500.0M, EPOCH TIME: 1754072898.064133
[08/01 11:28:18    355s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.018, REAL:0.018, MEM:3500.0M, EPOCH TIME: 1754072898.064628
[08/01 11:28:18    355s] 
[08/01 11:28:18    355s] Finished Incremental Placement (cpu=0:01:34, real=0:01:36, mem=3500.0M)
[08/01 11:28:18    355s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 11:28:18    355s] Type 'man IMPSP-9025' for more detail.
[08/01 11:28:18    355s] CongRepair sets shifter mode to gplace
[08/01 11:28:18    355s] TDRefine: refinePlace mode is spiral
[08/01 11:28:18    355s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3500.0M, EPOCH TIME: 1754072898.073389
[08/01 11:28:18    355s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3500.0M, EPOCH TIME: 1754072898.073438
[08/01 11:28:18    355s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3500.0M, EPOCH TIME: 1754072898.073469
[08/01 11:28:18    355s] Processing tracks to init pin-track alignment.
[08/01 11:28:18    355s] z: 2, totalTracks: 1
[08/01 11:28:18    355s] z: 4, totalTracks: 1
[08/01 11:28:18    355s] z: 6, totalTracks: 1
[08/01 11:28:18    355s] z: 8, totalTracks: 1
[08/01 11:28:18    355s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:28:18    355s] All LLGs are deleted
[08/01 11:28:18    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:18    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:18    355s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3500.0M, EPOCH TIME: 1754072898.082735
[08/01 11:28:18    355s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3500.0M, EPOCH TIME: 1754072898.082787
[08/01 11:28:18    355s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3500.0M, EPOCH TIME: 1754072898.089611
[08/01 11:28:18    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:18    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:18    355s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3500.0M, EPOCH TIME: 1754072898.090274
[08/01 11:28:18    355s] Max number of tech site patterns supported in site array is 256.
[08/01 11:28:18    355s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:28:18    355s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3500.0M, EPOCH TIME: 1754072898.093410
[08/01 11:28:18    355s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:28:18    355s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:28:18    355s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.006, REAL:0.006, MEM:3500.0M, EPOCH TIME: 1754072898.099821
[08/01 11:28:18    355s] Fast DP-INIT is on for default
[08/01 11:28:18    355s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:28:18    355s] Atter site array init, number of instance map data is 0.
[08/01 11:28:18    355s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.014, REAL:0.015, MEM:3500.0M, EPOCH TIME: 1754072898.104819
[08/01 11:28:18    355s] 
[08/01 11:28:18    355s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:18    355s] OPERPROF:         Starting CMU at level 5, MEM:3500.0M, EPOCH TIME: 1754072898.107328
[08/01 11:28:18    355s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3500.0M, EPOCH TIME: 1754072898.108341
[08/01 11:28:18    355s] 
[08/01 11:28:18    355s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:28:18    355s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.021, MEM:3500.0M, EPOCH TIME: 1754072898.110572
[08/01 11:28:18    355s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3500.0M, EPOCH TIME: 1754072898.110606
[08/01 11:28:18    355s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3500.0M, EPOCH TIME: 1754072898.110988
[08/01 11:28:18    355s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3500.0MB).
[08/01 11:28:18    355s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.041, MEM:3500.0M, EPOCH TIME: 1754072898.114115
[08/01 11:28:18    355s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.041, REAL:0.041, MEM:3500.0M, EPOCH TIME: 1754072898.114131
[08/01 11:28:18    355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.2
[08/01 11:28:18    355s] OPERPROF:   Starting RefinePlace at level 2, MEM:3500.0M, EPOCH TIME: 1754072898.114167
[08/01 11:28:18    355s] *** Starting place_detail (0:05:56 mem=3500.0M) ***
[08/01 11:28:18    355s] Total net bbox length = 5.650e+05 (3.010e+05 2.641e+05) (ext = 9.641e+04)
[08/01 11:28:18    355s] 
[08/01 11:28:18    355s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:18    355s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:28:18    355s] (I)      Default pattern map key = top_default.
[08/01 11:28:18    355s] (I)      Default pattern map key = top_default.
[08/01 11:28:18    355s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3500.0M, EPOCH TIME: 1754072898.149022
[08/01 11:28:18    355s] Starting refinePlace ...
[08/01 11:28:18    355s] (I)      Default pattern map key = top_default.
[08/01 11:28:18    355s] (I)      Default pattern map key = top_default.
[08/01 11:28:18    355s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3500.0M, EPOCH TIME: 1754072898.195293
[08/01 11:28:18    355s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:28:18    355s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3500.0M, EPOCH TIME: 1754072898.195343
[08/01 11:28:18    355s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3500.0M, EPOCH TIME: 1754072898.195594
[08/01 11:28:18    355s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3500.0M, EPOCH TIME: 1754072898.195611
[08/01 11:28:18    355s] DDP markSite nrRow 266 nrJob 266
[08/01 11:28:18    355s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3500.0M, EPOCH TIME: 1754072898.196426
[08/01 11:28:18    355s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3500.0M, EPOCH TIME: 1754072898.196442
[08/01 11:28:18    355s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 11:28:18    355s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3500.0M, EPOCH TIME: 1754072898.207497
[08/01 11:28:18    355s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3500.0M, EPOCH TIME: 1754072898.207534
[08/01 11:28:18    355s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.004, REAL:0.004, MEM:3500.0M, EPOCH TIME: 1754072898.211220
[08/01 11:28:18    355s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:28:18    355s]  ** Cut row section real time 0:00:00.0.
[08/01 11:28:18    355s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.004, REAL:0.004, MEM:3500.0M, EPOCH TIME: 1754072898.211271
[08/01 11:28:18    356s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:28:18    356s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3500.0MB) @(0:05:56 - 0:05:56).
[08/01 11:28:18    356s] Move report: preRPlace moves 46748 insts, mean move: 0.10 um, max move: 2.43 um 
[08/01 11:28:18    356s] 	Max move on inst (U20882): (240.43, 145.49) --> (239.02, 144.48)
[08/01 11:28:18    356s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OR2_X1
[08/01 11:28:18    356s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:28:18    356s] Placement tweakage begins.
[08/01 11:28:18    356s] wire length = 5.891e+05
[08/01 11:28:20    357s] wire length = 5.485e+05
[08/01 11:28:20    357s] Placement tweakage ends.
[08/01 11:28:20    357s] Move report: tweak moves 6918 insts, mean move: 1.38 um, max move: 16.72 um 
[08/01 11:28:20    357s] 	Max move on inst (FE_OFC190_n31110): (243.96, 333.48) --> (227.24, 333.48)
[08/01 11:28:20    357s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=3500.0MB) @(0:05:56 - 0:05:58).
[08/01 11:28:20    357s] 
[08/01 11:28:20    357s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:28:20    358s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:28:20    358s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:28:20    358s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:28:20    358s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:28:20    358s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:28:20    358s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3468.0MB) @(0:05:58 - 0:05:58).
[08/01 11:28:21    358s] Move report: Detail placement moves 46748 insts, mean move: 0.29 um, max move: 16.97 um 
[08/01 11:28:21    358s] 	Max move on inst (FE_OFC190_n31110): (243.88, 333.81) --> (227.24, 333.48)
[08/01 11:28:21    358s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3468.0MB
[08/01 11:28:21    358s] Statistics of distance of Instance movement in refine placement:
[08/01 11:28:21    358s]   maximum (X+Y) =        16.97 um
[08/01 11:28:21    358s]   inst (FE_OFC190_n31110) with max move: (243.876, 333.809) -> (227.24, 333.48)
[08/01 11:28:21    358s]   mean    (X+Y) =         0.29 um
[08/01 11:28:21    358s] Total instances flipped for legalization: 1
[08/01 11:28:21    358s] Summary Report:
[08/01 11:28:21    358s] Instances move: 46748 (out of 46749 movable)
[08/01 11:28:21    358s] Instances flipped: 1
[08/01 11:28:21    358s] Mean displacement: 0.29 um
[08/01 11:28:21    358s] Total instances moved : 46748
[08/01 11:28:21    358s] Max displacement: 16.97 um (Instance: FE_OFC190_n31110) (243.876, 333.809) -> (227.24, 333.48)
[08/01 11:28:21    358s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[08/01 11:28:21    358s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.861, REAL:2.867, MEM:3468.0M, EPOCH TIME: 1754072901.016070
[08/01 11:28:21    358s] Total net bbox length = 5.266e+05 (2.654e+05 2.612e+05) (ext = 9.585e+04)
[08/01 11:28:21    358s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3468.0MB
[08/01 11:28:21    358s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=3468.0MB) @(0:05:56 - 0:05:58).
[08/01 11:28:21    358s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.2
[08/01 11:28:21    358s] *** Finished place_detail (0:05:58 mem=3468.0M) ***
[08/01 11:28:21    358s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.907, REAL:2.913, MEM:3468.0M, EPOCH TIME: 1754072901.026778
[08/01 11:28:21    358s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3468.0M, EPOCH TIME: 1754072901.026801
[08/01 11:28:21    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46749).
[08/01 11:28:21    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:21    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:21    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:21    358s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.112, REAL:0.112, MEM:3364.0M, EPOCH TIME: 1754072901.139196
[08/01 11:28:21    358s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.059, REAL:3.066, MEM:3364.0M, EPOCH TIME: 1754072901.139260
[08/01 11:28:21    358s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3364.0M, EPOCH TIME: 1754072901.139804
[08/01 11:28:21    358s] Starting Early Global Route congestion estimation: mem = 3364.0M
[08/01 11:28:21    358s] (I)      ==================== Layers =====================
[08/01 11:28:21    358s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:28:21    358s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:28:21    358s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:28:21    358s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:28:21    358s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:28:21    358s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:28:21    358s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:28:21    358s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:28:21    358s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:28:21    358s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:28:21    358s] (I)      Started Import and model ( Curr Mem: 3363.98 MB )
[08/01 11:28:21    358s] (I)      Default pattern map key = top_default.
[08/01 11:28:21    358s] (I)      == Non-default Options ==
[08/01 11:28:21    358s] (I)      Maximum routing layer                              : 10
[08/01 11:28:21    358s] (I)      Number of threads                                  : 1
[08/01 11:28:21    358s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:28:21    358s] (I)      Method to set GCell size                           : row
[08/01 11:28:21    358s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:28:21    358s] (I)      Use row-based GCell size
[08/01 11:28:21    358s] (I)      Use row-based GCell align
[08/01 11:28:21    358s] (I)      layer 0 area = 0
[08/01 11:28:21    358s] (I)      layer 1 area = 0
[08/01 11:28:21    358s] (I)      layer 2 area = 0
[08/01 11:28:21    358s] (I)      layer 3 area = 0
[08/01 11:28:21    358s] (I)      layer 4 area = 0
[08/01 11:28:21    358s] (I)      layer 5 area = 0
[08/01 11:28:21    358s] (I)      layer 6 area = 0
[08/01 11:28:21    358s] (I)      layer 7 area = 0
[08/01 11:28:21    358s] (I)      layer 8 area = 0
[08/01 11:28:21    358s] (I)      layer 9 area = 0
[08/01 11:28:21    358s] (I)      GCell unit size   : 2800
[08/01 11:28:21    358s] (I)      GCell multiplier  : 1
[08/01 11:28:21    358s] (I)      GCell row height  : 2800
[08/01 11:28:21    358s] (I)      Actual row height : 2800
[08/01 11:28:21    358s] (I)      GCell align ref   : 20140 20160
[08/01 11:28:21    358s] [NR-eGR] Track table information for default rule: 
[08/01 11:28:21    358s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:28:21    358s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:28:21    358s] (I)      ============== Default via ===============
[08/01 11:28:21    358s] (I)      +---+------------------+-----------------+
[08/01 11:28:21    358s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:28:21    358s] (I)      +---+------------------+-----------------+
[08/01 11:28:21    358s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:28:21    358s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:28:21    358s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:28:21    358s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:28:21    358s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:28:21    358s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:28:21    358s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:28:21    358s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:28:21    358s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:28:21    358s] (I)      +---+------------------+-----------------+
[08/01 11:28:21    358s] [NR-eGR] Read 81886 PG shapes
[08/01 11:28:21    358s] [NR-eGR] Read 0 clock shapes
[08/01 11:28:21    358s] [NR-eGR] Read 0 other shapes
[08/01 11:28:21    358s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:28:21    358s] [NR-eGR] #Instance Blockages : 0
[08/01 11:28:21    358s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:28:21    358s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:28:21    358s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:28:21    358s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:28:21    358s] [NR-eGR] #Other Blockages    : 0
[08/01 11:28:21    358s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:28:21    358s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:28:21    358s] [NR-eGR] Read 57133 nets ( ignored 0 )
[08/01 11:28:21    358s] (I)      early_global_route_priority property id does not exist.
[08/01 11:28:21    358s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:28:21    358s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:28:21    358s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:28:21    358s] (I)      Number of ignored nets                =      0
[08/01 11:28:21    358s] (I)      Number of connected nets              =      0
[08/01 11:28:21    358s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:28:21    358s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:28:21    358s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:28:21    358s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:28:21    358s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:28:21    358s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:28:21    358s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:28:21    358s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:28:21    358s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:28:21    358s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:28:21    358s] (I)      Ndr track 0 does not exist
[08/01 11:28:21    358s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:28:21    358s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:28:21    358s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:28:21    358s] (I)      Site width          :   380  (dbu)
[08/01 11:28:21    358s] (I)      Row height          :  2800  (dbu)
[08/01 11:28:21    358s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:28:21    358s] (I)      GCell width         :  2800  (dbu)
[08/01 11:28:21    358s] (I)      GCell height        :  2800  (dbu)
[08/01 11:28:21    358s] (I)      Grid                :   281   281    10
[08/01 11:28:21    358s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:28:21    358s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:28:21    358s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:28:21    358s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:28:21    358s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:28:21    358s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:28:21    358s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:28:21    358s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:28:21    358s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:28:21    358s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:28:21    358s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:28:21    358s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:28:21    358s] (I)      --------------------------------------------------------
[08/01 11:28:21    358s] 
[08/01 11:28:21    358s] [NR-eGR] ============ Routing rule table ============
[08/01 11:28:21    358s] [NR-eGR] Rule id: 0  Nets: 57133
[08/01 11:28:21    358s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:28:21    358s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:28:21    358s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:28:21    358s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:28:21    358s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:28:21    358s] [NR-eGR] ========================================
[08/01 11:28:21    358s] [NR-eGR] 
[08/01 11:28:21    358s] (I)      =============== Blocked Tracks ===============
[08/01 11:28:21    358s] (I)      +-------+---------+----------+---------------+
[08/01 11:28:21    358s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:28:21    358s] (I)      +-------+---------+----------+---------------+
[08/01 11:28:21    358s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:28:21    358s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:28:21    358s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:28:21    358s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:28:21    358s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:28:21    358s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:28:21    358s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:28:21    358s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:28:21    358s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:28:21    358s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:28:21    358s] (I)      +-------+---------+----------+---------------+
[08/01 11:28:21    358s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3391.86 MB )
[08/01 11:28:21    358s] (I)      Reset routing kernel
[08/01 11:28:21    358s] (I)      Started Global Routing ( Curr Mem: 3391.86 MB )
[08/01 11:28:21    358s] (I)      totalPins=189706  totalGlobalPin=180195 (94.99%)
[08/01 11:28:21    358s] (I)      total 2D Cap : 1379456 = (520192 H, 859264 V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1a Route ============
[08/01 11:28:21    358s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [4, 10]
[08/01 11:28:21    358s] (I)      Usage: 7482 = (3410 H, 4072 V) = (0.66% H, 0.47% V) = (4.774e+03um H, 5.701e+03um V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1b Route ============
[08/01 11:28:21    358s] (I)      Usage: 7482 = (3410 H, 4072 V) = (0.66% H, 0.47% V) = (4.774e+03um H, 5.701e+03um V)
[08/01 11:28:21    358s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047480e+04um
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1c Route ============
[08/01 11:28:21    358s] (I)      Usage: 7482 = (3410 H, 4072 V) = (0.66% H, 0.47% V) = (4.774e+03um H, 5.701e+03um V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1d Route ============
[08/01 11:28:21    358s] (I)      Usage: 7482 = (3410 H, 4072 V) = (0.66% H, 0.47% V) = (4.774e+03um H, 5.701e+03um V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1e Route ============
[08/01 11:28:21    358s] (I)      Usage: 7482 = (3410 H, 4072 V) = (0.66% H, 0.47% V) = (4.774e+03um H, 5.701e+03um V)
[08/01 11:28:21    358s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047480e+04um
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1l Route ============
[08/01 11:28:21    358s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1a Route ============
[08/01 11:28:21    358s] [NR-eGR] Layer group 2: route 57086 net(s) in layer range [2, 10]
[08/01 11:28:21    358s] (I)      Usage: 378391 = (193455 H, 184936 V) = (15.01% H, 13.13% V) = (2.708e+05um H, 2.589e+05um V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1b Route ============
[08/01 11:28:21    358s] (I)      Usage: 378391 = (193455 H, 184936 V) = (15.01% H, 13.13% V) = (2.708e+05um H, 2.589e+05um V)
[08/01 11:28:21    358s] (I)      Overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.297474e+05um
[08/01 11:28:21    358s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[08/01 11:28:21    358s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1c Route ============
[08/01 11:28:21    358s] (I)      Usage: 378391 = (193455 H, 184936 V) = (15.01% H, 13.13% V) = (2.708e+05um H, 2.589e+05um V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1d Route ============
[08/01 11:28:21    358s] (I)      Usage: 378391 = (193455 H, 184936 V) = (15.01% H, 13.13% V) = (2.708e+05um H, 2.589e+05um V)
[08/01 11:28:21    358s] (I)      
[08/01 11:28:21    358s] (I)      ============  Phase 1e Route ============
[08/01 11:28:21    358s] (I)      Usage: 378391 = (193455 H, 184936 V) = (15.01% H, 13.13% V) = (2.708e+05um H, 2.589e+05um V)
[08/01 11:28:21    358s] (I)      [08/01 11:28:21    358s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.297474e+05um

[08/01 11:28:21    358s] (I)      ============  Phase 1l Route ============
[08/01 11:28:21    359s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:28:21    359s] (I)      Layer  2:     548601    170345       213           0      579747    ( 0.00%) 
[08/01 11:28:21    359s] (I)      Layer  3:     766621    197332         4           0      786800    ( 0.00%) 
[08/01 11:28:21    359s] (I)      Layer  4:     368097     87169        37           0      393400    ( 0.00%) 
[08/01 11:28:21    359s] (I)      Layer  5:     372635     30231         3           0      393400    ( 0.00%) 
[08/01 11:28:21    359s] (I)      Layer  6:     359227     29256         7           0      393400    ( 0.00%) 
[08/01 11:28:21    359s] (I)      Layer  7:     107890        98         2       11407      119727    ( 8.70%) 
[08/01 11:28:21    359s] (I)      Layer  8:      96318       529         0       29803      101330    (22.73%) 
[08/01 11:28:21    359s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:28:21    359s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:28:21    359s] (I)      Total:       2706173    514960       266       99811     2843611    ( 3.39%) 
[08/01 11:28:21    359s] (I)      
[08/01 11:28:21    359s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:28:21    359s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:28:21    359s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:28:21    359s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:28:21    359s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:28:21    359s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:28:21    359s] [NR-eGR]  metal2 ( 2)       177( 0.22%)         2( 0.00%)   ( 0.23%) 
[08/01 11:28:21    359s] [NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:28:21    359s] [NR-eGR]  metal4 ( 4)        35( 0.04%)         0( 0.00%)   ( 0.04%) 
[08/01 11:28:21    359s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:28:21    359s] [NR-eGR]  metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:28:21    359s] [NR-eGR]  metal7 ( 7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:28:21    359s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:28:21    359s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:28:21    359s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:28:21    359s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:28:21    359s] [NR-eGR]        Total       228( 0.04%)         2( 0.00%)   ( 0.04%) 
[08/01 11:28:21    359s] [NR-eGR] 
[08/01 11:28:21    359s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3399.86 MB )
[08/01 11:28:21    359s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:28:21    359s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:28:21    359s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 3399.9M
[08/01 11:28:21    359s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.536, REAL:0.558, MEM:3399.9M, EPOCH TIME: 1754072901.697656
[08/01 11:28:21    359s] OPERPROF: Starting HotSpotCal at level 1, MEM:3399.9M, EPOCH TIME: 1754072901.697683
[08/01 11:28:21    359s] [hotspot] +------------+---------------+---------------+
[08/01 11:28:21    359s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:28:21    359s] [hotspot] +------------+---------------+---------------+
[08/01 11:28:21    359s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:28:21    359s] [hotspot] +------------+---------------+---------------+
[08/01 11:28:21    359s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:28:21    359s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:28:21    359s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3415.9M, EPOCH TIME: 1754072901.703047
[08/01 11:28:21    359s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3415.9M, EPOCH TIME: 1754072901.705125
[08/01 11:28:21    359s] Starting Early Global Route wiring: mem = 3415.9M
[08/01 11:28:21    359s] (I)      ============= Track Assignment ============
[08/01 11:28:21    359s] (I)      Started Track Assignment (1T) ( Curr Mem: 3415.86 MB )
[08/01 11:28:21    359s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:28:21    359s] (I)      Run Multi-thread track assignment
[08/01 11:28:22    359s] (I)      Finished Track Assignment (1T) ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 3415.86 MB )
[08/01 11:28:22    359s] (I)      Started Export ( Curr Mem: 3415.86 MB )
[08/01 11:28:22    359s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:28:22    359s] [NR-eGR] -------------------------------------
[08/01 11:28:22    359s] [NR-eGR]  metal1   (1H)             0  189706 
[08/01 11:28:22    359s] [NR-eGR]  metal2   (2V)        138405  234728 
[08/01 11:28:22    359s] [NR-eGR]  metal3   (3H)        244295   75821 
[08/01 11:28:22    359s] [NR-eGR]  metal4   (4V)        112400   10082 
[08/01 11:28:22    359s] [NR-eGR]  metal5   (5H)         38892    7264 
[08/01 11:28:22    359s] [NR-eGR]  metal6   (6V)         41267     132 
[08/01 11:28:22    359s] [NR-eGR]  metal7   (7H)            94      46 
[08/01 11:28:22    359s] [NR-eGR]  metal8   (8V)           742       0 
[08/01 11:28:22    359s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:28:22    359s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:28:22    359s] [NR-eGR] -------------------------------------
[08/01 11:28:22    359s] [NR-eGR]           Total       576095  517779 
[08/01 11:28:22    359s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:28:22    359s] [NR-eGR] Total half perimeter of net bounding box: 526625um
[08/01 11:28:22    359s] [NR-eGR] Total length: 576095um, number of vias: 517779
[08/01 11:28:22    359s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:28:22    359s] [NR-eGR] Total eGR-routed clock nets wire length: 17490um, number of vias: 17166
[08/01 11:28:22    359s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:28:22    359s] (I)      Finished Export ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 3415.86 MB )
[08/01 11:28:22    359s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.787, REAL:0.789, MEM:3415.9M, EPOCH TIME: 1754072902.494315
[08/01 11:28:22    359s] Early Global Route wiring runtime: 0.79 seconds, mem = 3415.9M
[08/01 11:28:22    359s] 0 delay mode for cte disabled.
[08/01 11:28:22    359s] SKP cleared!
[08/01 11:28:22    359s] 
[08/01 11:28:22    359s] *** Finished incrementalPlace (cpu=0:01:39, real=0:01:41)***
[08/01 11:28:22    359s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3415.9M, EPOCH TIME: 1754072902.520006
[08/01 11:28:22    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:22    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:22    359s] All LLGs are deleted
[08/01 11:28:22    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:22    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:22    359s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3415.9M, EPOCH TIME: 1754072902.520096
[08/01 11:28:22    359s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3415.9M, EPOCH TIME: 1754072902.520124
[08/01 11:28:22    359s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:3200.9M, EPOCH TIME: 1754072902.525494
[08/01 11:28:22    359s] Start to check current routing status for nets...
[08/01 11:28:22    360s] All nets are already routed correctly.
[08/01 11:28:22    360s] End to check current routing status for nets (mem=3200.9M)
[08/01 11:28:22    360s] Extraction called for design 'top' of instances=46749 and nets=57387 using extraction engine 'pre_route' .
[08/01 11:28:22    360s] pre_route RC Extraction called for design top.
[08/01 11:28:22    360s] RC Extraction called in multi-corner(1) mode.
[08/01 11:28:22    360s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:28:22    360s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:28:22    360s] RCMode: PreRoute
[08/01 11:28:22    360s]       RC Corner Indexes            0   
[08/01 11:28:22    360s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:28:22    360s] Resistance Scaling Factor    : 1.00000 
[08/01 11:28:22    360s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:28:22    360s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:28:22    360s] Shrink Factor                : 1.00000
[08/01 11:28:22    360s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:28:22    360s] 
[08/01 11:28:22    360s] Trim Metal Layers:
[08/01 11:28:22    360s] LayerId::1 widthSet size::1
[08/01 11:28:22    360s] LayerId::2 widthSet size::1
[08/01 11:28:22    360s] LayerId::3 widthSet size::1
[08/01 11:28:22    360s] LayerId::4 widthSet size::1
[08/01 11:28:22    360s] LayerId::5 widthSet size::1
[08/01 11:28:22    360s] LayerId::6 widthSet size::1
[08/01 11:28:22    360s] LayerId::7 widthSet size::1
[08/01 11:28:22    360s] LayerId::8 widthSet size::1
[08/01 11:28:22    360s] LayerId::9 widthSet size::1
[08/01 11:28:22    360s] LayerId::10 widthSet size::1
[08/01 11:28:22    360s] eee: pegSigSF::1.070000
[08/01 11:28:22    360s] Updating RC grid for preRoute extraction ...
[08/01 11:28:22    360s] Initializing multi-corner resistance tables ...
[08/01 11:28:22    360s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:28:22    360s] eee: l::2 avDens::0.172453 usedTrk::9886.081436 availTrk::57326.315789 sigTrk::9886.081436
[08/01 11:28:22    360s] eee: l::3 avDens::0.224000 usedTrk::17449.623224 availTrk::77900.000000 sigTrk::17449.623224
[08/01 11:28:22    360s] eee: l::4 avDens::0.206126 usedTrk::8028.600350 availTrk::38950.000000 sigTrk::8028.600350
[08/01 11:28:22    360s] eee: l::5 avDens::0.075490 usedTrk::2778.033212 availTrk::36800.000000 sigTrk::2778.033212
[08/01 11:28:22    360s] eee: l::6 avDens::0.083978 usedTrk::2947.617144 availTrk::35100.000000 sigTrk::2947.617144
[08/01 11:28:22    360s] eee: l::7 avDens::0.005680 usedTrk::6.721071 availTrk::1183.333333 sigTrk::6.721071
[08/01 11:28:22    360s] eee: l::8 avDens::0.046074 usedTrk::52.985000 availTrk::1150.000000 sigTrk::52.985000
[08/01 11:28:22    360s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:28:22    360s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:28:22    360s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:28:22    360s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256771 uaWl=0.981073 uaWlH=0.317516 aWlH=0.018184 lMod=0 pMax=0.857300 pMod=81 wcR=0.535700 newSi=0.001900 wHLS=1.390167 siPrev=0 viaL=0.000000 crit=0.033945 shortMod=0.169723 fMod=0.008486 
[08/01 11:28:22    360s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3200.859M)
[08/01 11:28:23    361s] Compute RC Scale Done ...
[08/01 11:28:23    361s] **opt_design ... cpu = 0:02:30, real = 0:02:31, mem = 2392.3M, totSessionCpu=0:06:01 **
[08/01 11:28:23    361s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:28:23    361s] #################################################################################
[08/01 11:28:23    361s] # Design Stage: PreRoute
[08/01 11:28:23    361s] # Design Name: top
[08/01 11:28:23    361s] # Design Mode: 45nm
[08/01 11:28:23    361s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:28:23    361s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:28:23    361s] # Signoff Settings: SI Off 
[08/01 11:28:23    361s] #################################################################################
[08/01 11:28:25    362s] Calculate delays in BcWc mode...
[08/01 11:28:25    362s] Topological Sorting (REAL = 0:00:00.0, MEM = 3201.0M, InitMEM = 3201.0M)
[08/01 11:28:25    362s] Start delay calculation (fullDC) (1 T). (MEM=3200.98)
[08/01 11:28:25    362s] End AAE Lib Interpolated Model. (MEM=3212.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:28:29    367s] Total number of fetched objects 59912
[08/01 11:28:29    367s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:28:30    367s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[08/01 11:28:30    367s] End delay calculation. (MEM=3241.72 CPU=0:00:04.0 REAL=0:00:04.0)
[08/01 11:28:30    367s] End delay calculation (fullDC). (MEM=3241.72 CPU=0:00:05.0 REAL=0:00:05.0)
[08/01 11:28:30    367s] *** CDM Built up (cpu=0:00:06.2  real=0:00:07.0  mem= 3241.7M) ***
[08/01 11:28:30    368s] 
[08/01 11:28:30    368s] =============================================================================================
[08/01 11:28:30    368s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[08/01 11:28:30    368s] =============================================================================================
[08/01 11:28:30    368s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:28:30    368s] ---------------------------------------------------------------------------------------------
[08/01 11:28:30    368s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:30    368s] [ ExtractRC              ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:28:30    368s] [ TimingUpdate           ]      4   0:00:01.9  (   1.7 % )     0:00:01.9 /  0:00:01.9    1.0
[08/01 11:28:30    368s] [ FullDelayCalc          ]      1   0:00:06.2  (   5.7 % )     0:00:06.2 /  0:00:06.2    1.0
[08/01 11:28:30    368s] [ MISC                   ]          0:01:40.5  (  92.3 % )     0:01:40.5 /  0:01:39.2    1.0
[08/01 11:28:30    368s] ---------------------------------------------------------------------------------------------
[08/01 11:28:30    368s]  IncrReplace #1 TOTAL               0:01:48.9  ( 100.0 % )     0:01:48.9 /  0:01:47.5    1.0
[08/01 11:28:30    368s] ---------------------------------------------------------------------------------------------
[08/01 11:28:30    368s] 
[08/01 11:28:30    368s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:47.5/0:01:48.9 (1.0), totSession cpu/real = 0:06:08.1/0:33:24.0 (0.2), mem = 3241.7M
[08/01 11:28:31    369s] *** Timing NOT met, worst failing slack is -0.033
[08/01 11:28:31    369s] *** Check timing (0:00:00.0)
[08/01 11:28:31    369s] Deleting Lib Analyzer.
[08/01 11:28:31    369s] Begin: GigaOpt Optimization in WNS mode
[08/01 11:28:31    369s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 11:28:31    369s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 11:28:32    369s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:28:32    369s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:09.4/0:33:25.3 (0.2), mem = 3257.7M
[08/01 11:28:32    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.7
[08/01 11:28:32    369s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:28:32    369s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=3257.7M
[08/01 11:28:32    369s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:28:32    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:3257.7M, EPOCH TIME: 1754072912.009872
[08/01 11:28:32    369s] Processing tracks to init pin-track alignment.
[08/01 11:28:32    369s] z: 2, totalTracks: 1
[08/01 11:28:32    369s] z: 4, totalTracks: 1
[08/01 11:28:32    369s] z: 6, totalTracks: 1
[08/01 11:28:32    369s] z: 8, totalTracks: 1
[08/01 11:28:32    369s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:28:32    369s] All LLGs are deleted
[08/01 11:28:32    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:32    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:32    369s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3257.7M, EPOCH TIME: 1754072912.021142
[08/01 11:28:32    369s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3257.7M, EPOCH TIME: 1754072912.021198
[08/01 11:28:32    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3257.7M, EPOCH TIME: 1754072912.029135
[08/01 11:28:32    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:32    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:32    369s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3257.7M, EPOCH TIME: 1754072912.029917
[08/01 11:28:32    369s] Max number of tech site patterns supported in site array is 256.
[08/01 11:28:32    369s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:28:32    369s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3257.7M, EPOCH TIME: 1754072912.033785
[08/01 11:28:32    369s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:28:32    369s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:28:32    369s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.009, MEM:3257.7M, EPOCH TIME: 1754072912.042746
[08/01 11:28:32    369s] Fast DP-INIT is on for default
[08/01 11:28:32    369s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:28:32    369s] Atter site array init, number of instance map data is 0.
[08/01 11:28:32    369s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.020, MEM:3257.7M, EPOCH TIME: 1754072912.049455
[08/01 11:28:32    369s] 
[08/01 11:28:32    369s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:32    369s] OPERPROF:     Starting CMU at level 3, MEM:3257.7M, EPOCH TIME: 1754072912.052861
[08/01 11:28:32    369s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3257.7M, EPOCH TIME: 1754072912.054109
[08/01 11:28:32    369s] 
[08/01 11:28:32    369s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:28:32    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:3257.7M, EPOCH TIME: 1754072912.056560
[08/01 11:28:32    369s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3257.7M, EPOCH TIME: 1754072912.056596
[08/01 11:28:32    369s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3257.7M, EPOCH TIME: 1754072912.056955
[08/01 11:28:32    369s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3257.7MB).
[08/01 11:28:32    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:3257.7M, EPOCH TIME: 1754072912.060412
[08/01 11:28:32    369s] TotalInstCnt at PhyDesignMc Initialization: 46749
[08/01 11:28:32    369s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:10 mem=3257.7M
[08/01 11:28:32    369s] ### Creating RouteCongInterface, started
[08/01 11:28:32    369s] 
[08/01 11:28:32    369s] Creating Lib Analyzer ...
[08/01 11:28:32    369s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:28:32    369s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:28:32    369s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:28:32    369s] 
[08/01 11:28:32    369s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:28:32    369s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:10 mem=3257.7M
[08/01 11:28:32    369s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:10 mem=3257.7M
[08/01 11:28:32    369s] Creating Lib Analyzer, finished. 
[08/01 11:28:32    369s] 
[08/01 11:28:32    369s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/01 11:28:32    369s] 
[08/01 11:28:32    369s] #optDebug: {0, 1.000}
[08/01 11:28:32    369s] ### Creating RouteCongInterface, finished
[08/01 11:28:32    369s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:28:32    369s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=3257.7M
[08/01 11:28:32    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=3257.7M
[08/01 11:28:32    370s] *info: 1 clock net excluded
[08/01 11:28:32    370s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2496899.1
[08/01 11:28:33    371s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/01 11:28:34    372s] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -5.690 Density 70.15
[08/01 11:28:34    372s] Optimizer WNS Pass 0
[08/01 11:28:34    372s] OptDebug: Start of Optimizer WNS Pass 0:
[08/01 11:28:34    372s] +----------+------+------+
[08/01 11:28:34    372s] |Path Group|   WNS|   TNS|
[08/01 11:28:34    372s] +----------+------+------+
[08/01 11:28:34    372s] |default   | 0.722| 0.000|
[08/01 11:28:34    372s] |reg2reg   |-0.033|-5.690|
[08/01 11:28:34    372s] |HEPG      |-0.033|-5.690|
[08/01 11:28:34    372s] |All Paths |-0.033|-5.690|
[08/01 11:28:34    372s] +----------+------+------+
[08/01 11:28:34    372s] 
[08/01 11:28:34    372s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3292.8M, EPOCH TIME: 1754072914.765921
[08/01 11:28:34    372s] Found 0 hard placement blockage before merging.
[08/01 11:28:34    372s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3292.8M, EPOCH TIME: 1754072914.766427
[08/01 11:28:34    372s] Active Path Group: reg2reg  
[08/01 11:28:34    372s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:28:34    372s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:28:34    372s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:28:34    372s] |  -0.033|   -0.033|  -5.690|   -5.690|   70.15%|   0:00:00.0| 3292.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]67/D    |
[08/01 11:28:36    373s] |  -0.024|   -0.024|  -3.708|   -3.708|   70.16%|   0:00:02.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]144/D  |
[08/01 11:28:36    373s] |  -0.019|   -0.019|  -2.523|   -2.523|   70.16%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]39/D    |
[08/01 11:28:36    373s] |  -0.014|   -0.014|  -2.043|   -2.043|   70.17%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]149/D  |
[08/01 11:28:37    374s] |  -0.010|   -0.010|  -0.898|   -0.898|   70.18%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]85/D    |
[08/01 11:28:37    375s] |  -0.006|   -0.006|  -0.223|   -0.223|   70.20%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]134/D  |
[08/01 11:28:38    376s] |  -0.003|   -0.003|  -0.030|   -0.030|   70.22%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]38/D   |
[08/01 11:28:39    376s] |   0.001|    0.001|   0.000|    0.000|   70.24%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]124/D  |
[08/01 11:28:40    377s] |   0.002|    0.002|   0.000|    0.000|   70.25%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]53/D   |
[08/01 11:28:40    377s] |   0.006|    0.006|   0.000|    0.000|   70.26%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]147/D   |
[08/01 11:28:41    378s] |   0.010|    0.010|   0.000|    0.000|   70.30%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]19/D    |
[08/01 11:28:41    378s] |   0.010|    0.010|   0.000|    0.000|   70.30%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]19/D    |
[08/01 11:28:41    378s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s] *** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=3472.5M) ***
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s] *** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=3472.5M) ***
[08/01 11:28:41    378s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:28:41    378s] OptDebug: End of Optimizer WNS Pass 0:
[08/01 11:28:41    378s] +----------+-----+-----+
[08/01 11:28:41    378s] |Path Group|  WNS|  TNS|
[08/01 11:28:41    378s] +----------+-----+-----+
[08/01 11:28:41    378s] |default   |0.722|0.000|
[08/01 11:28:41    378s] |reg2reg   |0.010|0.000|
[08/01 11:28:41    378s] |HEPG      |0.010|0.000|
[08/01 11:28:41    378s] |All Paths |0.010|0.000|
[08/01 11:28:41    378s] +----------+-----+-----+
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.30
[08/01 11:28:41    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2496899.1
[08/01 11:28:41    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3472.5M, EPOCH TIME: 1754072921.406883
[08/01 11:28:41    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46910).
[08/01 11:28:41    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:41    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:41    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:41    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.115, REAL:0.115, MEM:3320.5M, EPOCH TIME: 1754072921.522103
[08/01 11:28:41    378s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3320.5M, EPOCH TIME: 1754072921.530133
[08/01 11:28:41    378s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3320.5M, EPOCH TIME: 1754072921.530176
[08/01 11:28:41    378s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3320.5M, EPOCH TIME: 1754072921.547614
[08/01 11:28:41    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:41    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:41    378s] OPERPROF:       Starting CMU at level 4, MEM:3320.5M, EPOCH TIME: 1754072921.557132
[08/01 11:28:41    378s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3320.5M, EPOCH TIME: 1754072921.558348
[08/01 11:28:41    378s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3320.5M, EPOCH TIME: 1754072921.560814
[08/01 11:28:41    378s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3320.5M, EPOCH TIME: 1754072921.560849
[08/01 11:28:41    378s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3320.5M, EPOCH TIME: 1754072921.561273
[08/01 11:28:41    378s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.035, MEM:3320.5M, EPOCH TIME: 1754072921.564711
[08/01 11:28:41    378s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.034, REAL:0.035, MEM:3320.5M, EPOCH TIME: 1754072921.564731
[08/01 11:28:41    378s] TDRefine: refinePlace mode is spiral
[08/01 11:28:41    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.3
[08/01 11:28:41    378s] OPERPROF: Starting RefinePlace at level 1, MEM:3320.5M, EPOCH TIME: 1754072921.564772
[08/01 11:28:41    378s] *** Starting place_detail (0:06:19 mem=3320.5M) ***
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:41    378s] Total net bbox length = 5.278e+05 (2.660e+05 2.618e+05) (ext = 9.585e+04)
[08/01 11:28:41    378s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:28:41    378s] (I)      Default pattern map key = top_default.
[08/01 11:28:41    378s] (I)      Default pattern map key = top_default.
[08/01 11:28:41    378s] User Input Parameters:
[08/01 11:28:41    378s] - Congestion Driven    : Off
[08/01 11:28:41    378s] - Timing Driven        : Off
[08/01 11:28:41    378s] - Area-Violation Based : Off
[08/01 11:28:41    378s] - Start Rollback Level : -5
[08/01 11:28:41    378s] - Legalized            : On
[08/01 11:28:41    378s] - Window Based         : Off
[08/01 11:28:41    378s] - eDen incr mode       : Off
[08/01 11:28:41    378s] - Small incr mode      : On
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s] 
[08/01 11:28:41    378s] Starting Small incrNP...
[08/01 11:28:41    378s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3320.5M, EPOCH TIME: 1754072921.602356
[08/01 11:28:41    378s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3320.5M, EPOCH TIME: 1754072921.606213
[08/01 11:28:41    378s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.006, REAL:0.006, MEM:3320.5M, EPOCH TIME: 1754072921.611981
[08/01 11:28:41    378s] default core: bins with density > 0.750 = 26.47 % ( 193 / 729 )
[08/01 11:28:41    378s] Density distribution unevenness ratio = 3.989%
[08/01 11:28:41    378s] Density distribution unevenness ratio (U70) = 3.989%
[08/01 11:28:41    378s] Density distribution unevenness ratio (U80) = 0.111%
[08/01 11:28:41    378s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:28:41    378s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:3320.5M, EPOCH TIME: 1754072921.612054
[08/01 11:28:41    378s] cost 0.870270, thresh 1.000000
[08/01 11:28:41    378s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3320.5M)
[08/01 11:28:41    378s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:28:41    378s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3320.5M, EPOCH TIME: 1754072921.612819
[08/01 11:28:41    378s] Starting refinePlace ...
[08/01 11:28:41    378s] (I)      Default pattern map key = top_default.
[08/01 11:28:41    378s] One DDP V2 for no tweak run.
[08/01 11:28:41    378s] (I)      Default pattern map key = top_default.
[08/01 11:28:41    378s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3324.8M, EPOCH TIME: 1754072921.662853
[08/01 11:28:41    378s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:28:41    378s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3324.8M, EPOCH TIME: 1754072921.662904
[08/01 11:28:41    378s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.001, MEM:3324.8M, EPOCH TIME: 1754072921.663434
[08/01 11:28:41    378s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3324.8M, EPOCH TIME: 1754072921.663451
[08/01 11:28:41    378s] DDP markSite nrRow 266 nrJob 266
[08/01 11:28:41    378s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3324.8M, EPOCH TIME: 1754072921.664193
[08/01 11:28:41    378s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3324.8M, EPOCH TIME: 1754072921.664209
[08/01 11:28:41    378s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 11:28:41    378s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3331.2M, EPOCH TIME: 1754072921.679158
[08/01 11:28:41    378s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3331.2M, EPOCH TIME: 1754072921.679197
[08/01 11:28:41    378s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3331.2M, EPOCH TIME: 1754072921.683204
[08/01 11:28:41    378s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:28:41    378s]  ** Cut row section real time 0:00:00.0.
[08/01 11:28:41    378s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3331.2M, EPOCH TIME: 1754072921.683262
[08/01 11:28:42    379s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:28:42    379s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3331.2MB) @(0:06:19 - 0:06:20).
[08/01 11:28:42    379s] Move report: preRPlace moves 468 insts, mean move: 0.64 um, max move: 2.92 um 
[08/01 11:28:42    379s] 	Max move on inst (FE_RC_114_0): (32.68, 78.68) --> (34.20, 77.28)
[08/01 11:28:42    379s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[08/01 11:28:42    379s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:28:42    379s] 
[08/01 11:28:42    379s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:28:42    380s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:28:42    380s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:28:42    380s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:28:42    380s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:28:42    380s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:28:42    380s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3315.2MB) @(0:06:20 - 0:06:20).
[08/01 11:28:42    380s] Move report: Detail placement moves 468 insts, mean move: 0.64 um, max move: 2.92 um 
[08/01 11:28:42    380s] 	Max move on inst (FE_RC_114_0): (32.68, 78.68) --> (34.20, 77.28)
[08/01 11:28:42    380s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3315.2MB
[08/01 11:28:42    380s] Statistics of distance of Instance movement in refine placement:
[08/01 11:28:42    380s]   maximum (X+Y) =         2.92 um
[08/01 11:28:42    380s]   inst (FE_RC_114_0) with max move: (32.68, 78.68) -> (34.2, 77.28)
[08/01 11:28:42    380s]   mean    (X+Y) =         0.64 um
[08/01 11:28:42    380s] Summary Report:
[08/01 11:28:42    380s] Instances move: 468 (out of 46910 movable)
[08/01 11:28:42    380s] Instances flipped: 0
[08/01 11:28:42    380s] Mean displacement: 0.64 um
[08/01 11:28:42    380s] Total instances moved : 468
[08/01 11:28:42    380s] Max displacement: 2.92 um (Instance: FE_RC_114_0) (32.68, 78.68) -> (34.2, 77.28)
[08/01 11:28:42    380s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[08/01 11:28:42    380s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.281, REAL:1.283, MEM:3315.2M, EPOCH TIME: 1754072922.895379
[08/01 11:28:42    380s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3315.2MB) @(0:06:19 - 0:06:20).
[08/01 11:28:42    380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.3
[08/01 11:28:42    380s] OPERPROF: Finished RefinePlace at level 1, CPU:1.340, REAL:1.341, MEM:3315.2M, EPOCH TIME: 1754072922.906137
[08/01 11:28:42    380s] Total net bbox length = 5.281e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
[08/01 11:28:42    380s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3315.2MB
[08/01 11:28:42    380s] *** Finished place_detail (0:06:20 mem=3315.2M) ***
[08/01 11:28:43    380s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3315.2M, EPOCH TIME: 1754072923.091797
[08/01 11:28:43    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46910).
[08/01 11:28:43    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    380s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.107, REAL:0.107, MEM:3306.2M, EPOCH TIME: 1754072923.199208
[08/01 11:28:43    380s] *** maximum move = 2.92 um ***
[08/01 11:28:43    380s] *** Finished re-routing un-routed nets (3306.2M) ***
[08/01 11:28:43    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:3306.2M, EPOCH TIME: 1754072923.253141
[08/01 11:28:43    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3306.2M, EPOCH TIME: 1754072923.271325
[08/01 11:28:43    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    380s] 
[08/01 11:28:43    380s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:43    380s] OPERPROF:     Starting CMU at level 3, MEM:3306.2M, EPOCH TIME: 1754072923.280916
[08/01 11:28:43    380s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3306.2M, EPOCH TIME: 1754072923.282192
[08/01 11:28:43    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3306.2M, EPOCH TIME: 1754072923.284607
[08/01 11:28:43    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3306.2M, EPOCH TIME: 1754072923.284641
[08/01 11:28:43    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3322.2M, EPOCH TIME: 1754072923.285190
[08/01 11:28:43    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.036, MEM:3322.2M, EPOCH TIME: 1754072923.288670
[08/01 11:28:43    380s] 
[08/01 11:28:43    380s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=3322.2M) ***
[08/01 11:28:43    380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2496899.1
[08/01 11:28:43    380s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.30
[08/01 11:28:43    380s] OptDebug: End of Setup Fixing:
[08/01 11:28:43    380s] +----------+-----+-----+
[08/01 11:28:43    380s] |Path Group|  WNS|  TNS|
[08/01 11:28:43    380s] +----------+-----+-----+
[08/01 11:28:43    380s] |default   |0.722|0.000|
[08/01 11:28:43    380s] |reg2reg   |0.010|0.000|
[08/01 11:28:43    380s] |HEPG      |0.010|0.000|
[08/01 11:28:43    380s] |All Paths |0.010|0.000|
[08/01 11:28:43    380s] +----------+-----+-----+
[08/01 11:28:43    380s] 
[08/01 11:28:43    381s] Bottom Preferred Layer:
[08/01 11:28:43    381s] +---------------+------------+----------+
[08/01 11:28:43    381s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:28:43    381s] +---------------+------------+----------+
[08/01 11:28:43    381s] | metal4 (z=4)  |         57 | default  |
[08/01 11:28:43    381s] | metal7 (z=7)  |          8 | default  |
[08/01 11:28:43    381s] +---------------+------------+----------+
[08/01 11:28:43    381s] Via Pillar Rule:
[08/01 11:28:43    381s]     None
[08/01 11:28:43    381s] Finished writing unified metrics of routing constraints.
[08/01 11:28:43    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2496899.1
[08/01 11:28:43    381s] 
[08/01 11:28:43    381s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.8 real=0:00:11.0 mem=3322.2M) ***
[08/01 11:28:43    381s] 
[08/01 11:28:43    381s] Total-nets :: 57533, Stn-nets :: 617, ratio :: 1.07243 %, Total-len 576213, Stn-len 12300.4
[08/01 11:28:43    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3303.2M, EPOCH TIME: 1754072923.734359
[08/01 11:28:43    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:43    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.082, REAL:0.082, MEM:3240.2M, EPOCH TIME: 1754072923.816358
[08/01 11:28:43    381s] TotalInstCnt at PhyDesignMc Destruction: 46910
[08/01 11:28:43    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.7
[08/01 11:28:43    381s] 
[08/01 11:28:43    381s] =============================================================================================
[08/01 11:28:43    381s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.18-s099_1
[08/01 11:28:43    381s] =============================================================================================
[08/01 11:28:43    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:28:43    381s] ---------------------------------------------------------------------------------------------
[08/01 11:28:43    381s] [ SlackTraversorInit     ]      2   0:00:01.0  (   8.4 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:28:43    381s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:43    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:43    381s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:43    381s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:28:43    381s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:28:43    381s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:43    381s] [ TransformInit          ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:28:43    381s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:06.5 /  0:00:06.5    1.0
[08/01 11:28:43    381s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.1 % )     0:00:06.4 /  0:00:06.4    1.0
[08/01 11:28:43    381s] [ OptGetWeight           ]     12   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:28:43    381s] [ OptEval                ]     12   0:00:03.8  (  32.6 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 11:28:43    381s] [ OptCommit              ]     12   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:28:43    381s] [ PostCommitDelayUpdate  ]     12   0:00:00.1  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 11:28:43    381s] [ IncrDelayCalc          ]     65   0:00:00.6  (   4.9 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 11:28:43    381s] [ SetupOptGetWorkingSet  ]     34   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:28:43    381s] [ SetupOptGetActiveNode  ]     34   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:43    381s] [ SetupOptSlackGraph     ]     12   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:28:43    381s] [ RefinePlace            ]      1   0:00:02.0  (  17.1 % )     0:00:02.0 /  0:00:02.1    1.0
[08/01 11:28:43    381s] [ TimingUpdate           ]      2   0:00:01.1  (   9.3 % )     0:00:01.1 /  0:00:01.1    1.0
[08/01 11:28:43    381s] [ IncrTimingUpdate       ]     16   0:00:01.3  (  11.3 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 11:28:43    381s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 11:28:43    381s] ---------------------------------------------------------------------------------------------
[08/01 11:28:43    381s]  WnsOpt #1 TOTAL                    0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:11.8    1.0
[08/01 11:28:43    381s] ---------------------------------------------------------------------------------------------
[08/01 11:28:43    381s] 
[08/01 11:28:43    381s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:06:21.1/0:33:37.1 (0.2), mem = 3240.2M
[08/01 11:28:43    381s] End: GigaOpt Optimization in WNS mode
[08/01 11:28:43    381s] *** Timing Is met
[08/01 11:28:43    381s] *** Check timing (0:00:00.0)
[08/01 11:28:44    381s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:28:44    381s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:28:44    381s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:28:44    381s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=3240.2M
[08/01 11:28:44    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=3240.2M
[08/01 11:28:44    381s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:28:44    381s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:28:44    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=3297.4M
[08/01 11:28:44    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:3297.4M, EPOCH TIME: 1754072924.107567
[08/01 11:28:44    381s] Processing tracks to init pin-track alignment.
[08/01 11:28:44    381s] z: 2, totalTracks: 1
[08/01 11:28:44    381s] z: 4, totalTracks: 1
[08/01 11:28:44    381s] z: 6, totalTracks: 1
[08/01 11:28:44    381s] z: 8, totalTracks: 1
[08/01 11:28:44    381s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:28:44    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3297.4M, EPOCH TIME: 1754072924.124267
[08/01 11:28:44    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:44    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:44    381s] 
[08/01 11:28:44    381s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:44    381s] OPERPROF:     Starting CMU at level 3, MEM:3297.4M, EPOCH TIME: 1754072924.133927
[08/01 11:28:44    381s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3297.4M, EPOCH TIME: 1754072924.135210
[08/01 11:28:44    381s] 
[08/01 11:28:44    381s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:28:44    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3297.4M, EPOCH TIME: 1754072924.137636
[08/01 11:28:44    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3297.4M, EPOCH TIME: 1754072924.137670
[08/01 11:28:44    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3297.4M, EPOCH TIME: 1754072924.138045
[08/01 11:28:44    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3297.4MB).
[08/01 11:28:44    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:3297.4M, EPOCH TIME: 1754072924.141555
[08/01 11:28:44    381s] TotalInstCnt at PhyDesignMc Initialization: 46910
[08/01 11:28:44    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:22 mem=3297.4M
[08/01 11:28:44    381s] Begin: Area Reclaim Optimization
[08/01 11:28:44    381s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:21.6/0:33:37.6 (0.2), mem = 3297.4M
[08/01 11:28:44    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.8
[08/01 11:28:44    381s] ### Creating RouteCongInterface, started
[08/01 11:28:44    381s] 
[08/01 11:28:44    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:28:44    381s] 
[08/01 11:28:44    381s] #optDebug: {0, 1.000}
[08/01 11:28:44    381s] ### Creating RouteCongInterface, finished
[08/01 11:28:44    381s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:28:44    381s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=3297.4M
[08/01 11:28:44    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=3297.4M
[08/01 11:28:44    381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3297.4M, EPOCH TIME: 1754072924.505127
[08/01 11:28:44    381s] Found 0 hard placement blockage before merging.
[08/01 11:28:44    381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3297.4M, EPOCH TIME: 1754072924.505600
[08/01 11:28:44    382s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.30
[08/01 11:28:44    382s] +---------+---------+--------+--------+------------+--------+
[08/01 11:28:44    382s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:28:44    382s] +---------+---------+--------+--------+------------+--------+
[08/01 11:28:44    382s] |   70.30%|        -|   0.000|   0.000|   0:00:00.0| 3297.4M|
[08/01 11:28:44    382s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 11:28:45    383s] |   70.30%|       46|   0.000|   0.000|   0:00:01.0| 3321.0M|
[08/01 11:28:46    384s] |   70.29%|       22|   0.000|   0.000|   0:00:01.0| 3321.0M|
[08/01 11:28:49    386s] |   70.20%|      191|   0.000|   0.000|   0:00:02.0| 3321.0M|
[08/01 11:28:49    386s] |   70.20%|        3|   0.000|   0.000|   0:00:01.0| 3321.0M|
[08/01 11:28:49    386s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[08/01 11:28:49    386s] |   70.20%|        0|   0.000|   0.000|   0:00:00.0[08/01 11:28:49    386s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
| 3321.0M|
[08/01 11:28:49    386s] |   70.20%|        6|   0.000|   0.000|   0:00:00.0| 3321.0M|
[08/01 11:28:49    386s] +---------+---------+--------+--------+------------+--------+
[08/01 11:28:49    386s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.20
[08/01 11:28:49    386s] 
[08/01 11:28:49    386s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 14 Resize = 192 **
[08/01 11:28:49    386s] --------------------------------------------------------------
[08/01 11:28:49    386s] |                                   | Total     | Sequential |
[08/01 11:28:49    386s] --------------------------------------------------------------
[08/01 11:28:49    386s] | Num insts resized                 |     190  |       6    |
[08/01 11:28:49    386s] | Num insts undone                  |       2  |       1    |
[08/01 11:28:49    386s] | Num insts Downsized               |     190  |       6    |
[08/01 11:28:49    386s] | Num insts Samesized               |       0  |       0    |
[08/01 11:28:49    386s] | Num insts Upsized                 |       0  |       0    |
[08/01 11:28:49    386s] | Num multiple commits+uncommits    |       2  |       -    |
[08/01 11:28:49    386s] --------------------------------------------------------------
[08/01 11:28:49    386s] Bottom Preferred Layer:
[08/01 11:28:49    386s] +---------------+------------+----------+
[08/01 11:28:49    386s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:28:49    386s] +---------------+------------+----------+
[08/01 11:28:49    386s] | metal4 (z=4)  |         13 | default  |
[08/01 11:28:49    386s] | metal7 (z=7)  |          4 | default  |
[08/01 11:28:49    386s] +---------------+------------+----------+
[08/01 11:28:49    386s] Via Pillar Rule:
[08/01 11:28:49    386s]     None
[08/01 11:28:49    386s] Finished writing unified metrics of routing constraints.
[08/01 11:28:49    386s] 
[08/01 11:28:49    386s] Number of times islegalLocAvaiable called = 412 skipped = 0, called in commitmove = 194, skipped in commitmove = 0
[08/01 11:28:49    386s] End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
[08/01 11:28:49    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3321.0M, EPOCH TIME: 1754072929.653564
[08/01 11:28:49    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46886).
[08/01 11:28:49    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:49    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:49    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:49    387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.089, REAL:0.090, MEM:3321.0M, EPOCH TIME: 1754072929.743344
[08/01 11:28:49    387s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3321.0M, EPOCH TIME: 1754072929.752798
[08/01 11:28:49    387s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3321.0M, EPOCH TIME: 1754072929.752859
[08/01 11:28:49    387s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3321.0M, EPOCH TIME: 1754072929.770457
[08/01 11:28:49    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:49    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:49    387s] 
[08/01 11:28:49    387s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:49    387s] OPERPROF:       Starting CMU at level 4, MEM:3321.0M, EPOCH TIME: 1754072929.779830
[08/01 11:28:49    387s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3321.0M, EPOCH TIME: 1754072929.781121
[08/01 11:28:49    387s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3321.0M, EPOCH TIME: 1754072929.783511
[08/01 11:28:49    387s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3321.0M, EPOCH TIME: 1754072929.783544
[08/01 11:28:49    387s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3321.0M, EPOCH TIME: 1754072929.783914
[08/01 11:28:49    387s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3321.0M, EPOCH TIME: 1754072929.787256
[08/01 11:28:49    387s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:3321.0M, EPOCH TIME: 1754072929.787779
[08/01 11:28:49    387s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.035, MEM:3321.0M, EPOCH TIME: 1754072929.787822
[08/01 11:28:49    387s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.035, MEM:3321.0M, EPOCH TIME: 1754072929.787838
[08/01 11:28:49    387s] TDRefine: refinePlace mode is spiral
[08/01 11:28:49    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.4
[08/01 11:28:49    387s] OPERPROF: Starting RefinePlace at level 1, MEM:3321.0M, EPOCH TIME: 1754072929.787878
[08/01 11:28:49    387s] *** Starting place_detail (0:06:27 mem=3321.0M) ***
[08/01 11:28:49    387s] 
[08/01 11:28:49    387s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:49    387s] Total net bbox length = 5.280e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
[08/01 11:28:49    387s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:28:49    387s] (I)      Default pattern map key = top_default.
[08/01 11:28:49    387s] (I)      Default pattern map key = top_default.
[08/01 11:28:49    387s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3321.0M, EPOCH TIME: 1754072929.828794
[08/01 11:28:49    387s] Starting refinePlace ...
[08/01 11:28:49    387s] (I)      Default pattern map key = top_default.
[08/01 11:28:49    387s] One DDP V2 for no tweak run.
[08/01 11:28:49    387s] 
[08/01 11:28:49    387s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:28:50    387s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:28:50    387s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:28:50    387s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:28:50    387s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:28:50    387s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:28:50    387s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3305.0MB) @(0:06:27 - 0:06:28).
[08/01 11:28:50    387s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:28:50    387s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3305.0MB
[08/01 11:28:50    387s] Statistics of distance of Instance movement in refine placement:
[08/01 11:28:50    387s]   maximum (X+Y) =         0.00 um
[08/01 11:28:50    387s]   mean    (X+Y) =         0.00 um
[08/01 11:28:50    387s] Total instances moved : 0
[08/01 11:28:50    387s] Summary Report:
[08/01 11:28:50    387s] Instances move: 0 (out of 46886 movable)
[08/01 11:28:50    387s] Instances flipped: 0
[08/01 11:28:50    387s] Mean displacement: 0.00 um
[08/01 11:28:50    387s] Max displacement: 0.00 um 
[08/01 11:28:50    387s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.667, REAL:0.666, MEM:3305.0M, EPOCH TIME: 1754072930.494309
[08/01 11:28:50    387s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=3305.0MB) @(0:06:27 - 0:06:28).
[08/01 11:28:50    387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.4
[08/01 11:28:50    387s] OPERPROF: Finished RefinePlace at level 1, CPU:0.718, REAL:0.716, MEM:3305.0M, EPOCH TIME: 1754072930.504159
[08/01 11:28:50    387s] Total net bbox length = 5.280e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
[08/01 11:28:50    387s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3305.0MB
[08/01 11:28:50    387s] *** Finished place_detail (0:06:28 mem=3305.0M) ***
[08/01 11:28:50    387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3305.0M, EPOCH TIME: 1754072930.664842
[08/01 11:28:50    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46886).
[08/01 11:28:50    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:50    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:50    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:50    388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.091, MEM:3305.0M, EPOCH TIME: 1754072930.755368
[08/01 11:28:50    388s] *** maximum move = 0.00 um ***
[08/01 11:28:50    388s] *** Finished re-routing un-routed nets (3305.0M) ***
[08/01 11:28:50    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:3305.0M, EPOCH TIME: 1754072930.809787
[08/01 11:28:50    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3305.0M, EPOCH TIME: 1754072930.828430
[08/01 11:28:50    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:50    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:50    388s] 
[08/01 11:28:50    388s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:50    388s] OPERPROF:     Starting CMU at level 3, MEM:3305.0M, EPOCH TIME: 1754072930.838580
[08/01 11:28:50    388s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3305.0M, EPOCH TIME: 1754072930.839940
[08/01 11:28:50    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3305.0M, EPOCH TIME: 1754072930.842200
[08/01 11:28:50    388s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3305.0M, EPOCH TIME: 1754072930.842236
[08/01 11:28:50    388s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3321.0M, EPOCH TIME: 1754072930.842789
[08/01 11:28:50    388s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3321.0M, EPOCH TIME: 1754072930.846230
[08/01 11:28:50    388s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:3321.0M, EPOCH TIME: 1754072930.846736
[08/01 11:28:50    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.037, MEM:3321.0M, EPOCH TIME: 1754072930.846781
[08/01 11:28:51    388s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:28:51    388s] 
[08/01 11:28:51    388s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=3321.0M) ***
[08/01 11:28:51    388s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.8
[08/01 11:28:51    388s] 
[08/01 11:28:51    388s] =============================================================================================
[08/01 11:28:51    388s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[08/01 11:28:51    388s] =============================================================================================
[08/01 11:28:51    388s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:28:51    388s] ---------------------------------------------------------------------------------------------
[08/01 11:28:51    388s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:51    388s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:51    388s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:28:51    388s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.1    1.0
[08/01 11:28:51    388s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:51    388s] [ OptimizationStep       ]      1   0:00:00.6  (   9.2 % )     0:00:04.8 /  0:00:04.8    1.0
[08/01 11:28:51    388s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.8 % )     0:00:04.2 /  0:00:04.2    1.0
[08/01 11:28:51    388s] [ OptGetWeight           ]    178   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:51    388s] [ OptEval                ]    178   0:00:02.0  (  30.4 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 11:28:51    388s] [ OptCommit              ]    178   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.5
[08/01 11:28:51    388s] [ PostCommitDelayUpdate  ]    180   0:00:00.1  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:28:51    388s] [ IncrDelayCalc          ]    206   0:00:00.9  (  13.7 % )     0:00:00.9 /  0:00:01.0    1.0
[08/01 11:28:51    388s] [ RefinePlace            ]      1   0:00:01.3  (  19.7 % )     0:00:01.4 /  0:00:01.3    1.0
[08/01 11:28:51    388s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 11:28:51    388s] [ IncrTimingUpdate       ]     55   0:00:01.0  (  15.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:28:51    388s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:28:51    388s] ---------------------------------------------------------------------------------------------
[08/01 11:28:51    388s]  AreaOpt #2 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[08/01 11:28:51    388s] ---------------------------------------------------------------------------------------------
[08/01 11:28:51    388s] 
[08/01 11:28:51    388s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:06:28.3/0:33:44.3 (0.2), mem = 3321.0M
[08/01 11:28:51    388s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3301.9M, EPOCH TIME: 1754072931.004364
[08/01 11:28:51    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:51    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:51    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:51    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:51    388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.097, REAL:0.098, MEM:3239.9M, EPOCH TIME: 1754072931.102238
[08/01 11:28:51    388s] TotalInstCnt at PhyDesignMc Destruction: 46886
[08/01 11:28:51    388s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=3239.93M, totSessionCpu=0:06:28).
[08/01 11:28:51    388s] **INFO: Flow update: Design timing is met.
[08/01 11:28:51    388s] OPTC: user 20.0
[08/01 11:28:51    388s] Begin: GigaOpt postEco DRV Optimization
[08/01 11:28:51    388s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/01 11:28:51    388s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[08/01 11:28:51    388s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:28.6/0:33:44.6 (0.2), mem = 3239.9M
[08/01 11:28:51    388s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:28:51    388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.9
[08/01 11:28:51    388s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:28:51    388s] ### Creating PhyDesignMc. totSessionCpu=0:06:29 mem=3239.9M
[08/01 11:28:51    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:3239.9M, EPOCH TIME: 1754072931.444070
[08/01 11:28:51    388s] Processing tracks to init pin-track alignment.
[08/01 11:28:51    388s] z: 2, totalTracks: 1
[08/01 11:28:51    388s] z: 4, totalTracks: 1
[08/01 11:28:51    388s] z: 6, totalTracks: 1
[08/01 11:28:51    388s] z: 8, totalTracks: 1
[08/01 11:28:51    388s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:28:51    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3239.9M, EPOCH TIME: 1754072931.464973
[08/01 11:28:51    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:51    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:51    388s] 
[08/01 11:28:51    388s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:51    388s] OPERPROF:     Starting CMU at level 3, MEM:3239.9M, EPOCH TIME: 1754072931.475720
[08/01 11:28:51    388s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3239.9M, EPOCH TIME: 1754072931.477031
[08/01 11:28:51    388s] 
[08/01 11:28:51    388s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:28:51    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3239.9M, EPOCH TIME: 1754072931.479452
[08/01 11:28:51    388s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3239.9M, EPOCH TIME: 1754072931.479492
[08/01 11:28:51    388s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3239.9M, EPOCH TIME: 1754072931.479868
[08/01 11:28:51    388s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3239.9MB).
[08/01 11:28:51    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.039, MEM:3239.9M, EPOCH TIME: 1754072931.483521
[08/01 11:28:51    388s] TotalInstCnt at PhyDesignMc Initialization: 46886
[08/01 11:28:51    388s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:29 mem=3239.9M
[08/01 11:28:51    388s] ### Creating RouteCongInterface, started
[08/01 11:28:51    389s] 
[08/01 11:28:51    389s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:28:51    389s] 
[08/01 11:28:51    389s] #optDebug: {0, 1.000}
[08/01 11:28:51    389s] ### Creating RouteCongInterface, finished
[08/01 11:28:51    389s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:28:51    389s] ### Creating LA Mngr. totSessionCpu=0:06:29 mem=3239.9M
[08/01 11:28:51    389s] ### Creating LA Mngr, finished. totSessionCpu=0:06:29 mem=3239.9M
[08/01 11:28:52    389s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:28:52    389s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:28:52    389s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 11:28:52    389s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:28:52    389s] [GPS-DRV] All active and enabled setup views
[08/01 11:28:52    389s] [GPS-DRV]     nangate_view_setup
[08/01 11:28:52    389s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:28:52    389s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:28:52    389s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:28:52    389s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 11:28:52    389s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:28:52    389s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3297.2M, EPOCH TIME: 1754072932.409194
[08/01 11:28:52    389s] Found 0 hard placement blockage before merging.
[08/01 11:28:52    389s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3297.2M, EPOCH TIME: 1754072932.409513
[08/01 11:28:52    389s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:28:52    389s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 11:28:52    389s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:28:52    389s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 11:28:52    389s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:28:52    390s] Info: violation cost 81.440750 (cap = 0.440742, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:28:52    390s] |     0|     0|     0.00|    14|    14|    -0.01|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.20%|          |         |
[08/01 11:28:53    390s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:28:53    390s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      24|       0|       9| 70.22%| 0:00:01.0|  3358.9M|
[08/01 11:28:53    390s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:28:53    390s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.22%| 0:00:00.0|  3358.9M|
[08/01 11:28:53    390s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] ###############################################################################
[08/01 11:28:53    390s] #
[08/01 11:28:53    390s] #  Large fanout net report:  
[08/01 11:28:53    390s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/01 11:28:53    390s] #     - current density: 70.22
[08/01 11:28:53    390s] #
[08/01 11:28:53    390s] #  List of high fanout nets:
[08/01 11:28:53    390s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:28:53    390s] #        Net(2):  preload_data[7]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(3):  preload_data[6]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(4):  preload_data[5]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(5):  preload_data[4]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(6):  preload_data[3]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(7):  preload_data[2]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(8):  preload_data[1]: (fanouts = 168)
[08/01 11:28:53    390s] #        Net(9):  preload_data[0]: (fanouts = 168)
[08/01 11:28:53    390s] #
[08/01 11:28:53    390s] ###############################################################################
[08/01 11:28:53    390s] Bottom Preferred Layer:
[08/01 11:28:53    390s] +---------------+------------+----------+
[08/01 11:28:53    390s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:28:53    390s] +---------------+------------+----------+
[08/01 11:28:53    390s] | metal4 (z=4)  |         14 | default  |
[08/01 11:28:53    390s] | metal7 (z=7)  |          4 | default  |
[08/01 11:28:53    390s] +---------------+------------+----------+
[08/01 11:28:53    390s] Via Pillar Rule:
[08/01 11:28:53    390s]     None
[08/01 11:28:53    390s] Finished writing unified metrics of routing constraints.
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] =======================================================================
[08/01 11:28:53    390s]                 Reasons for remaining drv violations
[08/01 11:28:53    390s] =======================================================================
[08/01 11:28:53    390s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] MultiBuffering failure reasons
[08/01 11:28:53    390s] ------------------------------------------------
[08/01 11:28:53    390s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3358.9M) ***
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:28:53    390s] Total-nets :: 57533, Stn-nets :: 637, ratio :: 1.10719 %, Total-len 576017, Stn-len 16162.6
[08/01 11:28:53    390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3339.8M, EPOCH TIME: 1754072933.369987
[08/01 11:28:53    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46910).
[08/01 11:28:53    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:53    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:53    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:53    390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.112, REAL:0.113, MEM:3238.8M, EPOCH TIME: 1754072933.482734
[08/01 11:28:53    390s] TotalInstCnt at PhyDesignMc Destruction: 46910
[08/01 11:28:53    390s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.9
[08/01 11:28:53    390s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:06:30.7/0:33:46.8 (0.2), mem = 3238.8M
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] =============================================================================================
[08/01 11:28:53    390s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[08/01 11:28:53    390s] =============================================================================================
[08/01 11:28:53    390s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:28:53    390s] ---------------------------------------------------------------------------------------------
[08/01 11:28:53    390s] [ SlackTraversorInit     ]      1   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:53    390s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:53    390s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:53    390s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:28:53    390s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:28:53    390s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:53    390s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 11:28:53    390s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:28:53    390s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:28:53    390s] [ OptEval                ]      3   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:53    390s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[08/01 11:28:53    390s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:28:53    390s] [ IncrDelayCalc          ]      9   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:28:53    390s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:28:53    390s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:28:53    390s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:28:53    390s] [ MISC                   ]          0:00:00.9  (  43.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:28:53    390s] ---------------------------------------------------------------------------------------------
[08/01 11:28:53    390s]  DrvOpt #3 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[08/01 11:28:53    390s] ---------------------------------------------------------------------------------------------
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] End: GigaOpt postEco DRV Optimization
[08/01 11:28:53    390s] **INFO: Flow update: Design timing is met.
[08/01 11:28:53    390s] Running refinePlace -preserveRouting true -hardFence false
[08/01 11:28:53    390s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3238.8M, EPOCH TIME: 1754072933.493284
[08/01 11:28:53    390s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3238.8M, EPOCH TIME: 1754072933.493333
[08/01 11:28:53    390s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3238.8M, EPOCH TIME: 1754072933.493361
[08/01 11:28:53    390s] Processing tracks to init pin-track alignment.
[08/01 11:28:53    390s] z: 2, totalTracks: 1
[08/01 11:28:53    390s] z: 4, totalTracks: 1
[08/01 11:28:53    390s] z: 6, totalTracks: 1
[08/01 11:28:53    390s] z: 8, totalTracks: 1
[08/01 11:28:53    390s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:28:53    390s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3238.8M, EPOCH TIME: 1754072933.511783
[08/01 11:28:53    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:53    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:53    390s] OPERPROF:         Starting CMU at level 5, MEM:3238.8M, EPOCH TIME: 1754072933.521494
[08/01 11:28:53    390s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3238.8M, EPOCH TIME: 1754072933.522817
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:28:53    390s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:3238.8M, EPOCH TIME: 1754072933.525227
[08/01 11:28:53    390s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3238.8M, EPOCH TIME: 1754072933.525261
[08/01 11:28:53    390s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3238.8M, EPOCH TIME: 1754072933.525505
[08/01 11:28:53    390s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3238.8MB).
[08/01 11:28:53    390s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.036, MEM:3238.8M, EPOCH TIME: 1754072933.529013
[08/01 11:28:53    390s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.036, REAL:0.036, MEM:3238.8M, EPOCH TIME: 1754072933.529029
[08/01 11:28:53    390s] TDRefine: refinePlace mode is spiral
[08/01 11:28:53    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.5
[08/01 11:28:53    390s] OPERPROF:   Starting RefinePlace at level 2, MEM:3238.8M, EPOCH TIME: 1754072933.529067
[08/01 11:28:53    390s] *** Starting place_detail (0:06:31 mem=3238.8M) ***
[08/01 11:28:53    390s] Total net bbox length = 5.281e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:28:53    390s] (I)      Default pattern map key = top_default.
[08/01 11:28:53    390s] (I)      Default pattern map key = top_default.
[08/01 11:28:53    390s] User Input Parameters:
[08/01 11:28:53    390s] - Congestion Driven    : Off
[08/01 11:28:53    390s] - Timing Driven        : Off
[08/01 11:28:53    390s] - Area-Violation Based : Off
[08/01 11:28:53    390s] - Start Rollback Level : -5
[08/01 11:28:53    390s] - Legalized            : On
[08/01 11:28:53    390s] - Window Based         : Off
[08/01 11:28:53    390s] - eDen incr mode       : Off
[08/01 11:28:53    390s] - Small incr mode      : On
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] Starting Small incrNP...
[08/01 11:28:53    390s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3238.8M, EPOCH TIME: 1754072933.568517
[08/01 11:28:53    390s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3238.8M, EPOCH TIME: 1754072933.572483
[08/01 11:28:53    390s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.006, REAL:0.006, MEM:3238.8M, EPOCH TIME: 1754072933.578417
[08/01 11:28:53    390s] default core: bins with density > 0.750 = 25.65 % ( 187 / 729 )
[08/01 11:28:53    390s] Density distribution unevenness ratio = 3.985%
[08/01 11:28:53    390s] Density distribution unevenness ratio (U70) = 3.985%
[08/01 11:28:53    390s] Density distribution unevenness ratio (U80) = 0.090%
[08/01 11:28:53    390s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:28:53    390s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:3238.8M, EPOCH TIME: 1754072933.578489
[08/01 11:28:53    390s] cost 0.850000, thresh 1.000000
[08/01 11:28:53    390s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3238.8M)
[08/01 11:28:53    390s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:28:53    390s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3238.8M, EPOCH TIME: 1754072933.579297
[08/01 11:28:53    390s] Starting refinePlace ...
[08/01 11:28:53    390s] (I)      Default pattern map key = top_default.
[08/01 11:28:53    390s] One DDP V2 for no tweak run.
[08/01 11:28:53    390s] (I)      Default pattern map key = top_default.
[08/01 11:28:53    390s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3242.1M, EPOCH TIME: 1754072933.627870
[08/01 11:28:53    390s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:28:53    390s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3242.1M, EPOCH TIME: 1754072933.627916
[08/01 11:28:53    390s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3242.1M, EPOCH TIME: 1754072933.628142
[08/01 11:28:53    390s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3242.1M, EPOCH TIME: 1754072933.628157
[08/01 11:28:53    390s] DDP markSite nrRow 266 nrJob 266
[08/01 11:28:53    390s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3242.1M, EPOCH TIME: 1754072933.628838
[08/01 11:28:53    390s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3242.1M, EPOCH TIME: 1754072933.628852
[08/01 11:28:53    390s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:28:53    390s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3248.5MB) @(0:06:31 - 0:06:31).
[08/01 11:28:53    390s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:28:53    390s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:28:53    390s] 
[08/01 11:28:53    390s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:28:54    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:28:54    391s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:28:54    391s] Move report: legalization moves 40 insts, mean move: 0.93 um, max move: 2.85 um spiral
[08/01 11:28:54    391s] 	Max move on inst (U21549): (339.53, 87.08) --> (336.68, 87.08)
[08/01 11:28:54    391s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:28:54    391s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:28:54    391s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3216.5MB) @(0:06:31 - 0:06:32).
[08/01 11:28:54    391s] Move report: Detail placement moves 40 insts, mean move: 0.93 um, max move: 2.85 um 
[08/01 11:28:54    391s] 	Max move on inst (U21549): (339.53, 87.08) --> (336.68, 87.08)
[08/01 11:28:54    391s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3216.5MB
[08/01 11:28:54    391s] Statistics of distance of Instance movement in refine placement:
[08/01 11:28:54    391s]   maximum (X+Y) =         2.85 um
[08/01 11:28:54    391s]   inst (U21549) with max move: (339.53, 87.08) -> (336.68, 87.08)
[08/01 11:28:54    391s]   mean    (X+Y) =         0.93 um
[08/01 11:28:54    391s] Total instances moved : 40
[08/01 11:28:54    391s] Summary Report:
[08/01 11:28:54    391s] Instances move: 40 (out of 46910 movable)
[08/01 11:28:54    391s] Instances flipped: 0
[08/01 11:28:54    391s] Mean displacement: 0.93 um
[08/01 11:28:54    391s] Max displacement: 2.85 um (Instance: U21549) (339.53, 87.08) -> (336.68, 87.08)
[08/01 11:28:54    391s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[08/01 11:28:54    391s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.742, REAL:0.741, MEM:3216.5M, EPOCH TIME: 1754072934.320223
[08/01 11:28:54    391s] Total net bbox length = 5.282e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
[08/01 11:28:54    391s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3216.5MB) @(0:06:31 - 0:06:32).
[08/01 11:28:54    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.5
[08/01 11:28:54    391s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.803, REAL:0.802, MEM:3216.5M, EPOCH TIME: 1754072934.330672
[08/01 11:28:54    391s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3216.5M, EPOCH TIME: 1754072934.330691
[08/01 11:28:54    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46910).
[08/01 11:28:54    391s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3216.5MB
[08/01 11:28:54    391s] *** Finished place_detail (0:06:32 mem=3216.5M) ***
[08/01 11:28:54    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:54    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:54    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:28:54    391s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.098, REAL:0.098, MEM:3206.5M, EPOCH TIME: 1754072934.429093
[08/01 11:28:54    391s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.937, REAL:0.936, MEM:3206.5M, EPOCH TIME: 1754072934.429158
[08/01 11:28:54    391s] **INFO: Flow update: Design timing is met.
[08/01 11:28:54    391s] **INFO: Flow update: Design timing is met.
[08/01 11:28:54    391s] **INFO: Flow update: Design timing is met.
[08/01 11:28:54    391s] Register exp ratio and priority group on 18 nets on 57533 nets : 
[08/01 11:28:54    391s] z=4 : 14 nets
[08/01 11:28:54    391s] z=7 : 4 nets
[08/01 11:28:54    392s] 
[08/01 11:28:54    392s] Active setup views:
[08/01 11:28:54    392s]  nangate_view_setup
[08/01 11:28:54    392s]   Dominating endpoints: 0
[08/01 11:28:54    392s]   Dominating TNS: -0.000
[08/01 11:28:54    392s] 
[08/01 11:28:54    392s] RC Grid backup saved.
[08/01 11:28:54    392s] Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
[08/01 11:28:54    392s] pre_route RC Extraction called for design top.
[08/01 11:28:54    392s] RC Extraction called in multi-corner(1) mode.
[08/01 11:28:54    392s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:28:54    392s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:28:54    392s] RCMode: PreRoute
[08/01 11:28:54    392s]       RC Corner Indexes            0   
[08/01 11:28:54    392s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:28:54    392s] Resistance Scaling Factor    : 1.00000 
[08/01 11:28:54    392s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:28:54    392s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:28:54    392s] Shrink Factor                : 1.00000
[08/01 11:28:54    392s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:28:54    392s] 
[08/01 11:28:54    392s] Trim Metal Layers:
[08/01 11:28:55    392s] LayerId::1 widthSet size::1
[08/01 11:28:55    392s] LayerId::2 widthSet size::1
[08/01 11:28:55    392s] LayerId::3 widthSet size::1
[08/01 11:28:55    392s] LayerId::4 widthSet size::1
[08/01 11:28:55    392s] LayerId::5 widthSet size::1
[08/01 11:28:55    392s] LayerId::6 widthSet size::1
[08/01 11:28:55    392s] LayerId::7 widthSet size::1
[08/01 11:28:55    392s] LayerId::8 widthSet size::1
[08/01 11:28:55    392s] LayerId::9 widthSet size::1
[08/01 11:28:55    392s] LayerId::10 widthSet size::1
[08/01 11:28:55    392s] eee: pegSigSF::1.070000
[08/01 11:28:55    392s] Skipped RC grid update for preRoute extraction.
[08/01 11:28:55    392s] Initializing multi-corner resistance tables ...
[08/01 11:28:55    392s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:28:55    392s] eee: l::2 avDens::0.172453 usedTrk::9886.081436 availTrk::57326.315789 sigTrk::9886.081436
[08/01 11:28:55    392s] eee: l::3 avDens::0.224000 usedTrk::17449.623224 availTrk::77900.000000 sigTrk::17449.623224
[08/01 11:28:55    392s] eee: l::4 avDens::0.206126 usedTrk::8028.600350 availTrk::38950.000000 sigTrk::8028.600350
[08/01 11:28:55    392s] eee: l::5 avDens::0.075490 usedTrk::2778.033212 availTrk::36800.000000 sigTrk::2778.033212
[08/01 11:28:55    392s] eee: l::6 avDens::0.083978 usedTrk::2947.617144 availTrk::35100.000000 sigTrk::2947.617144
[08/01 11:28:55    392s] eee: l::7 avDens::0.005680 usedTrk::6.721071 availTrk::1183.333333 sigTrk::6.721071
[08/01 11:28:55    392s] eee: l::8 avDens::0.046074 usedTrk::52.985000 availTrk::1150.000000 sigTrk::52.985000
[08/01 11:28:55    392s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:28:55    392s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:28:55    392s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:28:55    392s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256771 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.857300 pMod=81 wcR=0.535700 newSi=0.001900 wHLS=1.390167 siPrev=0 viaL=0.000000 crit=0.033945 shortMod=0.169723 fMod=0.008486 
[08/01 11:28:55    392s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3267.156M)
[08/01 11:28:55    392s] Skewing Data Summary (End_of_FINAL)
[08/01 11:28:56    393s] --------------------------------------------------
[08/01 11:28:56    393s]  Total skewed count:0
[08/01 11:28:56    393s] --------------------------------------------------
[08/01 11:28:56    393s] Starting delay calculation for Setup views
[08/01 11:28:56    393s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:28:56    393s] #################################################################################
[08/01 11:28:56    393s] # Design Stage: PreRoute
[08/01 11:28:56    393s] # Design Name: top
[08/01 11:28:56    393s] # Design Mode: 45nm
[08/01 11:28:56    393s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:28:56    393s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:28:56    393s] # Signoff Settings: SI Off 
[08/01 11:28:56    393s] #################################################################################
[08/01 11:28:56    394s] Calculate delays in BcWc mode...
[08/01 11:28:56    394s] Topological Sorting (REAL = 0:00:00.0, MEM = 3257.2M, InitMEM = 3257.2M)
[08/01 11:28:56    394s] Start delay calculation (fullDC) (1 T). (MEM=3257.16)
[08/01 11:28:57    394s] End AAE Lib Interpolated Model. (MEM=3268.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:29:01    399s] Total number of fetched objects 60060
[08/01 11:29:01    399s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:29:01    399s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:29:01    399s] End delay calculation. (MEM=3241.2 CPU=0:00:04.0 REAL=0:00:04.0)
[08/01 11:29:01    399s] End delay calculation (fullDC). (MEM=3241.2 CPU=0:00:05.0 REAL=0:00:05.0)
[08/01 11:29:01    399s] *** CDM Built up (cpu=0:00:05.7  real=0:00:05.0  mem= 3241.2M) ***
[08/01 11:29:02    399s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:06:40 mem=3241.2M)
[08/01 11:29:02    399s] OPTC: user 20.0
[08/01 11:29:02    399s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3241.20 MB )
[08/01 11:29:02    399s] (I)      ==================== Layers =====================
[08/01 11:29:02    399s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:29:02    399s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:29:02    399s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:29:02    399s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:29:02    399s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:29:02    399s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:29:02    399s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:29:02    399s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:29:02    399s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:29:02    399s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:29:02    399s] (I)      Started Import and model ( Curr Mem: 3241.20 MB )
[08/01 11:29:02    399s] (I)      Default pattern map key = top_default.
[08/01 11:29:02    399s] (I)      == Non-default Options ==
[08/01 11:29:02    399s] (I)      Build term to term wires                           : false
[08/01 11:29:02    399s] (I)      Maximum routing layer                              : 10
[08/01 11:29:02    399s] (I)      Number of threads                                  : 1
[08/01 11:29:02    399s] (I)      Method to set GCell size                           : row
[08/01 11:29:02    399s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:29:02    399s] (I)      Use row-based GCell size
[08/01 11:29:02    399s] (I)      Use row-based GCell align
[08/01 11:29:02    399s] (I)      layer 0 area = 0
[08/01 11:29:02    399s] (I)      layer 1 area = 0
[08/01 11:29:02    399s] (I)      layer 2 area = 0
[08/01 11:29:02    399s] (I)      layer 3 area = 0
[08/01 11:29:02    399s] (I)      layer 4 area = 0
[08/01 11:29:02    399s] (I)      layer 5 area = 0
[08/01 11:29:02    399s] (I)      layer 6 area = 0
[08/01 11:29:02    399s] (I)      layer 7 area = 0
[08/01 11:29:02    399s] (I)      layer 8 area = 0
[08/01 11:29:02    399s] (I)      layer 9 area = 0
[08/01 11:29:02    399s] (I)      GCell unit size   : 2800
[08/01 11:29:02    399s] (I)      GCell multiplier  : 1
[08/01 11:29:02    399s] (I)      GCell row height  : 2800
[08/01 11:29:02    399s] (I)      Actual row height : 2800
[08/01 11:29:02    399s] (I)      GCell align ref   : 20140 20160
[08/01 11:29:02    399s] [NR-eGR] Track table information for default rule: 
[08/01 11:29:02    399s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:29:02    399s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:29:02    399s] (I)      ============== Default via ===============
[08/01 11:29:02    399s] (I)      +---+------------------+-----------------+
[08/01 11:29:02    399s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:29:02    399s] (I)      +---+------------------+-----------------+
[08/01 11:29:02    399s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:29:02    399s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:29:02    399s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:29:02    399s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:29:02    399s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:29:02    399s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:29:02    399s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:29:02    399s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:29:02    399s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:29:02    399s] (I)      +---+------------------+-----------------+
[08/01 11:29:02    399s] [NR-eGR] Read 81886 PG shapes
[08/01 11:29:02    399s] [NR-eGR] Read 0 clock shapes
[08/01 11:29:02    399s] [NR-eGR] Read 0 other shapes
[08/01 11:29:02    399s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:29:02    399s] [NR-eGR] #Instance Blockages : 0
[08/01 11:29:02    399s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:29:02    399s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:29:02    399s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:29:02    399s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:29:02    399s] [NR-eGR] #Other Blockages    : 0
[08/01 11:29:02    399s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:29:02    400s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:29:02    400s] [NR-eGR] Read 57281 nets ( ignored 0 )
[08/01 11:29:02    400s] (I)      early_global_route_priority property id does not exist.
[08/01 11:29:02    400s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:29:02    400s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:29:02    400s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:29:02    400s] (I)      Number of ignored nets                =      0
[08/01 11:29:02    400s] (I)      Number of connected nets              =      0
[08/01 11:29:02    400s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:29:02    400s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:29:02    400s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:29:02    400s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:29:02    400s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:29:02    400s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:29:02    400s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:29:02    400s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:29:02    400s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:29:02    400s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:29:02    400s] (I)      Ndr track 0 does not exist
[08/01 11:29:02    400s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:29:02    400s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:29:02    400s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:29:02    400s] (I)      Site width          :   380  (dbu)
[08/01 11:29:02    400s] (I)      Row height          :  2800  (dbu)
[08/01 11:29:02    400s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:29:02    400s] (I)      GCell width         :  2800  (dbu)
[08/01 11:29:02    400s] (I)      GCell height        :  2800  (dbu)
[08/01 11:29:02    400s] (I)      Grid                :   281   281    10
[08/01 11:29:02    400s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:29:02    400s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:29:02    400s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:29:02    400s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:29:02    400s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:29:02    400s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:29:02    400s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:29:02    400s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:29:02    400s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:29:02    400s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:29:02    400s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:29:02    400s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:29:02    400s] (I)      --------------------------------------------------------
[08/01 11:29:02    400s] 
[08/01 11:29:02    400s] [NR-eGR] ============ Routing rule table ============
[08/01 11:29:02    400s] [NR-eGR] Rule id: 0  Nets: 57281
[08/01 11:29:02    400s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:29:02    400s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:29:02    400s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:29:02    400s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:29:02    400s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:29:02    400s] [NR-eGR] ========================================
[08/01 11:29:02    400s] [NR-eGR] 
[08/01 11:29:02    400s] (I)      =============== Blocked Tracks ===============
[08/01 11:29:02    400s] (I)      +-------+---------+----------+---------------+
[08/01 11:29:02    400s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:29:02    400s] (I)      +-------+---------+----------+---------------+
[08/01 11:29:02    400s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:29:02    400s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:29:02    400s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:29:02    400s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:29:02    400s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:29:02    400s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:29:02    400s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:29:02    400s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:29:02    400s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:29:02    400s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:29:02    400s] (I)      +-------+---------+----------+---------------+
[08/01 11:29:02    400s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3255.19 MB )
[08/01 11:29:02    400s] (I)      Reset routing kernel
[08/01 11:29:02    400s] (I)      Started Global Routing ( Curr Mem: 3255.19 MB )
[08/01 11:29:02    400s] (I)      totalPins=190113  totalGlobalPin=180510 (94.95%)
[08/01 11:29:02    400s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:29:02    400s] (I)      
[08/01 11:29:02    400s] (I)      ============  Phase 1a Route ============
[08/01 11:29:02    400s] [NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[08/01 11:29:02    400s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:29:02    400s] (I)      
[08/01 11:29:02    400s] (I)      ============  Phase 1b Route ============
[08/01 11:29:02    400s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:29:02    400s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[08/01 11:29:02    400s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/01 11:29:02    400s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:29:02    400s] (I)      
[08/01 11:29:02    400s] (I)      ============  Phase 1c Route ============
[08/01 11:29:02    400s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:29:02    400s] (I)      
[08/01 11:29:02    400s] (I)      ============  Phase 1d Route ============
[08/01 11:29:02    400s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:29:02    400s] (I)      
[08/01 11:29:02    400s] (I)      ============  Phase 1e Route ============
[08/01 11:29:02    400s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:29:02    400s] (I)      
[08/01 11:29:02    400s] (I)      ============  Phase 1l Route ============
[08/01 11:29:02    400s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[08/01 11:29:03    400s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:29:03    400s] (I)      Layer  2:     548601    171216       216           0      579747    ( 0.00%) 
[08/01 11:29:03    400s] (I)      Layer  3:     766621    197904         4           0      786800    ( 0.00%) 
[08/01 11:29:03    400s] (I)      Layer  4:     368097     86128        30           0      393400    ( 0.00%) 
[08/01 11:29:03    400s] (I)      Layer  5:     372635     29580         3           0      393400    ( 0.00%) 
[08/01 11:29:03    400s] (I)      Layer  6:     359227     29547         0           0      393400    ( 0.00%) 
[08/01 11:29:03    400s] (I)      Layer  7:     107890       545         6       11407      119727    ( 8.70%) 
[08/01 11:29:03    400s] (I)      Layer  8:      96318       855         0       29803      101330    (22.73%) 
[08/01 11:29:03    400s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:29:03    400s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:29:03    400s] (I)      Total:       2706173    515775       259       99811     2843611    ( 3.39%) 
[08/01 11:29:03    400s] (I)      
[08/01 11:29:03    400s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:29:03    400s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:29:03    400s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:29:03    400s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:29:03    400s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:29:03    400s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:29:03    400s] [NR-eGR]  metal2 ( 2)       177( 0.22%)         3( 0.00%)   ( 0.23%) 
[08/01 11:29:03    400s] [NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:29:03    400s] [NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[08/01 11:29:03    400s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:29:03    400s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:29:03    400s] [NR-eGR]  metal7 ( 7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:29:03    400s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:29:03    400s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:29:03    400s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:29:03    400s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:29:03    400s] [NR-eGR]        Total       219( 0.04%)         3( 0.00%)   ( 0.04%) 
[08/01 11:29:03    400s] [NR-eGR] 
[08/01 11:29:03    400s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3263.19 MB )
[08/01 11:29:03    400s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:29:03    400s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:29:03    400s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.55 sec, Curr Mem: 3263.19 MB )
[08/01 11:29:03    400s] (I)      ===================================== Runtime Summary ======================================
[08/01 11:29:03    400s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/01 11:29:03    400s] (I)      --------------------------------------------------------------------------------------------
[08/01 11:29:03    400s] (I)       Early Global Route kernel              100.00%  255.88 sec  256.43 sec  0.55 sec  0.53 sec 
[08/01 11:29:03    400s] (I)       +-Import and model                      37.60%  255.88 sec  256.09 sec  0.21 sec  0.20 sec 
[08/01 11:29:03    400s] (I)       | +-Create place DB                     16.09%  255.88 sec  255.97 sec  0.09 sec  0.09 sec 
[08/01 11:29:03    400s] (I)       | | +-Import place data                 16.09%  255.88 sec  255.97 sec  0.09 sec  0.09 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read instances and placement     3.64%  255.88 sec  255.90 sec  0.02 sec  0.02 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read nets                       12.42%  255.90 sec  255.97 sec  0.07 sec  0.07 sec 
[08/01 11:29:03    400s] (I)       | +-Create route DB                     19.13%  255.97 sec  256.08 sec  0.11 sec  0.10 sec 
[08/01 11:29:03    400s] (I)       | | +-Import route data (1T)            19.10%  255.97 sec  256.08 sec  0.11 sec  0.10 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.47%  255.98 sec  256.00 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read routing blockages         0.00%  255.98 sec  255.98 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read instance blockages        0.80%  255.98 sec  255.99 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read PG blockages              1.14%  255.99 sec  256.00 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read clock blockages           0.04%  256.00 sec  256.00 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read other blockages           0.05%  256.00 sec  256.00 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read halo blockages            0.08%  256.00 sec  256.00 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Read boundary cut boxes        0.00%  256.00 sec  256.00 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read blackboxes                  0.00%  256.00 sec  256.00 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read prerouted                   5.53%  256.00 sec  256.03 sec  0.03 sec  0.03 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read unlegalized nets            0.73%  256.03 sec  256.03 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | +-Read nets                        1.86%  256.03 sec  256.04 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       | | | +-Set up via pillars               0.11%  256.05 sec  256.05 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | +-Initialize 3D grid graph         0.24%  256.05 sec  256.05 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | +-Model blockage capacity          3.50%  256.05 sec  256.07 sec  0.02 sec  0.02 sec 
[08/01 11:29:03    400s] (I)       | | | | +-Initialize 3D capacity         3.20%  256.05 sec  256.07 sec  0.02 sec  0.02 sec 
[08/01 11:29:03    400s] (I)       | +-Read aux data                        0.00%  256.08 sec  256.08 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | +-Others data preparation              0.50%  256.08 sec  256.08 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | +-Create route kernel                  1.16%  256.08 sec  256.09 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       +-Global Routing                        59.88%  256.09 sec  256.42 sec  0.33 sec  0.32 sec 
[08/01 11:29:03    400s] (I)       | +-Initialization                       2.45%  256.09 sec  256.10 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       | +-Net group 1                         53.11%  256.10 sec  256.40 sec  0.29 sec  0.29 sec 
[08/01 11:29:03    400s] (I)       | | +-Generate topology                  6.35%  256.10 sec  256.14 sec  0.03 sec  0.03 sec 
[08/01 11:29:03    400s] (I)       | | +-Phase 1a                          14.71%  256.15 sec  256.23 sec  0.08 sec  0.08 sec 
[08/01 11:29:03    400s] (I)       | | | +-Pattern routing (1T)            11.96%  256.15 sec  256.21 sec  0.07 sec  0.07 sec 
[08/01 11:29:03    400s] (I)       | | | +-Add via demand to 2D             2.60%  256.21 sec  256.23 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       | | +-Phase 1b                           0.08%  256.23 sec  256.23 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | +-Phase 1c                           0.00%  256.23 sec  256.23 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | +-Phase 1d                           0.00%  256.23 sec  256.23 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | +-Phase 1e                           0.04%  256.23 sec  256.23 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | | +-Route legalization               0.00%  256.23 sec  256.23 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       | | +-Phase 1l                          30.61%  256.23 sec  256.40 sec  0.17 sec  0.17 sec 
[08/01 11:29:03    400s] (I)       | | | +-Layer assignment (1T)           30.05%  256.23 sec  256.40 sec  0.17 sec  0.16 sec 
[08/01 11:29:03    400s] (I)       | +-Clean cong LA                        0.00%  256.40 sec  256.40 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)       +-Export 3D cong map                     1.66%  256.42 sec  256.43 sec  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)       | +-Export 2D cong map                   0.16%  256.43 sec  256.43 sec  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)      ===================== Summary by functions =====================
[08/01 11:29:03    400s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:29:03    400s] (I)      ----------------------------------------------------------------
[08/01 11:29:03    400s] (I)        0  Early Global Route kernel      100.00%  0.55 sec  0.53 sec 
[08/01 11:29:03    400s] (I)        1  Global Routing                  59.88%  0.33 sec  0.32 sec 
[08/01 11:29:03    400s] (I)        1  Import and model                37.60%  0.21 sec  0.20 sec 
[08/01 11:29:03    400s] (I)        1  Export 3D cong map               1.66%  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)        2  Net group 1                     53.11%  0.29 sec  0.29 sec 
[08/01 11:29:03    400s] (I)        2  Create route DB                 19.13%  0.11 sec  0.10 sec 
[08/01 11:29:03    400s] (I)        2  Create place DB                 16.09%  0.09 sec  0.09 sec 
[08/01 11:29:03    400s] (I)        2  Initialization                   2.45%  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)        2  Create route kernel              1.16%  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)        2  Others data preparation          0.50%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        3  Phase 1l                        30.61%  0.17 sec  0.17 sec 
[08/01 11:29:03    400s] (I)        3  Import route data (1T)          19.10%  0.11 sec  0.10 sec 
[08/01 11:29:03    400s] (I)        3  Import place data               16.09%  0.09 sec  0.09 sec 
[08/01 11:29:03    400s] (I)        3  Phase 1a                        14.71%  0.08 sec  0.08 sec 
[08/01 11:29:03    400s] (I)        3  Generate topology                6.35%  0.03 sec  0.03 sec 
[08/01 11:29:03    400s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        4  Layer assignment (1T)           30.05%  0.17 sec  0.16 sec 
[08/01 11:29:03    400s] (I)        4  Read nets                       14.28%  0.08 sec  0.08 sec 
[08/01 11:29:03    400s] (I)        4  Pattern routing (1T)            11.96%  0.07 sec  0.07 sec 
[08/01 11:29:03    400s] (I)        4  Read prerouted                   5.53%  0.03 sec  0.03 sec 
[08/01 11:29:03    400s] (I)        4  Read instances and placement     3.64%  0.02 sec  0.02 sec 
[08/01 11:29:03    400s] (I)        4  Model blockage capacity          3.50%  0.02 sec  0.02 sec 
[08/01 11:29:03    400s] (I)        4  Add via demand to 2D             2.60%  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)        4  Read blockages ( Layer 2-10 )    2.47%  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)        4  Read unlegalized nets            0.73%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        4  Initialize 3D grid graph         0.24%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        4  Set up via pillars               0.11%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        5  Initialize 3D capacity           3.20%  0.02 sec  0.02 sec 
[08/01 11:29:03    400s] (I)        5  Read PG blockages                1.14%  0.01 sec  0.01 sec 
[08/01 11:29:03    400s] (I)        5  Read instance blockages          0.80%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:29:03    400s] OPERPROF: Starting HotSpotCal at level 1, MEM:3263.2M, EPOCH TIME: 1754072943.166998
[08/01 11:29:03    400s] [hotspot] +------------+---------------+---------------+
[08/01 11:29:03    400s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:29:03    400s] [hotspot] +------------+---------------+---------------+
[08/01 11:29:03    400s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:29:03    400s] [hotspot] +------------+---------------+---------------+
[08/01 11:29:03    400s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:29:03    400s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:29:03    400s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3279.2M, EPOCH TIME: 1754072943.172036
[08/01 11:29:03    400s] [hotspot] Hotspot report including placement blocked areas
[08/01 11:29:03    400s] OPERPROF: Starting HotSpotCal at level 1, MEM:3279.2M, EPOCH TIME: 1754072943.172133
[08/01 11:29:03    400s] [hotspot] +------------+---------------+---------------+
[08/01 11:29:03    400s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:29:03    400s] [hotspot] +------------+---------------+---------------+
[08/01 11:29:03    400s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:29:03    400s] [hotspot] +------------+---------------+---------------+
[08/01 11:29:03    400s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:29:03    400s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:29:03    400s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3279.2M, EPOCH TIME: 1754072943.176384
[08/01 11:29:03    400s] Reported timing to dir ./timingReports
[08/01 11:29:03    400s] **opt_design ... cpu = 0:03:09, real = 0:03:11, mem = 2440.7M, totSessionCpu=0:06:40 **
[08/01 11:29:03    400s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3221.2M, EPOCH TIME: 1754072943.200058
[08/01 11:29:03    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:03    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:03    400s] 
[08/01 11:29:03    400s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:29:03    400s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.012, MEM:3221.2M, EPOCH TIME: 1754072943.211573
[08/01 11:29:03    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:03    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s] ------------------------------------------------------------------
[08/01 11:29:05    401s]      opt_design Final Summary
[08/01 11:29:05    401s] ------------------------------------------------------------------
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s] Setup views included:
[08/01 11:29:05    401s]  nangate_view_setup 
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s] +--------------------+---------+---------+---------+
[08/01 11:29:05    401s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:29:05    401s] +--------------------+---------+---------+---------+
[08/01 11:29:05    401s] |           WNS (ns):| -0.000  | -0.000  |  0.722  |
[08/01 11:29:05    401s] |           TNS (ns):| -0.000  | -0.000  | -0.000  |
[08/01 11:29:05    401s] |    Violating Paths:|    2    |    2    |    0    |
[08/01 11:29:05    401s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:29:05    401s] +--------------------+---------+---------+---------+
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s] +----------------+-------------------------------+------------------+
[08/01 11:29:05    401s] |                |              Real             |       Total      |
[08/01 11:29:05    401s] |    DRVs        +------------------+------------+------------------|
[08/01 11:29:05    401s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:29:05    401s] +----------------+------------------+------------+------------------+
[08/01 11:29:05    401s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:29:05    401s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:29:05    401s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:29:05    401s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:29:05    401s] +----------------+------------------+------------+------------------+
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3220.4M, EPOCH TIME: 1754072945.137471
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:29:05    401s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3220.4M, EPOCH TIME: 1754072945.150968
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s] Density: 70.225%
[08/01 11:29:05    401s] Routing Overflow: 0.00% H and 0.01% V
[08/01 11:29:05    401s] ------------------------------------------------------------------
[08/01 11:29:05    401s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3220.4M, EPOCH TIME: 1754072945.182022
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] 
[08/01 11:29:05    401s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:29:05    401s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3220.4M, EPOCH TIME: 1754072945.194113
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] **opt_design ... cpu = 0:03:11, real = 0:03:13, mem = 2444.2M, totSessionCpu=0:06:42 **
[08/01 11:29:05    401s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/01 11:29:05    401s] Type 'man IMPOPT-3195' for more detail.
[08/01 11:29:05    401s] *** Finished opt_design ***
[08/01 11:29:05    401s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:29:05    401s] UM:*                                      -0.000 ns         -0.000 ns  final
[08/01 11:29:05    401s] UM: Running design category ...
[08/01 11:29:05    401s] All LLGs are deleted
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3220.4M, EPOCH TIME: 1754072945.258909
[08/01 11:29:05    401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3220.4M, EPOCH TIME: 1754072945.258976
[08/01 11:29:05    401s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3220.4M, EPOCH TIME: 1754072945.259543
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3220.4M, EPOCH TIME: 1754072945.260240
[08/01 11:29:05    401s] Max number of tech site patterns supported in site array is 256.
[08/01 11:29:05    401s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:29:05    401s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3220.4M, EPOCH TIME: 1754072945.263393
[08/01 11:29:05    401s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:29:05    401s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:29:05    401s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3220.4M, EPOCH TIME: 1754072945.274270
[08/01 11:29:05    401s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:29:05    401s] SiteArray: use 2,723,840 bytes
[08/01 11:29:05    401s] SiteArray: current memory after site array memory allocation 3220.4M
[08/01 11:29:05    401s] SiteArray: FP blocked sites are writable
[08/01 11:29:05    401s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3220.4M, EPOCH TIME: 1754072945.280487
[08/01 11:29:05    401s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.028, REAL:0.028, MEM:3220.4M, EPOCH TIME: 1754072945.308602
[08/01 11:29:05    401s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:29:05    401s] Atter site array init, number of instance map data is 0.
[08/01 11:29:05    401s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:3220.4M, EPOCH TIME: 1754072945.312803
[08/01 11:29:05    401s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.055, MEM:3220.4M, EPOCH TIME: 1754072945.314348
[08/01 11:29:05    401s] All LLGs are deleted
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3220.4M, EPOCH TIME: 1754072945.327255
[08/01 11:29:05    401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3220.4M, EPOCH TIME: 1754072945.327314
[08/01 11:29:05    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:05    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] 	Current design flip-flop statistics
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] Single-Bit FF Count          :         5575
[08/01 11:29:06    402s] Multi-Bit FF Count           :            0
[08/01 11:29:06    402s] Total Bit Count              :         5575
[08/01 11:29:06    402s] Total FF Count               :         5575
[08/01 11:29:06    402s] Bits Per Flop                :        1.000
[08/01 11:29:06    402s] Total Clock Pin Cap(FF)      :     5000.165
[08/01 11:29:06    402s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s]             Multi-bit cell usage statistics
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] ============================================================
[08/01 11:29:06    402s] Sequential Multibit cells usage statistics
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] Total 0
[08/01 11:29:06    402s] ============================================================
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] Category            Num of Insts Rejected     Reasons
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s] ------------------------------------------------------------
[08/01 11:29:06    402s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:29:06    402s] UM:          191.6            194         -0.000 ns         -0.000 ns  opt_design_prects
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:22 real=  0:03:25)
[08/01 11:29:06    402s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[08/01 11:29:06    402s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:20.0 real=0:00:20.1)
[08/01 11:29:06    402s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:14.9 real=0:00:15.0)
[08/01 11:29:06    402s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:41 real=  0:01:42)
[08/01 11:29:06    402s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.8 real=0:00:11.9)
[08/01 11:29:06    402s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[08/01 11:29:06    402s] Deleting Lib Analyzer.
[08/01 11:29:06    402s] clean pInstBBox. size 0
[08/01 11:29:06    402s] All LLGs are deleted
[08/01 11:29:06    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:06    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:29:06    402s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3220.4M, EPOCH TIME: 1754072946.234010
[08/01 11:29:06    402s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3220.4M, EPOCH TIME: 1754072946.234070
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] TimeStamp Deleting Cell Server End ...
[08/01 11:29:06    402s] Disable CTE adjustment.
[08/01 11:29:06    402s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:29:06    402s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:29:06    402s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:29:06    402s] VSMManager cleared!
[08/01 11:29:06    402s] **place_opt_design ... cpu = 0:05:07, real = 0:05:12, mem = 3141.4M **
[08/01 11:29:06    402s] *** Finished GigaPlace ***
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] *** Summary of all messages that are not suppressed in this session:
[08/01 11:29:06    402s] Severity  ID               Count  Summary                                  
[08/01 11:29:06    402s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/01 11:29:06    402s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[08/01 11:29:06    402s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/01 11:29:06    402s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 11:29:06    402s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/01 11:29:06    402s] WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
[08/01 11:29:06    402s] *** Message Summary: 341 warning(s), 0 error(s)
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] *** place_opt_design #1 [finish] : cpu/real = 0:05:07.0/0:05:12.2 (1.0), totSession cpu/real = 0:06:42.7/0:33:59.5 (0.2), mem = 3141.4M
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] =============================================================================================
[08/01 11:29:06    402s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[08/01 11:29:06    402s] =============================================================================================
[08/01 11:29:06    402s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:29:06    402s] ---------------------------------------------------------------------------------------------
[08/01 11:29:06    402s] [ InitOpt                ]      1   0:00:01.0  (   0.3 % )     0:00:10.0 /  0:00:10.0    1.0
[08/01 11:29:06    402s] [ WnsOpt                 ]      1   0:00:08.7  (   2.8 % )     0:00:11.8 /  0:00:11.8    1.0
[08/01 11:29:06    402s] [ GlobalOpt              ]      1   0:00:20.0  (   6.4 % )     0:00:20.0 /  0:00:19.9    1.0
[08/01 11:29:06    402s] [ DrvOpt                 ]      3   0:00:10.1  (   3.2 % )     0:00:10.1 /  0:00:10.0    1.0
[08/01 11:29:06    402s] [ SimplifyNetlist        ]      1   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:29:06    402s] [ SkewPreCTSReport       ]      1   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:29:06    402s] [ AreaOpt                ]      2   0:00:12.9  (   4.1 % )     0:00:14.2 /  0:00:14.2    1.0
[08/01 11:29:06    402s] [ ViewPruning            ]      8   0:00:00.6  (   0.2 % )     0:00:00.7 /  0:00:00.6    1.0
[08/01 11:29:06    402s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:09.4 /  0:00:08.6    0.9
[08/01 11:29:06    402s] [ DrvReport              ]      2   0:00:02.0  (   0.6 % )     0:00:02.0 /  0:00:01.2    0.6
[08/01 11:29:06    402s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:29:06    402s] [ SlackTraversorInit     ]      5   0:00:01.7  (   0.5 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 11:29:06    402s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:29:06    402s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:29:06    402s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:29:06    402s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:29:06    402s] [ GlobalPlace            ]      1   0:01:57.0  (  37.5 % )     0:01:58.0 /  0:01:55.2    1.0
[08/01 11:29:06    402s] [ IncrReplace            ]      1   0:01:40.5  (  32.2 % )     0:01:48.9 /  0:01:47.5    1.0
[08/01 11:29:06    402s] [ RefinePlace            ]      3   0:00:04.3  (   1.4 % )     0:00:04.3 /  0:00:04.3    1.0
[08/01 11:29:06    402s] [ EarlyGlobalRoute       ]      2   0:00:01.9  (   0.6 % )     0:00:01.9 /  0:00:01.9    1.0
[08/01 11:29:06    402s] [ ExtractRC              ]      3   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:29:06    402s] [ TimingUpdate           ]     33   0:00:05.7  (   1.8 % )     0:00:17.4 /  0:00:17.4    1.0
[08/01 11:29:06    402s] [ FullDelayCalc          ]      3   0:00:17.9  (   5.7 % )     0:00:17.9 /  0:00:17.9    1.0
[08/01 11:29:06    402s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:29:06    402s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:29:06    402s] [ MISC                   ]          0:00:03.6  (   1.2 % )     0:00:03.6 /  0:00:03.6    1.0
[08/01 11:29:06    402s] ---------------------------------------------------------------------------------------------
[08/01 11:29:06    402s]  place_opt_design #1 TOTAL          0:05:12.2  ( 100.0 % )     0:05:12.2 /  0:05:07.0    1.0
[08/01 11:29:06    402s] ---------------------------------------------------------------------------------------------
[08/01 11:29:06    402s] 
[08/01 11:29:06    402s] @innovus 45> gui_select -point {-67.72450 167.10200}
[08/01 11:34:48    411s] @innovus 46> set_db route_early_global_bottom_routing_layer 2 ; set_db route_early_global_top_routing_layer 10 ; set_db route_early_global_honor_power_domain false ; set_db route_early_global_honor_partition_pin_guide true
[08/01 11:35:37    413s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:35:37    413s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:35:37    413s] @innovus 47> **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:35:37    413s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:35:37    413s] route_early_global 
[08/01 11:35:37    413s] #% Begin route_early_global (date=08/01 11:35:37, mem=2345.6M)
[08/01 11:35:37    413s] (I)      [08/01 11:35:37    413s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3141.38 MB )
==================== Layers =====================
[08/01 11:35:37    413s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:35:37    413s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:35:37    413s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:35:37    413s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:35:37    413s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:35:37    413s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:35:37    413s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:35:37    413s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:35:37    413s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:35:37    413s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:35:37    413s] (I)      Started Import and model ( Curr Mem: 3141.38 MB )
[08/01 11:35:37    413s] (I)      Default pattern map key = top_default.
[08/01 11:35:37    413s] (I)      == Non-default Options ==
[08/01 11:35:37    413s] (I)      Maximum routing layer                              : 10
[08/01 11:35:37    413s] (I)      Number of threads                                  : 1
[08/01 11:35:37    413s] (I)      Method to set GCell size                           : row
[08/01 11:35:37    413s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:35:37    413s] (I)      Use row-based GCell size
[08/01 11:35:37    413s] (I)      Use row-based GCell align
[08/01 11:35:37    413s] (I)      layer 0 area = 0
[08/01 11:35:37    413s] (I)      layer 1 area = 0
[08/01 11:35:37    413s] (I)      layer 2 area = 0
[08/01 11:35:37    413s] (I)      layer 3 area = 0
[08/01 11:35:37    413s] (I)      layer 4 area = 0
[08/01 11:35:37    413s] (I)      layer 5 area = 0
[08/01 11:35:37    413s] (I)      layer 6 area = 0
[08/01 11:35:37    413s] (I)      layer 7 area = 0
[08/01 11:35:37    413s] (I)      layer 8 area = 0
[08/01 11:35:37    413s] (I)      layer 9 area = 0
[08/01 11:35:37    413s] (I)      GCell unit size   : 2800
[08/01 11:35:37    413s] (I)      GCell multiplier  : 1
[08/01 11:35:37    413s] (I)      GCell row height  : 2800
[08/01 11:35:37    413s] (I)      Actual row height : 2800
[08/01 11:35:37    413s] (I)      GCell align ref   : 20140 20160
[08/01 11:35:37    413s] [NR-eGR] Track table information for default rule: 
[08/01 11:35:37    413s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:35:37    413s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:35:37    413s] (I)      ============== Default via ===============
[08/01 11:35:37    413s] (I)      +---+------------------+-----------------+
[08/01 11:35:37    413s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:35:37    413s] (I)      +---+------------------+-----------------+
[08/01 11:35:37    413s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:35:37    413s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:35:37    413s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:35:37    413s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:35:37    413s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:35:37    413s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:35:37    413s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:35:37    413s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:35:37    413s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:35:37    413s] (I)      +---+------------------+-----------------+
[08/01 11:35:37    413s] [NR-eGR] Read 81886 PG shapes
[08/01 11:35:37    413s] [NR-eGR] Read 0 clock shapes
[08/01 11:35:37    413s] [NR-eGR] Read 0 other shapes
[08/01 11:35:37    413s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:35:37    413s] [NR-eGR] #Instance Blockages : 0
[08/01 11:35:37    413s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:35:37    413s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:35:37    413s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:35:37    413s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:35:37    413s] [NR-eGR] #Other Blockages    : 0
[08/01 11:35:37    413s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:35:37    413s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:35:37    413s] [NR-eGR] Read 57281 nets ( ignored 0 )
[08/01 11:35:37    413s] (I)      early_global_route_priority property id does not exist.
[08/01 11:35:37    413s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:35:37    413s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:35:37    413s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:35:37    413s] (I)      Number of ignored nets                =      0
[08/01 11:35:37    413s] (I)      Number of connected nets              =      0
[08/01 11:35:37    413s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:35:37    413s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:35:37    413s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:35:37    413s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:35:37    413s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:35:37    413s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:35:37    413s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:35:37    413s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:35:37    413s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:35:37    413s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:35:37    413s] (I)      Ndr track 0 does not exist
[08/01 11:35:38    413s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:35:38    413s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:35:38    413s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:35:38    413s] (I)      Site width          :   380  (dbu)
[08/01 11:35:38    413s] (I)      Row height          :  2800  (dbu)
[08/01 11:35:38    413s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:35:38    413s] (I)      GCell width         :  2800  (dbu)
[08/01 11:35:38    413s] (I)      GCell height        :  2800  (dbu)
[08/01 11:35:38    413s] (I)      Grid                :   281   281    10
[08/01 11:35:38    413s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:35:38    413s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:35:38    413s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:35:38    413s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:35:38    413s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:35:38    413s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:35:38    413s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:35:38    413s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:35:38    413s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:35:38    413s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:35:38    413s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:35:38    413s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:35:38    413s] (I)      --------------------------------------------------------
[08/01 11:35:38    413s] 
[08/01 11:35:38    413s] [NR-eGR] ============ Routing rule table ============
[08/01 11:35:38    413s] [NR-eGR] Rule id: 0  Nets: 57281
[08/01 11:35:38    413s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:35:38    413s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:35:38    413s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:35:38    413s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:35:38    413s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:35:38    413s] [NR-eGR] ========================================
[08/01 11:35:38    413s] [NR-eGR] 
[08/01 11:35:38    413s] (I)      =============== Blocked Tracks ===============
[08/01 11:35:38    413s] (I)      +-------+---------+----------+---------------+
[08/01 11:35:38    413s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:35:38    413s] (I)      +-------+---------+----------+---------------+
[08/01 11:35:38    413s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:35:38    413s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:35:38    413s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:35:38    413s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:35:38    413s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:35:38    413s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:35:38    413s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:35:38    413s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:35:38    413s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:35:38    413s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:35:38    413s] (I)      +-------+---------+----------+---------------+
[08/01 11:35:38    413s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3185.74 MB )
[08/01 11:35:38    413s] (I)      Reset routing kernel
[08/01 11:35:38    413s] (I)      Started Global Routing ( Curr Mem: 3185.74 MB )
[08/01 11:35:38    413s] (I)      totalPins=190113  totalGlobalPin=180510 (94.95%)
[08/01 11:35:38    413s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] (I)      ============  Phase 1a Route ============
[08/01 11:35:38    413s] [NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[08/01 11:35:38    413s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] (I)      ============  Phase 1b Route ============
[08/01 11:35:38    413s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:35:38    413s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[08/01 11:35:38    413s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/01 11:35:38    413s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] (I)      ============  Phase 1c Route ============
[08/01 11:35:38    413s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] (I)      ============  Phase 1d Route ============
[08/01 11:35:38    413s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] (I)      ============  Phase 1e Route ============
[08/01 11:35:38    413s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] (I)      ============  Phase 1l Route ============
[08/01 11:35:38    413s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[08/01 11:35:38    413s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:35:38    413s] (I)      Layer  2:     548601    171216       216           0      579747    ( 0.00%) 
[08/01 11:35:38    413s] (I)      Layer  3:     766621    197904         4           0      786800    ( 0.00%) 
[08/01 11:35:38    413s] (I)      Layer  4:     368097     86128        30           0      393400    ( 0.00%) 
[08/01 11:35:38    413s] (I)      Layer  5:     372635     29580         3           0      393400    ( 0.00%) 
[08/01 11:35:38    413s] (I)      Layer  6:     359227     29547         0           0      393400    ( 0.00%) 
[08/01 11:35:38    413s] (I)      Layer  7:     107890       545         6       11407      119727    ( 8.70%) 
[08/01 11:35:38    413s] (I)      Layer  8:      96318       855         0       29803      101330    (22.73%) 
[08/01 11:35:38    413s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:35:38    413s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:35:38    413s] (I)      Total:       2706173    515775       259       99811     2843611    ( 3.39%) 
[08/01 11:35:38    413s] (I)      
[08/01 11:35:38    413s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:35:38    413s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:35:38    413s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:35:38    413s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:35:38    413s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:35:38    413s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:35:38    413s] [NR-eGR]  metal2 ( 2)       177( 0.22%)         3( 0.00%)   ( 0.23%) 
[08/01 11:35:38    413s] [NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:35:38    413s] [NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[08/01 11:35:38    413s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:35:38    413s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:35:38    413s] [NR-eGR]  metal7 ( 7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:35:38    413s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:35:38    413s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:35:38    413s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:35:38    413s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:35:38    413s] [NR-eGR]        Total       219( 0.04%)         3( 0.00%)   ( 0.04%) 
[08/01 11:35:38    413s] [NR-eGR] 
[08/01 11:35:38    413s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3197.74 MB )
[08/01 11:35:38    413s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:35:38    413s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:35:38    413s] (I)      ============= Track Assignment ============
[08/01 11:35:38    413s] (I)      Started Track Assignment (1T) ( Curr Mem: 3197.74 MB )
[08/01 11:35:38    413s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:35:38    413s] (I)      Run Multi-thread track assignment
[08/01 11:35:38    414s] (I)      Finished Track Assignment (1T) ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 3197.74 MB )
[08/01 11:35:38    414s] (I)      Started Export ( Curr Mem: 3197.74 MB )
[08/01 11:35:39    414s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:35:39    414s] [NR-eGR] -------------------------------------
[08/01 11:35:39    414s] [NR-eGR]  metal1   (1H)             0  190113 
[08/01 11:35:39    414s] [NR-eGR]  metal2   (2V)        139683  235633 
[08/01 11:35:39    414s] [NR-eGR]  metal3   (3H)        245397   76048 
[08/01 11:35:39    414s] [NR-eGR]  metal4   (4V)        111067    9384 
[08/01 11:35:39    414s] [NR-eGR]  metal5   (5H)         37897    7337 
[08/01 11:35:39    414s] [NR-eGR]  metal6   (6V)         41465     264 
[08/01 11:35:39    414s] [NR-eGR]  metal7   (7H)           668     186 
[08/01 11:35:39    414s] [NR-eGR]  metal8   (8V)          1206       4 
[08/01 11:35:39    414s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:35:39    414s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:35:39    414s] [NR-eGR] -------------------------------------
[08/01 11:35:39    414s] [NR-eGR]           Total       577385  518969 
[08/01 11:35:39    414s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:35:39    414s] [NR-eGR] Total half perimeter of net bounding box: 528155um
[08/01 11:35:39    414s] [NR-eGR] Total length: 577385um, number of vias: 518969
[08/01 11:35:39    414s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:35:39    414s] [NR-eGR] Total eGR-routed clock nets wire length: 17492um, number of vias: 17166
[08/01 11:35:39    414s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:35:39    414s] (I)      Finished Export ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 3188.23 MB )
[08/01 11:35:39    414s] Saved RC grid cleaned up.
[08/01 11:35:39    414s] (I)      ===================================== Runtime Summary ======================================
[08/01 11:35:39    414s] (I)       Step                                         %[08/01 11:35:39    414s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.56 sec, Real: 1.60 sec, Curr Mem: 3188.23 MB )
       Start      Finish      Real       CPU 
[08/01 11:35:39    414s] (I)      --------------------------------------------------------------------------------------------
[08/01 11:35:39    414s] (I)       Early Global Route kernel              100.00%  651.07 sec  652.67 sec  1.60 sec  1.56 sec 
[08/01 11:35:39    414s] (I)       +-Import and model                      12.92%  651.07 sec  651.28 sec  0.21 sec  0.20 sec 
[08/01 11:35:39    414s] (I)       | +-Create place DB                      6.49%  651.07 sec  651.17 sec  0.10 sec  0.10 sec 
[08/01 11:35:39    414s] (I)       | | +-Import place data                  6.48%  651.07 sec  651.17 sec  0.10 sec  0.10 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read instances and placement     1.59%  651.07 sec  651.10 sec  0.03 sec  0.03 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read nets                        4.88%  651.10 sec  651.17 sec  0.08 sec  0.08 sec 
[08/01 11:35:39    414s] (I)       | +-Create route DB                      5.60%  651.17 sec  651.26 sec  0.09 sec  0.08 sec 
[08/01 11:35:39    414s] (I)       | | +-Import route data (1T)             5.58%  651.17 sec  651.26 sec  0.09 sec  0.08 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.83%  651.19 sec  651.20 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read routing blockages         0.00%  651.19 sec  651.19 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read instance blockages        0.29%  651.19 sec  651.19 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read PG blockages              0.37%  651.19 sec  651.20 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read clock blockages           0.02%  651.20 sec  651.20 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read other blockages           0.02%  651.20 sec  651.20 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read halo blockages            0.02%  651.20 sec  651.20 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Read boundary cut boxes        0.00%  651.20 sec  651.20 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read blackboxes                  0.00%  651.20 sec  651.20 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read prerouted                   1.14%  651.20 sec  651.22 sec  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read unlegalized nets            0.24%  651.22 sec  651.22 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | +-Read nets                        0.62%  651.22 sec  651.23 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       | | | +-Set up via pillars               0.04%  651.24 sec  651.24 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | +-Initialize 3D grid graph         0.10%  651.24 sec  651.24 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | +-Model blockage capacity          1.20%  651.24 sec  651.26 sec  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)       | | | | +-Initialize 3D capacity         1.09%  651.24 sec  651.26 sec  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)       | +-Read aux data                        0.00%  651.26 sec  651.26 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | +-Others data preparation              0.13%  651.26 sec  651.27 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | +-Create route kernel                  0.43%  651.27 sec  651.27 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       +-Global Routing                        21.47%  651.28 sec  651.62 sec  0.34 sec  0.33 sec 
[08/01 11:35:39    414s] (I)       | +-Initialization                       0.98%  651.28 sec  651.29 sec  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)       | +-Net group 1                         18.99%  651.29 sec  651.60 sec  0.30 sec  0.30 sec 
[08/01 11:35:39    414s] (I)       | | +-Generate topology                  2.42%  651.29 sec  651.33 sec  0.04 sec  0.04 sec 
[08/01 11:35:39    414s] (I)       | | +-Phase 1a                           5.24%  651.34 sec  651.42 sec  0.08 sec  0.08 sec 
[08/01 11:35:39    414s] (I)       | | | +-Pattern routing (1T)             4.28%  651.34 sec  651.41 sec  0.07 sec  0.07 sec 
[08/01 11:35:39    414s] (I)       | | | +-Add via demand to 2D             0.91%  651.41 sec  651.42 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       | | +-Phase 1b                           0.03%  651.42 sec  651.42 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | +-Phase 1c                           0.00%  651.42 sec  651.42 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | +-Phase 1d                           0.00%  651.42 sec  651.42 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | +-Phase 1e                           0.02%  651.42 sec  651.42 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | | +-Route legalization               0.00%  651.42 sec  651.42 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | | +-Phase 1l                          10.82%  651.42 sec  651.60 sec  0.17 sec  0.17 sec 
[08/01 11:35:39    414s] (I)       | | | +-Layer assignment (1T)           10.62%  651.43 sec  651.60 sec  0.17 sec  0.17 sec 
[08/01 11:35:39    414s] (I)       | +-Clean cong LA                        0.00%  651.60 sec  651.60 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       +-Export 3D cong map                     0.69%  651.62 sec  651.63 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       | +-Export 2D cong map                   0.06%  651.63 sec  651.63 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       +-Extract Global 3D Wires                0.39%  651.69 sec  651.70 sec  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)       +-Track Assignment (1T)                 24.87%  651.70 sec  652.09 sec  0.40 sec  0.40 sec 
[08/01 11:35:39    414s] (I)       | +-Initialization                       0.11%  651.70 sec  651.70 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       | +-Track Assignment Kernel             24.11%  651.70 sec  652.08 sec  0.39 sec  0.38 sec 
[08/01 11:35:39    414s] (I)       | +-Free Memory                          0.01%  652.09 sec  652.09 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)       +-Export                                34.40%  652.09 sec  652.64 sec  0.55 sec  0.55 sec 
[08/01 11:35:39    414s] (I)       | +-Export DB wires                     12.91%  652.09 sec  652.30 sec  0.21 sec  0.21 sec 
[08/01 11:35:39    414s] (I)       | | +-Export all nets                    8.72%  652.10 sec  652.24 sec  0.14 sec  0.14 sec 
[08/01 11:35:39    414s] (I)       | | +-Set wire vias                      3.52%  652.24 sec  652.30 sec  0.06 sec  0.06 sec 
[08/01 11:35:39    414s] (I)       | +-Report wirelength                    5.19%  652.30 sec  652.38 sec  0.08 sec  0.08 sec 
[08/01 11:35:39    414s] (I)       | +-Update net boxes                     5.77%  652.38 sec  652.47 sec  0.09 sec  0.09 sec 
[08/01 11:35:39    414s] (I)       | +-Update timing                       10.52%  652.47 sec  652.64 sec  0.17 sec  0.17 sec 
[08/01 11:35:39    414s] (I)       +-Postprocess design                     0.01%  652.66 sec  652.66 sec  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)      ===================== Summary by functions =====================
[08/01 11:35:39    414s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:35:39    414s] (I)      ----------------------------------------------------------------
[08/01 11:35:39    414s] (I)        0  Early Global Route kernel      100.00%  1.60 sec  1.56 sec 
[08/01 11:35:39    414s] (I)        1  Export                          34.40%  0.55 sec  0.55 sec 
[08/01 11:35:39    414s] (I)        1  Track Assignment (1T)           24.87%  0.40 sec  0.40 sec 
[08/01 11:35:39    414s] (I)        1  Global Routing                  21.47%  0.34 sec  0.33 sec 
[08/01 11:35:39    414s] (I)        1  Import and model                12.92%  0.21 sec  0.20 sec 
[08/01 11:35:39    414s] (I)        1  Export 3D cong map               0.69%  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)        1  Extract Global 3D Wires          0.39%  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        2  Track Assignment Kernel         24.11%  0.39 sec  0.38 sec 
[08/01 11:35:39    414s] (I)        2  Net group 1                     18.99%  0.30 sec  0.30 sec 
[08/01 11:35:39    414s] (I)        2  Export DB wires                 12.91%  0.21 sec  0.21 sec 
[08/01 11:35:39    414s] (I)        2  Update timing                   10.52%  0.17 sec  0.17 sec 
[08/01 11:35:39    414s] (I)        2  Create place DB                  6.49%  0.10 sec  0.10 sec 
[08/01 11:35:39    414s] (I)        2  Update net boxes                 5.77%  0.09 sec  0.09 sec 
[08/01 11:35:39    414s] (I)        2  Create route DB                  5.60%  0.09 sec  0.08 sec 
[08/01 11:35:39    414s] (I)        2  Report wirelength                5.19%  0.08 sec  0.08 sec 
[08/01 11:35:39    414s] (I)        2  Initialization                   1.09%  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)        2  Create route kernel              0.43%  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        3  Phase 1l                        10.82%  0.17 sec  0.17 sec 
[08/01 11:35:39    414s] (I)        3  Export all nets                  8.72%  0.14 sec  0.14 sec 
[08/01 11:35:39    414s] (I)        3  Import place data                6.48%  0.10 sec  0.10 sec 
[08/01 11:35:39    414s] (I)        3  Import route data (1T)           5.58%  0.09 sec  0.08 sec 
[08/01 11:35:39    414s] (I)        3  Phase 1a                         5.24%  0.08 sec  0.08 sec 
[08/01 11:35:39    414s] (I)        3  Set wire vias                    3.52%  0.06 sec  0.06 sec 
[08/01 11:35:39    414s] (I)        3  Generate topology                2.42%  0.04 sec  0.04 sec 
[08/01 11:35:39    414s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        4  Layer assignment (1T)           10.62%  0.17 sec  0.17 sec 
[08/01 11:35:39    414s] (I)        4  Read nets                        5.49%  0.09 sec  0.09 sec 
[08/01 11:35:39    414s] (I)        4  Pattern routing (1T)             4.28%  0.07 sec  0.07 sec 
[08/01 11:35:39    414s] (I)        4  Read instances and placement     1.59%  0.03 sec  0.03 sec 
[08/01 11:35:39    414s] (I)        4  Model blockage capacity          1.20%  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)        4  Read prerouted                   1.14%  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)        4  Add via demand to 2D             0.91%  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)        4  Read blockages ( Layer 2-10 )    0.83%  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)        4  Read unlegalized nets            0.24%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        5  Initialize 3D capacity           1.09%  0.02 sec  0.02 sec 
[08/01 11:35:39    414s] (I)        5  Read PG blockages                0.37%  0.01 sec  0.01 sec 
[08/01 11:35:39    414s] (I)        5  Read instance blockages          0.29%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:35:39    414s] #% End route_early_global (date=08/01 11:35:39, total cpu=0:00:01.6, real=0:00:02.0, peak res=2345.6M, current mem=2293.4M)
[08/01 11:35:39    414s] @innovus 48> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...

[08/01 11:36:05    415s] @innovus 48> set_db route_early_global_bottom_routing_layer 2 ; set_db route_early_global_top_routing_layer 10 ; set_db route_early_global_honor_power_domain false ; set_db route_early_global_honor_partition_pin_guide true
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:36:14    415s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:36:14    415s] 1 true
[08/01 11:36:14    415s] @innovus 49> 
@innovus 49> route_early_global 

[08/01 11:36:46    416s] #% Begin route_early_global (date=08/01 11:36:46, mem=2293.3M)
[08/01 11:36:46    416s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3112.23 MB )
[08/01 11:36:46    416s] (I)      ==================== Layers =====================
[08/01 11:36:46    416s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:36:46    416s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:36:46    416s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:36:46    416s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:36:46    416s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:36:46    416s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:36:46    416s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:36:46    416s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:36:46    416s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:36:46    416s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:36:46    416s] (I)      Started Import and model ( Curr Mem: 3112.23 MB )
[08/01 11:36:46    416s] (I)      Default pattern map key = top_default.
[08/01 11:36:47    416s] (I)      == Non-default Options ==
[08/01 11:36:47    416s] (I)      Maximum routing layer                              : 10
[08/01 11:36:47    416s] (I)      Number of threads                                  : 1
[08/01 11:36:47    416s] (I)      Method to set GCell size                           : row
[08/01 11:36:47    416s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:36:47    416s] (I)      Use row-based GCell size
[08/01 11:36:47    416s] (I)      Use row-based GCell align
[08/01 11:36:47    416s] (I)      layer 0 area = 0
[08/01 11:36:47    416s] (I)      layer 1 area = 0
[08/01 11:36:47    416s] (I)      layer 2 area = 0
[08/01 11:36:47    416s] (I)      layer 3 area = 0
[08/01 11:36:47    416s] (I)      layer 4 area = 0
[08/01 11:36:47    416s] (I)      layer 5 area = 0
[08/01 11:36:47    416s] (I)      layer 6 area = 0
[08/01 11:36:47    416s] (I)      layer 7 area = 0
[08/01 11:36:47    416s] (I)      layer 8 area = 0
[08/01 11:36:47    416s] (I)      layer 9 area = 0
[08/01 11:36:47    416s] (I)      GCell unit size   : 2800
[08/01 11:36:47    416s] (I)      GCell multiplier  : 1
[08/01 11:36:47    416s] (I)      GCell row height  : 2800
[08/01 11:36:47    416s] (I)      Actual row height : 2800
[08/01 11:36:47    416s] (I)      GCell align ref   : 20140 20160
[08/01 11:36:47    416s] [NR-eGR] Track table information for default rule: 
[08/01 11:36:47    416s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:36:47    416s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:36:47    416s] (I)      ============== Default via ===============
[08/01 11:36:47    416s] (I)      +---+------------------+-----------------+
[08/01 11:36:47    416s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:36:47    416s] (I)      +---+------------------+-----------------+
[08/01 11:36:47    416s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:36:47    416s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:36:47    416s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:36:47    416s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:36:47    416s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:36:47    416s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:36:47    416s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:36:47    416s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:36:47    416s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:36:47    416s] (I)      +---+------------------+-----------------+
[08/01 11:36:47    416s] [NR-eGR] Read 81886 PG shapes
[08/01 11:36:47    416s] [NR-eGR] Read 0 clock shapes
[08/01 11:36:47    416s] [NR-eGR] Read 0 other shapes
[08/01 11:36:47    416s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:36:47    416s] [NR-eGR] #Instance Blockages : 0
[08/01 11:36:47    416s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:36:47    416s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:36:47    416s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:36:47    416s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:36:47    416s] [NR-eGR] #Other Blockages    : 0
[08/01 11:36:47    416s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:36:47    416s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:36:47    416s] [NR-eGR] Read 57281 nets ( ignored 0 )
[08/01 11:36:47    416s] (I)      early_global_route_priority property id does not exist.
[08/01 11:36:47    416s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:36:47    416s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:36:47    416s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:36:47    416s] (I)      Number of ignored nets                =      0
[08/01 11:36:47    416s] (I)      Number of connected nets              =      0
[08/01 11:36:47    416s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:36:47    416s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:36:47    416s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:36:47    416s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:36:47    416s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:36:47    416s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:36:47    416s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:36:47    416s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:36:47    416s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:36:47    416s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:36:47    416s] (I)      Ndr track 0 does not exist
[08/01 11:36:47    416s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:36:47    416s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:36:47    416s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:36:47    416s] (I)      Site width          :   380  (dbu)
[08/01 11:36:47    416s] (I)      Row height          :  2800  (dbu)
[08/01 11:36:47    416s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:36:47    416s] (I)      GCell width         :  2800  (dbu)
[08/01 11:36:47    416s] (I)      GCell height        :  2800  (dbu)
[08/01 11:36:47    416s] (I)      Grid                :   281   281    10
[08/01 11:36:47    416s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:36:47    416s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:36:47    416s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:36:47    416s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:36:47    416s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:36:47    416s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:36:47    416s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:36:47    416s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:36:47    416s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:36:47    416s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:36:47    416s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:36:47    416s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:36:47    416s] (I)      --------------------------------------------------------
[08/01 11:36:47    416s] 
[08/01 11:36:47    416s] [NR-eGR] ============ Routing rule table ============
[08/01 11:36:47    416s] [NR-eGR] Rule id: 0  Nets: 57281
[08/01 11:36:47    416s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:36:47    416s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:36:47    416s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:36:47    416s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:36:47    416s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:36:47    416s] [NR-eGR] ========================================
[08/01 11:36:47    416s] [NR-eGR] 
[08/01 11:36:47    416s] (I)      =============== Blocked Tracks ===============
[08/01 11:36:47    416s] (I)      +-------+---------+----------+---------------+
[08/01 11:36:47    416s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:36:47    416s] (I)      +-------+---------+----------+---------------+
[08/01 11:36:47    416s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:36:47    416s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:36:47    416s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:36:47    416s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:36:47    416s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:36:47    416s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:36:47    416s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:36:47    416s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:36:47    416s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:36:47    416s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:36:47    416s] (I)      +-------+---------+----------+---------------+
[08/01 11:36:47    416s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3156.59 MB )
[08/01 11:36:47    416s] (I)      Reset routing kernel
[08/01 11:36:47    416s] (I)      Started Global Routing ( Curr Mem: 3156.59 MB )
[08/01 11:36:47    416s] (I)      totalPins=190113  totalGlobalPin=180510 (94.95%)
[08/01 11:36:47    416s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:36:47    416s] (I)      
[08/01 11:36:47    416s] (I)      ============  Phase 1a Route ============
[08/01 11:36:47    416s] [NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[08/01 11:36:47    416s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:36:47    417s] (I)      
[08/01 11:36:47    417s] (I)      ============  Phase 1b Route ============
[08/01 11:36:47    417s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:36:47    417s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[08/01 11:36:47    417s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/01 11:36:47    417s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:36:47    417s] (I)      
[08/01 11:36:47    417s] (I)      ============  Phase 1c Route ============
[08/01 11:36:47    417s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:36:47    417s] (I)      
[08/01 11:36:47    417s] (I)      ============  Phase 1d Route ============
[08/01 11:36:47    417s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:36:47    417s] (I)      
[08/01 11:36:47    417s] (I)      ============  Phase 1e Route ============
[08/01 11:36:47    417s] (I)      Usage: 379251 = (194000 H, 185251 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:36:47    417s] (I)      
[08/01 11:36:47    417s] (I)      ============  Phase 1l Route ============
[08/01 11:36:47    417s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[08/01 11:36:47    417s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:36:47    417s] (I)      Layer  2:     548601    171216       216           0      579747    ( 0.00%) 
[08/01 11:36:47    417s] (I)      Layer  3:     766621    197904         4           0      786800    ( 0.00%) 
[08/01 11:36:47    417s] (I)      Layer  4:     368097     86128        30           0      393400    ( 0.00%) 
[08/01 11:36:47    417s] (I)      Layer  5:     372635     29580         3           0      393400    ( 0.00%) 
[08/01 11:36:47    417s] (I)      Layer  6:     359227     29547         0           0      393400    ( 0.00%) 
[08/01 11:36:47    417s] (I)      Layer  7:     107890       545         6       11407      119727    ( 8.70%) 
[08/01 11:36:47    417s] (I)      Layer  8:      96318       855         0       29803      101330    (22.73%) 
[08/01 11:36:47    417s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:36:47    417s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:36:47    417s] (I)      Total:       2706173    515775       259       99811     2843611    ( 3.39%) 
[08/01 11:36:47    417s] (I)      
[08/01 11:36:47    417s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:36:47    417s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:36:47    417s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:36:47    417s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:36:47    417s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:36:47    417s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:36:47    417s] [NR-eGR]  metal2 ( 2)       177( 0.22%)         3( 0.00%)   ( 0.23%) 
[08/01 11:36:47    417s] [NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:36:47    417s] [NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[08/01 11:36:47    417s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:36:47    417s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:36:47    417s] [NR-eGR]  metal7 ( 7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:36:47    417s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:36:47    417s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:36:47    417s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:36:47    417s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:36:47    417s] [NR-eGR]        Total       219( 0.04%)         3( 0.00%)   ( 0.04%) 
[08/01 11:36:47    417s] [NR-eGR] 
[08/01 11:36:47    417s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3168.59 MB )
[08/01 11:36:47    417s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:36:47    417s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:36:47    417s] (I)      ============= Track Assignment ============
[08/01 11:36:47    417s] (I)      Started Track Assignment (1T) ( Curr Mem: 3168.59 MB )
[08/01 11:36:47    417s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:36:47    417s] (I)      Run Multi-thread track assignment
[08/01 11:36:47    417s] (I)      Finished Track Assignment (1T) ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 3168.59 MB )
[08/01 11:36:47    417s] (I)      Started Export ( Curr Mem: 3168.59 MB )
[08/01 11:36:48    417s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:36:48    417s] [NR-eGR] -------------------------------------
[08/01 11:36:48    417s] [NR-eGR]  metal1   (1H)             0  190113 
[08/01 11:36:48    417s] [NR-eGR]  metal2   (2V)        139683  235633 
[08/01 11:36:48    417s] [NR-eGR]  metal3   (3H)        245397   76048 
[08/01 11:36:48    417s] [NR-eGR]  metal4   (4V)        111067    9384 
[08/01 11:36:48    417s] [NR-eGR]  metal5   (5H)         37897    7337 
[08/01 11:36:48    417s] [NR-eGR]  metal6   (6V)         41465     264 
[08/01 11:36:48    417s] [NR-eGR]  metal7   (7H)           668     186 
[08/01 11:36:48    417s] [NR-eGR]  metal8   (8V)          1206       4 
[08/01 11:36:48    417s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:36:48    417s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:36:48    417s] [NR-eGR] -------------------------------------
[08/01 11:36:48    417s] [NR-eGR]           Total       577385  518969 
[08/01 11:36:48    417s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:36:48    417s] [NR-eGR] Total half perimeter of net bounding box: 528155um
[08/01 11:36:48    417s] [NR-eGR] Total length: 577385um, number of vias: 518969
[08/01 11:36:48    417s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:36:48    417s] [NR-eGR] Total eGR-routed clock nets wire length: 17492um, number of vias: 17166
[08/01 11:36:48    417s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:36:48    417s] (I)      Finished Export ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3168.59 MB )
[08/01 11:36:48    417s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.30 sec, Real: 1.32 sec, Curr Mem: 3168.59 MB )
[08/01 11:36:48    417s] (I)      ===================================== Runtime Summary ======================================
[08/01 11:36:48    417s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/01 11:36:48    417s] (I)      --------------------------------------------------------------------------------------------
[08/01 11:36:48    417s] (I)       Early Global Route kernel              100.00%  720.21 sec  721.53 sec  1.32 sec  1.30 sec 
[08/01 11:36:48    417s] (I)       +-Import and model                      15.69%  720.21 sec  720.42 sec  0.21 sec  0.20 sec 
[08/01 11:36:48    417s] (I)       | +-Create place DB                      7.59%  720.21 sec  720.31 sec  0.10 sec  0.10 sec 
[08/01 11:36:48    417s] (I)       | | +-Import place data                  7.59%  720.21 sec  720.31 sec  0.10 sec  0.10 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read instances and placement     1.80%  720.21 sec  720.24 sec  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read nets                        5.76%  720.24 sec  720.31 sec  0.08 sec  0.08 sec 
[08/01 11:36:48    417s] (I)       | +-Create route DB                      7.09%  720.31 sec  720.41 sec  0.09 sec  0.09 sec 
[08/01 11:36:48    417s] (I)       | | +-Import route data (1T)             7.07%  720.31 sec  720.41 sec  0.09 sec  0.09 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.01%  720.33 sec  720.34 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read routing blockages         0.00%  720.33 sec  720.33 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read instance blockages        0.36%  720.33 sec  720.33 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read PG blockages              0.43%  720.33 sec  720.34 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read clock blockages           0.02%  720.34 sec  720.34 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read other blockages           0.02%  720.34 sec  720.34 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read halo blockages            0.02%  720.34 sec  720.34 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Read boundary cut boxes        0.00%  720.34 sec  720.34 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read blackboxes                  0.00%  720.34 sec  720.34 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read prerouted                   1.66%  720.34 sec  720.36 sec  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read unlegalized nets            0.30%  720.36 sec  720.37 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | +-Read nets                        0.74%  720.37 sec  720.38 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       | | | +-Set up via pillars               0.05%  720.38 sec  720.38 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | +-Initialize 3D grid graph         0.12%  720.39 sec  720.39 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | +-Model blockage capacity          1.43%  720.39 sec  720.41 sec  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)       | | | | +-Initialize 3D capacity         1.29%  720.39 sec  720.40 sec  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)       | +-Read aux data                        0.00%  720.41 sec  720.41 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | +-Others data preparation              0.17%  720.41 sec  720.41 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | +-Create route kernel                  0.53%  720.41 sec  720.42 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       +-Global Routing                        24.25%  720.42 sec  720.74 sec  0.32 sec  0.31 sec 
[08/01 11:36:48    417s] (I)       | +-Initialization                       1.07%  720.42 sec  720.44 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       | +-Net group 1                         21.46%  720.44 sec  720.72 sec  0.28 sec  0.28 sec 
[08/01 11:36:48    417s] (I)       | | +-Generate topology                  2.70%  720.44 sec  720.47 sec  0.04 sec  0.04 sec 
[08/01 11:36:48    417s] (I)       | | +-Phase 1a                           5.47%  720.48 sec  720.55 sec  0.07 sec  0.07 sec 
[08/01 11:36:48    417s] (I)       | | | +-Pattern routing (1T)             4.41%  720.48 sec  720.54 sec  0.06 sec  0.06 sec 
[08/01 11:36:48    417s] (I)       | | | +-Add via demand to 2D             1.01%  720.54 sec  720.55 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       | | +-Phase 1b                           0.03%  720.55 sec  720.55 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | +-Phase 1c                           0.00%  720.55 sec  720.55 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | +-Phase 1d                           0.00%  720.55 sec  720.55 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | +-Phase 1e                           0.01%  720.55 sec  720.55 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | | +-Route legalization               0.00%  720.55 sec  720.55 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | | +-Phase 1l                          12.74%  720.55 sec  720.72 sec  0.17 sec  0.17 sec 
[08/01 11:36:48    417s] (I)       | | | +-Layer assignment (1T)           12.51%  720.55 sec  720.72 sec  0.17 sec  0.16 sec 
[08/01 11:36:48    417s] (I)       | +-Clean cong LA                        0.00%  720.72 sec  720.72 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       +-Export 3D cong map                     0.82%  720.74 sec  720.75 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       | +-Export 2D cong map                   0.08%  720.75 sec  720.75 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       +-Extract Global 3D Wires                0.51%  720.82 sec  720.82 sec  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)       +-Track Assignment (1T)                 30.00%  720.82 sec  721.22 sec  0.40 sec  0.39 sec 
[08/01 11:36:48    417s] (I)       | +-Initialization                       0.16%  720.82 sec  720.83 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       | +-Track Assignment Kernel             29.11%  720.83 sec  721.21 sec  0.38 sec  0.38 sec 
[08/01 11:36:48    417s] (I)       | +-Free Memory                          0.01%  721.22 sec  721.22 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       +-Export                                23.32%  721.22 sec  721.53 sec  0.31 sec  0.31 sec 
[08/01 11:36:48    417s] (I)       | +-Export DB wires                     13.08%  721.22 sec  721.39 sec  0.17 sec  0.17 sec 
[08/01 11:36:48    417s] (I)       | | +-Export all nets                    9.37%  721.23 sec  721.35 sec  0.12 sec  0.12 sec 
[08/01 11:36:48    417s] (I)       | | +-Set wire vias                      3.20%  721.35 sec  721.39 sec  0.04 sec  0.04 sec 
[08/01 11:36:48    417s] (I)       | +-Report wirelength                    4.52%  721.39 sec  721.45 sec  0.06 sec  0.06 sec 
[08/01 11:36:48    417s] (I)       | +-Update net boxes                     5.70%  721.45 sec  721.53 sec  0.08 sec  0.07 sec 
[08/01 11:36:48    417s] (I)       | +-Update timing                        0.00%  721.53 sec  721.53 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)       +-Postprocess design                     0.00%  721.53 sec  721.53 sec  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)      ===================== Summary by functions =====================
[08/01 11:36:48    417s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:36:48    417s] (I)      ----------------------------------------------------------------
[08/01 11:36:48    417s] (I)        0  Early Global Route kernel      100.00%  1.32 sec  1.30 sec 
[08/01 11:36:48    417s] (I)        1  Track Assignment (1T)           30.00%  0.40 sec  0.39 sec 
[08/01 11:36:48    417s] (I)        1  Global Routing                  24.25%  0.32 sec  0.31 sec 
[08/01 11:36:48    417s] (I)        1  Export                          23.32%  0.31 sec  0.31 sec 
[08/01 11:36:48    417s] (I)        1  Import and model                15.69%  0.21 sec  0.20 sec 
[08/01 11:36:48    417s] (I)        1  Export 3D cong map               0.82%  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)        1  Extract Global 3D Wires          0.51%  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        2  Track Assignment Kernel         29.11%  0.38 sec  0.38 sec 
[08/01 11:36:48    417s] (I)        2  Net group 1                     21.46%  0.28 sec  0.28 sec 
[08/01 11:36:48    417s] (I)        2  Export DB wires                 13.08%  0.17 sec  0.17 sec 
[08/01 11:36:48    417s] (I)        2  Create place DB                  7.59%  0.10 sec  0.10 sec 
[08/01 11:36:48    417s] (I)        2  Create route DB                  7.09%  0.09 sec  0.09 sec 
[08/01 11:36:48    417s] (I)        2  Update net boxes                 5.70%  0.08 sec  0.07 sec 
[08/01 11:36:48    417s] (I)        2  Report wirelength                4.52%  0.06 sec  0.06 sec 
[08/01 11:36:48    417s] (I)        2  Initialization                   1.23%  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)        2  Create route kernel              0.53%  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        3  Phase 1l                        12.74%  0.17 sec  0.17 sec 
[08/01 11:36:48    417s] (I)        3  Export all nets                  9.37%  0.12 sec  0.12 sec 
[08/01 11:36:48    417s] (I)        3  Import place data                7.59%  0.10 sec  0.10 sec 
[08/01 11:36:48    417s] (I)        3  Import route data (1T)           7.07%  0.09 sec  0.09 sec 
[08/01 11:36:48    417s] (I)        3  Phase 1a                         5.47%  0.07 sec  0.07 sec 
[08/01 11:36:48    417s] (I)        3  Set wire vias                    3.20%  0.04 sec  0.04 sec 
[08/01 11:36:48    417s] (I)        3  Generate topology                2.70%  0.04 sec  0.04 sec 
[08/01 11:36:48    417s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        4  Layer assignment (1T)           12.51%  0.17 sec  0.16 sec 
[08/01 11:36:48    417s] (I)        4  Read nets                        6.50%  0.09 sec  0.09 sec 
[08/01 11:36:48    417s] (I)        4  Pattern routing (1T)             4.41%  0.06 sec  0.06 sec 
[08/01 11:36:48    417s] (I)        4  Read instances and placement     1.80%  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)        4  Read prerouted                   1.66%  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)        4  Model blockage capacity          1.43%  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)        4  Add via demand to 2D             1.01%  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)        4  Read blockages ( Layer 2-10 )    1.01%  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)        4  Read unlegalized nets            0.30%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        5  Initialize 3D capacity           1.29%  0.02 sec  0.02 sec 
[08/01 11:36:48    417s] (I)        5  Read PG blockages                0.43%  0.01 sec  0.01 sec 
[08/01 11:36:48    417s] (I)        5  Read instance blockages          0.36%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:36:48    417s] #% End route_early_global (date=08/01 11:36:48, total cpu=0:00:01.3, real=0:00:02.0, peak res=2293.3M, current mem=2292.1M)
[08/01 11:36:48    417s] @innovus 50> reset_parasitics 
[08/01 11:37:24    419s] Reset Parastics called with the command reset_parasitics[08/01 11:37:24    419s] @innovus 51> Performing RC Extraction ...
[08/01 11:37:24    419s] extract_rc 
[08/01 11:37:24    419s] Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
[08/01 11:37:24    419s] pre_route RC Extraction called for design top.
[08/01 11:37:24    419s] RC Extraction called in multi-corner(1) mode.
[08/01 11:37:24    419s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:37:24    419s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:37:24    419s] RCMode: PreRoute
[08/01 11:37:24    419s]       RC Corner Indexes            0   
[08/01 11:37:24    419s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:37:24    419s] Resistance Scaling Factor    : 1.00000 
[08/01 11:37:24    419s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:37:24    419s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:37:24    419s] Shrink Factor                : 1.00000
[08/01 11:37:24    419s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.

[08/01 11:37:24    419s] Trim Metal Layers:
[08/01 11:37:24    419s] LayerId::1 widthSet size::1
[08/01 11:37:24    419s] LayerId::2 widthSet size::1
[08/01 11:37:24    419s] LayerId::3 widthSet size::1
[08/01 11:37:24    419s] LayerId::4 widthSet size::1
[08/01 11:37:24    419s] LayerId::5 widthSet size::1
[08/01 11:37:24    419s] LayerId::6 widthSet size::1
[08/01 11:37:24    419s] LayerId::7 widthSet size::1
[08/01 11:37:24    419s] LayerId::8 widthSet size::1
[08/01 11:37:24    419s] LayerId::9 widthSet size::1
[08/01 11:37:24    419s] LayerId::10 widthSet size::1
[08/01 11:37:24    419s] eee: pegSigSF::1.070000
[08/01 11:37:24    419s] Updating RC grid for preRoute extraction ...
[08/01 11:37:24    419s] Initializing multi-corner resistance tables ...
[08/01 11:37:24    419s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:37:24    419s] eee: l::2 avDens::0.174045 usedTrk::9977.369286 availTrk::57326.315789 sigTrk::9977.369286
[08/01 11:37:24    419s] eee: l::3 avDens::0.225011 usedTrk::17528.340726 availTrk::77900.000000 sigTrk::17528.340726
[08/01 11:37:24    419s] eee: l::4 avDens::0.203680 usedTrk::7933.347145 availTrk::38950.000000 sigTrk::7933.347145
[08/01 11:37:24    419s] eee: l::5 avDens::0.073860 usedTrk::2706.956430 availTrk::36650.000000 sigTrk::2706.956430
[08/01 11:37:24    419s] eee: l::6 avDens::0.083431 usedTrk::2961.802146 availTrk::35500.000000 sigTrk::2961.802146
[08/01 11:37:24    419s] eee: l::7 avDens::0.018822 usedTrk::47.681429 availTrk::2533.333333 sigTrk::47.681429
[08/01 11:37:24    419s] eee: l::8 avDens::0.042718 usedTrk::86.147500 availTrk::2016.666667 sigTrk::86.147500
[08/01 11:37:24    419s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:37:24    419s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:37:24    419s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:37:24    419s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253720 uaWl=0.989650 uaWlH=0.322998 aWlH=0.010064 lMod=0 pMax=0.858700 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.367431 siPrev=0 viaL=0.000000 crit=0.018787 shortMod=0.093934 fMod=0.004697 
[08/01 11:37:25    419s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3109.594M)
[08/01 11:37:25    419s] @innovus 52> 

[08/01 11:37:43    419s] @innovus 52> 
[08/01 11:37:43    419s] @innovus 52> 

[08/01 11:37:43    419s] @innovus 52> 

[08/01 11:37:43    419s] @innovus 52> reset_parasitics 
reset_parasitics 
[08/01 11:38:15    420s] Reset Parastics called with the command reset_parasitics[08/01 11:38:15    420s] 0
[08/01 11:38:15    420s] @innovus 53> extract_rcextract_rc

[08/01 11:38:16    420s] Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
[08/01 11:38:16    420s] pre_route RC Extraction called for design top.
[08/01 11:38:16    420s] RC Extraction called in multi-corner(1) mode.
[08/01 11:38:16    420s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:38:16    420s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:38:16    420s] RCMode: PreRoute
[08/01 11:38:16    420s]       RC Corner Indexes            0   
[08/01 11:38:16    420s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:38:16    420s] Resistance Scaling Factor    : 1.00000 
[08/01 11:38:16    420s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:38:16    420s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:38:16    420s] Shrink Factor                : 1.00000
[08/01 11:38:16    420s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.

[08/01 11:38:16    420s] Trim Metal Layers:
[08/01 11:38:16    420s] LayerId::1 widthSet size::1
[08/01 11:38:16    420s] LayerId::2 widthSet size::1
[08/01 11:38:16    420s] LayerId::3 widthSet size::1
[08/01 11:38:16    420s] LayerId::4 widthSet size::1
[08/01 11:38:16    420s] LayerId::5 widthSet size::1
[08/01 11:38:16    420s] LayerId::6 widthSet size::1
[08/01 11:38:16    420s] LayerId::7 widthSet size::1
[08/01 11:38:16    420s] LayerId::8 widthSet size::1
[08/01 11:38:16    420s] LayerId::9 widthSet size::1
[08/01 11:38:16    420s] LayerId::10 widthSet size::1
[08/01 11:38:16    420s] eee: pegSigSF::1.070000
[08/01 11:38:16    420s] Updating RC grid for preRoute extraction ...
[08/01 11:38:16    420s] Initializing multi-corner resistance tables ...
[08/01 11:38:16    420s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:38:16    420s] eee: l::2 avDens::0.174045 usedTrk::9977.369286 availTrk::57326.315789 sigTrk::9977.369286
[08/01 11:38:16    420s] eee: l::3 avDens::0.225011 usedTrk::17528.340726 availTrk::77900.000000 sigTrk::17528.340726
[08/01 11:38:16    420s] eee: l::4 avDens::0.203680 usedTrk::7933.347145 availTrk::38950.000000 sigTrk::7933.347145
[08/01 11:38:16    420s] eee: l::5 avDens::0.073860 usedTrk::2706.956430 availTrk::36650.000000 sigTrk::2706.956430
[08/01 11:38:16    420s] eee: l::6 avDens::0.083431 usedTrk::2961.802146 availTrk::35500.000000 sigTrk::2961.802146
[08/01 11:38:16    420s] eee: l::7 avDens::0.018822 usedTrk::47.681429 availTrk::2533.333333 sigTrk::47.681429
[08/01 11:38:16    420s] eee: l::8 avDens::0.042718 usedTrk::86.147500 availTrk::2016.666667 sigTrk::86.147500
[08/01 11:38:16    420s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:38:16    420s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:38:16    420s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:38:16    420s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253720 uaWl=0.989650 uaWlH=0.322998 aWlH=0.010064 lMod=0 pMax=0.858700 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.367431 siPrev=0 viaL=0.000000 crit=0.018787 shortMod=0.093934 fMod=0.004697 
[08/01 11:38:16    421s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3109.594M)
[08/01 11:38:16    421s] 10
[08/01 11:38:16    421s] @innovus 54> reset_parasitics 
reset_parasitics 
[08/01 11:38:55    422s] Reset Parastics called with the command reset_parasitics[08/01 11:38:55    422s] 0
[08/01 11:38:55    422s] @innovus 55> extract_rcwrite_sdf top.sdf -ideal_clock_network
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[08/01 11:39:06    422s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:39:06    422s] #################################################################################
[08/01 11:39:06    422s] # Design Stage: PreRoute
[08/01 11:39:06    422s] # Design Name: top
[08/01 11:39:06    422s] # Design Mode: 45nm
[08/01 11:39:06    422s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:39:06    422s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:39:06    422s] # Signoff Settings: SI Off 
[08/01 11:39:06    422s] #################################################################################
[08/01 11:39:06    422s] Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
[08/01 11:39:06    422s] pre_route RC Extraction called for design top.
[08/01 11:39:06    422s] RC Extraction called in multi-corner(1) mode.
[08/01 11:39:06    422s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:39:06    422s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:39:06    422s] RCMode: PreRoute
[08/01 11:39:06    422s]       RC Corner Indexes            0   
[08/01 11:39:06    422s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:39:06    422s] Resistance Scaling Factor    : 1.00000 
[08/01 11:39:06    422s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:39:06    422s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:39:06    422s] Shrink Factor                : 1.00000
[08/01 11:39:06    422s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.

[08/01 11:39:06    422s] Trim Metal Layers:
[08/01 11:39:06    422s] LayerId::1 widthSet size::1
[08/01 11:39:06    422s] LayerId::2 widthSet size::1
[08/01 11:39:06    422s] LayerId::3 widthSet size::1
[08/01 11:39:06    422s] LayerId::4 widthSet size::1
[08/01 11:39:06    422s] LayerId::5 widthSet size::1
[08/01 11:39:06    422s] LayerId::6 widthSet size::1
[08/01 11:39:06    422s] LayerId::7 widthSet size::1
[08/01 11:39:06    422s] LayerId::8 widthSet size::1
[08/01 11:39:06    422s] LayerId::9 widthSet size::1
[08/01 11:39:06    422s] LayerId::10 widthSet size::1
[08/01 11:39:06    422s] eee: pegSigSF::1.070000
[08/01 11:39:06    422s] Updating RC grid for preRoute extraction ...
[08/01 11:39:06    422s] Initializing multi-corner resistance tables ...
[08/01 11:39:06    422s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:39:06    422s] eee: l::2 avDens::0.174045 usedTrk::9977.369286 availTrk::57326.315789 sigTrk::9977.369286
[08/01 11:39:06    422s] eee: l::3 avDens::0.225011 usedTrk::17528.340726 availTrk::77900.000000 sigTrk::17528.340726
[08/01 11:39:06    422s] eee: l::4 avDens::0.203680 usedTrk::7933.347145 availTrk::38950.000000 sigTrk::7933.347145
[08/01 11:39:06    422s] eee: l::5 avDens::0.073860 usedTrk::2706.956430 availTrk::36650.000000 sigTrk::2706.956430
[08/01 11:39:06    422s] eee: l::6 avDens::0.083431 usedTrk::2961.802146 availTrk::35500.000000 sigTrk::2961.802146
[08/01 11:39:06    422s] eee: l::7 avDens::0.018822 usedTrk::47.681429 availTrk::2533.333333 sigTrk::47.681429
[08/01 11:39:06    422s] eee: l::8 avDens::0.042718 usedTrk::86.147500 availTrk::2016.666667 sigTrk::86.147500
[08/01 11:39:06    422s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:39:06    422s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:39:06    422s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:39:06    422s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253720 uaWl=0.989650 uaWlH=0.322998 aWlH=0.010064 lMod=0 pMax=0.858700 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.367431 siPrev=0 viaL=0.000000 crit=0.018787 shortMod=0.093934 fMod=0.004697 
[08/01 11:39:06    422s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3107.594M)
[08/01 11:39:07    424s] Topological Sorting (REAL = 0:00:00.0, MEM = 3119.6M, InitMEM = 3119.6M)
[08/01 11:39:07    424s] Start delay calculation (fullDC) (1 T). (MEM=3119.64)
[08/01 11:39:08    424s] End AAE Lib Interpolated Model. (MEM=3131.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:39:09    426s] **WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:39:13    429s] Total number of fetched objects 60060
[08/01 11:39:13    429s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:39:13    430s] **WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:39:17    433s] Total number of fetched objects 60060
[08/01 11:39:17    433s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:39:17    434s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/01 11:39:17    434s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/01 11:39:17    434s] End delay calculation. (MEM=3169.51 CPU=0:00:08.2 REAL=0:00:08.0)
[08/01 11:39:17    434s] End delay calculation (fullDC). (MEM=3169.51 CPU=0:00:10.1 REAL=0:00:10.0)
[08/01 11:39:17    434s] *** CDM Built up (cpu=0:00:11.7  real=0:00:11.0  mem= 3169.5M) ***
[08/01 11:39:19    436s] @innovus 56> time_design -pre_cts -path_report -drv_report -slack_report -num_paths 50 -report_prefix top_preCTS -report_dir timingReports
[08/01 11:39:50    436s] #optDebug: fT-S <1 1 0 0 0>
*** time_design #1 [begin] : totSession cpu/real = 0:07:16.8/0:44:43.4 (0.2), mem = 3159.9M
[08/01 11:39:50    436s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3085.9M, EPOCH TIME: 1754073590.189535
[08/01 11:39:50    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:50    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:50    436s] All LLGs are deleted
[08/01 11:39:50    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:50    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:50    436s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3085.9M, EPOCH TIME: 1754073590.189608
[08/01 11:39:50    436s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3085.9M, EPOCH TIME: 1754073590.189634
[08/01 11:39:50    436s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3085.9M, EPOCH TIME: 1754073590.189730
[08/01 11:39:50    436s] Start to check current routing status for nets...
[08/01 11:39:50    437s] All nets are already routed correctly.
[08/01 11:39:50    437s] End to check current routing status for nets (mem=3085.9M)
[08/01 11:39:50    437s] Effort level <high> specified for reg2reg path_group
[08/01 11:39:51    438s] All LLGs are deleted
[08/01 11:39:51    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:51    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:51    438s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3097.9M, EPOCH TIME: 1754073591.481204
[08/01 11:39:51    438s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3097.9M, EPOCH TIME: 1754073591.481272
[08/01 11:39:51    438s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3097.9M, EPOCH TIME: 1754073591.490303
[08/01 11:39:51    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:51    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:51    438s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3097.9M, EPOCH TIME: 1754073591.490553
[08/01 11:39:51    438s] Max number of tech site patterns supported in site array is 256.
[08/01 11:39:51    438s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:39:51    438s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3097.9M, EPOCH TIME: 1754073591.494937
[08/01 11:39:51    438s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:39:51    438s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:39:51    438s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3097.9M, EPOCH TIME: 1754073591.505782
[08/01 11:39:51    438s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:39:51    438s] SiteArray: use 2,723,840 bytes
[08/01 11:39:51    438s] SiteArray: current memory after site array memory allocation 3097.9M
[08/01 11:39:51    438s] SiteArray: FP blocked sites are writable
[08/01 11:39:51    438s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3097.9M, EPOCH TIME: 1754073591.512187
[08/01 11:39:51    438s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.028, REAL:0.028, MEM:3097.9M, EPOCH TIME: 1754073591.539890
[08/01 11:39:51    438s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:39:51    438s] Atter site array init, number of instance map data is 0.
[08/01 11:39:51    438s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:3097.9M, EPOCH TIME: 1754073591.543901
[08/01 11:39:51    438s] 
[08/01 11:39:51    438s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:39:51    438s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.058, MEM:3097.9M, EPOCH TIME: 1754073591.548538
[08/01 11:39:51    438s] All LLGs are deleted
[08/01 11:39:51    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:51    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:51    438s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3097.9M, EPOCH TIME: 1754073591.558463
[08/01 11:39:51    438s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3097.9M, EPOCH TIME: 1754073591.558505
[08/01 11:39:51    438s] Starting delay calculation for Setup views
[08/01 11:39:51    438s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:39:51    438s] #################################################################################
[08/01 11:39:51    438s] # Design Stage: PreRoute
[08/01 11:39:51    438s] # Design Name: top
[08/01 11:39:51    438s] # Design Mode: 45nm
[08/01 11:39:51    438s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:39:51    438s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:39:51    438s] # Signoff Settings: SI Off 
[08/01 11:39:51    438s] #################################################################################
[08/01 11:39:51    438s] Calculate delays in BcWc mode...
[08/01 11:39:51    438s] Topological Sorting (REAL = 0:00:00.0, MEM = 3095.9M, InitMEM = 3095.9M)
[08/01 11:39:51    438s] Start delay calculation (fullDC) (1 T). (MEM=3095.94)
[08/01 11:39:52    438s] End AAE Lib Interpolated Model. (MEM=3107.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:39:52    439s] **WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:39:56    443s] Total number of fetched objects 60060
[08/01 11:39:56    443s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:39:56    443s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:39:56    443s] End delay calculation. (MEM=3155.15 CPU=0:00:04.1 REAL=0:00:04.0)
[08/01 11:39:56    443s] End delay calculation (fullDC). (MEM=3155.15 CPU=0:00:05.1 REAL=0:00:05.0)
[08/01 11:39:56    443s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 3155.1M) ***
[08/01 11:39:57    444s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:07:24 mem=3155.1M)
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] ------------------------------------------------------------------
[08/01 11:39:59    445s]          time_design Summary
[08/01 11:39:59    445s] ------------------------------------------------------------------
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] Setup views included:
[08/01 11:39:59    445s]  nangate_view_setup 
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] +--------------------+---------+---------+---------+
[08/01 11:39:59    445s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:39:59    445s] +--------------------+---------+---------+---------+
[08/01 11:39:59    445s] |           WNS (ns):| -0.007  | -0.007  |  0.725  |
[08/01 11:39:59    445s] |           TNS (ns):| -0.031  | -0.031  |  0.000  |
[08/01 11:39:59    445s] |    Violating Paths:|   14    |   14    |    0    |
[08/01 11:39:59    445s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:39:59    445s] +--------------------+---------+---------+---------+
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] +----------------+-------------------------------+------------------+
[08/01 11:39:59    445s] |                |              Real             |       Total      |
[08/01 11:39:59    445s] |    DRVs        +------------------+------------+------------------|
[08/01 11:39:59    445s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:39:59    445s] +----------------+------------------+------------+------------------+
[08/01 11:39:59    445s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:39:59    445s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:39:59    445s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:39:59    445s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:39:59    445s] +----------------+------------------+------------+------------------+
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:39:59    445s] All LLGs are deleted
[08/01 11:39:59    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3122.3M, EPOCH TIME: 1754073599.829100
[08/01 11:39:59    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073599.829166
[08/01 11:39:59    445s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3122.3M, EPOCH TIME: 1754073599.837940
[08/01 11:39:59    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3122.3M, EPOCH TIME: 1754073599.838138
[08/01 11:39:59    445s] Max number of tech site patterns supported in site array is 256.
[08/01 11:39:59    445s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:39:59    445s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3122.3M, EPOCH TIME: 1754073599.842364
[08/01 11:39:59    445s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:39:59    445s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:39:59    445s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3122.3M, EPOCH TIME: 1754073599.853264
[08/01 11:39:59    445s] Fast DP-INIT is on for default
[08/01 11:39:59    445s] Atter site array init, number of instance map data is 0.
[08/01 11:39:59    445s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:3122.3M, EPOCH TIME: 1754073599.860469
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:39:59    445s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.027, MEM:3122.3M, EPOCH TIME: 1754073599.865110
[08/01 11:39:59    445s] All LLGs are deleted
[08/01 11:39:59    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3122.3M, EPOCH TIME: 1754073599.874974
[08/01 11:39:59    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073599.875018
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] Density: 70.225%
[08/01 11:39:59    445s] Routing Overflow: 0.00% H and 0.01% V
[08/01 11:39:59    445s] ------------------------------------------------------------------
[08/01 11:39:59    445s] All LLGs are deleted
[08/01 11:39:59    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3122.3M, EPOCH TIME: 1754073599.886717
[08/01 11:39:59    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073599.886761
[08/01 11:39:59    445s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3122.3M, EPOCH TIME: 1754073599.894107
[08/01 11:39:59    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3122.3M, EPOCH TIME: 1754073599.894262
[08/01 11:39:59    445s] Max number of tech site patterns supported in site array is 256.
[08/01 11:39:59    445s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:39:59    445s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3122.3M, EPOCH TIME: 1754073599.898013
[08/01 11:39:59    445s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:39:59    445s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:39:59    445s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:3122.3M, EPOCH TIME: 1754073599.907310
[08/01 11:39:59    445s] Fast DP-INIT is on for default
[08/01 11:39:59    445s] Atter site array init, number of instance map data is 0.
[08/01 11:39:59    445s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3122.3M, EPOCH TIME: 1754073599.913519
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:39:59    445s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3122.3M, EPOCH TIME: 1754073599.918167
[08/01 11:39:59    445s] All LLGs are deleted
[08/01 11:39:59    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:39:59    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3122.3M, EPOCH TIME: 1754073599.928528
[08/01 11:39:59    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073599.928570
[08/01 11:39:59    445s] Reported timing to dir timingReports
[08/01 11:39:59    445s] Total CPU time: 8.95 sec
[08/01 11:39:59    445s] Total Real time: 9.0 sec
[08/01 11:39:59    445s] Total Memory Usage: 3122.328125 Mbytes
[08/01 11:39:59    445s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:39:59    445s] *** time_design #1 [finish] : cpu/real = 0:00:08.9/0:00:09.9 (0.9), totSession cpu/real = 0:07:25.7/0:44:53.3 (0.2), mem = 3122.3M
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] =============================================================================================
[08/01 11:39:59    445s]  Final TAT Report : time_design #1                                              21.18-s099_1
[08/01 11:39:59    445s] =============================================================================================
[08/01 11:39:59    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:39:59    445s] ---------------------------------------------------------------------------------------------
[08/01 11:39:59    445s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:39:59    445s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.1 % )     0:00:08.5 /  0:00:07.5    0.9
[08/01 11:39:59    445s] [ DrvReport              ]      1   0:00:01.9  (  18.8 % )     0:00:01.9 /  0:00:00.9    0.5
[08/01 11:39:59    445s] [ TimingUpdate           ]      1   0:00:00.8  (   8.1 % )     0:00:06.1 /  0:00:06.1    1.0
[08/01 11:39:59    445s] [ FullDelayCalc          ]      1   0:00:05.3  (  53.1 % )     0:00:05.3 /  0:00:05.3    1.0
[08/01 11:39:59    445s] [ TimingReport           ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:39:59    445s] [ GenerateReports        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 11:39:59    445s] [ MISC                   ]          0:00:01.4  (  14.6 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:39:59    445s] ---------------------------------------------------------------------------------------------
[08/01 11:39:59    445s]  time_design #1 TOTAL               0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:08.9    0.9
[08/01 11:39:59    445s] ---------------------------------------------------------------------------------------------
[08/01 11:39:59    445s] 
[08/01 11:39:59    445s] 0
[08/01 11:39:59    445s] @innovus 57> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
[08/01 11:40:46    446s] @innovus 58> opt_design -pre_cts
[08/01 11:40:46    446s] Executing: place_opt_design -opt
[08/01 11:40:46    446s] **INFO: User settings:
[08/01 11:40:52    453s] delaycal_enable_high_fanout                                    true
[08/01 11:40:52    453s] delaycal_ignore_net_load                                       false
[08/01 11:40:52    453s] delaycal_socv_accuracy_mode                                    low
[08/01 11:40:52    453s] setAnalysisMode -cts                                           postCTS
[08/01 11:40:52    453s] setDelayCalMode -engine                                        aae
[08/01 11:40:52    453s] design_process_node                                            45
[08/01 11:40:52    453s] extract_rc_coupling_cap_threshold                              0.1
[08/01 11:40:52    453s] extract_rc_engine                                              pre_route
[08/01 11:40:52    453s] extract_rc_relative_cap_threshold                              1.0
[08/01 11:40:52    453s] extract_rc_total_cap_threshold                                 0.0
[08/01 11:40:52    453s] opt_drv_fix_max_cap                                            true
[08/01 11:40:52    453s] opt_drv_fix_max_tran                                           true
[08/01 11:40:52    453s] opt_drv_margin                                                 0.0
[08/01 11:40:52    453s] opt_fix_drv                                                    true
[08/01 11:40:52    453s] opt_fix_fanout_load                                            true
[08/01 11:40:52    453s] opt_resize_flip_flops                                          true
[08/01 11:40:52    453s] opt_setup_target_slack                                         0.0
[08/01 11:40:52    453s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 11:40:52    453s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 11:40:52    453s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 11:40:52    453s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 11:40:52    453s] route_early_global_bottom_routing_layer                        2
[08/01 11:40:52    453s] route_early_global_honor_partition_pin_guide                   true
[08/01 11:40:52    453s] route_early_global_honor_power_domain                          false
[08/01 11:40:52    453s] route_early_global_top_routing_layer                           10
[08/01 11:40:52    453s] getAnalysisMode -cts                                           postCTS
[08/01 11:40:52    453s] getDelayCalMode -engine                                        aae
[08/01 11:40:52    453s] get_power_analysis_mode -report_power_quiet                    false
[08/01 11:40:52    453s] getAnalysisMode -cts                                           postCTS
[08/01 11:40:52    453s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:07:33.7/0:45:46.2 (0.2), mem = 3122.3M
[08/01 11:40:52    453s] *** Starting GigaPlace ***
[08/01 11:40:52    453s] #optDebug: fT-E <X 2 3 1 0>
[08/01 11:40:52    453s] #optDebug: fT-E <X 2 3 1 0>
[08/01 11:40:52    453s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.3M, EPOCH TIME: 1754073652.949609
[08/01 11:40:52    453s] Processing tracks to init pin-track alignment.
[08/01 11:40:52    453s] z: 2, totalTracks: 1
[08/01 11:40:52    453s] z: 4, totalTracks: 1
[08/01 11:40:52    453s] z: 6, totalTracks: 1
[08/01 11:40:52    453s] z: 8, totalTracks: 1
[08/01 11:40:52    453s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:40:52    453s] All LLGs are deleted
[08/01 11:40:52    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:52    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:52    453s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3122.3M, EPOCH TIME: 1754073652.960917
[08/01 11:40:52    453s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3119.7M, EPOCH TIME: 1754073652.961035
[08/01 11:40:52    453s] # Building top llgBox search-tree.
[08/01 11:40:52    453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3119.7M, EPOCH TIME: 1754073652.968860
[08/01 11:40:52    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:52    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:52    453s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3119.7M, EPOCH TIME: 1754073652.969545
[08/01 11:40:52    453s] Max number of tech site patterns supported in site array is 256.
[08/01 11:40:52    453s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:40:52    453s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3119.7M, EPOCH TIME: 1754073652.972644
[08/01 11:40:52    453s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:40:52    453s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[08/01 11:40:52    453s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3119.7M, EPOCH TIME: 1754073652.983310
[08/01 11:40:52    453s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:40:52    453s] SiteArray: use 2,723,840 bytes
[08/01 11:40:52    453s] SiteArray: current memory after site array memory allocation 3122.3M
[08/01 11:40:52    453s] SiteArray: FP blocked sites are writable
[08/01 11:40:52    453s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:40:52    453s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3122.3M, EPOCH TIME: 1754073652.989882
[08/01 11:40:53    453s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.030, MEM:3122.3M, EPOCH TIME: 1754073653.020243
[08/01 11:40:53    453s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:40:53    453s] Atter site array init, number of instance map data is 0.
[08/01 11:40:53    453s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.055, REAL:0.055, MEM:3122.3M, EPOCH TIME: 1754073653.024477
[08/01 11:40:53    453s] 
[08/01 11:40:53    453s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:40:53    453s] OPERPROF:     Starting CMU at level 3, MEM:3122.3M, EPOCH TIME: 1754073653.027617
[08/01 11:40:53    453s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3122.3M, EPOCH TIME: 1754073653.029174
[08/01 11:40:53    453s] 
[08/01 11:40:53    453s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:40:53    453s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.063, MEM:3122.3M, EPOCH TIME: 1754073653.031468
[08/01 11:40:53    453s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3122.3M, EPOCH TIME: 1754073653.031502
[08/01 11:40:53    453s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073653.031896
[08/01 11:40:53    453s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3122.3MB).
[08/01 11:40:53    453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.092, MEM:3122.3M, EPOCH TIME: 1754073653.041624
[08/01 11:40:53    453s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3122.3M, EPOCH TIME: 1754073653.041642
[08/01 11:40:53    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    453s] All LLGs are deleted
[08/01 11:40:53    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    453s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3122.3M, EPOCH TIME: 1754073653.151796
[08/01 11:40:53    453s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073653.151864
[08/01 11:40:53    453s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.111, MEM:3122.3M, EPOCH TIME: 1754073653.152457
[08/01 11:40:53    453s] VSMManager cleared!
[08/01 11:40:53    453s] 
[08/01 11:40:53    453s] =============================================================================================
[08/01 11:40:53    453s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.18-s099_1
[08/01 11:40:53    453s] =============================================================================================
[08/01 11:40:53    453s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:40:53    453s] ---------------------------------------------------------------------------------------------
[08/01 11:40:53    453s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:40:53    453s] ---------------------------------------------------------------------------------------------
[08/01 11:40:53    453s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:40:53    453s] ---------------------------------------------------------------------------------------------
[08/01 11:40:53    453s] 
[08/01 11:40:53    453s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:34.0/0:45:46.4 (0.2), mem = 3122.3M
[08/01 11:40:53    453s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:34.0/0:45:46.4 (0.2), mem = 3122.3M
[08/01 11:40:53    453s] Enable CTE adjustment.
[08/01 11:40:53    453s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2357.3M, totSessionCpu=0:07:34 **
[08/01 11:40:53    453s] Info: 1 threads available for lower-level modules during optimization.
[08/01 11:40:53    453s] **WARN: (IMPOPT-576):	324 nets have unplaced terms. 
[08/01 11:40:53    453s] GigaOpt running with 1 threads.
[08/01 11:40:53    453s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:34.0/0:45:46.5 (0.2), mem = 3122.3M
[08/01 11:40:53    453s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 11:40:53    453s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.3M, EPOCH TIME: 1754073653.190303
[08/01 11:40:53    453s] Processing tracks to init pin-track alignment.
[08/01 11:40:53    453s] z: 2, totalTracks: 1
[08/01 11:40:53    453s] z: 4, totalTracks: 1
[08/01 11:40:53    453s] z: 6, totalTracks: 1
[08/01 11:40:53    453s] z: 8, totalTracks: 1
[08/01 11:40:53    453s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:40:53    454s] All LLGs are deleted
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3122.3M, EPOCH TIME: 1754073653.200356
[08/01 11:40:53    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073653.200402
[08/01 11:40:53    454s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3122.3M, EPOCH TIME: 1754073653.207420
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3122.3M, EPOCH TIME: 1754073653.208193
[08/01 11:40:53    454s] Max number of tech site patterns supported in site array is 256.
[08/01 11:40:53    454s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:40:53    454s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3122.3M, EPOCH TIME: 1754073653.211944
[08/01 11:40:53    454s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:40:53    454s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:40:53    454s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.010, MEM:3122.3M, EPOCH TIME: 1754073653.221965
[08/01 11:40:53    454s] Fast DP-INIT is on for default
[08/01 11:40:53    454s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:40:53    454s] Atter site array init, number of instance map data is 0.
[08/01 11:40:53    454s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.020, MEM:3122.3M, EPOCH TIME: 1754073653.228138
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:40:53    454s] OPERPROF:     Starting CMU at level 3, MEM:3122.3M, EPOCH TIME: 1754073653.231106
[08/01 11:40:53    454s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3122.3M, EPOCH TIME: 1754073653.232321
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:40:53    454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.027, MEM:3122.3M, EPOCH TIME: 1754073653.234745
[08/01 11:40:53    454s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3122.3M, EPOCH TIME: 1754073653.234778
[08/01 11:40:53    454s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1754073653.235145
[08/01 11:40:53    454s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3122.3MB).
[08/01 11:40:53    454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.054, REAL:0.055, MEM:3122.3M, EPOCH TIME: 1754073653.244964
[08/01 11:40:53    454s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3122.3M, EPOCH TIME: 1754073653.244998
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.096, REAL:0.097, MEM:3122.3M, EPOCH TIME: 1754073653.341816
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:40:53    454s] Summary for sequential cells identification: 
[08/01 11:40:53    454s]   Identified SBFF number: 16
[08/01 11:40:53    454s]   Identified MBFF number: 0
[08/01 11:40:53    454s]   Identified SB Latch number: 0
[08/01 11:40:53    454s]   Identified MB Latch number: 0
[08/01 11:40:53    454s]   Not identified SBFF number: 0
[08/01 11:40:53    454s]   Not identified MBFF number: 0
[08/01 11:40:53    454s]   Not identified SB Latch number: 0
[08/01 11:40:53    454s]   Not identified MB Latch number: 0
[08/01 11:40:53    454s]   Number of sequential cells which are not FFs: 13
[08/01 11:40:53    454s]  Visiting view : nangate_view_setup
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:40:53    454s]  Visiting view : nangate_view_hold
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:40:53    454s] TLC MultiMap info (StdDelay):
[08/01 11:40:53    454s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:40:53    454s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:40:53    454s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:40:53    454s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:40:53    454s]  Setting StdDelay to: 8.5ps
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] Creating Lib Analyzer ...
[08/01 11:40:53    454s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:40:53    454s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:40:53    454s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:40:53    454s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:34 mem=3128.3M
[08/01 11:40:53    454s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:34 mem=3128.3M
[08/01 11:40:53    454s] Creating Lib Analyzer, finished. 
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:40:53    454s] Type 'man IMPOPT-665' for more detail.
[08/01 11:40:53    454s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 11:40:53    454s] To increase the message display limit, refer to the product command reference manual.
[08/01 11:40:53    454s] #optDebug: fT-S <1 2 3 1 0>
[08/01 11:40:53    454s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2362.1M, totSessionCpu=0:07:34 **
[08/01 11:40:53    454s] *** opt_design -pre_cts ***
[08/01 11:40:53    454s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 11:40:53    454s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 11:40:53    454s] Hold Target Slack: user slack 0
[08/01 11:40:53    454s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3128.3M, EPOCH TIME: 1754073653.546002
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:40:53    454s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3128.3M, EPOCH TIME: 1754073653.556794
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] Multi-VT timing optimization disabled based on library information.
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:40:53    454s] Deleting Lib Analyzer.
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Deleting Cell Server End ...
[08/01 11:40:53    454s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:40:53    454s] Summary for sequential cells identification: 
[08/01 11:40:53    454s]   Identified SBFF number: 16
[08/01 11:40:53    454s]   Identified MBFF number: 0
[08/01 11:40:53    454s]   Identified SB Latch number: 0
[08/01 11:40:53    454s]   Identified MB Latch number: 0
[08/01 11:40:53    454s]   Not identified SBFF number: 0
[08/01 11:40:53    454s]   Not identified MBFF number: 0
[08/01 11:40:53    454s]   Not identified SB Latch number: 0
[08/01 11:40:53    454s]   Not identified MB Latch number: 0
[08/01 11:40:53    454s]   Number of sequential cells which are not FFs: 13
[08/01 11:40:53    454s]  Visiting view : nangate_view_setup
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:40:53    454s]  Visiting view : nangate_view_hold
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:40:53    454s] TLC MultiMap info (StdDelay):
[08/01 11:40:53    454s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:40:53    454s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:40:53    454s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:40:53    454s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:40:53    454s]  Setting StdDelay to: 8.5ps
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Deleting Cell Server End ...
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] Creating Lib Analyzer ...
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:40:53    454s] Summary for sequential cells identification: 
[08/01 11:40:53    454s]   Identified SBFF number: 16
[08/01 11:40:53    454s]   Identified MBFF number: 0
[08/01 11:40:53    454s]   Identified SB Latch number: 0
[08/01 11:40:53    454s]   Identified MB Latch number: 0
[08/01 11:40:53    454s]   Not identified SBFF number: 0
[08/01 11:40:53    454s]   Not identified MBFF number: 0
[08/01 11:40:53    454s]   Not identified SB Latch number: 0
[08/01 11:40:53    454s]   Not identified MB Latch number: 0
[08/01 11:40:53    454s]   Number of sequential cells which are not FFs: 13
[08/01 11:40:53    454s]  Visiting view : nangate_view_setup
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:40:53    454s]  Visiting view : nangate_view_hold
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:40:53    454s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:40:53    454s] TLC MultiMap info (StdDelay):
[08/01 11:40:53    454s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:40:53    454s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:40:53    454s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:40:53    454s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:40:53    454s]  Setting StdDelay to: 8.5ps
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:40:53    454s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:40:53    454s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:40:53    454s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:40:53    454s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:35 mem=3128.3M
[08/01 11:40:53    454s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:35 mem=3128.3M
[08/01 11:40:53    454s] Creating Lib Analyzer, finished. 
[08/01 11:40:53    454s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3128.3M, EPOCH TIME: 1754073653.740603
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] All LLGs are deleted
[08/01 11:40:53    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:53    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.3M, EPOCH TIME: 1754073653.740640
[08/01 11:40:53    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3128.3M, EPOCH TIME: 1754073653.740660
[08/01 11:40:53    454s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3128.3M, EPOCH TIME: 1754073653.740963
[08/01 11:40:53    454s] {MMLU 0 0 57533}
[08/01 11:40:53    454s] ### Creating LA Mngr. totSessionCpu=0:07:35 mem=3128.3M
[08/01 11:40:53    454s] ### Creating LA Mngr, finished. totSessionCpu=0:07:35 mem=3128.3M
[08/01 11:40:53    454s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3128.34 MB )
[08/01 11:40:53    454s] (I)      ==================== Layers =====================
[08/01 11:40:53    454s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:40:53    454s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:40:53    454s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:40:53    454s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:40:53    454s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:40:53    454s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:40:53    454s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:40:53    454s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:40:53    454s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:40:53    454s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:40:53    454s] (I)      Started Import and model ( Curr Mem: 3128.34 MB )
[08/01 11:40:53    454s] (I)      Default pattern map key = top_default.
[08/01 11:40:53    454s] (I)      Number of ignored instance 0
[08/01 11:40:53    454s] (I)      Number of inbound cells 0
[08/01 11:40:53    454s] (I)      Number of opened ILM blockages 0
[08/01 11:40:53    454s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 11:40:53    454s] (I)      numMoveCells=46910, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 11:40:53    454s] (I)      cell height: 2800, count: 46910
[08/01 11:40:53    454s] (I)      Number of nets = 57281 ( 252 ignored )
[08/01 11:40:53    454s] (I)      Read rows... (mem=3158.7M)
[08/01 11:40:53    454s] (I)      Done Read rows (cpu=0.000s, mem=3158.7M)
[08/01 11:40:53    454s] (I)      Identified Clock instances: Flop 5575, Clock buffer/inverter 0, Gate 0, Logic 0
[08/01 11:40:53    454s] (I)      Read module constraints... (mem=3158.7M)
[08/01 11:40:53    454s] (I)      Done Read module constraints (cpu=0.000s, mem=3158.7M)
[08/01 11:40:53    454s] (I)      == Non-default Options ==
[08/01 11:40:53    454s] (I)      Maximum routing layer                              : 10
[08/01 11:40:53    454s] (I)      Buffering-aware routing                            : true
[08/01 11:40:53    454s] (I)      Spread congestion away from blockages              : true
[08/01 11:40:53    454s] (I)      Number of threads                                  : 1
[08/01 11:40:53    454s] (I)      Overflow penalty cost                              : 10
[08/01 11:40:53    454s] (I)      Punch through distance                             : 3946.430000
[08/01 11:40:53    454s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:40:53    454s] (I)      Method to set GCell size                           : row
[08/01 11:40:53    454s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:40:53    454s] (I)      Use row-based GCell size
[08/01 11:40:53    454s] (I)      Use row-based GCell align
[08/01 11:40:53    454s] (I)      layer 0 area = 0
[08/01 11:40:53    454s] (I)      layer 1 area = 0
[08/01 11:40:53    454s] (I)      layer 2 area = 0
[08/01 11:40:53    454s] (I)      layer 3 area = 0
[08/01 11:40:53    454s] (I)      layer 4 area = 0
[08/01 11:40:53    454s] (I)      layer 5 area = 0
[08/01 11:40:53    454s] (I)      layer 6 area = 0
[08/01 11:40:53    454s] (I)      layer 7 area = 0
[08/01 11:40:53    454s] (I)      layer 8 area = 0
[08/01 11:40:53    454s] (I)      layer 9 area = 0
[08/01 11:40:53    454s] (I)      GCell unit size   : 2800
[08/01 11:40:53    454s] (I)      GCell multiplier  : 1
[08/01 11:40:53    454s] (I)      GCell row height  : 2800
[08/01 11:40:53    454s] (I)      Actual row height : 2800
[08/01 11:40:53    454s] (I)      GCell align ref   : 20140 20160
[08/01 11:40:53    454s] [NR-eGR] Track table information for default rule: 
[08/01 11:40:53    454s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:40:53    454s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:40:53    454s] (I)      ============== Default via ===============
[08/01 11:40:53    454s] (I)      +---+------------------+-----------------+
[08/01 11:40:53    454s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:40:53    454s] (I)      +---+------------------+-----------------+
[08/01 11:40:53    454s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:40:53    454s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:40:53    454s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:40:53    454s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:40:53    454s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:40:53    454s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:40:53    454s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:40:53    454s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:40:53    454s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:40:53    454s] (I)      +---+------------------+-----------------+
[08/01 11:40:53    454s] [NR-eGR] Read 81886 PG shapes
[08/01 11:40:53    454s] [NR-eGR] Read 0 clock shapes
[08/01 11:40:53    454s] [NR-eGR] Read 0 other shapes
[08/01 11:40:53    454s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:40:53    454s] [NR-eGR] #Instance Blockages : 0
[08/01 11:40:53    454s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:40:53    454s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:40:53    454s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:40:53    454s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:40:53    454s] [NR-eGR] #Other Blockages    : 0
[08/01 11:40:53    454s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:40:53    454s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:40:53    454s] [NR-eGR] Read 57281 nets ( ignored 0 )
[08/01 11:40:53    454s] (I)      early_global_route_priority property id does not exist.
[08/01 11:40:53    454s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:40:53    454s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:40:53    454s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:40:53    454s] (I)      Number of ignored nets                =      0
[08/01 11:40:53    454s] (I)      Number of connected nets              =      0
[08/01 11:40:53    454s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:40:53    454s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:40:53    454s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:40:53    454s] (I)      Constructing bin map
[08/01 11:40:53    454s] (I)      Initialize bin information with width=5600 height=5600
[08/01 11:40:53    454s] (I)      Done constructing bin map
[08/01 11:40:53    454s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:40:53    454s] (I)      Ndr track 0 does not exist
[08/01 11:40:53    454s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:40:53    454s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:40:53    454s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:40:53    454s] (I)      Site width          :   380  (dbu)
[08/01 11:40:53    454s] (I)      Row height          :  2800  (dbu)
[08/01 11:40:53    454s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:40:53    454s] (I)      GCell width         :  2800  (dbu)
[08/01 11:40:53    454s] (I)      GCell height        :  2800  (dbu)
[08/01 11:40:53    454s] (I)      Grid                :   281   281    10
[08/01 11:40:53    454s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:40:53    454s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:40:53    454s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:40:53    454s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:40:53    454s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:40:53    454s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:40:53    454s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:40:53    454s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:40:53    454s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:40:53    454s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:40:53    454s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:40:53    454s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:40:53    454s] (I)      --------------------------------------------------------
[08/01 11:40:53    454s] 
[08/01 11:40:53    454s] [NR-eGR] ============ Routing rule table ============
[08/01 11:40:53    454s] [NR-eGR] Rule id: 0  Nets: 57281
[08/01 11:40:53    454s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:40:53    454s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:40:53    454s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:40:53    454s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:40:53    454s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:40:53    454s] [NR-eGR] ========================================
[08/01 11:40:53    454s] [NR-eGR] 
[08/01 11:40:53    454s] (I)      =============== Blocked Tracks ===============
[08/01 11:40:53    454s] (I)      +-------+---------+----------+---------------+
[08/01 11:40:53    454s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:40:53    454s] (I)      +-------+---------+----------+---------------+
[08/01 11:40:53    454s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:40:53    454s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:40:53    454s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:40:53    454s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:40:53    454s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:40:53    454s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:40:53    454s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:40:53    454s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:40:53    454s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:40:53    454s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:40:53    454s] (I)      +-------+---------+----------+---------------+
[08/01 11:40:53    454s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3172.71 MB )
[08/01 11:40:53    454s] (I)      Reset routing kernel
[08/01 11:40:53    454s] (I)      Started Global Routing ( Curr Mem: 3172.71 MB )
[08/01 11:40:54    454s] (I)      totalPins=190113  totalGlobalPin=180510 (94.95%)
[08/01 11:40:54    454s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:40:54    454s] (I)      #blocked areas for congestion spreading : 0
[08/01 11:40:54    454s] (I)      
[08/01 11:40:54    454s] (I)      [08/01 11:40:54    454s] [NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
============  Phase 1a Route ============
[08/01 11:40:54    454s] (I)      Usage: 383061 = (196955 H, 186106 V) = (15.28% H, 13.21% V) = (2.757e+05um H, 2.605e+05um V)
[08/01 11:40:54    454s] (I)      
[08/01 11:40:54    454s] (I)      ============  Phase 1b Route ============
[08/01 11:40:54    454s] (I)      Usage: 383061 = (196955 H, 186106 V) = (15.28% H, 13.21% V) = (2.757e+05um H, 2.605e+05um V)
[08/01 11:40:54    454s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.362854e+05um
[08/01 11:40:54    454s] (I)      Congestion metric : 0.00%H 0.03%V, 0.04%HV
[08/01 11:40:54    454s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:40:54    454s] (I)      
[08/01 11:40:54    454s] (I)      ============  Phase 1c Route ============
[08/01 11:40:54    454s] (I)      Usage: 383061 = (196955 H, 186106 V) = (15.28% H, 13.21% V) = (2.757e+05um H, 2.605e+05um V)
[08/01 11:40:54    454s] (I)      
[08/01 11:40:54    454s] (I)      ============  Phase 1d Route ============
[08/01 11:40:54    454s] (I)      Usage: 383061 = (196955 H, 186106 V) = (15.28% H, 13.21% V) = (2.757e+05um H, 2.605e+05um V)
[08/01 11:40:54    454s] (I)      
[08/01 11:40:54    454s] (I)      ============  Phase 1e Route ============
[08/01 11:40:54    454s] (I)      Usage: 383061 = (196955 H, 186106 V) = (15.28% H, 13.21% V) = (2.757e+05um H, 2.605e+05um V)
[08/01 11:40:54    454s] (I)      [08/01 11:40:54    454s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.362854e+05um

[08/01 11:40:54    454s] (I)      ============  Phase 1l Route ============
[08/01 11:40:54    455s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:40:54    455s] (I)      Layer  2:     548601    171911       223           0      579747    ( 0.00%) 
[08/01 11:40:54    455s] (I)      Layer  3:     766621    199628         4           0      786800    ( 0.00%) 
[08/01 11:40:54    455s] (I)      Layer  4:     368097     85781        21           0      393400    ( 0.00%) 
[08/01 11:40:54    455s] (I)      Layer  5:     372635     30750         2           0      393400    ( 0.00%) 
[08/01 11:40:54    455s] (I)      Layer  6:     359227     30365         4           0      393400    ( 0.00%) 
[08/01 11:40:54    455s] (I)      Layer  7:     107890       527         7       11407      119727    ( 8.70%) 
[08/01 11:40:54    455s] (I)      Layer  8:      96318       943         0       29803      101330    (22.73%) 
[08/01 11:40:54    455s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:40:54    455s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:40:54    455s] (I)      Total:       2706173    519905       261       99811     2843611    ( 3.39%) 
[08/01 11:40:54    455s] (I)      
[08/01 11:40:54    455s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:40:54    455s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:40:54    455s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:40:54    455s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:40:54    455s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:40:54    455s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:40:54    455s] [NR-eGR]  metal2 ( 2)       179( 0.23%)         5( 0.01%)   ( 0.23%) 
[08/01 11:40:54    455s] [NR-eGR]  metal3 ( 3)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[08/01 11:40:54    455s] [NR-eGR]  metal4 ( 4)        20( 0.03%)         0( 0.00%)   ( 0.03%) 
[08/01 11:40:54    455s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:40:54    455s] [NR-eGR]  metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:40:54    455s] [NR-eGR]  metal7 ( 7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:40:54    455s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:40:54    455s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:40:54    455s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:40:54    455s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:40:54    455s] [NR-eGR]        Total       213( 0.03%)         6( 0.00%)   ( 0.04%) 
[08/01 11:40:54    455s] [NR-eGR] 
[08/01 11:40:54    455s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3184.71 MB )
[08/01 11:40:54    455s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:40:54    455s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:40:54    455s] (I)      ============= Track Assignment ============
[08/01 11:40:54    455s] (I)      Started Track Assignment (1T) ( Curr Mem: 3184.71 MB )
[08/01 11:40:54    455s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:40:54    455s] (I)      Run Multi-thread track assignment
[08/01 11:40:54    455s] (I)      Finished Track Assignment (1T) ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 3184.71 MB )
[08/01 11:40:54    455s] (I)      Started Export ( Curr Mem: 3184.71 MB )
[08/01 11:40:55    455s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:40:55    455s] [NR-eGR] -------------------------------------
[08/01 11:40:55    455s] [NR-eGR]  metal1   (1H)             0  190113 
[08/01 11:40:55    455s] [NR-eGR]  metal2   (2V)        140463  236484 
[08/01 11:40:55    455s] [NR-eGR]  metal3   (3H)        247621   75019 
[08/01 11:40:55    455s] [NR-eGR]  metal4   (4V)        110906    9378 
[08/01 11:40:55    455s] [NR-eGR]  metal5   (5H)         39669    7252 
[08/01 11:40:55    455s] [NR-eGR]  metal6   (6V)         42649     262 
[08/01 11:40:55    455s] [NR-eGR]  metal7   (7H)           647     190 
[08/01 11:40:55    455s] [NR-eGR]  metal8   (8V)          1323       4 
[08/01 11:40:55    455s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:40:55    455s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:40:55    455s] [NR-eGR] -------------------------------------
[08/01 11:40:55    455s] [NR-eGR]           Total       583280  518702 
[08/01 11:40:55    455s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:40:55    455s] [NR-eGR] Total half perimeter of net bounding box: 528155um
[08/01 11:40:55    455s] [NR-eGR] Total length: 583280um, number of vias: 518702
[08/01 11:40:55    455s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:40:55    455s] [NR-eGR] Total eGR-routed clock nets wire length: 18424um, number of vias: 17212
[08/01 11:40:55    455s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:40:55    456s] (I)      Finished Export ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 3175.20 MB )
[08/01 11:40:55    456s] (I)      ======================================= Runtime Summary ========================================
[08/01 11:40:55    456s] (I)       Step                                             %       Start      Finish      Real       CPU 
[08/01 11:40:55    456s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.46 sec, Real: 1.48 sec, Curr Mem: 3175.20 MB )
[08/01 11:40:55    456s] (I)      ------------------------------------------------------------------------------------------------
[08/01 11:40:55    456s] (I)       Early Global Route kernel                  100.00%  967.08 sec  968.56 sec  1.48 sec  1.46 sec 
[08/01 11:40:55    456s] (I)       +-Import and model                          12.08%  967.08 sec  967.26 sec  0.18 sec  0.17 sec 
[08/01 11:40:55    456s] (I)       | +-Create place DB                          6.40%  967.08 sec  967.17 sec  0.09 sec  0.09 sec 
[08/01 11:40:55    456s] (I)       | | +-Import place data                      6.39%  967.08 sec  967.17 sec  0.09 sec  0.09 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read instances and placement         1.45%  967.08 sec  967.10 sec  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read nets                            4.10%  967.10 sec  967.16 sec  0.06 sec  0.06 sec 
[08/01 11:40:55    456s] (I)       | +-Create route DB                          4.57%  967.17 sec  967.24 sec  0.07 sec  0.06 sec 
[08/01 11:40:55    456s] (I)       | | +-Import route data (1T)                 4.56%  967.17 sec  967.24 sec  0.07 sec  0.06 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read blockages ( Layer 2-10 )        0.88%  967.19 sec  967.20 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read routing blockages             0.00%  967.19 sec  967.19 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read instance blockages            0.28%  967.19 sec  967.19 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read PG blockages                  0.38%  967.19 sec  967.20 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read clock blockages               0.02%  967.20 sec  967.20 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read other blockages               0.02%  967.20 sec  967.20 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read halo blockages                0.02%  967.20 sec  967.20 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Read boundary cut boxes            0.00%  967.20 sec  967.20 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read blackboxes                      0.00%  967.20 sec  967.20 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read prerouted                       0.10%  967.20 sec  967.20 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read unlegalized nets                0.23%  967.20 sec  967.21 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Read nets                            0.58%  967.21 sec  967.21 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | | | +-Set up via pillars                   0.04%  967.22 sec  967.22 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Initialize 3D grid graph             0.10%  967.22 sec  967.22 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Model blockage capacity              1.17%  967.22 sec  967.24 sec  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Initialize 3D capacity             1.06%  967.22 sec  967.24 sec  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)       | +-Read aux data                            0.35%  967.24 sec  967.25 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | +-Others data preparation                  0.13%  967.25 sec  967.25 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | +-Create route kernel                      0.45%  967.25 sec  967.26 sec  0.01 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       +-Global Routing                            23.05%  967.26 sec  967.60 sec  0.34 sec  0.33 sec 
[08/01 11:40:55    456s] (I)       | +-Initialization                           1.00%  967.26 sec  967.27 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | +-Net group 1                             20.48%  967.27 sec  967.58 sec  0.30 sec  0.30 sec 
[08/01 11:40:55    456s] (I)       | | +-Generate topology                      2.88%  967.27 sec  967.32 sec  0.04 sec  0.04 sec 
[08/01 11:40:55    456s] (I)       | | +-Phase 1a                               5.35%  967.32 sec  967.40 sec  0.08 sec  0.08 sec 
[08/01 11:40:55    456s] (I)       | | | +-Pattern routing (1T)                 4.30%  967.32 sec  967.39 sec  0.06 sec  0.06 sec 
[08/01 11:40:55    456s] (I)       | | | +-Add via demand to 2D                 0.99%  967.39 sec  967.40 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | | +-Phase 1b                               0.03%  967.40 sec  967.40 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | +-Phase 1c                               0.00%  967.40 sec  967.40 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | +-Phase 1d                               0.00%  967.40 sec  967.40 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | +-Phase 1e                               0.12%  967.40 sec  967.40 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | +-Route legalization                   0.10%  967.40 sec  967.40 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  967.40 sec  967.40 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | | +-Phase 1l                              11.58%  967.40 sec  967.58 sec  0.17 sec  0.17 sec 
[08/01 11:40:55    456s] (I)       | | | +-Layer assignment (1T)               11.32%  967.41 sec  967.58 sec  0.17 sec  0.17 sec 
[08/01 11:40:55    456s] (I)       | +-Clean cong LA                            0.00%  967.58 sec  967.58 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       +-Export 3D cong map                         0.75%  967.60 sec  967.61 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       | +-Export 2D cong map                       0.07%  967.61 sec  967.61 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       +-Extract Global 3D Wires                    0.43%  967.61 sec  967.62 sec  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)       +-Track Assignment (1T)                     28.63%  967.62 sec  968.04 sec  0.42 sec  0.42 sec 
[08/01 11:40:55    456s] (I)       | +-Initialization                           0.12%  967.62 sec  967.62 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       | +-Track Assignment Kernel                 27.84%  967.62 sec  968.03 sec  0.41 sec  0.41 sec 
[08/01 11:40:55    456s] (I)       | +-Free Memory                              0.01%  968.04 sec  968.04 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)       +-Export                                    34.24%  968.04 sec  968.55 sec  0.51 sec  0.51 sec 
[08/01 11:40:55    456s] (I)       | +-Export DB wires                         12.50%  968.04 sec  968.23 sec  0.19 sec  0.18 sec 
[08/01 11:40:55    456s] (I)       | | +-Export all nets                        8.81%  968.05 sec  968.18 sec  0.13 sec  0.13 sec 
[08/01 11:40:55    456s] (I)       | | +-Set wire vias                          3.08%  968.18 sec  968.23 sec  0.05 sec  0.05 sec 
[08/01 11:40:55    456s] (I)       | +-Report wirelength                        4.52%  968.23 sec  968.30 sec  0.07 sec  0.07 sec 
[08/01 11:40:55    456s] (I)       | +-Update net boxes                         5.39%  968.30 sec  968.38 sec  0.08 sec  0.08 sec 
[08/01 11:40:55    456s] (I)       | +-Update timing                           11.80%  968.38 sec  968.55 sec  0.17 sec  0.17 sec 
[08/01 11:40:55    456s] (I)       +-Postprocess design                         0.01%  968.55 sec  968.55 sec  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)      ====================== Summary by functions ======================
[08/01 11:40:55    456s] (I)       Lv  Step                                   %      Real       CPU 
[08/01 11:40:55    456s] (I)      ------------------------------------------------------------------
[08/01 11:40:55    456s] (I)        0  Early Global Route kernel        100.00%  1.48 sec  1.46 sec 
[08/01 11:40:55    456s] (I)        1  Export                            34.24%  0.51 sec  0.51 sec 
[08/01 11:40:55    456s] (I)        1  Track Assignment (1T)             28.63%  0.42 sec  0.42 sec 
[08/01 11:40:55    456s] (I)        1  Global Routing                    23.05%  0.34 sec  0.33 sec 
[08/01 11:40:55    456s] (I)        1  Import and model                  12.08%  0.18 sec  0.17 sec 
[08/01 11:40:55    456s] (I)        1  Export 3D cong map                 0.75%  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)        1  Extract Global 3D Wires            0.43%  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)        1  Postprocess design                 0.01%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        2  Track Assignment Kernel           27.84%  0.41 sec  0.41 sec 
[08/01 11:40:55    456s] (I)        2  Net group 1                       20.48%  0.30 sec  0.30 sec 
[08/01 11:40:55    456s] (I)        2  Export DB wires                   12.50%  0.19 sec  0.18 sec 
[08/01 11:40:55    456s] (I)        2  Update timing                     11.80%  0.17 sec  0.17 sec 
[08/01 11:40:55    456s] (I)        2  Create place DB                    6.40%  0.09 sec  0.09 sec 
[08/01 11:40:55    456s] (I)        2  Update net boxes                   5.39%  0.08 sec  0.08 sec 
[08/01 11:40:55    456s] (I)        2  Create route DB                    4.57%  0.07 sec  0.06 sec 
[08/01 11:40:55    456s] (I)        2  Report wirelength                  4.52%  0.07 sec  0.07 sec 
[08/01 11:40:55    456s] (I)        2  Initialization                     1.12%  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)        2  Create route kernel                0.45%  0.01 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        2  Read aux data                      0.35%  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)        2  Others data preparation            0.13%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        3  Phase 1l                          11.58%  0.17 sec  0.17 sec 
[08/01 11:40:55    456s] (I)        3  Export all nets                    8.81%  0.13 sec  0.13 sec 
[08/01 11:40:55    456s] (I)        3  Import place data                  6.39%  0.09 sec  0.09 sec 
[08/01 11:40:55    456s] (I)        3  Phase 1a                           5.35%  0.08 sec  0.08 sec 
[08/01 11:40:55    456s] (I)        3  Import route data (1T)             4.56%  0.07 sec  0.06 sec 
[08/01 11:40:55    456s] (I)        3  Set wire vias                      3.08%  0.05 sec  0.05 sec 
[08/01 11:40:55    456s] (I)        3  Generate topology                  2.88%  0.04 sec  0.04 sec 
[08/01 11:40:55    456s] (I)        3  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        4  Layer assignment (1T)             11.32%  0.17 sec  0.17 sec 
[08/01 11:40:55    456s] (I)        4  Read nets                          4.68%  0.07 sec  0.07 sec 
[08/01 11:40:55    456s] (I)        4  Pattern routing (1T)               4.30%  0.06 sec  0.06 sec 
[08/01 11:40:55    456s] (I)        4  Read instances and placement       1.45%  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)        4  Model blockage capacity            1.17%  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)        4  Add via demand to 2D               0.99%  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)        4  Read blockages ( Layer 2-10 )      0.88%  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)        4  Read unlegalized nets              0.23%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        4  Route legalization                 0.10%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        4  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        4  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Initialize 3D capacity             1.06%  0.02 sec  0.02 sec 
[08/01 11:40:55    456s] (I)        5  Read PG blockages                  0.38%  0.01 sec  0.01 sec 
[08/01 11:40:55    456s] (I)        5  Read instance blockages            0.28%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[08/01 11:40:55    456s] {MMLU 0 0 57533}
[08/01 11:40:55    456s] ### Creating LA Mngr. totSessionCpu=0:07:36 mem=3175.2M
[08/01 11:40:55    456s] 
[08/01 11:40:55    456s] Trim Metal Layers:
[08/01 11:40:55    456s] LayerId::1 widthSet size::1
[08/01 11:40:55    456s] LayerId::2 widthSet size::1
[08/01 11:40:55    456s] LayerId::3 widthSet size::1
[08/01 11:40:55    456s] LayerId::4 widthSet size::1
[08/01 11:40:55    456s] LayerId::5 widthSet size::1
[08/01 11:40:55    456s] LayerId::6 widthSet size::1
[08/01 11:40:55    456s] LayerId::7 widthSet size::1
[08/01 11:40:55    456s] LayerId::8 widthSet size::1
[08/01 11:40:55    456s] LayerId::9 widthSet size::1
[08/01 11:40:55    456s] LayerId::10 widthSet size::1
[08/01 11:40:55    456s] eee: pegSigSF::1.070000
[08/01 11:40:55    456s] Updating RC grid for preRoute extraction ...
[08/01 11:40:55    456s] Initializing multi-corner resistance tables ...
[08/01 11:40:55    456s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:40:55    456s] eee: l::2 avDens::0.175016 usedTrk::10033.035711 availTrk::57326.315789 sigTrk::10033.035711
[08/01 11:40:55    456s] eee: l::3 avDens::0.227050 usedTrk::17687.185337 availTrk::77900.000000 sigTrk::17687.185337
[08/01 11:40:55    456s] eee: l::4 avDens::0.203385 usedTrk::7921.839299 availTrk::38950.000000 sigTrk::7921.839299
[08/01 11:40:55    456s] eee: l::5 avDens::0.077524 usedTrk::2833.509287 availTrk::36550.000000 sigTrk::2833.509287
[08/01 11:40:55    456s] eee: l::6 avDens::0.086668 usedTrk::3046.385717 availTrk::35150.000000 sigTrk::3046.385717
[08/01 11:40:55    456s] eee: l::7 avDens::0.018491 usedTrk::46.226786 availTrk::2500.000000 sigTrk::46.226786
[08/01 11:40:55    456s] eee: l::8 avDens::0.044313 usedTrk::94.535000 availTrk::2133.333333 sigTrk::94.535000
[08/01 11:40:55    456s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:40:55    456s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:40:55    456s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:40:55    456s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253502 uaWl=0.989524 uaWlH=0.324444 aWlH=0.010209 lMod=0 pMax=0.859100 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.367837 siPrev=0 viaL=0.000000 crit=0.019058 shortMod=0.095288 fMod=0.004764 
[08/01 11:40:55    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:36 mem=3175.2M
[08/01 11:40:55    456s] Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
[08/01 11:40:55    456s] pre_route RC Extraction called for design top.
[08/01 11:40:55    456s] RC Extraction called in multi-corner(1) mode.
[08/01 11:40:55    456s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:40:55    456s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:40:55    456s] RCMode: PreRoute
[08/01 11:40:55    456s]       RC Corner Indexes            0   
[08/01 11:40:55    456s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:40:55    456s] Resistance Scaling Factor    : 1.00000 
[08/01 11:40:55    456s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:40:55    456s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:40:55    456s] Shrink Factor                : 1.00000
[08/01 11:40:55    456s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:40:55    456s] 
[08/01 11:40:55    456s] Trim Metal Layers:
[08/01 11:40:55    456s] LayerId::1 widthSet size::1
[08/01 11:40:55    456s] LayerId::2 widthSet size::1
[08/01 11:40:55    456s] LayerId::3 widthSet size::1
[08/01 11:40:55    456s] LayerId::4 widthSet size::1
[08/01 11:40:55    456s] LayerId::5 widthSet size::1
[08/01 11:40:55    456s] LayerId::6 widthSet size::1
[08/01 11:40:55    456s] LayerId::7 widthSet size::1
[08/01 11:40:55    456s] LayerId::8 widthSet size::1
[08/01 11:40:55    456s] LayerId::9 widthSet size::1
[08/01 11:40:55    456s] LayerId::10 widthSet size::1
[08/01 11:40:55    456s] eee: pegSigSF::1.070000
[08/01 11:40:55    456s] Updating RC grid for preRoute extraction ...
[08/01 11:40:55    456s] Initializing multi-corner resistance tables ...
[08/01 11:40:55    456s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:40:55    456s] eee: l::2 avDens::0.175016 usedTrk::10033.035711 availTrk::57326.315789 sigTrk::10033.035711
[08/01 11:40:55    456s] eee: l::3 avDens::0.227050 usedTrk::17687.185337 availTrk::77900.000000 sigTrk::17687.185337
[08/01 11:40:55    456s] eee: l::4 avDens::0.203385 usedTrk::7921.839299 availTrk::38950.000000 sigTrk::7921.839299
[08/01 11:40:55    456s] eee: l::5 avDens::0.077524 usedTrk::2833.509287 availTrk::36550.000000 sigTrk::2833.509287
[08/01 11:40:55    456s] eee: l::6 avDens::0.086668 usedTrk::3046.385717 availTrk::35150.000000 sigTrk::3046.385717
[08/01 11:40:55    456s] eee: l::7 avDens::0.018491 usedTrk::46.226786 availTrk::2500.000000 sigTrk::46.226786
[08/01 11:40:55    456s] eee: l::8 avDens::0.044313 usedTrk::94.535000 availTrk::2133.333333 sigTrk::94.535000
[08/01 11:40:55    456s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:40:55    456s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:40:55    456s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:40:55    456s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253502 uaWl=0.989524 uaWlH=0.324444 aWlH=0.010209 lMod=0 pMax=0.859100 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.367837 siPrev=0 viaL=0.000000 crit=0.019058 shortMod=0.095288 fMod=0.004764 
[08/01 11:40:55    456s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3175.195M)
[08/01 11:40:55    456s] All LLGs are deleted
[08/01 11:40:55    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:55    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:55    456s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3175.2M, EPOCH TIME: 1754073655.831417
[08/01 11:40:55    456s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3175.2M, EPOCH TIME: 1754073655.831476
[08/01 11:40:55    456s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3175.2M, EPOCH TIME: 1754073655.839876
[08/01 11:40:55    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:55    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:55    456s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3175.2M, EPOCH TIME: 1754073655.840695
[08/01 11:40:55    456s] Max number of tech site patterns supported in site array is 256.
[08/01 11:40:55    456s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:40:55    456s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3175.2M, EPOCH TIME: 1754073655.844569
[08/01 11:40:55    456s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:40:55    456s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:40:55    456s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3175.2M, EPOCH TIME: 1754073655.855320
[08/01 11:40:55    456s] Fast DP-INIT is on for default
[08/01 11:40:55    456s] Atter site array init, number of instance map data is 0.
[08/01 11:40:55    456s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3175.2M, EPOCH TIME: 1754073655.861718
[08/01 11:40:55    456s] 
[08/01 11:40:55    456s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:40:55    456s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.028, MEM:3175.2M, EPOCH TIME: 1754073655.867616
[08/01 11:40:55    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:55    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:40:55    456s] Starting delay calculation for Setup views
[08/01 11:40:55    456s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:40:55    456s] #################################################################################
[08/01 11:40:55    456s] # Design Stage: PreRoute
[08/01 11:40:55    456s] # Design Name: top
[08/01 11:40:55    456s] # Design Mode: 45nm
[08/01 11:40:55    456s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:40:55    456s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:40:55    456s] # Signoff Settings: SI Off 
[08/01 11:40:55    456s] #################################################################################
[08/01 11:40:57    457s] Calculate delays in BcWc mode...
[08/01 11:40:57    457s] Topological Sorting (REAL = 0:00:00.0, MEM = 3173.2M, InitMEM = 3173.2M)
[08/01 11:40:57    457s] Start delay calculation (fullDC) (1 T). (MEM=3173.2)
[08/01 11:40:57    458s] End AAE Lib Interpolated Model. (MEM=3184.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:41:02    462s] Total number of fetched objects 60060
[08/01 11:41:02    462s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:41:02    462s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:41:02    462s] *** CDM Built up (cpu=0:00:06.2  real=0:00:07.0  mem= 3206.9M) ***
[08/01 11:41:02    462s] End delay calculation. (MEM=3206.87 CPU=0:00:04.0 REAL=0:00:04.0)
[08/01 11:41:02    462s] End delay calculation (fullDC). (MEM=3206.87 CPU=0:00:05.1 REAL=0:00:05.0)
[08/01 11:41:02    463s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:07:44 mem=3206.9M)
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] ------------------------------------------------------------------
[08/01 11:41:03    464s]              Initial Summary
[08/01 11:41:03    464s] ------------------------------------------------------------------
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] Setup views included:
[08/01 11:41:03    464s]  nangate_view_setup 
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] +--------------------+---------+
[08/01 11:41:03    464s] |     Setup mode     |   all   |
[08/01 11:41:03    464s] +--------------------+---------+
[08/01 11:41:03    464s] |           WNS (ns):| -0.004  |
[08/01 11:41:03    464s] |           TNS (ns):| -0.008  |
[08/01 11:41:03    464s] |    Violating Paths:|    4    |
[08/01 11:41:03    464s] |          All Paths:|  11342  |
[08/01 11:41:03    464s] +--------------------+---------+
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] +----------------+-------------------------------+------------------+
[08/01 11:41:03    464s] |                |              Real             |       Total      |
[08/01 11:41:03    464s] |    DRVs        +------------------+------------+------------------|
[08/01 11:41:03    464s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:41:03    464s] +----------------+------------------+------------+------------------+
[08/01 11:41:03    464s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:41:03    464s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:41:03    464s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:41:03    464s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:41:03    464s] +----------------+------------------+------------+------------------+
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3222.9M, EPOCH TIME: 1754073663.345512
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:03    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3222.9M, EPOCH TIME: 1754073663.358231
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] Density: 70.225%
[08/01 11:41:03    464s] ------------------------------------------------------------------
[08/01 11:41:03    464s] **opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2347.9M, totSessionCpu=0:07:44 **
[08/01 11:41:03    464s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:10.2/0:00:10.2 (1.0), totSession cpu/real = 0:07:44.1/0:45:56.7 (0.2), mem = 3130.9M
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] =============================================================================================
[08/01 11:41:03    464s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.18-s099_1
[08/01 11:41:03    464s] =============================================================================================
[08/01 11:41:03    464s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:41:03    464s] ---------------------------------------------------------------------------------------------
[08/01 11:41:03    464s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:03    464s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:07.6 /  0:00:07.5    1.0
[08/01 11:41:03    464s] [ DrvReport              ]      1   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:41:03    464s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:03    464s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:03    464s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:03    464s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:03    464s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (  14.6 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 11:41:03    464s] [ ExtractRC              ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:03    464s] [ TimingUpdate           ]      1   0:00:00.8  (   8.0 % )     0:00:07.0 /  0:00:07.0    1.0
[08/01 11:41:03    464s] [ FullDelayCalc          ]      1   0:00:06.2  (  60.5 % )     0:00:06.2 /  0:00:06.2    1.0
[08/01 11:41:03    464s] [ TimingReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:41:03    464s] [ MISC                   ]          0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 11:41:03    464s] ---------------------------------------------------------------------------------------------
[08/01 11:41:03    464s]  InitOpt #1 TOTAL                   0:00:10.2  ( 100.0 % )     0:00:10.2 /  0:00:10.2    1.0
[08/01 11:41:03    464s] ---------------------------------------------------------------------------------------------
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/01 11:41:03    464s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:41:03    464s] ### Creating PhyDesignMc. totSessionCpu=0:07:44 mem=3130.9M
[08/01 11:41:03    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:3130.9M, EPOCH TIME: 1754073663.372758
[08/01 11:41:03    464s] Processing tracks to init pin-track alignment.
[08/01 11:41:03    464s] z: 2, totalTracks: 1
[08/01 11:41:03    464s] z: 4, totalTracks: 1
[08/01 11:41:03    464s] z: 6, totalTracks: 1
[08/01 11:41:03    464s] z: 8, totalTracks: 1
[08/01 11:41:03    464s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:41:03    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3130.9M, EPOCH TIME: 1754073663.391107
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:03    464s] OPERPROF:     Starting CMU at level 3, MEM:3130.9M, EPOCH TIME: 1754073663.400324
[08/01 11:41:03    464s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3130.9M, EPOCH TIME: 1754073663.401584
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:41:03    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3130.9M, EPOCH TIME: 1754073663.404012
[08/01 11:41:03    464s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3130.9M, EPOCH TIME: 1754073663.404046
[08/01 11:41:03    464s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3130.9M, EPOCH TIME: 1754073663.404329
[08/01 11:41:03    464s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3130.9MB).
[08/01 11:41:03    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3130.9M, EPOCH TIME: 1754073663.407706
[08/01 11:41:03    464s] TotalInstCnt at PhyDesignMc Initialization: 46910
[08/01 11:41:03    464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:44 mem=3130.9M
[08/01 11:41:03    464s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3130.9M, EPOCH TIME: 1754073663.446903
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.097, REAL:0.097, MEM:3130.9M, EPOCH TIME: 1754073663.544083
[08/01 11:41:03    464s] TotalInstCnt at PhyDesignMc Destruction: 46910
[08/01 11:41:03    464s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:41:03    464s] ### Creating PhyDesignMc. totSessionCpu=0:07:44 mem=3130.9M
[08/01 11:41:03    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:3130.9M, EPOCH TIME: 1754073663.544303
[08/01 11:41:03    464s] Processing tracks to init pin-track alignment.
[08/01 11:41:03    464s] z: 2, totalTracks: 1
[08/01 11:41:03    464s] z: 4, totalTracks: 1
[08/01 11:41:03    464s] z: 6, totalTracks: 1
[08/01 11:41:03    464s] z: 8, totalTracks: 1
[08/01 11:41:03    464s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:41:03    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3130.9M, EPOCH TIME: 1754073663.560843
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:03    464s] OPERPROF:     Starting CMU at level 3, MEM:3130.9M, EPOCH TIME: 1754073663.569419
[08/01 11:41:03    464s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3130.9M, EPOCH TIME: 1754073663.570599
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:41:03    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3130.9M, EPOCH TIME: 1754073663.572907
[08/01 11:41:03    464s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3130.9M, EPOCH TIME: 1754073663.572938
[08/01 11:41:03    464s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3130.9M, EPOCH TIME: 1754073663.573295
[08/01 11:41:03    464s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3130.9MB).
[08/01 11:41:03    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:3130.9M, EPOCH TIME: 1754073663.576462
[08/01 11:41:03    464s] TotalInstCnt at PhyDesignMc Initialization: 46910
[08/01 11:41:03    464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:44 mem=3130.9M
[08/01 11:41:03    464s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3130.9M, EPOCH TIME: 1754073663.614161
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:03    464s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.097, REAL:0.098, MEM:3130.9M, EPOCH TIME: 1754073663.711687
[08/01 11:41:03    464s] TotalInstCnt at PhyDesignMc Destruction: 46910
[08/01 11:41:03    464s] *** Starting optimizing excluded clock nets MEM= 3130.9M) ***
[08/01 11:41:03    464s] *info: No excluded clock nets to be optimized.
[08/01 11:41:03    464s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3130.9M) ***
[08/01 11:41:03    464s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 11:41:03    464s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/01 11:41:03    464s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 11:41:03    464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.10
[08/01 11:41:03    464s] ### Creating RouteCongInterface, started
[08/01 11:41:03    464s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:44.5/0:45:57.0 (0.2), mem = 3130.9M
[08/01 11:41:03    464s] #optDebug: Start CG creation (mem=3130.9M)
[08/01 11:41:03    464s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/01 11:41:03    464s] (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgPrt (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgEgp (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgPbk (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgNrb(cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgObs (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgCon (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s]  ...processing cgPdm (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3309.0M)
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] #optDebug: {0, 1.000}
[08/01 11:41:03    464s] ### Creating RouteCongInterface, finished
[08/01 11:41:03    464s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.10
[08/01 11:41:03    464s] Updated routing constraints on 1 nets.
[08/01 11:41:03    464s] Finished writing unified metrics of routing constraints.
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] =============================================================================================
[08/01 11:41:03    464s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.18-s099_1
[08/01 11:41:03    464s] =============================================================================================
[08/01 11:41:03    464s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:41:03    464s] ---------------------------------------------------------------------------------------------
[08/01 11:41:03    464s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  86.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:03    464s] [ MISC                   ]          0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 11:41:03    464s] ---------------------------------------------------------------------------------------------
[08/01 11:41:03    464s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:03    464s] ---------------------------------------------------------------------------------------------
[08/01 11:41:03    464s] 
[08/01 11:41:03    464s] Bottom Preferred Layer:
[08/01 11:41:03    464s] +---------------+------------+----------+
[08/01 11:41:03    464s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:41:03    464s] +---------------+------------+----------+
[08/01 11:41:03    464s] | metal4 (z=4)  |         15 | default  |
[08/01 11:41:03    464s] | metal7 (z=7)  |          3 | default  |
[08/01 11:41:03    464s] +---------------+------------+----------+
[08/01 11:41:03    464s] Via Pillar Rule:
[08/01 11:41:03    464s]     None
[08/01 11:41:03    464s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:44.7/0:45:57.2 (0.2), mem = 3309.0M
[08/01 11:41:03    464s] End: GigaOpt Route Type Constraints Refinement
[08/01 11:41:04    464s] The useful skew maximum allowed delay is: 0.3
[08/01 11:41:05    465s] Deleting Lib Analyzer.
[08/01 11:41:05    465s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:45.8/0:45:58.3 (0.2), mem = 3309.0M
[08/01 11:41:05    465s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:41:05    465s] ### Creating LA Mngr. totSessionCpu=0:07:46 mem=3309.0M
[08/01 11:41:05    465s] ### Creating LA Mngr, finished. totSessionCpu=0:07:46 mem=3309.0M
[08/01 11:41:05    465s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:41:05    465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.11
[08/01 11:41:05    465s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:41:05    465s] ### Creating PhyDesignMc. totSessionCpu=0:07:46 mem=3309.0M
[08/01 11:41:05    465s] OPERPROF: Starting DPlace-Init at level 1, MEM:3309.0M, EPOCH TIME: 1754073665.137806
[08/01 11:41:05    465s] Processing tracks to init pin-track alignment.
[08/01 11:41:05    465s] z: 2, totalTracks: 1
[08/01 11:41:05    465s] z: 4, totalTracks: 1
[08/01 11:41:05    465s] z: 6, totalTracks: 1
[08/01 11:41:05    465s] z: 8, totalTracks: 1
[08/01 11:41:05    465s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:41:05    465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3309.0M, EPOCH TIME: 1754073665.158086
[08/01 11:41:05    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:05    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:05    465s] 
[08/01 11:41:05    465s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:05    465s] OPERPROF:     Starting CMU at level 3, MEM:3309.0M, EPOCH TIME: 1754073665.168365
[08/01 11:41:05    465s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3309.0M, EPOCH TIME: 1754073665.169663
[08/01 11:41:05    465s] 
[08/01 11:41:05    465s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:41:05    465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3309.0M, EPOCH TIME: 1754073665.172201
[08/01 11:41:05    465s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3309.0M, EPOCH TIME: 1754073665.172239
[08/01 11:41:05    465s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3309.0M, EPOCH TIME: 1754073665.172642
[08/01 11:41:05    465s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3309.0MB).
[08/01 11:41:05    465s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:3309.0M, EPOCH TIME: 1754073665.176377
[08/01 11:41:05    466s] TotalInstCnt at PhyDesignMc Initialization: 46910
[08/01 11:41:05    466s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:46 mem=3309.0M
[08/01 11:41:05    466s] ### Creating RouteCongInterface, started
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] Creating Lib Analyzer ...
[08/01 11:41:05    466s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:41:05    466s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:41:05    466s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:41:05    466s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:46 mem=3309.0M
[08/01 11:41:05    466s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:46 mem=3309.0M
[08/01 11:41:05    466s] Creating Lib Analyzer, finished. 
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] #optDebug: {0, 1.000}
[08/01 11:41:05    466s] ### Creating RouteCongInterface, finished
[08/01 11:41:05    466s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:41:05    466s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3328.1M, EPOCH TIME: 1754073665.720334
[08/01 11:41:05    466s] Found 0 hard placement blockage before merging.
[08/01 11:41:05    466s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3328.1M, EPOCH TIME: 1754073665.720869
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] Netlist preparation processing... 
[08/01 11:41:05    466s] Removed 0 instance
[08/01 11:41:05    466s] *info: Marking 0 isolation instances dont touch
[08/01 11:41:05    466s] *info: Marking 0 level shifter instances dont touch
[08/01 11:41:05    466s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:41:05    466s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3325.0M, EPOCH TIME: 1754073665.833779
[08/01 11:41:05    466s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46910).
[08/01 11:41:05    466s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:05    466s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:05    466s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:05    466s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.099, REAL:0.099, MEM:3239.0M, EPOCH TIME: 1754073665.933015
[08/01 11:41:05    466s] TotalInstCnt at PhyDesignMc Destruction: 46910
[08/01 11:41:05    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.11
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] =============================================================================================
[08/01 11:41:05    466s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.18-s099_1
[08/01 11:41:05    466s] =============================================================================================
[08/01 11:41:05    466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:41:05    466s] ---------------------------------------------------------------------------------------------
[08/01 11:41:05    466s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  19.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:05    466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:05    466s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  21.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:05    466s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:41:05    466s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  16.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:05    466s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:05    466s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:05    466s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:41:05    466s] [ MISC                   ]          0:00:00.3  (  34.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:05    466s] ---------------------------------------------------------------------------------------------
[08/01 11:41:05    466s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:41:05    466s] ---------------------------------------------------------------------------------------------
[08/01 11:41:05    466s] 
[08/01 11:41:05    466s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:46.7/0:45:59.2 (0.2), mem = 3239.0M
[08/01 11:41:06    467s] 
[08/01 11:41:06    467s] Active setup views:
[08/01 11:41:06    467s]  nangate_view_setup
[08/01 11:41:06    467s]   Dominating endpoints: 0
[08/01 11:41:06    467s]   Dominating TNS: -0.000
[08/01 11:41:06    467s] 
[08/01 11:41:06    467s] Deleting Lib Analyzer.
[08/01 11:41:06    467s] Begin: GigaOpt Global Optimization
[08/01 11:41:06    467s] *info: use new DP (enabled)
[08/01 11:41:06    467s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:41:06    467s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:41:06    467s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:41:06    467s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:47.7/0:46:00.3 (0.2), mem = 3277.1M
[08/01 11:41:06    467s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.12
[08/01 11:41:06    467s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:41:06    467s] ### Creating PhyDesignMc. totSessionCpu=0:07:48 mem=3277.1M
[08/01 11:41:06    467s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:41:06    467s] OPERPROF: Starting DPlace-Init at level 1, MEM:3277.1M, EPOCH TIME: 1754073666.978183
[08/01 11:41:06    467s] Processing tracks to init pin-track alignment.
[08/01 11:41:06    467s] z: 2, totalTracks: 1
[08/01 11:41:06    467s] z: 4, totalTracks: 1
[08/01 11:41:06    467s] z: 6, totalTracks: 1
[08/01 11:41:06    467s] z: 8, totalTracks: 1
[08/01 11:41:06    467s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:41:06    467s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3277.1M, EPOCH TIME: 1754073666.997208
[08/01 11:41:06    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:06    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:07    467s] 
[08/01 11:41:07    467s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:07    467s] OPERPROF:     Starting CMU at level 3, MEM:3277.1M, EPOCH TIME: 1754073667.007645
[08/01 11:41:07    467s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3277.1M, EPOCH TIME: 1754073667.008940
[08/01 11:41:07    467s] 
[08/01 11:41:07    467s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:41:07    467s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3277.1M, EPOCH TIME: 1754073667.011345
[08/01 11:41:07    467s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3277.1M, EPOCH TIME: 1754073667.011379
[08/01 11:41:07    467s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3277.1M, EPOCH TIME: 1754073667.011755
[08/01 11:41:07    467s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3277.1MB).
[08/01 11:41:07    467s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.037, MEM:3277.1M, EPOCH TIME: 1754073667.015300
[08/01 11:41:07    467s] TotalInstCnt at PhyDesignMc Initialization: 46910
[08/01 11:41:07    467s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:48 mem=3277.1M
[08/01 11:41:07    467s] ### Creating RouteCongInterface, started
[08/01 11:41:07    467s] 
[08/01 11:41:07    467s] Creating Lib Analyzer ...
[08/01 11:41:07    467s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:41:07    467s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:41:07    467s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:41:07    467s] 
[08/01 11:41:07    467s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:41:07    468s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:48 mem=3277.1M
[08/01 11:41:07    468s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:48 mem=3277.1M
[08/01 11:41:07    468s] Creating Lib Analyzer, finished. 
[08/01 11:41:07    468s] 
[08/01 11:41:07    468s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:41:07    468s] 
[08/01 11:41:07    468s] #optDebug: {0, 1.000}
[08/01 11:41:07    468s] ### Creating RouteCongInterface, finished
[08/01 11:41:07    468s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:41:07    468s] *info: 1 clock net excluded
[08/01 11:41:07    468s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3296.2M, EPOCH TIME: 1754073667.813146
[08/01 11:41:07    468s] Found 0 hard placement blockage before merging.
[08/01 11:41:07    468s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3296.2M, EPOCH TIME: 1754073667.813457
[08/01 11:41:08    468s] ** GigaOpt Global Opt WNS Slack -0.004  TNS Slack -0.008 
[08/01 11:41:08    468s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:41:08    468s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:41:08    468s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:41:08    468s] |  -0.004|  -0.008|   70.22%|   0:00:00.0| 3296.2M|nangate_view_setup|  default| acc_reg_out_reg[7]166/D   |
[08/01 11:41:08    469s] |   0.000|   0.000|   70.23%|   0:00:00.0| 3323.3M|                NA|       NA| NA                        |
[08/01 11:41:08    469s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:41:08    469s] 
[08/01 11:41:08    469s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3323.3M) ***
[08/01 11:41:08    469s] 
[08/01 11:41:08    469s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3323.3M) ***
[08/01 11:41:08    469s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:41:08    469s] Finished writing unified metrics of routing constraints.
[08/01 11:41:08    469s] Bottom Preferred Layer:
[08/01 11:41:08    469s] +---------------+------------+----------+
[08/01 11:41:08    469s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:41:08    469s] +---------------+------------+----------+
[08/01 11:41:08    469s] | metal4 (z=4)  |         15 | default  |
[08/01 11:41:08    469s] | metal7 (z=7)  |          3 | default  |
[08/01 11:41:08    469s] +---------------+------------+----------+
[08/01 11:41:08    469s] Via Pillar Rule:
[08/01 11:41:08    469s]     None
[08/01 11:41:08    469s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[08/01 11:41:08    469s] Total-nets :: 57533, Stn-nets :: 252, ratio :: 0.438009 %, Total-len 583280, Stn-len 0
[08/01 11:41:08    469s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3304.2M, EPOCH TIME: 1754073668.722075
[08/01 11:41:08    469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46910).
[08/01 11:41:08    469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:08    469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:08    469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:08    469s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.089, REAL:0.089, MEM:3241.2M, EPOCH TIME: 1754073668.811184
[08/01 11:41:08    469s] TotalInstCnt at PhyDesignMc Destruction: 46910
[08/01 11:41:08    469s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.12
[08/01 11:41:08    469s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:07:49.6/0:46:02.1 (0.2), mem = 3241.2M
[08/01 11:41:08    469s] 
[08/01 11:41:08    469s] =============================================================================================
[08/01 11:41:08    469s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.18-s099_1
[08/01 11:41:08    469s] =============================================================================================
[08/01 11:41:08    469s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:41:08    469s] ---------------------------------------------------------------------------------------------
[08/01 11:41:08    469s] [ SlackTraversorInit     ]      1   0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:08    469s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 11:41:08    469s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:08    469s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[08/01 11:41:08    469s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:08    469s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  22.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:41:08    469s] [ TransformInit          ]      1   0:00:00.3  (  17.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:08    469s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 11:41:08    469s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 11:41:08    469s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 11:41:08    469s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:08    469s] [ MISC                   ]          0:00:00.3  (  15.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:41:08    469s] ---------------------------------------------------------------------------------------------
[08/01 11:41:08    469s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[08/01 11:41:08    469s] ---------------------------------------------------------------------------------------------
[08/01 11:41:08    469s] 
[08/01 11:41:08    469s] End: GigaOpt Global Optimization
[08/01 11:41:08    469s] *** Timing Is met
[08/01 11:41:08    469s] *** Check timing (0:00:00.0)
[08/01 11:41:08    469s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:41:08    469s] Deleting Lib Analyzer.
[08/01 11:41:08    469s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:41:08    469s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:41:08    469s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:41:08    469s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=3241.2M
[08/01 11:41:08    469s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=3241.2M
[08/01 11:41:08    469s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:41:08    469s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:41:08    469s] ### Creating PhyDesignMc. totSessionCpu=0:07:50 mem=3298.5M
[08/01 11:41:08    469s] OPERPROF: Starting DPlace-Init at level 1, MEM:3298.5M, EPOCH TIME: 1754073668.919408
[08/01 11:41:08    469s] Processing tracks to init pin-track alignment.
[08/01 11:41:08    469s] z: 2, totalTracks: 1
[08/01 11:41:08    469s] z: 4, totalTracks: 1
[08/01 11:41:08    469s] z: 6, totalTracks: 1
[08/01 11:41:08    469s] z: 8, totalTracks: 1
[08/01 11:41:08    469s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:41:08    469s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3298.5M, EPOCH TIME: 1754073668.936002
[08/01 11:41:08    469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:08    469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:08    469s] 
[08/01 11:41:08    469s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:08    469s] OPERPROF:     Starting CMU at level 3, MEM:3298.5M, EPOCH TIME: 1754073668.945481
[08/01 11:41:08    469s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3298.5M, EPOCH TIME: 1754073668.946789
[08/01 11:41:08    469s] 
[08/01 11:41:08    469s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:41:08    469s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3298.5M, EPOCH TIME: 1754073668.949259
[08/01 11:41:08    469s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3298.5M, EPOCH TIME: 1754073668.949296
[08/01 11:41:08    469s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3298.5M, EPOCH TIME: 1754073668.949709
[08/01 11:41:08    469s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3298.5MB).
[08/01 11:41:08    469s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:3298.5M, EPOCH TIME: 1754073668.953244
[08/01 11:41:09    469s] TotalInstCnt at PhyDesignMc Initialization: 46910
[08/01 11:41:09    469s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:50 mem=3298.5M
[08/01 11:41:09    469s] 
[08/01 11:41:09    469s] Creating Lib Analyzer ...
[08/01 11:41:09    469s] Begin: Area Reclaim Optimization
[08/01 11:41:09    469s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:49.9/0:46:02.4 (0.2), mem = 3298.5M
[08/01 11:41:09    469s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:41:09    469s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:41:09    469s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:41:09    469s] 
[08/01 11:41:09    469s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:41:09    470s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:50 mem=3300.5M
[08/01 11:41:09    470s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:50 mem=3300.5M
[08/01 11:41:09    470s] Creating Lib Analyzer, finished. 
[08/01 11:41:09    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.13
[08/01 11:41:09    470s] ### Creating RouteCongInterface, started
[08/01 11:41:09    470s] 
[08/01 11:41:09    470s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:41:09    470s] 
[08/01 11:41:09    470s] #optDebug: {0, 1.000}
[08/01 11:41:09    470s] ### Creating RouteCongInterface, finished
[08/01 11:41:09    470s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:41:09    470s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3300.5M, EPOCH TIME: 1754073669.479546
[08/01 11:41:09    470s] Found 0 hard placement blockage before merging.
[08/01 11:41:09    470s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3300.5M, EPOCH TIME: 1754073669.480068
[08/01 11:41:09    470s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.23
[08/01 11:41:09    470s] +---------+---------+--------+--------+------------+--------+
[08/01 11:41:09    470s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:41:09    470s] +---------+---------+--------+--------+------------+--------+
[08/01 11:41:09    470s] |   70.23%|        -|   0.000|   0.000|   0:00:00.0| 3300.5M|
[08/01 11:41:11    471s] |   70.22%|        2|   0.000|   0.000|   0:00:02.0| 3324.1M|
[08/01 11:41:11    471s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:41:11    472s] |   70.22%|        0|   0.000|   0.000|   0:00:00.0| 3324.1M|
[08/01 11:41:12    472s] |   70.22%|        3|   0.000|   0.000|   0:00:01.0| 3324.1M|
[08/01 11:41:13    473s] |   70.20%|       21|   0.000|   0.000|   0:00:01.0| 3324.1M|
[08/01 11:41:13    474s] |   70.20%|        1|   0.000|   0.000|   0:00:00.0| 3324.1M|
[08/01 11:41:13    474s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:41:13    474s] |   70.20%|        0|   0.000|   0.000|   0:00:00.0| 3324.1M|
[08/01 11:41:13    474s] |   70.20%|        0|   0.000|   0.000|   0:00:00.0| 3324.1M|
[08/01 11:41:13    474s] +---------+---------+--------+--------+------------+--------+
[08/01 11:41:13    474s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.20
[08/01 11:41:13    474s] 
[08/01 11:41:13    474s] ** Summary: Restruct = 2 Buffer Deletion = 12 Declone = 1 Resize = 22 **
[08/01 11:41:13    474s] --------------------------------------------------------------
[08/01 11:41:13    474s] |                                   | Total     | Sequential |
[08/01 11:41:13    474s] --------------------------------------------------------------
[08/01 11:41:13    474s] | Num insts resized                 |      22  |       1    |
[08/01 11:41:13    474s] | Num insts undone                  |       0  |       0    |
[08/01 11:41:13    474s] | Num insts Downsized               |      22  |       1    |
[08/01 11:41:13    474s] | Num insts Samesized               |       0  |       0    |
[08/01 11:41:13    474s] | Num insts Upsized                 |       0  |       0    |
[08/01 11:41:13    474s] | Num multiple commits+uncommits    |       0  |       -    |
[08/01 11:41:13    474s] --------------------------------------------------------------
[08/01 11:41:13    474s] Bottom Preferred Layer:
[08/01 11:41:13    474s] +---------------+------------+----------+
[08/01 11:41:13    474s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:41:13    474s] +---------------+------------+----------+
[08/01 11:41:13    474s] | metal4 (z=4)  |         15 | default  |
[08/01 11:41:13    474s] | metal7 (z=7)  |          3 | default  |
[08/01 11:41:13    474s] +---------------+------------+----------+
[08/01 11:41:13    474s] Via Pillar Rule:
[08/01 11:41:13    474s]     None
[08/01 11:41:13    474s] Finished writing unified metrics of routing constraints.
[08/01 11:41:13    474s] 
[08/01 11:41:13    474s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[08/01 11:41:13    474s] End: Core Area Reclaim Optimization[08/01 11:41:13    474s] Deleting 0 temporary hard placement blockage(s).
 (cpu = 0:00:04.6) (real = 0:00:04.0) **
[08/01 11:41:13    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.13
[08/01 11:41:13    474s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:07:54.4/0:46:07.0 (0.2), mem = 3324.1M
[08/01 11:41:13    474s] 
[08/01 11:41:13    474s] =============================================================================================
[08/01 11:41:13    474s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.18-s099_1
[08/01 11:41:13    474s] =============================================================================================
[08/01 11:41:13    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:41:13    474s] ---------------------------------------------------------------------------------------------
[08/01 11:41:13    474s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:13    474s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:41:13    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:13    474s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:41:13    474s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:41:13    474s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:13    474s] [ OptimizationStep       ]      1   0:00:00.6  (  14.2 % )     0:00:03.9 /  0:00:03.9    1.0
[08/01 11:41:13    474s] [ OptSingleIteration     ]      7   0:00:00.1  (   2.6 % )     0:00:03.2 /  0:00:03.2    1.0
[08/01 11:41:13    474s] [ OptGetWeight           ]    195   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:13    474s] [ OptEval                ]    195   0:00:02.7  (  59.7 % )     0:00:02.7 /  0:00:02.7    1.0
[08/01 11:41:13    474s] [ OptCommit              ]    195   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:41:13    474s] [ PostCommitDelayUpdate  ]    195   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 11:41:13    474s] [ IncrDelayCalc          ]     59   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 11:41:13    474s] [ IncrTimingUpdate       ]     15   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:41:13    474s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:41:13    474s] ---------------------------------------------------------------------------------------------
[08/01 11:41:13    474s]  AreaOpt #1 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[08/01 11:41:13    474s] ---------------------------------------------------------------------------------------------
[08/01 11:41:13    474s] 
[08/01 11:41:13    474s] Executing incremental physical updates
[08/01 11:41:13    474s] Executing incremental physical updates
[08/01 11:41:13    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3305.0M, EPOCH TIME: 1754073673.691344
[08/01 11:41:13    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46897).
[08/01 11:41:13    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:13    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:13    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:13    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.083, REAL:0.083, MEM:3243.0M, EPOCH TIME: 1754073673.774497
[08/01 11:41:13    474s] TotalInstCnt at PhyDesignMc Destruction: 46897
[08/01 11:41:13    474s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=3243.02M, totSessionCpu=0:07:55).
[08/01 11:41:14    474s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3243.0M, EPOCH TIME: 1754073674.179538
[08/01 11:41:14    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:14    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:14    474s] 
[08/01 11:41:14    474s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:14    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3243.0M, EPOCH TIME: 1754073674.189839
[08/01 11:41:14    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:14    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:14    474s] **INFO: Flow update: Design is easy to close.
[08/01 11:41:14    474s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:54.9/0:46:07.5 (0.2), mem = 3243.0M
[08/01 11:41:14    474s] User Input Parameters:
[08/01 11:41:14    474s] 
[08/01 11:41:14    474s] *** Start incrementalPlace ***
[08/01 11:41:14    474s] - Congestion Driven    : On
[08/01 11:41:14    474s] - Timing Driven        : On
[08/01 11:41:14    474s] - Area-Violation Based : On
[08/01 11:41:14    474s] - Start Rollback Level : -5
[08/01 11:41:14    474s] - Legalized            : On
[08/01 11:41:14    474s] - Window Based         : Off
[08/01 11:41:14    474s] - eDen incr mode       : Off
[08/01 11:41:14    474s] - Small incr mode      : Off
[08/01 11:41:14    474s] 
[08/01 11:41:14    474s] no activity file in design. spp won't run.
[08/01 11:41:14    475s] Effort level <high> specified for reg2reg path_group
[08/01 11:41:14    475s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3245.0M, EPOCH TIME: 1754073674.816301
[08/01 11:41:14    475s] No Views given, use default active views for adaptive view pruning
[08/01 11:41:14    475s] SKP will enable view:
[08/01 11:41:14    475s]   nangate_view_setup
[08/01 11:41:14    475s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:3245.0M, EPOCH TIME: 1754073674.824276
[08/01 11:41:14    475s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3245.0M, EPOCH TIME: 1754073674.824335
[08/01 11:41:14    475s] Starting Early Global Route congestion estimation: mem = 3245.0M
[08/01 11:41:14    475s] (I)      ==================== Layers =====================
[08/01 11:41:14    475s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:41:14    475s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:41:14    475s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:41:14    475s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:41:14    475s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:41:14    475s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:41:14    475s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:41:14    475s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:41:14    475s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:41:14    475s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:41:14    475s] (I)      Started Import and model ( Curr Mem: 3245.02 MB )
[08/01 11:41:14    475s] (I)      Default pattern map key = top_default.
[08/01 11:41:14    475s] (I)      == Non-default Options ==
[08/01 11:41:14    475s] (I)      Maximum routing layer                              : 10
[08/01 11:41:14    475s] (I)      Number of threads                                  : 1
[08/01 11:41:14    475s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:41:14    475s] (I)      Method to set GCell size                           : row
[08/01 11:41:14    475s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:41:14    475s] (I)      Use row-based GCell size
[08/01 11:41:14    475s] (I)      Use row-based GCell align
[08/01 11:41:14    475s] (I)      layer 0 area = 0
[08/01 11:41:14    475s] (I)      layer 1 area = 0
[08/01 11:41:14    475s] (I)      layer 2 area = 0
[08/01 11:41:14    475s] (I)      layer 3 area = 0
[08/01 11:41:14    475s] (I)      layer 4 area = 0
[08/01 11:41:14    475s] (I)      layer 5 area = 0
[08/01 11:41:14    475s] (I)      layer 6 area = 0
[08/01 11:41:14    475s] (I)      layer 7 area = 0
[08/01 11:41:14    475s] (I)      layer 8 area = 0
[08/01 11:41:14    475s] (I)      layer 9 area = 0
[08/01 11:41:14    475s] (I)      GCell unit size   : 2800
[08/01 11:41:14    475s] (I)      GCell multiplier  : 1
[08/01 11:41:14    475s] (I)      GCell row height  : 2800
[08/01 11:41:14    475s] (I)      Actual row height : 2800
[08/01 11:41:14    475s] (I)      GCell align ref   : 20140 20160
[08/01 11:41:14    475s] [NR-eGR] Track table information for default rule: 
[08/01 11:41:14    475s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:41:14    475s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:41:14    475s] (I)      ============== Default via ===============
[08/01 11:41:14    475s] (I)      +---+------------------+-----------------+
[08/01 11:41:14    475s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:41:14    475s] (I)      +---+------------------+-----------------+
[08/01 11:41:14    475s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:41:14    475s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:41:14    475s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:41:14    475s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:41:14    475s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:41:14    475s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:41:14    475s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:41:14    475s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:41:14    475s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:41:14    475s] (I)      +---+------------------+-----------------+
[08/01 11:41:14    475s] [NR-eGR] Read 81886 PG shapes
[08/01 11:41:14    475s] [NR-eGR] Read 0 clock shapes
[08/01 11:41:14    475s] [NR-eGR] Read 0 other shapes
[08/01 11:41:14    475s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:41:14    475s] [NR-eGR] #Instance Blockages : 0
[08/01 11:41:14    475s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:41:14    475s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:41:14    475s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:41:14    475s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:41:14    475s] [NR-eGR] #Other Blockages    : 0
[08/01 11:41:14    475s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:41:14    475s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:41:14    475s] [NR-eGR] Read 57268 nets ( ignored 0 )
[08/01 11:41:14    475s] (I)      early_global_route_priority property id does not exist.
[08/01 11:41:14    475s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:41:14    475s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:41:14    475s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:41:15    475s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:41:15    475s] (I)      Number of ignored nets                =      0
[08/01 11:41:15    475s] (I)      Number of connected nets              =      0
[08/01 11:41:15    475s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:41:15    475s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:41:15    475s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:41:15    475s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:41:15    475s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:41:15    475s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:41:15    475s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:41:15    475s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:41:15    475s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:41:15    475s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:41:15    475s] (I)      Ndr track 0 does not exist
[08/01 11:41:15    475s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:41:15    475s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:41:15    475s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:41:15    475s] (I)      Site width          :   380  (dbu)
[08/01 11:41:15    475s] (I)      Row height          :  2800  (dbu)
[08/01 11:41:15    475s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:41:15    475s] (I)      GCell width         :  2800  (dbu)
[08/01 11:41:15    475s] (I)      GCell height        :  2800  (dbu)
[08/01 11:41:15    475s] (I)      Grid                :   281   281    10
[08/01 11:41:15    475s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:41:15    475s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:41:15    475s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:41:15    475s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:41:15    475s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:41:15    475s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:41:15    475s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:41:15    475s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:41:15    475s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:41:15    475s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:41:15    475s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:41:15    475s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:41:15    475s] (I)      --------------------------------------------------------
[08/01 11:41:15    475s] 
[08/01 11:41:15    475s] [NR-eGR] ============ Routing rule table ============
[08/01 11:41:15    475s] [NR-eGR] Rule id: 0  Nets: 57268
[08/01 11:41:15    475s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:41:15    475s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:41:15    475s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:41:15    475s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:41:15    475s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:41:15    475s] [NR-eGR] ========================================
[08/01 11:41:15    475s] [NR-eGR] 
[08/01 11:41:15    475s] (I)      =============== Blocked Tracks ===============
[08/01 11:41:15    475s] (I)      +-------+---------+----------+---------------+
[08/01 11:41:15    475s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:41:15    475s] (I)      +-------+---------+----------+---------------+
[08/01 11:41:15    475s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:41:15    475s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:41:15    475s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:41:15    475s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:41:15    475s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:41:15    475s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:41:15    475s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:41:15    475s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:41:15    475s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:41:15    475s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:41:15    475s] (I)      +-------+---------+----------+---------------+
[08/01 11:41:15    475s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3289.38 MB )
[08/01 11:41:15    475s] (I)      Reset routing kernel
[08/01 11:41:15    475s] (I)      Started Global Routing ( Curr Mem: 3289.38 MB )
[08/01 11:41:15    475s] (I)      totalPins=190085  totalGlobalPin=180498 (94.96%)
[08/01 11:41:15    475s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:41:15    475s] (I)      
[08/01 11:41:15    475s] (I)      ============  Phase 1a Route ============
[08/01 11:41:15    475s] [NR-eGR] Layer group 1: route 57268 net(s) in layer range [2, 10]
[08/01 11:41:15    475s] (I)      Usage: 379237 = (193987 H, 185250 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:41:15    475s] (I)      
[08/01 11:41:15    475s] (I)      ============  Phase 1b Route ============
[08/01 11:41:15    475s] (I)      Usage: 379237 = (193987 H, 185250 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:41:15    475s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309318e+05um
[08/01 11:41:15    475s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/01 11:41:15    475s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:41:15    475s] (I)      
[08/01 11:41:15    475s] (I)      ============  Phase 1c Route ============
[08/01 11:41:15    475s] (I)      Usage: 379237 = (193987 H, 185250 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:41:15    475s] (I)      
[08/01 11:41:15    475s] (I)      ============  Phase 1d Route ============
[08/01 11:41:15    475s] (I)      Usage: 379237 = (193987 H, 185250 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:41:15    475s] (I)      
[08/01 11:41:15    475s] (I)      ============  Phase 1e Route ============
[08/01 11:41:15    475s] (I)      Usage: 379237 = (193987 H, 185250 V) = (15.05% H, 13.15% V) = (2.716e+05um H, 2.594e+05um V)
[08/01 11:41:15    475s] (I)      
[08/01 11:41:15    475s] (I)      ============  Phase 1l Route ============
[08/01 11:41:15    475s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309318e+05um
[08/01 11:41:15    476s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:41:15    476s] (I)      Layer  2:     548601    171120       223           0      579747    ( 0.00%) 
[08/01 11:41:15    476s] (I)      Layer  3:     766621    197980         6           0      786800    ( 0.00%) 
[08/01 11:41:15    476s] (I)      Layer  4:     368097     86128        30           0      393400    ( 0.00%) 
[08/01 11:41:15    476s] (I)      Layer  5:     372635     29630         2           0      393400    ( 0.00%) 
[08/01 11:41:15    476s] (I)      Layer  6:     359227     29760         6           0      393400    ( 0.00%) 
[08/01 11:41:15    476s] (I)      Layer  7:     107890       399         5       11407      119727    ( 8.70%) 
[08/01 11:41:15    476s] (I)      Layer  8:      96318       691         0       29803      101330    (22.73%) 
[08/01 11:41:15    476s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:41:15    476s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:41:15    476s] (I)      Total:       2706173    515708       272       99811     2843611    ( 3.39%) 
[08/01 11:41:15    476s] (I)      
[08/01 11:41:15    476s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:41:15    476s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:41:15    476s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:41:15    476s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:41:15    476s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:41:15    476s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:41:15    476s] [NR-eGR]  metal2 ( 2)       184( 0.23%)         3( 0.00%)   ( 0.24%) 
[08/01 11:41:15    476s] [NR-eGR]  metal3 ( 3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:41:15    476s] [NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[08/01 11:41:15    476s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:41:15    476s] [NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:41:15    476s] [NR-eGR]  metal7 ( 7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:41:15    476s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:41:15    476s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:41:15    476s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:41:15    476s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:41:15    476s] [NR-eGR]        Total       232( 0.04%)         3( 0.00%)   ( 0.04%) 
[08/01 11:41:15    476s] [NR-eGR] 
[08/01 11:41:15    476s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3301.38 MB )
[08/01 11:41:15    476s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:41:15    476s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.533, REAL:0.554, MEM:3301.4M, EPOCH TIME: 1754073675.378094
[08/01 11:41:15    476s] OPERPROF: Starting HotSpotCal at level 1, MEM:3301.4M, EPOCH TIME: 1754073675.378119
[08/01 11:41:15    476s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:41:15    476s] Early Global Route congestion estimation runtime: 0.55 seconds, mem = 3301.4M
[08/01 11:41:15    476s] [hotspot] +------------+---------------+---------------+
[08/01 11:41:15    476s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:41:15    476s] [hotspot] +------------+---------------+---------------+
[08/01 11:41:15    476s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:41:15    476s] [hotspot] +------------+---------------+---------------+
[08/01 11:41:15    476s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:41:15    476s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:41:15    476s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3301.4M, EPOCH TIME: 1754073675.383497
[08/01 11:41:15    476s] 
[08/01 11:41:15    476s] === incrementalPlace Internal Loop 1 ===
[08/01 11:41:15    476s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/01 11:41:15    476s] OPERPROF: Starting IPInitSPData at level 1, MEM:3301.4M, EPOCH TIME: 1754073675.384062
[08/01 11:41:15    476s] Processing tracks to init pin-track alignment.
[08/01 11:41:15    476s] z: 2, totalTracks: 1
[08/01 11:41:15    476s] z: 4, totalTracks: 1
[08/01 11:41:15    476s] z: 6, totalTracks: 1
[08/01 11:41:15    476s] z: 8, totalTracks: 1
[08/01 11:41:15    476s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:41:15    476s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3301.4M, EPOCH TIME: 1754073675.403800
[08/01 11:41:15    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:15    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:41:15    476s] 
[08/01 11:41:15    476s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:41:15    476s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3301.4M, EPOCH TIME: 1754073675.414015
[08/01 11:41:15    476s] OPERPROF:   Starting post-place ADS at level 2, MEM:3301.4M, EPOCH TIME: 1754073675.414057
[08/01 11:41:15    476s] ADSU 0.702 -> 0.702. site 522424.000 -> 522310.000. GS 11.200
[08/01 11:41:15    476s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.061, REAL:0.061, MEM:3301.4M, EPOCH TIME: 1754073675.475108
[08/01 11:41:15    476s] OPERPROF:   Starting spMPad at level 2, MEM:3277.4M, EPOCH TIME: 1754073675.476433
[08/01 11:41:15    476s] OPERPROF:     Starting spContextMPad at level 3, MEM:3277.4M, EPOCH TIME: 1754073675.477334
[08/01 11:41:15    476s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3277.4M, EPOCH TIME: 1754073675.477364
[08/01 11:41:15    476s] OPERPROF:   Finished spMPad at level 2, CPU:0.007, REAL:0.008, MEM:3277.4M, EPOCH TIME: 1754073675.483954
[08/01 11:41:15    476s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3277.4M, EPOCH TIME: 1754073675.491549
[08/01 11:41:15    476s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.002, REAL:0.002, MEM:3277.4M, EPOCH TIME: 1754073675.493159
[08/01 11:41:15    476s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3277.4M, EPOCH TIME: 1754073675.494863
[08/01 11:41:15    476s] no activity file in design. spp won't run.
[08/01 11:41:15    476s] [spp] 0
[08/01 11:41:15    476s] [adp] 0:1:1:3
[08/01 11:41:15    476s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.008, REAL:0.008, MEM:3277.4M, EPOCH TIME: 1754073675.502659
[08/01 11:41:15    476s] SP #FI/SF FL/PI 0/0 46897/0
[08/01 11:41:15    476s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.121, REAL:0.122, MEM:3277.4M, EPOCH TIME: 1754073675.506080
[08/01 11:41:15    476s] PP off. flexM 0
[08/01 11:41:15    476s] OPERPROF: Starting CDPad at level 1, MEM:3283.5M, EPOCH TIME: 1754073675.525148
[08/01 11:41:15    476s] 3DP is on.
[08/01 11:41:15    476s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[08/01 11:41:15    476s] design sh 0.111. rd 0.200
[08/01 11:41:15    476s] design sh 0.111. rd 0.200
[08/01 11:41:15    476s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/01 11:41:15    476s] design sh 0.091. rd 0.200
[08/01 11:41:15    476s] CDPadU 0.904 -> 0.821. R=0.702, N=46897, GS=1.400
[08/01 11:41:15    476s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.242, MEM:3301.8M, EPOCH TIME: 1754073675.767121
[08/01 11:41:15    476s] OPERPROF: Starting InitSKP at level 1, MEM:3301.8M, EPOCH TIME: 1754073675.767187
[08/01 11:41:15    476s] no activity file in design. spp won't run.
[08/01 11:41:16    477s] no activity file in design. spp won't run.
[08/01 11:41:19    480s] OPERPROF: Finished InitSKP at level 1, CPU:3.840, REAL:3.850, MEM:3366.0M, EPOCH TIME: 1754073679.617529
[08/01 11:41:19    480s] *** Finished SKP initialization (cpu=0:00:03.9, real=0:00:04.0)***
[08/01 11:41:19    480s] NP #FI/FS/SF FL/PI: 0/0/0 46897/0
[08/01 11:41:19    480s] no activity file in design. spp won't run.
[08/01 11:41:19    480s] 
[08/01 11:41:19    480s] AB Est...
[08/01 11:41:19    480s] OPERPROF: Starting npPlace at level 1, MEM:3384.5M, EPOCH TIME: 1754073679.717793
[08/01 11:41:19    480s] OPERPROF: Finished npPlace at level 1, CPU:0.072, REAL:0.073, MEM:3460.4M, EPOCH TIME: 1754073679.790533
[08/01 11:41:19    480s] Iteration  4: Skipped, with CDP Off
[08/01 11:41:19    480s] 
[08/01 11:41:19    480s] AB Est...
[08/01 11:41:19    480s] OPERPROF: Starting npPlace at level 1, MEM:3460.4M, EPOCH TIME: 1754073679.891239
[08/01 11:41:19    480s] OPERPROF: Finished npPlace at level 1, CPU:0.066, REAL:0.067, MEM:3460.4M, EPOCH TIME: 1754073679.958097
[08/01 11:41:20    480s] Iteration  5: Skipped, with CDP Off
[08/01 11:41:20    480s] 
[08/01 11:41:20    480s] AB Est...
[08/01 11:41:20    480s] OPERPROF: Starting npPlace at level 1, MEM:3460.4M, EPOCH TIME: 1754073680.056817
[08/01 11:41:20    480s] OPERPROF: Finished npPlace at level 1, CPU:0.068, REAL:0.069, MEM:3460.4M, EPOCH TIME: 1754073680.125520
[08/01 11:41:20    480s] Iteration  6: Skipped, with CDP Off
[08/01 11:41:20    481s] OPERPROF: Starting npPlace at level 1, MEM:3460.4M, EPOCH TIME: 1754073680.342735
[08/01 11:41:34    495s] Iteration  7: Total net bbox = 3.920e+05 (2.14e+05 1.78e+05)
[08/01 11:41:34    495s]               Est.  stn bbox = 4.929e+05 (2.65e+05 2.28e+05)
[08/01 11:41:34    495s]               cpu = 0:00:14.1 real = 0:00:14.0 mem = 3581.4M
[08/01 11:41:34    495s] OPERPROF: Finished npPlace at level 1, CPU:14.183, REAL:14.406, MEM:3581.4M, EPOCH TIME: 1754073694.748821
[08/01 11:41:34    495s] no activity file in design. spp won't run.
[08/01 11:41:34    495s] NP #FI/FS/SF FL/PI: 0/0/0 46897/0
[08/01 11:41:34    495s] no activity file in design. spp won't run.
[08/01 11:41:35    495s] OPERPROF: Starting npPlace at level 1, MEM:3565.4M, EPOCH TIME: 1754073695.092440
[08/01 11:42:00    520s] Iteration  8: Total net bbox = 4.298e+05 (2.32e+05 1.98e+05)
[08/01 11:42:00    520s]               Est.  stn bbox = 5.375e+05 (2.87e+05 2.51e+05)
[08/01 11:42:00    520s]               cpu = 0:00:24.6 real = 0:00:25.0 mem = 3539.5M
[08/01 11:42:00    520s] OPERPROF: Finished npPlace at level 1, CPU:24.620, REAL:25.028, MEM:3539.5M, EPOCH TIME: 1754073720.120426
[08/01 11:42:00    520s] Legalizing MH Cells... 0 / 0 (level 6)
[08/01 11:42:00    520s] No instances found in the vector
[08/01 11:42:00    520s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3539.5M, DRC: 0)
[08/01 11:42:00    520s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:42:00    520s] no activity file in design. spp won't run.
[08/01 11:42:00    520s] NP #FI/FS/SF FL/PI: 0/0/0 46897/0
[08/01 11:42:00    520s] no activity file in design. spp won't run.
[08/01 11:42:00    520s] OPERPROF: Starting npPlace at level 1, MEM:3539.5M, EPOCH TIME: 1754073720.461462
[08/01 11:42:16    536s] Iteration  9: Total net bbox = 4.187e+05 (2.26e+05 1.93e+05)
[08/01 11:42:16    536s]               Est.  stn bbox = 5.254e+05 (2.80e+05 2.45e+05)
[08/01 11:42:16    536s]               cpu = 0:00:15.8 real = 0:00:16.0 mem = 3539.8M
[08/01 11:42:16    536s] OPERPROF: Finished npPlace at level 1, CPU:15.788, REAL:16.022, MEM:3539.8M, EPOCH TIME: 1754073736.483458
[08/01 11:42:16    536s] Legalizing MH Cells... 0 / 0 (level 7)
[08/01 11:42:16    536s] No instances found in the vector
[08/01 11:42:16    536s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3539.8M, DRC: 0)
[08/01 11:42:16    536s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:42:16    536s] no activity file in design. spp won't run.
[08/01 11:42:16    536s] NP #FI/FS/SF FL/PI: 0/0/0 46897/0
[08/01 11:42:16    536s] no activity file in design. spp won't run.
[08/01 11:42:16    536s] OPERPROF: Starting npPlace at level 1, MEM:3539.8M, EPOCH TIME: 1754073736.825907
[08/01 11:42:16    536s] Starting Early Global Route supply map. mem = 3557.0M
[08/01 11:42:16    536s] (I)      ==================== Layers =====================
[08/01 11:42:16    536s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:16    536s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:42:16    536s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:16    536s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:42:16    536s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:42:16    536s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:16    536s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:42:16    536s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:42:16    536s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:42:16    536s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:17    536s] Finished Early Global Route supply map. mem = 3573.5M
[08/01 11:42:37    557s] Iteration 10: Total net bbox = 4.466e+05 (2.40e+05 2.07e+05)
[08/01 11:42:37    557s]               Est.  stn bbox = 5.553e+05 (2.96e+05 2.60e+05)
[08/01 11:42:37    557s]               cpu = 0:00:20.6 real = 0:00:21.0 mem = 3557.0M
[08/01 11:42:37    557s] OPERPROF: Finished npPlace at level 1, CPU:20.613, REAL:20.790, MEM:3557.0M, EPOCH TIME: 1754073757.615938
[08/01 11:42:37    557s] Legalizing MH Cells... 0 / 0 (level 8)
[08/01 11:42:37    557s] No instances found in the vector
[08/01 11:42:37    557s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3557.0M, DRC: 0)
[08/01 11:42:37    557s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:42:37    557s] no activity file in design. spp won't run.
[08/01 11:42:37    557s] NP #FI/FS/SF FL/PI: 0/0/0 46897/0
[08/01 11:42:37    557s] no activity file in design. spp won't run.
[08/01 11:42:37    557s] OPERPROF: Starting npPlace at level 1, MEM:3557.0M, EPOCH TIME: 1754073757.948293
[08/01 11:42:37    557s] GP RA stats: MHOnly 0 nrInst 46897 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/01 11:42:47    567s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3578.3M, EPOCH TIME: 1754073767.774172
[08/01 11:42:47    567s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3578.3M, EPOCH TIME: 1754073767.774279
[08/01 11:42:47    567s] Iteration 11: Total net bbox = 4.393e+05 (2.36e+05 2.03e+05)
[08/01 11:42:47    567s]               Est.  stn bbox = 5.462e+05 (2.90e+05 2.56e+05)
[08/01 11:42:47    567s]               cpu = 0:00:09.6 real = 0:00:10.0 mem = 3576.3M
[08/01 11:42:47    567s] OPERPROF: Finished npPlace at level 1, CPU:9.677, REAL:9.834, MEM:3576.3M, EPOCH TIME: 1754073767.781967
[08/01 11:42:47    567s] Legalizing MH Cells... 0 / 0 (level 9)
[08/01 11:42:47    567s] No instances found in the vector
[08/01 11:42:47    567s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3560.3M, DRC: 0)
[08/01 11:42:47    567s] 0 (out of 0) MH cells were successfully legalized.
[08/01 11:42:47    567s] Move report: Timing Driven Placement moves 46897 insts, mean move: 5.12 um, max move: 86.72 um 
[08/01 11:42:47    567s] 	Max move on inst (FE_OCPC634_FE_OFN66_n14377): (176.13, 280.28) --> (103.38, 266.32)
[08/01 11:42:47    567s] no activity file in design. spp won't run.
[08/01 11:42:47    567s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3560.3M, EPOCH TIME: 1754073767.916413
[08/01 11:42:47    567s] Saved padding area to DB
[08/01 11:42:47    567s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3560.3M, EPOCH TIME: 1754073767.918126
[08/01 11:42:47    567s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.003, REAL:0.003, MEM:3560.3M, EPOCH TIME: 1754073767.921537
[08/01 11:42:47    567s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3560.3M, EPOCH TIME: 1754073767.925985
[08/01 11:42:47    567s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/01 11:42:47    567s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.008, REAL:0.008, MEM:3560.3M, EPOCH TIME: 1754073767.933813
[08/01 11:42:47    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:47    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:47    567s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3560.3M, EPOCH TIME: 1754073767.936860
[08/01 11:42:47    567s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3560.3M, EPOCH TIME: 1754073767.936920
[08/01 11:42:47    567s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.021, REAL:0.021, MEM:3560.3M, EPOCH TIME: 1754073767.937352
[08/01 11:42:47    567s] 
[08/01 11:42:47    567s] Finished Incremental Placement (cpu=0:01:31, real=0:01:32, mem=3560.3M)
[08/01 11:42:47    567s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 11:42:47    567s] Type 'man IMPSP-9025' for more detail.
[08/01 11:42:47    567s] CongRepair sets shifter mode to gplace
[08/01 11:42:47    567s] TDRefine: refinePlace mode is spiral
[08/01 11:42:47    567s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3560.3M, EPOCH TIME: 1754073767.941536
[08/01 11:42:47    567s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3560.3M, EPOCH TIME: 1754073767.941578
[08/01 11:42:47    567s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3560.3M, EPOCH TIME: 1754073767.941606
[08/01 11:42:47    567s] Processing tracks to init pin-track alignment.
[08/01 11:42:47    567s] z: 2, totalTracks: 1
[08/01 11:42:47    567s] z: 4, totalTracks: 1
[08/01 11:42:47    567s] z: 6, totalTracks: 1
[08/01 11:42:47    567s] z: 8, totalTracks: 1
[08/01 11:42:47    567s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:42:47    567s] All LLGs are deleted
[08/01 11:42:47    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:47    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:47    567s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3560.3M, EPOCH TIME: 1754073767.952831
[08/01 11:42:47    567s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3560.3M, EPOCH TIME: 1754073767.952879
[08/01 11:42:47    567s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3560.3M, EPOCH TIME: 1754073767.960249
[08/01 11:42:47    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:47    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:47    567s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3560.3M, EPOCH TIME: 1754073767.961015
[08/01 11:42:47    567s] Max number of tech site patterns supported in site array is 256.
[08/01 11:42:47    567s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:42:47    567s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3560.3M, EPOCH TIME: 1754073767.964835
[08/01 11:42:47    567s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:42:47    567s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:42:47    567s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.008, REAL:0.008, MEM:3560.3M, EPOCH TIME: 1754073767.973268
[08/01 11:42:47    567s] Fast DP-INIT is on for default
[08/01 11:42:47    567s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:42:47    567s] Atter site array init, number of instance map data is 0.
[08/01 11:42:47    567s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.017, REAL:0.018, MEM:3560.3M, EPOCH TIME: 1754073767.978646
[08/01 11:42:47    567s] 
[08/01 11:42:47    567s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:42:47    567s] OPERPROF:         Starting CMU at level 5, MEM:3560.3M, EPOCH TIME: 1754073767.981881
[08/01 11:42:47    567s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3560.3M, EPOCH TIME: 1754073767.983165
[08/01 11:42:47    567s] 
[08/01 11:42:47    567s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:42:47    567s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.025, MEM:3560.3M, EPOCH TIME: 1754073767.985650
[08/01 11:42:47    567s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3560.3M, EPOCH TIME: 1754073767.985682
[08/01 11:42:47    567s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3560.3M, EPOCH TIME: 1754073767.986035
[08/01 11:42:47    567s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3560.3MB).
[08/01 11:42:47    567s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.047, REAL:0.048, MEM:3560.3M, EPOCH TIME: 1754073767.989559
[08/01 11:42:47    567s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.048, REAL:0.048, MEM:3560.3M, EPOCH TIME: 1754073767.989575
[08/01 11:42:47    567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.6
[08/01 11:42:47    567s] OPERPROF:   Starting RefinePlace at level 2, MEM:3560.3M, EPOCH TIME: 1754073767.989607
[08/01 11:42:47    567s] *** Starting place_detail (0:09:27 mem=3560.3M) ***
[08/01 11:42:48    567s] 
[08/01 11:42:48    567s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:42:48    567s] Total net bbox length = 5.651e+05 (3.010e+05 2.640e+05) (ext = 9.635e+04)
[08/01 11:42:48    567s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:42:48    567s] (I)      Default pattern map key = top_default.
[08/01 11:42:48    567s] (I)      Default pattern map key = top_default.
[08/01 11:42:48    567s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3560.3M, EPOCH TIME: 1754073768.026908
[08/01 11:42:48    567s] Starting refinePlace ...
[08/01 11:42:48    567s] (I)      Default pattern map key = top_default.
[08/01 11:42:48    567s] (I)      Default pattern map key = top_default.
[08/01 11:42:48    567s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3560.3M, EPOCH TIME: 1754073768.075859
[08/01 11:42:48    567s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:42:48    567s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3560.3M, EPOCH TIME: 1754073768.075916
[08/01 11:42:48    567s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3560.3M, EPOCH TIME: 1754073768.076346
[08/01 11:42:48    567s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3560.3M, EPOCH TIME: 1754073768.076362
[08/01 11:42:48    567s] DDP markSite nrRow 266 nrJob 266
[08/01 11:42:48    567s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3560.3M, EPOCH TIME: 1754073768.077054
[08/01 11:42:48    567s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3560.3M, EPOCH TIME: 1754073768.077071
[08/01 11:42:48    567s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 11:42:48    567s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3560.3M, EPOCH TIME: 1754073768.090947
[08/01 11:42:48    567s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3560.3M, EPOCH TIME: 1754073768.090986
[08/01 11:42:48    567s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.004, REAL:0.004, MEM:3560.3M, EPOCH TIME: 1754073768.094757
[08/01 11:42:48    567s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:42:48    567s]  ** Cut row section real time 0:00:00.0.
[08/01 11:42:48    567s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.004, REAL:0.004, MEM:3560.3M, EPOCH TIME: 1754073768.094830
[08/01 11:42:48    568s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:42:48    568s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3560.3MB) @(0:09:28 - 0:09:28).
[08/01 11:42:48    568s] Move report: preRPlace moves 46895 insts, mean move: 0.10 um, max move: 2.24 um 
[08/01 11:42:48    568s] 	Max move on inst (U52040): (74.13, 289.30) --> (73.91, 287.28)
[08/01 11:42:48    568s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[08/01 11:42:48    568s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:42:48    568s] Placement tweakage begins.
[08/01 11:42:48    568s] wire length = 5.894e+05
[08/01 11:42:50    569s] wire length = 5.480e+05
[08/01 11:42:50    569s] Placement tweakage ends.
[08/01 11:42:50    569s] Move report: tweak moves 6811 insts, mean move: 1.37 um, max move: 13.30 um 
[08/01 11:42:50    569s] 	Max move on inst (U26632): (152.38, 269.08) --> (165.68, 269.08)
[08/01 11:42:50    569s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=3583.6MB) @(0:09:28 - 0:09:30).
[08/01 11:42:50    569s] 
[08/01 11:42:50    569s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:42:50    570s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:42:50    570s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:42:50    570s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:42:50    570s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:42:50    570s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:42:50    570s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3551.6MB) @(0:09:30 - 0:09:30).
[08/01 11:42:50    570s] Move report: Detail placement moves 46895 insts, mean move: 0.28 um, max move: 13.41 um 
[08/01 11:42:50    570s] 	Max move on inst (U26632): (152.40, 269.20) --> (165.68, 269.08)
[08/01 11:42:50    570s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3551.6MB
[08/01 11:42:50    570s] Statistics of distance of Instance movement in refine placement:
[08/01 11:42:50    570s]   maximum (X+Y) =        13.41 um
[08/01 11:42:50    570s]   inst (U26632) with max move: (152.396, 269.201) -> (165.68, 269.08)
[08/01 11:42:50    570s]   mean    (X+Y) =         0.28 um
[08/01 11:42:50    570s] Total instances flipped for legalization: 1
[08/01 11:42:50    570s] Summary Report:
[08/01 11:42:50    570s] Instances move: 46895 (out of 46897 movable)
[08/01 11:42:50    570s] Instances flipped: 1
[08/01 11:42:50    570s] Mean displacement: 0.28 um
[08/01 11:42:50    570s] Total instances moved : 46895
[08/01 11:42:50    570s] Max displacement: 13.41 um (Instance: U26632) (152.396, 269.201) -> (165.68, 269.08)
[08/01 11:42:50    570s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/01 11:42:50    570s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.875, REAL:2.883, MEM:3551.6M, EPOCH TIME: 1754073770.909587
[08/01 11:42:50    570s] Total net bbox length = 5.263e+05 (2.647e+05 2.615e+05) (ext = 9.582e+04)
[08/01 11:42:50    570s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3551.6MB
[08/01 11:42:50    570s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=3551.6MB) @(0:09:27 - 0:09:30).
[08/01 11:42:50    570s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.6
[08/01 11:42:50    570s] *** Finished place_detail (0:09:30 mem=3551.6M) ***
[08/01 11:42:50    570s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.924, REAL:2.931, MEM:3551.6M, EPOCH TIME: 1754073770.920656
[08/01 11:42:50    570s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3551.6M, EPOCH TIME: 1754073770.920677
[08/01 11:42:50    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46897).
[08/01 11:42:50    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:51    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:51    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:51    570s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.118, REAL:0.118, MEM:3433.6M, EPOCH TIME: 1754073771.039055
[08/01 11:42:51    570s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.089, REAL:3.098, MEM:3433.6M, EPOCH TIME: 1754073771.039122
[08/01 11:42:51    570s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3433.6M, EPOCH TIME: 1754073771.039670
[08/01 11:42:51    570s] Starting Early Global Route congestion estimation: mem = 3433.6M
[08/01 11:42:51    570s] (I)      ==================== Layers =====================
[08/01 11:42:51    570s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:51    570s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:42:51    570s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:51    570s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:42:51    570s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:42:51    570s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:51    570s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:42:51    570s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:42:51    570s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:42:51    570s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:42:51    570s] (I)      Started Import and model ( Curr Mem: 3433.62 MB )
[08/01 11:42:51    570s] (I)      Default pattern map key = top_default.
[08/01 11:42:51    570s] (I)      == Non-default Options ==
[08/01 11:42:51    570s] (I)      Maximum routing layer                              : 10
[08/01 11:42:51    570s] (I)      Number of threads                                  : 1
[08/01 11:42:51    570s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:42:51    570s] (I)      Method to set GCell size                           : row
[08/01 11:42:51    570s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:42:51    570s] (I)      Use row-based GCell size
[08/01 11:42:51    570s] (I)      Use row-based GCell align
[08/01 11:42:51    570s] (I)      layer 0 area = 0
[08/01 11:42:51    570s] (I)      layer 1 area = 0
[08/01 11:42:51    570s] (I)      layer 2 area = 0
[08/01 11:42:51    570s] (I)      layer 3 area = 0
[08/01 11:42:51    570s] (I)      layer 4 area = 0
[08/01 11:42:51    570s] (I)      layer 5 area = 0
[08/01 11:42:51    570s] (I)      layer 6 area = 0
[08/01 11:42:51    570s] (I)      layer 7 area = 0
[08/01 11:42:51    570s] (I)      layer 8 area = 0
[08/01 11:42:51    570s] (I)      layer 9 area = 0
[08/01 11:42:51    570s] (I)      GCell unit size   : 2800
[08/01 11:42:51    570s] (I)      GCell multiplier  : 1
[08/01 11:42:51    570s] (I)      GCell row height  : 2800
[08/01 11:42:51    570s] (I)      Actual row height : 2800
[08/01 11:42:51    570s] (I)      GCell align ref   : 20140 20160
[08/01 11:42:51    570s] [NR-eGR] Track table information for default rule: 
[08/01 11:42:51    570s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:42:51    570s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:42:51    570s] (I)      ============== Default via ===============
[08/01 11:42:51    570s] (I)      +---+------------------+-----------------+
[08/01 11:42:51    570s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:42:51    570s] (I)      +---+------------------+-----------------+
[08/01 11:42:51    570s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:42:51    570s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:42:51    570s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:42:51    570s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:42:51    570s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:42:51    570s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:42:51    570s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:42:51    570s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:42:51    570s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:42:51    570s] (I)      +---+------------------+-----------------+
[08/01 11:42:51    570s] [NR-eGR] Read 81886 PG shapes
[08/01 11:42:51    570s] [NR-eGR] Read 0 clock shapes
[08/01 11:42:51    570s] [NR-eGR] Read 0 other shapes
[08/01 11:42:51    570s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:42:51    570s] [NR-eGR] #Instance Blockages : 0
[08/01 11:42:51    570s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:42:51    570s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:42:51    570s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:42:51    570s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:42:51    570s] [NR-eGR] #Other Blockages    : 0
[08/01 11:42:51    570s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:42:51    570s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:42:51    570s] [NR-eGR] Read 57268 nets ( ignored 0 )
[08/01 11:42:51    570s] (I)      early_global_route_priority property id does not exist.
[08/01 11:42:51    570s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:42:51    570s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:42:51    570s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:42:51    570s] (I)      Number of ignored nets                =      0
[08/01 11:42:51    570s] (I)      Number of connected nets              =      0
[08/01 11:42:51    570s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:42:51    570s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:42:51    570s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:42:51    570s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:42:51    570s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:42:51    570s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:42:51    570s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:42:51    570s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:42:51    570s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:42:51    570s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:42:51    570s] (I)      Ndr track 0 does not exist
[08/01 11:42:51    570s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:42:51    570s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:42:51    570s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:42:51    570s] (I)      Site width          :   380  (dbu)
[08/01 11:42:51    570s] (I)      Row height          :  2800  (dbu)
[08/01 11:42:51    570s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:42:51    570s] (I)      GCell width         :  2800  (dbu)
[08/01 11:42:51    570s] (I)      GCell height        :  2800  (dbu)
[08/01 11:42:51    570s] (I)      Grid                :   281   281    10
[08/01 11:42:51    570s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:42:51    570s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:42:51    570s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:42:51    570s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:42:51    570s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:42:51    570s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:42:51    570s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:42:51    570s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:42:51    570s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:42:51    570s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:42:51    570s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:42:51    570s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:42:51    570s] (I)      --------------------------------------------------------
[08/01 11:42:51    570s] 
[08/01 11:42:51    570s] [NR-eGR] ============ Routing rule table ============
[08/01 11:42:51    570s] [NR-eGR] Rule id: 0  Nets: 57268
[08/01 11:42:51    570s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:42:51    570s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:42:51    570s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:42:51    570s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:42:51    570s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:42:51    570s] [NR-eGR] ========================================
[08/01 11:42:51    570s] [NR-eGR] 
[08/01 11:42:51    570s] (I)      =============== Blocked Tracks ===============
[08/01 11:42:51    570s] (I)      +-------+---------+----------+---------------+
[08/01 11:42:51    570s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:42:51    570s] (I)      +-------+---------+----------+---------------+
[08/01 11:42:51    570s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:42:51    570s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:42:51    570s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:42:51    570s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:42:51    570s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:42:51    570s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:42:51    570s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:42:51    570s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:42:51    570s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:42:51    570s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:42:51    570s] (I)      +-------+---------+----------+---------------+
[08/01 11:42:51    570s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 3464.00 MB )
[08/01 11:42:51    570s] (I)      Reset routing kernel
[08/01 11:42:51    570s] (I)      Started Global Routing ( Curr Mem: 3464.00 MB )
[08/01 11:42:51    570s] (I)      totalPins=190085  totalGlobalPin=180675 (95.05%)
[08/01 11:42:51    570s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:42:51    570s] (I)      
[08/01 11:42:51    570s] (I)      ============  Phase 1a Route ============
[08/01 11:42:51    570s] [NR-eGR] Layer group 1: route 57268 net(s) in layer range [2, 10]
[08/01 11:42:51    570s] (I)      Usage: 378053 = (193492 H, 184561 V) = (15.01% H, 13.10% V) = (2.709e+05um H, 2.584e+05um V)
[08/01 11:42:51    570s] (I)      
[08/01 11:42:51    570s] (I)      ============  Phase 1b Route ============
[08/01 11:42:51    570s] (I)      Usage: 378053 = (193492 H, 184561 V) = (15.01% H, 13.10% V) = (2.709e+05um H, 2.584e+05um V)
[08/01 11:42:51    570s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.292742e+05um
[08/01 11:42:51    570s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[08/01 11:42:51    570s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:42:51    570s] (I)      
[08/01 11:42:51    570s] (I)      ============  Phase 1c Route ============
[08/01 11:42:51    570s] (I)      Usage: 378053 = (193492 H, 184561 V) = (15.01% H, 13.10% V) = (2.709e+05um H, 2.584e+05um V)
[08/01 11:42:51    570s] (I)      
[08/01 11:42:51    570s] (I)      ============  Phase 1d Route ============
[08/01 11:42:51    570s] (I)      Usage: 378053 = (193492 H, 184561 V) = (15.01% H, 13.10% V) = (2.709e+05um H, 2.584e+05um V)
[08/01 11:42:51    570s] (I)      
[08/01 11:42:51    570s] (I)      ============  Phase 1e Route ============
[08/01 11:42:51    570s] (I)      Usage: 378053 = (193492 H, 184561 V) = (15.01% H, 13.10% V) = (2.709e+05um H, 2.584e+05um V)
[08/01 11:42:51    570s] (I)      
[08/01 11:42:51    570s] (I)      ============  Phase 1l Route ============
[08/01 11:42:51    570s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.292742e+05um
[08/01 11:42:51    571s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:42:51    571s] (I)      Layer  2:     548601    171752       166           0      579747    ( 0.00%) 
[08/01 11:42:51    571s] (I)      Layer  3:     766621    198306         3           0      786800    ( 0.00%) 
[08/01 11:42:51    571s] (I)      Layer  4:     368097     85383        22           0      393400    ( 0.00%) 
[08/01 11:42:51    571s] (I)      Layer  5:     372635     28221         1           0      393400    ( 0.00%) 
[08/01 11:42:51    571s] (I)      Layer  6:     359227     28367         8           0      393400    ( 0.00%) 
[08/01 11:42:51    571s] (I)      Layer  7:     107890       513         5       11407      119727    ( 8.70%) 
[08/01 11:42:51    571s] (I)      Layer  8:      96318       847         0       29803      101330    (22.73%) 
[08/01 11:42:51    571s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:42:51    571s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:42:51    571s] (I)      Total:       2706173    513389       205       99811     2843611    ( 3.39%) 
[08/01 11:42:51    571s] (I)      
[08/01 11:42:51    571s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:42:51    571s] [NR-eGR]                        OverCon            
[08/01 11:42:51    571s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:42:51    571s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 11:42:51    571s] [NR-eGR] ----------------------------------------------
[08/01 11:42:51    571s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:42:51    571s] [NR-eGR]  metal2 ( 2)       144( 0.18%)   ( 0.18%) 
[08/01 11:42:51    571s] [NR-eGR]  metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[08/01 11:42:51    571s] [NR-eGR]  metal4 ( 4)        19( 0.02%)   ( 0.02%) 
[08/01 11:42:51    571s] [NR-eGR]  metal5 ( 5)         1( 0.00%)   ( 0.00%) 
[08/01 11:42:51    571s] [NR-eGR]  metal6 ( 6)         8( 0.01%)   ( 0.01%) 
[08/01 11:42:51    571s] [NR-eGR]  metal7 ( 7)         5( 0.01%)   ( 0.01%) 
[08/01 11:42:51    571s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:42:51    571s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:42:51    571s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:42:51    571s] [NR-eGR] ----------------------------------------------
[08/01 11:42:51    571s] [NR-eGR]        Total       180( 0.03%)   ( 0.03%) 
[08/01 11:42:51    571s] [NR-eGR] 
[08/01 11:42:51    571s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3472.00 MB )
[08/01 11:42:51    571s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:42:51    571s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:42:51    571s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 3472.0M
[08/01 11:42:51    571s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.551, REAL:0.567, MEM:3472.0M, EPOCH TIME: 1754073771.606757
[08/01 11:42:51    571s] OPERPROF: Starting HotSpotCal at level 1, MEM:3472.0M, EPOCH TIME: 1754073771.606789
[08/01 11:42:51    571s] [hotspot] +------------+---------------+---------------+
[08/01 11:42:51    571s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:42:51    571s] [hotspot] +------------+---------------+---------------+
[08/01 11:42:51    571s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:42:51    571s] [hotspot] +------------+---------------+---------------+
[08/01 11:42:51    571s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:42:51    571s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:42:51    571s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.006, MEM:3488.0M, EPOCH TIME: 1754073771.612296
[08/01 11:42:51    571s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3488.0M, EPOCH TIME: 1754073771.614662
[08/01 11:42:51    571s] Starting Early Global Route wiring: mem = 3488.0M
[08/01 11:42:51    571s] (I)      ============= Track Assignment ============
[08/01 11:42:51    571s] (I)      Started Track Assignment (1T) ( Curr Mem: 3488.00 MB )
[08/01 11:42:51    571s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:42:51    571s] (I)      Run Multi-thread track assignment
[08/01 11:42:52    571s] (I)      Finished Track Assignment (1T) ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 3488.00 MB )
[08/01 11:42:52    571s] (I)      Started Export ( Curr Mem: 3488.00 MB )
[08/01 11:42:52    571s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:42:52    571s] [NR-eGR] -------------------------------------
[08/01 11:42:52    571s] [NR-eGR]  metal1   (1H)             0  190085 
[08/01 11:42:52    571s] [NR-eGR]  metal2   (2V)        140837  235157 
[08/01 11:42:52    571s] [NR-eGR]  metal3   (3H)        246110   75497 
[08/01 11:42:52    571s] [NR-eGR]  metal4   (4V)        110563    8926 
[08/01 11:42:52    571s] [NR-eGR]  metal5   (5H)         36092    7105 
[08/01 11:42:52    571s] [NR-eGR]  metal6   (6V)         39983     204 
[08/01 11:42:52    571s] [NR-eGR]  metal7   (7H)           638     133 
[08/01 11:42:52    571s] [NR-eGR]  metal8   (8V)          1199       6 
[08/01 11:42:52    571s] [NR-eGR]  metal9   (9H)             3       0 
[08/01 11:42:52    571s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:42:52    571s] [NR-eGR] -------------------------------------
[08/01 11:42:52    571s] [NR-eGR]           Total       575426  517113 
[08/01 11:42:52    571s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:42:52    571s] [NR-eGR] Total half perimeter of net bounding box: 526277um
[08/01 11:42:52    571s] [NR-eGR] Total length: 575426um, number of vias: 517113
[08/01 11:42:52    571s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:42:52    571s] [NR-eGR] Total eGR-routed clock nets wire length: 17665um, number of vias: 17155
[08/01 11:42:52    571s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:42:52    571s] (I)      Finished Export ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3488.00 MB )
[08/01 11:42:52    571s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.791, REAL:0.793, MEM:3488.0M, EPOCH TIME: 1754073772.407853
[08/01 11:42:52    571s] Early Global Route wiring runtime: 0.79 seconds, mem = 3488.0M
[08/01 11:42:52    571s] SKP cleared!
[08/01 11:42:52    571s] 0 delay mode for cte disabled.
[08/01 11:42:52    571s] 
[08/01 11:42:52    571s] *** Finished incrementalPlace (cpu=0:01:37, real=0:01:38)***
[08/01 11:42:52    571s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3488.0M, EPOCH TIME: 1754073772.439119
[08/01 11:42:52    571s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:52    571s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:52    571s] All LLGs are deleted
[08/01 11:42:52    571s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:52    571s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:42:52    571s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3488.0M, EPOCH TIME: 1754073772.439198
[08/01 11:42:52    571s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3488.0M, EPOCH TIME: 1754073772.439225
[08/01 11:42:52    571s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3265.0M, EPOCH TIME: 1754073772.444828
[08/01 11:42:52    571s] Start to check current routing status for nets...
[08/01 11:42:52    572s] All nets are already routed correctly.
[08/01 11:42:52    572s] End to check current routing status for nets (mem=3265.0M)
[08/01 11:42:52    572s] Extraction called for design 'top' of instances=46897 and nets=57522 using extraction engine 'pre_route' .
[08/01 11:42:52    572s] pre_route RC Extraction called for design top.
[08/01 11:42:52    572s] RC Extraction called in multi-corner(1) mode.
[08/01 11:42:52    572s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:42:52    572s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:42:52    572s] RCMode: PreRoute
[08/01 11:42:52    572s]       RC Corner Indexes            0   
[08/01 11:42:52    572s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:42:52    572s] Resistance Scaling Factor    : 1.00000 
[08/01 11:42:52    572s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:42:52    572s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:42:52    572s] Shrink Factor                : 1.00000
[08/01 11:42:52    572s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:42:52    572s] 
[08/01 11:42:52    572s] Trim Metal Layers:
[08/01 11:42:52    572s] LayerId::1 widthSet size::1
[08/01 11:42:52    572s] LayerId::2 widthSet size::1
[08/01 11:42:52    572s] LayerId::3 widthSet size::1
[08/01 11:42:52    572s] LayerId::4 widthSet size::1
[08/01 11:42:52    572s] LayerId::5 widthSet size::1
[08/01 11:42:52    572s] LayerId::6 widthSet size::1
[08/01 11:42:52    572s] LayerId::7 widthSet size::1
[08/01 11:42:52    572s] LayerId::8 widthSet size::1
[08/01 11:42:52    572s] LayerId::9 widthSet size::1
[08/01 11:42:52    572s] LayerId::10 widthSet size::1
[08/01 11:42:52    572s] eee: pegSigSF::1.070000
[08/01 11:42:52    572s] Updating RC grid for preRoute extraction ...
[08/01 11:42:52    572s] Initializing multi-corner resistance tables ...
[08/01 11:42:52    572s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:42:52    572s] eee: l::2 avDens::0.175033 usedTrk::10059.819645 availTrk::57473.684211 sigTrk::10059.819645
[08/01 11:42:52    572s] eee: l::3 avDens::0.225375 usedTrk::17579.273571 availTrk::78000.000000 sigTrk::17579.273571
[08/01 11:42:52    572s] eee: l::4 avDens::0.202496 usedTrk::7897.354282 availTrk::39000.000000 sigTrk::7897.354282
[08/01 11:42:52    572s] eee: l::5 avDens::0.071118 usedTrk::2578.021070 availTrk::36250.000000 sigTrk::2578.021070
[08/01 11:42:52    572s] eee: l::6 avDens::0.081832 usedTrk::2855.952498 availTrk::34900.000000 sigTrk::2855.952498
[08/01 11:42:52    572s] eee: l::7 avDens::0.019542 usedTrk::45.597143 availTrk::2333.333333 sigTrk::45.597143
[08/01 11:42:52    572s] eee: l::8 avDens::0.045082 usedTrk::85.656428 availTrk::1900.000000 sigTrk::85.656428
[08/01 11:42:52    572s] eee: l::9 avDens::0.212682 usedTrk::109.797143 availTrk::516.250000 sigTrk::109.797143
[08/01 11:42:52    572s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:42:52    572s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:42:52    572s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252699 uaWl=0.989426 uaWlH=0.317274 aWlH=0.010272 lMod=0 pMax=0.857300 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.368013 siPrev=0 viaL=0.000000 crit=0.019175 shortMod=0.095877 fMod=0.004794 
[08/01 11:42:52    572s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3265.000M)
[08/01 11:42:53    573s] Compute RC Scale Done ...
[08/01 11:42:53    573s] **opt_design ... cpu = 0:01:59, real = 0:02:00, mem = 2438.1M, totSessionCpu=0:09:33 **
[08/01 11:42:53    573s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:42:53    573s] #################################################################################
[08/01 11:42:53    573s] # Design Stage: PreRoute
[08/01 11:42:53    573s] # Design Name: top
[08/01 11:42:53    573s] # Design Mode: 45nm
[08/01 11:42:53    573s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:42:53    573s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:42:53    573s] # Signoff Settings: SI Off 
[08/01 11:42:53    573s] #################################################################################
[08/01 11:42:54    574s] Calculate delays in BcWc mode...
[08/01 11:42:54    574s] Topological Sorting (REAL = 0:00:00.0, MEM = 3273.1M, InitMEM = 3273.1M)
[08/01 11:42:54    574s] Start delay calculation (fullDC) (1 T). (MEM=3273.12)
[08/01 11:42:55    574s] End AAE Lib Interpolated Model. (MEM=3284.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:42:59    579s] Total number of fetched objects 60047
[08/01 11:42:59    579s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:42:59    579s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:42:59    579s] End delay calculation. (MEM=3312.85 CPU=0:00:04.0 REAL=0:00:04.0)
[08/01 11:42:59    579s] End delay calculation (fullDC). (MEM=3312.85 CPU=0:00:05.0 REAL=0:00:05.0)
[08/01 11:42:59    579s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 3312.9M) ***
[08/01 11:43:00    580s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:01:45.1/0:01:46.4 (1.0), totSession cpu/real = 0:09:40.1/0:47:53.9 (0.2), mem = 3312.9M
[08/01 11:43:00    580s] 
[08/01 11:43:00    580s] =============================================================================================
[08/01 11:43:00    580s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.18-s099_1
[08/01 11:43:00    580s] =============================================================================================
[08/01 11:43:00    580s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:43:00    580s] ---------------------------------------------------------------------------------------------
[08/01 11:43:00    580s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:00    580s] [ ExtractRC              ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:00    580s] [ TimingUpdate           ]      4   0:00:01.9  (   1.8 % )     0:00:01.9 /  0:00:01.9    1.0
[08/01 11:43:00    580s] [ FullDelayCalc          ]      1   0:00:06.1  (   5.8 % )     0:00:06.1 /  0:00:06.1    1.0
[08/01 11:43:00    580s] [ MISC                   ]          0:01:38.1  (  92.2 % )     0:01:38.1 /  0:01:36.8    1.0
[08/01 11:43:00    580s] ---------------------------------------------------------------------------------------------
[08/01 11:43:00    580s]  IncrReplace #1 TOTAL               0:01:46.4  ( 100.0 % )     0:01:46.4 /  0:01:45.1    1.0
[08/01 11:43:00    580s] ---------------------------------------------------------------------------------------------
[08/01 11:43:00    580s] 
[08/01 11:43:01    581s] *** Timing NOT met, worst failing slack is -0.018
[08/01 11:43:01    581s] *** Check timing (0:00:00.0)
[08/01 11:43:01    581s] Deleting Lib Analyzer.
[08/01 11:43:01    581s] Begin: GigaOpt Optimization in WNS mode
[08/01 11:43:01    581s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 11:43:01    581s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 11:43:02    581s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:43:02    581s] *** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:41.4/0:47:55.3 (0.2), mem = 3328.9M
[08/01 11:43:02    581s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.14
[08/01 11:43:02    581s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:43:02    581s] ### Creating PhyDesignMc. totSessionCpu=0:09:41 mem=3328.9M
[08/01 11:43:02    581s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:43:02    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:3328.9M, EPOCH TIME: 1754073782.014126
[08/01 11:43:02    581s] Processing tracks to init pin-track alignment.
[08/01 11:43:02    581s] z: 2, totalTracks: 1
[08/01 11:43:02    581s] z: 4, totalTracks: 1
[08/01 11:43:02    581s] z: 6, totalTracks: 1
[08/01 11:43:02    581s] z: 8, totalTracks: 1
[08/01 11:43:02    581s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:43:02    581s] All LLGs are deleted
[08/01 11:43:02    581s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:02    581s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:02    581s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3328.9M, EPOCH TIME: 1754073782.025442
[08/01 11:43:02    581s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3328.9M, EPOCH TIME: 1754073782.025495
[08/01 11:43:02    581s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3328.9M, EPOCH TIME: 1754073782.032635
[08/01 11:43:02    581s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:02    581s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:02    581s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3328.9M, EPOCH TIME: 1754073782.033362
[08/01 11:43:02    581s] Max number of tech site patterns supported in site array is 256.
[08/01 11:43:02    581s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:43:02    581s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3328.9M, EPOCH TIME: 1754073782.037065
[08/01 11:43:02    581s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:43:02    581s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:43:02    581s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3328.9M, EPOCH TIME: 1754073782.048120
[08/01 11:43:02    581s] Fast DP-INIT is on for default
[08/01 11:43:02    581s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:43:02    581s] Atter site array init, number of instance map data is 0.
[08/01 11:43:02    581s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.021, MEM:3328.9M, EPOCH TIME: 1754073782.054827
[08/01 11:43:02    581s] 
[08/01 11:43:02    581s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:02    581s] OPERPROF:     Starting CMU at level 3, MEM:3328.9M, EPOCH TIME: 1754073782.058166
[08/01 11:43:02    581s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3328.9M, EPOCH TIME: 1754073782.059382
[08/01 11:43:02    581s] 
[08/01 11:43:02    581s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:43:02    581s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.029, MEM:3328.9M, EPOCH TIME: 1754073782.061888
[08/01 11:43:02    581s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3328.9M, EPOCH TIME: 1754073782.061920
[08/01 11:43:02    581s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3328.9M, EPOCH TIME: 1754073782.062286
[08/01 11:43:02    581s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3328.9MB).
[08/01 11:43:02    581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.052, MEM:3328.9M, EPOCH TIME: 1754073782.065711
[08/01 11:43:02    581s] TotalInstCnt at PhyDesignMc Initialization: 46897
[08/01 11:43:02    581s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:42 mem=3328.9M
[08/01 11:43:02    581s] ### Creating RouteCongInterface, started
[08/01 11:43:02    581s] 
[08/01 11:43:02    581s] Creating Lib Analyzer ...
[08/01 11:43:02    581s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:43:02    581s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:43:02    581s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:43:02    581s] 
[08/01 11:43:02    581s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:43:02    581s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:42 mem=3328.9M
[08/01 11:43:02    581s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:42 mem=3328.9M
[08/01 11:43:02    581s] Creating Lib Analyzer, finished. 
[08/01 11:43:02    581s] 
[08/01 11:43:02    581s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/01 11:43:02    581s] 
[08/01 11:43:02    581s] #optDebug: {0, 1.000}
[08/01 11:43:02    581s] ### Creating RouteCongInterface, finished
[08/01 11:43:02    581s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:43:02    581s] ### Creating LA Mngr. totSessionCpu=0:09:42 mem=3328.9M
[08/01 11:43:02    581s] ### Creating LA Mngr, finished. totSessionCpu=0:09:42 mem=3328.9M
[08/01 11:43:02    582s] *info: 1 clock net excluded
[08/01 11:43:02    582s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2496899.2
[08/01 11:43:03    583s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/01 11:43:04    584s] ** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.608 Density 70.20
[08/01 11:43:04    584s] Optimizer WNS Pass 0
[08/01 11:43:04    584s] OptDebug: Start of Optimizer WNS Pass 0:
[08/01 11:43:04    584s] +----------+------+------+
[08/01 11:43:04    584s] |Path Group|   WNS|   TNS|
[08/01 11:43:04    584s] +----------+------+------+
[08/01 11:43:04    584s] |default   | 0.719| 0.000|
[08/01 11:43:04    584s] |reg2reg   |-0.018|-0.608|
[08/01 11:43:04    584s] |HEPG      |-0.018|-0.608|
[08/01 11:43:04    584s] |All Paths |-0.018|-0.608|
[08/01 11:43:04    584s] +----------+------+------+
[08/01 11:43:04    584s] 
[08/01 11:43:04    584s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3363.9M, EPOCH TIME: 1754073784.660737
[08/01 11:43:04    584s] Found 0 hard placement blockage before merging.
[08/01 11:43:04    584s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3363.9M, EPOCH TIME: 1754073784.661267
[08/01 11:43:04    584s] Active Path Group: reg2reg  
[08/01 11:43:04    584s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:43:04    584s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:43:04    584s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:43:04    584s] |  -0.018|   -0.018|  -0.608|   -0.608|   70.20%|   0:00:00.0| 3363.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]108/D   |
[08/01 11:43:05    585s] |   0.000|    0.000|   0.000|    0.000|   70.21%|   0:00:01.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]129/D  |
[08/01 11:43:06    585s] |   0.004|    0.004|   0.000|    0.000|   70.22%|   0:00:01.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]159/D  |
[08/01 11:43:07    586s] |   0.009|    0.009|   0.000|    0.000|   70.25%|   0:00:01.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]114/D  |
[08/01 11:43:07    586s] |   0.009|    0.009|   0.000|    0.000|   70.25%|   0:00:00.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]114/D  |
[08/01 11:43:07    586s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:43:07    586s] 
[08/01 11:43:07    586s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=3537.1M) ***
[08/01 11:43:07    586s] 
[08/01 11:43:07    586s] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=3537.1M) ***
[08/01 11:43:07    586s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:43:07    586s] OptDebug: End of Optimizer WNS Pass 0:
[08/01 11:43:07    586s] +----------+-----+-----+
[08/01 11:43:07    586s] |Path Group|  WNS|  TNS|
[08/01 11:43:07    586s] +----------+-----+-----+
[08/01 11:43:07    586s] |default   |0.719|0.000|
[08/01 11:43:07    586s] |reg2reg   |0.009|0.000|
[08/01 11:43:07    586s] |HEPG      |0.009|0.000|
[08/01 11:43:07    586s] |All Paths |0.009|0.000|
[08/01 11:43:07    586s] +----------+-----+-----+
[08/01 11:43:07    586s] 
[08/01 11:43:07    586s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 70.25
[08/01 11:43:07    586s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2496899.2
[08/01 11:43:07    586s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3537.1M, EPOCH TIME: 1754073787.410019
[08/01 11:43:07    586s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46966).
[08/01 11:43:07    586s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:07    586s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:07    586s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:07    586s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.111, MEM:3382.1M, EPOCH TIME: 1754073787.521002
[08/01 11:43:07    586s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3382.1M, EPOCH TIME: 1754073787.528501
[08/01 11:43:07    586s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3382.1M, EPOCH TIME: 1754073787.528547
[08/01 11:43:07    586s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3382.1M, EPOCH TIME: 1754073787.546482
[08/01 11:43:07    586s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:07    586s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:07    586s] 
[08/01 11:43:07    586s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:07    586s] OPERPROF:       Starting CMU at level 4, MEM:3382.1M, EPOCH TIME: 1754073787.555555
[08/01 11:43:07    586s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3382.1M, EPOCH TIME: 1754073787.556790
[08/01 11:43:07    586s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3382.1M, EPOCH TIME: 1754073787.559255
[08/01 11:43:07    586s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3382.1M, EPOCH TIME: 1754073787.559287
[08/01 11:43:07    586s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3382.1M, EPOCH TIME: 1754073787.559591
[08/01 11:43:07    587s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.034, MEM:3382.1M, EPOCH TIME: 1754073787.562814
[08/01 11:43:07    587s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.034, REAL:0.034, MEM:3382.1M, EPOCH TIME: 1754073787.562833
[08/01 11:43:07    587s] TDRefine: refinePlace mode is spiral
[08/01 11:43:07    587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.7
[08/01 11:43:07    587s] OPERPROF: Starting RefinePlace at level 1, MEM:3382.1M, EPOCH TIME: 1754073787.562870
[08/01 11:43:07    587s] *** Starting place_detail (0:09:47 mem=3382.1M) ***
[08/01 11:43:07    587s] 
[08/01 11:43:07    587s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:07    587s] Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
[08/01 11:43:07    587s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:43:07    587s] (I)      Default pattern map key = top_default.
[08/01 11:43:07    587s] (I)      Default pattern map key = top_default.
[08/01 11:43:07    587s] User Input Parameters:
[08/01 11:43:07    587s] - Congestion Driven    : Off
[08/01 11:43:07    587s] - Timing Driven        : Off
[08/01 11:43:07    587s] - Area-Violation Based : Off
[08/01 11:43:07    587s] - Start Rollback Level : -5
[08/01 11:43:07    587s] - Legalized            : On
[08/01 11:43:07    587s] - Window Based         : Off
[08/01 11:43:07    587s] - eDen incr mode       : Off
[08/01 11:43:07    587s] - Small incr mode      : On
[08/01 11:43:07    587s] 
[08/01 11:43:07    587s] 
[08/01 11:43:07    587s] Starting Small incrNP...
[08/01 11:43:07    587s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3382.1M, EPOCH TIME: 1754073787.598436
[08/01 11:43:07    587s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3382.1M, EPOCH TIME: 1754073787.602341
[08/01 11:43:07    587s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.006, REAL:0.006, MEM:3382.1M, EPOCH TIME: 1754073787.608531
[08/01 11:43:07    587s] default core: bins with density > 0.750 = 25.93 % ( 189 / 729 )
[08/01 11:43:07    587s] Density distribution unevenness ratio = 3.735%
[08/01 11:43:07    587s] Density distribution unevenness ratio (U70) = 3.735%
[08/01 11:43:07    587s] Density distribution unevenness ratio (U80) = 0.078%
[08/01 11:43:07    587s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:43:07    587s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:3382.1M, EPOCH TIME: 1754073787.608605
[08/01 11:43:07    587s] cost 0.847297, thresh 1.000000
[08/01 11:43:07    587s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3382.1M)
[08/01 11:43:07    587s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:43:07    587s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3382.1M, EPOCH TIME: 1754073787.609330
[08/01 11:43:07    587s] Starting refinePlace ...
[08/01 11:43:07    587s] (I)      Default pattern map key = top_default.
[08/01 11:43:07    587s] One DDP V2 for no tweak run.
[08/01 11:43:07    587s] (I)      Default pattern map key = top_default.
[08/01 11:43:07    587s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3386.4M, EPOCH TIME: 1754073787.658631
[08/01 11:43:07    587s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:43:07    587s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3386.4M, EPOCH TIME: 1754073787.658680
[08/01 11:43:07    587s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3386.4M, EPOCH TIME: 1754073787.658933
[08/01 11:43:07    587s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3386.4M, EPOCH TIME: 1754073787.658950
[08/01 11:43:07    587s] DDP markSite nrRow 266 nrJob 266
[08/01 11:43:07    587s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3386.4M, EPOCH TIME: 1754073787.659676
[08/01 11:43:07    587s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3386.4M, EPOCH TIME: 1754073787.659692
[08/01 11:43:07    587s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 11:43:07    587s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3392.9M, EPOCH TIME: 1754073787.676979
[08/01 11:43:07    587s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3392.9M, EPOCH TIME: 1754073787.677016
[08/01 11:43:07    587s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3392.9M, EPOCH TIME: 1754073787.680895
[08/01 11:43:07    587s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:43:07    587s]  ** Cut row section real time 0:00:00.0.
[08/01 11:43:07    587s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3392.9M, EPOCH TIME: 1754073787.680956
[08/01 11:43:08    587s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:43:08    587s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3392.9MB) @(0:09:47 - 0:09:48).
[08/01 11:43:08    587s] Move report: preRPlace moves 186 insts, mean move: 0.61 um, max move: 2.92 um 
[08/01 11:43:08    587s] 	Max move on inst (FE_RC_259_0): (259.35, 364.28) --> (257.83, 362.88)
[08/01 11:43:08    587s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/01 11:43:08    587s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:43:08    587s] 
[08/01 11:43:08    587s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:43:08    588s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:43:08    588s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:43:08    588s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:43:08    588s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:43:08    588s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:43:08    588s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3376.9MB) @(0:09:48 - 0:09:48).
[08/01 11:43:08    588s] Move report: Detail placement moves 186 insts, mean move: 0.61 um, max move: 2.92 um 
[08/01 11:43:08    588s] 	Max move on inst (FE_RC_259_0): (259.35, 364.28) --> (257.83, 362.88)
[08/01 11:43:08    588s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3376.9MB
[08/01 11:43:08    588s] Statistics of distance of Instance movement in refine placement:
[08/01 11:43:08    588s]   maximum (X+Y) =         2.92 um
[08/01 11:43:08    588s]   inst (FE_RC_259_0) with max move: (259.35, 364.28) -> (257.83, 362.88)
[08/01 11:43:08    588s]   mean    (X+Y) =         0.61 um
[08/01 11:43:08    588s] Total instances moved : 186
[08/01 11:43:08    588s] Summary Report:
[08/01 11:43:08    588s] Instances move: 186 (out of 46966 movable)
[08/01 11:43:08    588s] Instances flipped: 0
[08/01 11:43:08    588s] Mean displacement: 0.61 um
[08/01 11:43:08    588s] Max displacement: 2.92 um (Instance: FE_RC_259_0) (259.35, 364.28) -> (257.83, 362.88)
[08/01 11:43:08    588s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[08/01 11:43:08    588s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.275, REAL:1.278, MEM:3376.9M, EPOCH TIME: 1754073788.886888
[08/01 11:43:08    588s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3376.9MB) @(0:09:47 - 0:09:48).
[08/01 11:43:08    588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.7
[08/01 11:43:08    588s] OPERPROF: Finished RefinePlace at level 1, CPU:1.333, REAL:1.335, MEM:3376.9M, EPOCH TIME: 1754073788.897745
[08/01 11:43:08    588s] Total net bbox length = 5.268e+05 (2.650e+05 2.618e+05) (ext = 9.582e+04)
[08/01 11:43:08    588s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3376.9MB
[08/01 11:43:08    588s] *** Finished place_detail (0:09:48 mem=3376.9M) ***
[08/01 11:43:09    588s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3376.9M, EPOCH TIME: 1754073789.092779
[08/01 11:43:09    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46966).
[08/01 11:43:09    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    588s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.107, REAL:0.108, MEM:3367.9M, EPOCH TIME: 1754073789.200354
[08/01 11:43:09    588s] *** maximum move = 2.92 um ***
[08/01 11:43:09    588s] *** Finished re-routing un-routed nets (3367.9M) ***
[08/01 11:43:09    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:3367.9M, EPOCH TIME: 1754073789.258315
[08/01 11:43:09    588s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3367.9M, EPOCH TIME: 1754073789.278140
[08/01 11:43:09    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    588s] 
[08/01 11:43:09    588s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:09    588s] OPERPROF:     Starting CMU at level 3, MEM:3367.9M, EPOCH TIME: 1754073789.288178
[08/01 11:43:09    588s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3367.9M, EPOCH TIME: 1754073789.289445
[08/01 11:43:09    588s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3367.9M, EPOCH TIME: 1754073789.291912
[08/01 11:43:09    588s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3367.9M, EPOCH TIME: 1754073789.291947
[08/01 11:43:09    588s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3383.9M, EPOCH TIME: 1754073789.292533
[08/01 11:43:09    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:3383.9M, EPOCH TIME: 1754073789.296041
[08/01 11:43:09    588s] 
[08/01 11:43:09    588s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=3383.9M) ***
[08/01 11:43:09    588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2496899.2
[08/01 11:43:09    589s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 70.25
[08/01 11:43:09    589s] OptDebug: End of Setup Fixing:
[08/01 11:43:09    589s] +----------+-----+-----+
[08/01 11:43:09    589s] |Path Group|  WNS|  TNS|
[08/01 11:43:09    589s] +----------+-----+-----+
[08/01 11:43:09    589s] |default   |0.719|0.000|
[08/01 11:43:09    589s] |reg2reg   |0.009|0.000|
[08/01 11:43:09    589s] |HEPG      |0.009|0.000|
[08/01 11:43:09    589s] |All Paths |0.009|0.000|
[08/01 11:43:09    589s] +----------+-----+-----+
[08/01 11:43:09    589s] 
[08/01 11:43:09    589s] Bottom Preferred Layer:
[08/01 11:43:09    589s] +---------------+------------+----------+
[08/01 11:43:09    589s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:43:09    589s] +---------------+------------+----------+
[08/01 11:43:09    589s] | metal4 (z=4)  |         19 | default  |
[08/01 11:43:09    589s] | metal7 (z=7)  |          3 | default  |
[08/01 11:43:09    589s] +---------------+------------+----------+
[08/01 11:43:09    589s] Via Pillar Rule:
[08/01 11:43:09    589s]     None
[08/01 11:43:09    589s] Finished writing unified metrics of routing constraints.
[08/01 11:43:09    589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2496899.2
[08/01 11:43:09    589s] 
[08/01 11:43:09    589s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.9 real=0:00:07.0 mem=3383.9M) ***
[08/01 11:43:09    589s] 
[08/01 11:43:09    589s] Total-nets :: 57585, Stn-nets :: 427, ratio :: 0.741513 %, Total-len 575492, Stn-len 5255.58
[08/01 11:43:09    589s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3364.8M, EPOCH TIME: 1754073789.726159
[08/01 11:43:09    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:09    589s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.102, REAL:0.103, MEM:3301.8M, EPOCH TIME: 1754073789.829027
[08/01 11:43:09    589s] TotalInstCnt at PhyDesignMc Destruction: 46966
[08/01 11:43:09    589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.14
[08/01 11:43:09    589s] 
[08/01 11:43:09    589s] =============================================================================================
[08/01 11:43:09    589s]  Step TAT Report : WnsOpt #1 / place_opt_design #2                              21.18-s099_1
[08/01 11:43:09    589s] =============================================================================================
[08/01 11:43:09    589s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:43:09    589s] ---------------------------------------------------------------------------------------------
[08/01 11:43:09    589s] [ SlackTraversorInit     ]      2   0:00:01.0  (  12.8 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:43:09    589s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:09    589s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:09    589s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:09    589s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:09    589s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:09    589s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:09    589s] [ TransformInit          ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:09    589s] [ OptimizationStep       ]      1   0:00:00.1  (   1.2 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 11:43:09    589s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:02.5 /  0:00:02.5    1.0
[08/01 11:43:09    589s] [ OptGetWeight           ]      6   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:43:09    589s] [ OptEval                ]      6   0:00:01.6  (  20.3 % )     0:00:01.6 /  0:00:01.6    1.0
[08/01 11:43:09    589s] [ OptCommit              ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 11:43:09    589s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:09    589s] [ IncrDelayCalc          ]     39   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.2    0.9
[08/01 11:43:09    589s] [ SetupOptGetWorkingSet  ]     18   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.9
[08/01 11:43:09    589s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:09    589s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[08/01 11:43:09    589s] [ RefinePlace            ]      1   0:00:02.0  (  25.7 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 11:43:09    589s] [ TimingUpdate           ]      2   0:00:01.0  (  13.4 % )     0:00:01.0 /  0:00:01.1    1.0
[08/01 11:43:09    589s] [ IncrTimingUpdate       ]     10   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:43:09    589s] [ MISC                   ]          0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:09    589s] ---------------------------------------------------------------------------------------------
[08/01 11:43:09    589s]  WnsOpt #1 TOTAL                    0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.8    1.0
[08/01 11:43:09    589s] ---------------------------------------------------------------------------------------------
[08/01 11:43:09    589s] 
[08/01 11:43:09    589s] *** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:09:49.3/0:48:03.1 (0.2), mem = 3301.8M
[08/01 11:43:09    589s] End: GigaOpt Optimization in WNS mode
[08/01 11:43:09    589s] *** Timing Is met
[08/01 11:43:09    589s] *** Check timing (0:00:00.0)
[08/01 11:43:10    589s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:43:10    589s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:43:10    589s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:43:10    589s] ### Creating LA Mngr. totSessionCpu=0:09:50 mem=3301.8M
[08/01 11:43:10    589s] ### Creating LA Mngr, finished. totSessionCpu=0:09:50 mem=3301.8M
[08/01 11:43:10    589s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:43:10    589s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:43:10    589s] ### Creating PhyDesignMc. totSessionCpu=0:09:50 mem=3359.0M
[08/01 11:43:10    589s] OPERPROF: Starting DPlace-Init at level 1, MEM:3359.0M, EPOCH TIME: 1754073790.143757
[08/01 11:43:10    589s] Processing tracks to init pin-track alignment.
[08/01 11:43:10    589s] z: 2, totalTracks: 1
[08/01 11:43:10    589s] z: 4, totalTracks: 1
[08/01 11:43:10    589s] z: 6, totalTracks: 1
[08/01 11:43:10    589s] z: 8, totalTracks: 1
[08/01 11:43:10    589s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:43:10    589s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3359.0M, EPOCH TIME: 1754073790.162340
[08/01 11:43:10    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:10    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:10    589s] 
[08/01 11:43:10    589s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:10    589s] OPERPROF:     Starting CMU at level 3, MEM:3359.0M, EPOCH TIME: 1754073790.172108
[08/01 11:43:10    589s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3359.0M, EPOCH TIME: 1754073790.173384
[08/01 11:43:10    589s] 
[08/01 11:43:10    589s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:43:10    589s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:3359.0M, EPOCH TIME: 1754073790.175891
[08/01 11:43:10    589s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3359.0M, EPOCH TIME: 1754073790.175924
[08/01 11:43:10    589s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3359.0M, EPOCH TIME: 1754073790.176304
[08/01 11:43:10    589s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3359.0MB).
[08/01 11:43:10    589s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3359.0M, EPOCH TIME: 1754073790.179845
[08/01 11:43:10    589s] TotalInstCnt at PhyDesignMc Initialization: 46966
[08/01 11:43:10    589s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:50 mem=3359.0M
[08/01 11:43:10    589s] Begin: Area Reclaim Optimization
[08/01 11:43:10    589s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:49.8/0:48:03.6 (0.2), mem = 3359.0M
[08/01 11:43:10    589s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.15
[08/01 11:43:10    589s] ### Creating RouteCongInterface, started
[08/01 11:43:10    589s] 
[08/01 11:43:10    589s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:43:10    589s] 
[08/01 11:43:10    589s] #optDebug: {0, 1.000}
[08/01 11:43:10    589s] ### Creating RouteCongInterface, finished
[08/01 11:43:10    589s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:43:10    589s] ### Creating LA Mngr. totSessionCpu=0:09:50 mem=3359.0M
[08/01 11:43:10    589s] ### Creating LA Mngr, finished. totSessionCpu=0:09:50 mem=3359.0M
[08/01 11:43:10    589s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3359.0M, EPOCH TIME: 1754073790.543011
[08/01 11:43:10    589s] Found 0 hard placement blockage before merging.
[08/01 11:43:10    589s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3359.0M, EPOCH TIME: 1754073790.543508
[08/01 11:43:10    590s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.25
[08/01 11:43:10    590s] +---------+---------+--------+--------+------------+--------+
[08/01 11:43:10    590s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:43:10    590s] +---------+---------+--------+--------+------------+--------+
[08/01 11:43:10    590s] |   70.25%|        -|   0.000|   0.000|   0:00:00.0| 3359.0M|
[08/01 11:43:10    590s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:43:11    590s] |   70.25%|        3|   0.000|   0.000|   0:00:01.0| 3382.6M|
[08/01 11:43:12    591s] |   70.25%|        9|   0.000|   0.000|   0:00:01.0| 3382.6M|
[08/01 11:43:13    592s] |   70.21%|       85|   0.000|   0.000|   0:00:01.0| 3382.6M|
[08/01 11:43:13    593s] |   70.21%|        2|   0.000|   0.000|   0:00:00.0| 3382.6M|
[08/01 11:43:13    593s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:43:13    593s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/01 11:43:13    593s] |   70.21%|        0|   0.000|   0.000|   0:00:00.0| 3382.6M|
[08/01 11:43:14    593s] |   70.21%|        0|   0.000|   0.000|   0:00:01.0| 3382.6M|
[08/01 11:43:14    593s] +---------+---------+--------+--------+------------+--------+
[08/01 11:43:14    593s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.21
[08/01 11:43:14    593s] 
[08/01 11:43:14    593s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 5 Resize = 86 **
[08/01 11:43:14    593s] --------------------------------------------------------------
[08/01 11:43:14    593s] |                                   | Total     | Sequential |
[08/01 11:43:14    593s] --------------------------------------------------------------
[08/01 11:43:14    593s] | Num insts resized                 |      84  |       4    |
[08/01 11:43:14    593s] | Num insts undone                  |       1  |       0    |
[08/01 11:43:14    593s] | Num insts Downsized               |      84  |       4    |
[08/01 11:43:14    593s] | Num insts Samesized               |       0  |       0    |
[08/01 11:43:14    593s] | Num insts Upsized                 |       0  |       0    |
[08/01 11:43:14    593s] | Num multiple commits+uncommits    |       2  |       -    |
[08/01 11:43:14    593s] --------------------------------------------------------------
[08/01 11:43:14    593s] Finished writing unified metrics of routing constraints.
[08/01 11:43:14    593s] Bottom Preferred Layer:
[08/01 11:43:14    593s] +---------------+------------+----------+
[08/01 11:43:14    593s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:43:14    593s] +---------------+------------+----------+
[08/01 11:43:14    593s] | metal4 (z=4)  |         16 | default  |
[08/01 11:43:14    593s] | metal7 (z=7)  |          3 | default  |
[08/01 11:43:14    593s] +---------------+------------+----------+
[08/01 11:43:14    593s] Via Pillar Rule:
[08/01 11:43:14    593s]     None
[08/01 11:43:14    593s] 
[08/01 11:43:14    593s] Number of times islegalLocAvaiable called = 271 skipped = 0, called in commitmove = 87, skipped in commitmove = 0
[08/01 11:43:14    593s] End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
[08/01 11:43:14    593s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3382.6M, EPOCH TIME: 1754073794.076924
[08/01 11:43:14    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46955).
[08/01 11:43:14    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:14    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:14    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:14    593s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.106, REAL:0.107, MEM:3382.6M, EPOCH TIME: 1754073794.183650
[08/01 11:43:14    593s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3382.6M, EPOCH TIME: 1754073794.193082
[08/01 11:43:14    593s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3382.6M, EPOCH TIME: 1754073794.193142
[08/01 11:43:14    593s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3382.6M, EPOCH TIME: 1754073794.212014
[08/01 11:43:14    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:14    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:14    593s] 
[08/01 11:43:14    593s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:14    593s] OPERPROF:       Starting CMU at level 4, MEM:3382.6M, EPOCH TIME: 1754073794.222047
[08/01 11:43:14    593s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3382.6M, EPOCH TIME: 1754073794.223344
[08/01 11:43:14    593s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:3382.6M, EPOCH TIME: 1754073794.226041
[08/01 11:43:14    593s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3382.6M, EPOCH TIME: 1754073794.226075
[08/01 11:43:14    593s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3382.6M, EPOCH TIME: 1754073794.226554
[08/01 11:43:14    593s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3382.6M, EPOCH TIME: 1754073794.230404
[08/01 11:43:14    593s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:3382.6M, EPOCH TIME: 1754073794.230965
[08/01 11:43:14    593s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.038, MEM:3382.6M, EPOCH TIME: 1754073794.231012
[08/01 11:43:14    593s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.038, MEM:3382.6M, EPOCH TIME: 1754073794.231029
[08/01 11:43:14    593s] TDRefine: refinePlace mode is spiral
[08/01 11:43:14    593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.8
[08/01 11:43:14    593s] OPERPROF: Starting RefinePlace at level 1, MEM:3382.6M, EPOCH TIME: 1754073794.231074
[08/01 11:43:14    593s] *** Starting place_detail (0:09:54 mem=3382.6M) ***
[08/01 11:43:14    593s] 
[08/01 11:43:14    593s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:14    593s] Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
[08/01 11:43:14    593s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:43:14    593s] (I)      Default pattern map key = top_default.
[08/01 11:43:14    593s] (I)      Default pattern map key = top_default.
[08/01 11:43:14    593s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3382.6M, EPOCH TIME: 1754073794.273006
[08/01 11:43:14    593s] Starting refinePlace ...
[08/01 11:43:14    593s] (I)      Default pattern map key = top_default.
[08/01 11:43:14    593s] One DDP V2 for no tweak run.
[08/01 11:43:14    593s] 
[08/01 11:43:14    593s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:43:14    594s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:43:14    594s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:43:14    594s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:43:14    594s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:43:14    594s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:43:14    594s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3366.6MB) @(0:09:54 - 0:09:54).
[08/01 11:43:14    594s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:43:14    594s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3366.6MB
[08/01 11:43:14    594s] Statistics of distance of Instance movement in refine placement:
[08/01 11:43:14    594s]   maximum (X+Y) =         0.00 um
[08/01 11:43:14    594s]   mean    (X+Y) =         0.00 um
[08/01 11:43:14    594s] Total instances moved : 0
[08/01 11:43:14    594s] Summary Report:
[08/01 11:43:14    594s] Instances move: 0 (out of 46955 movable)
[08/01 11:43:14    594s] Instances flipped: 0
[08/01 11:43:14    594s] Mean displacement: 0.00 um
[08/01 11:43:14    594s] Max displacement: 0.00 um 
[08/01 11:43:14    594s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.667, REAL:0.666, MEM:3366.6M, EPOCH TIME: 1754073794.938897
[08/01 11:43:14    594s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=3366.6MB) @(0:09:54 - 0:09:54).
[08/01 11:43:14    594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.8
[08/01 11:43:14    594s] OPERPROF: Finished RefinePlace at level 1, CPU:0.719, REAL:0.718, MEM:3366.6M, EPOCH TIME: 1754073794.949417
[08/01 11:43:14    594s] Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
[08/01 11:43:14    594s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3366.6MB
[08/01 11:43:14    594s] *** Finished place_detail (0:09:54 mem=3366.6M) ***
[08/01 11:43:15    594s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3366.6M, EPOCH TIME: 1754073795.135278
[08/01 11:43:15    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46955).
[08/01 11:43:15    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    594s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.111, MEM:3366.6M, EPOCH TIME: 1754073795.246034
[08/01 11:43:15    594s] *** maximum move = 0.00 um ***
[08/01 11:43:15    594s] *** Finished re-routing un-routed nets (3366.6M) ***
[08/01 11:43:15    594s] OPERPROF: Starting DPlace-Init at level 1, MEM:3366.6M, EPOCH TIME: 1754073795.305001
[08/01 11:43:15    594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3366.6M, EPOCH TIME: 1754073795.323372
[08/01 11:43:15    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    594s] 
[08/01 11:43:15    594s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:15    594s] OPERPROF:     Starting CMU at level 3, MEM:3366.6M, EPOCH TIME: 1754073795.332948
[08/01 11:43:15    594s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3366.6M, EPOCH TIME: 1754073795.334124
[08/01 11:43:15    594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3366.6M, EPOCH TIME: 1754073795.336434
[08/01 11:43:15    594s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3366.6M, EPOCH TIME: 1754073795.336467
[08/01 11:43:15    594s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3382.6M, EPOCH TIME: 1754073795.337056
[08/01 11:43:15    594s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3382.6M, EPOCH TIME: 1754073795.340348
[08/01 11:43:15    594s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3382.6M, EPOCH TIME: 1754073795.340838
[08/01 11:43:15    594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3382.6M, EPOCH TIME: 1754073795.340882
[08/01 11:43:15    594s] 
[08/01 11:43:15    594s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3382.6M) ***
[08/01 11:43:15    594s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:43:15    594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.15
[08/01 11:43:15    594s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:09:54.9/0:48:08.8 (0.2), mem = 3382.6M
[08/01 11:43:15    594s] 
[08/01 11:43:15    594s] =============================================================================================
[08/01 11:43:15    594s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.18-s099_1
[08/01 11:43:15    594s] =============================================================================================
[08/01 11:43:15    594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:43:15    594s] ---------------------------------------------------------------------------------------------
[08/01 11:43:15    594s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:15    594s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:15    594s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:15    594s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:15    594s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:15    594s] [ OptimizationStep       ]      1   0:00:00.6  (  11.2 % )     0:00:03.2 /  0:00:03.2    1.0
[08/01 11:43:15    594s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.0 % )     0:00:02.7 /  0:00:02.6    1.0
[08/01 11:43:15    594s] [ OptGetWeight           ]    163   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:15    594s] [ OptEval                ]    163   0:00:01.8  (  34.0 % )     0:00:01.8 /  0:00:01.7    1.0
[08/01 11:43:15    594s] [ OptCommit              ]    163   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 11:43:15    594s] [ PostCommitDelayUpdate  ]    164   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.1
[08/01 11:43:15    594s] [ IncrDelayCalc          ]    105   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.4    1.1
[08/01 11:43:15    594s] [ RefinePlace            ]      1   0:00:01.4  (  26.9 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:43:15    594s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 11:43:15    594s] [ IncrTimingUpdate       ]     33   0:00:00.4  (   6.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:43:15    594s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:15    594s] ---------------------------------------------------------------------------------------------
[08/01 11:43:15    594s]  AreaOpt #2 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.1    1.0
[08/01 11:43:15    594s] ---------------------------------------------------------------------------------------------
[08/01 11:43:15    594s] 
[08/01 11:43:15    594s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3363.6M, EPOCH TIME: 1754073795.497060
[08/01 11:43:15    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    595s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.099, REAL:0.099, MEM:3299.6M, EPOCH TIME: 1754073795.596553
[08/01 11:43:15    595s] TotalInstCnt at PhyDesignMc Destruction: 46955
[08/01 11:43:15    595s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3299.57M, totSessionCpu=0:09:55).
[08/01 11:43:15    595s] **INFO: Flow update: Design timing is met.
[08/01 11:43:15    595s] OPTC: user 20.0
[08/01 11:43:15    595s] Begin: GigaOpt postEco DRV Optimization
[08/01 11:43:15    595s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[08/01 11:43:15    595s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[08/01 11:43:15    595s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:55.2/0:48:09.1 (0.2), mem = 3299.6M
[08/01 11:43:15    595s] Info: 1 clock net  excluded from IPO operation.
[08/01 11:43:15    595s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.16
[08/01 11:43:15    595s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:43:15    595s] ### Creating PhyDesignMc. totSessionCpu=0:09:55 mem=3299.6M
[08/01 11:43:15    595s] OPERPROF: Starting DPlace-Init at level 1, MEM:3299.6M, EPOCH TIME: 1754073795.916711
[08/01 11:43:15    595s] Processing tracks to init pin-track alignment.
[08/01 11:43:15    595s] z: 2, totalTracks: 1
[08/01 11:43:15    595s] z: 4, totalTracks: 1
[08/01 11:43:15    595s] z: 6, totalTracks: 1
[08/01 11:43:15    595s] z: 8, totalTracks: 1
[08/01 11:43:15    595s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:43:15    595s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3299.6M, EPOCH TIME: 1754073795.934831
[08/01 11:43:15    595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:15    595s] 
[08/01 11:43:15    595s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:15    595s] OPERPROF:     Starting CMU at level 3, MEM:3299.6M, EPOCH TIME: 1754073795.944564
[08/01 11:43:15    595s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3299.6M, EPOCH TIME: 1754073795.945866
[08/01 11:43:15    595s] 
[08/01 11:43:15    595s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:43:15    595s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3299.6M, EPOCH TIME: 1754073795.948315
[08/01 11:43:15    595s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3299.6M, EPOCH TIME: 1754073795.948347
[08/01 11:43:15    595s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3299.6M, EPOCH TIME: 1754073795.948754
[08/01 11:43:15    595s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3299.6MB).
[08/01 11:43:15    595s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3299.6M, EPOCH TIME: 1754073795.952183
[08/01 11:43:16    595s] TotalInstCnt at PhyDesignMc Initialization: 46955
[08/01 11:43:16    595s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:56 mem=3299.6M
[08/01 11:43:16    595s] ### Creating RouteCongInterface, started
[08/01 11:43:16    595s] 
[08/01 11:43:16    595s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:43:16    595s] 
[08/01 11:43:16    595s] #optDebug: {0, 1.000}
[08/01 11:43:16    595s] ### Creating RouteCongInterface, finished
[08/01 11:43:16    595s] {MG  {4 0 1 0.122272}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:43:16    595s] ### Creating LA Mngr. totSessionCpu=0:09:56 mem=3299.6M
[08/01 11:43:16    595s] ### Creating LA Mngr, finished. totSessionCpu=0:09:56 mem=3299.6M
[08/01 11:43:16    596s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:43:16    596s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:43:16    596s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 11:43:16    596s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:43:16    596s] [GPS-DRV] All active and enabled setup views
[08/01 11:43:16    596s] [GPS-DRV]     nangate_view_setup
[08/01 11:43:16    596s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:43:16    596s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:43:16    596s] [GPS-DRV] maxFanoutLoad on
[08/01 11:43:16    596s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:43:16    596s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 11:43:16    596s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:43:16    596s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3356.8M, EPOCH TIME: 1754073796.961896
[08/01 11:43:16    596s] Found 0 hard placement blockage before merging.
[08/01 11:43:16    596s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3356.8M, EPOCH TIME: 1754073796.962367
[08/01 11:43:17    596s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:43:17    596s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 11:43:17    596s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:43:17    596s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 11:43:17    596s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:43:17    596s] Info: violation cost 81.365555 (cap = 0.365553, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:43:17    596s] |     0|     0|     0.00|    13|    13|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.21%|          |         |
[08/01 11:43:17    597s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:43:17    597s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       9|       0|       4| 70.21%| 0:00:00.0|  3380.4M|
[08/01 11:43:17    597s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:43:17    597s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.21%| 0:00:00.0|  3380.4M|
[08/01 11:43:17    597s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] ###############################################################################
[08/01 11:43:17    597s] #
[08/01 11:43:17    597s] #  Large fanout net report:  
[08/01 11:43:17    597s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/01 11:43:17    597s] #     - current density: 70.21
[08/01 11:43:17    597s] #
[08/01 11:43:17    597s] #  List of high fanout nets:
[08/01 11:43:17    597s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:43:17    597s] #        Net(2):  preload_data[7]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(3):  preload_data[6]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(4):  preload_data[5]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(5):  preload_data[4]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(6):  preload_data[3]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(7):  preload_data[2]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(8):  preload_data[1]: (fanouts = 168)
[08/01 11:43:17    597s] #        Net(9):  preload_data[0]: (fanouts = 168)
[08/01 11:43:17    597s] #
[08/01 11:43:17    597s] ###############################################################################
[08/01 11:43:17    597s] Bottom Preferred Layer:
[08/01 11:43:17    597s] +---------------+------------+----------+
[08/01 11:43:17    597s] |     Layer     |   OPT_LA   |   Rule   |
[08/01 11:43:17    597s] +---------------+------------+----------+
[08/01 11:43:17    597s] | metal4 (z=4)  |         17 | default  |
[08/01 11:43:17    597s] | metal7 (z=7)  |          3 | default  |
[08/01 11:43:17    597s] +---------------+------------+----------+
[08/01 11:43:17    597s] Via Pillar Rule:
[08/01 11:43:17    597s]     None
[08/01 11:43:17    597s] Finished writing unified metrics of routing constraints.
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] =======================================================================
[08/01 11:43:17    597s]                 Reasons for remaining drv violations
[08/01 11:43:17    597s] =======================================================================
[08/01 11:43:17    597s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] MultiBuffering failure reasons
[08/01 11:43:17    597s] ------------------------------------------------
[08/01 11:43:17    597s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3380.4M) ***
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:43:17    597s] Total-nets :: 57583, Stn-nets :: 423, ratio :: 0.734592 %, Total-len 575420, Stn-len 5988.47
[08/01 11:43:17    597s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3361.3M, EPOCH TIME: 1754073797.713955
[08/01 11:43:17    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46964).
[08/01 11:43:17    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:17    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:17    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:17    597s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.087, REAL:0.087, MEM:3300.3M, EPOCH TIME: 1754073797.800932
[08/01 11:43:17    597s] TotalInstCnt at PhyDesignMc Destruction: 46964
[08/01 11:43:17    597s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.16
[08/01 11:43:17    597s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:09:57.2/0:48:11.1 (0.2), mem = 3300.3M
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] =============================================================================================
[08/01 11:43:17    597s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.18-s099_1
[08/01 11:43:17    597s] =============================================================================================
[08/01 11:43:17    597s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:43:17    597s] ---------------------------------------------------------------------------------------------
[08/01 11:43:17    597s] [ SlackTraversorInit     ]      1   0:00:00.2  (  11.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:17    597s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:17    597s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:17    597s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:17    597s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:17    597s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:17    597s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:43:17    597s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:17    597s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:17    597s] [ OptEval                ]      2   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:43:17    597s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:17    597s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:17    597s] [ IncrDelayCalc          ]      7   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    1.0
[08/01 11:43:17    597s] [ DrvFindVioNets         ]      3   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:17    597s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:43:17    597s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:43:17    597s] [ MISC                   ]          0:00:00.9  (  47.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:43:17    597s] ---------------------------------------------------------------------------------------------
[08/01 11:43:17    597s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 11:43:17    597s] ---------------------------------------------------------------------------------------------
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] End: GigaOpt postEco DRV Optimization
[08/01 11:43:17    597s] **INFO: Flow update: Design timing is met.
[08/01 11:43:17    597s] Running refinePlace -preserveRouting true -hardFence false
[08/01 11:43:17    597s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3300.3M, EPOCH TIME: 1754073797.809789
[08/01 11:43:17    597s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3300.3M, EPOCH TIME: 1754073797.809839
[08/01 11:43:17    597s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3300.3M, EPOCH TIME: 1754073797.809866
[08/01 11:43:17    597s] Processing tracks to init pin-track alignment.
[08/01 11:43:17    597s] z: 2, totalTracks: 1
[08/01 11:43:17    597s] z: 4, totalTracks: 1
[08/01 11:43:17    597s] z: 6, totalTracks: 1
[08/01 11:43:17    597s] z: 8, totalTracks: 1
[08/01 11:43:17    597s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:43:17    597s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3300.3M, EPOCH TIME: 1754073797.826467
[08/01 11:43:17    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:17    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:17    597s] OPERPROF:         Starting CMU at level 5, MEM:3300.3M, EPOCH TIME: 1754073797.835368
[08/01 11:43:17    597s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3300.3M, EPOCH TIME: 1754073797.836563
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:43:17    597s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.013, MEM:3300.3M, EPOCH TIME: 1754073797.838976
[08/01 11:43:17    597s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3300.3M, EPOCH TIME: 1754073797.839012
[08/01 11:43:17    597s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3300.3M, EPOCH TIME: 1754073797.839367
[08/01 11:43:17    597s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3300.3MB).
[08/01 11:43:17    597s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.033, MEM:3300.3M, EPOCH TIME: 1754073797.842837
[08/01 11:43:17    597s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.033, MEM:3300.3M, EPOCH TIME: 1754073797.842858
[08/01 11:43:17    597s] TDRefine: refinePlace mode is spiral
[08/01 11:43:17    597s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.9
[08/01 11:43:17    597s] OPERPROF:   Starting RefinePlace at level 2, MEM:3300.3M, EPOCH TIME: 1754073797.842898
[08/01 11:43:17    597s] *** Starting place_detail (0:09:57 mem=3300.3M) ***
[08/01 11:43:17    597s] Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:17    597s] (I)      Default pattern map key = top_default.
[08/01 11:43:17    597s] (I)      Default pattern map key = top_default.
[08/01 11:43:17    597s] User Input Parameters:
[08/01 11:43:17    597s] - Congestion Driven    : Off
[08/01 11:43:17    597s] - Timing Driven        : Off
[08/01 11:43:17    597s] - Area-Violation Based : Off
[08/01 11:43:17    597s] - Start Rollback Level : -5
[08/01 11:43:17    597s] - Legalized            : On
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] Starting Small incrNP...
[08/01 11:43:17    597s] - Window Based         : Off
[08/01 11:43:17    597s] - eDen incr mode       : Off
[08/01 11:43:17    597s] - Small incr mode      : On
[08/01 11:43:17    597s] 
[08/01 11:43:17    597s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3300.3M, EPOCH TIME: 1754073797.879355
[08/01 11:43:17    597s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3300.3M, EPOCH TIME: 1754073797.883163
[08/01 11:43:17    597s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.006, REAL:0.006, MEM:3300.3M, EPOCH TIME: 1754073797.889110
[08/01 11:43:17    597s] default core: bins with density > 0.750 = 25.65 % ( 187 / 729 )
[08/01 11:43:17    597s] Density distribution unevenness ratio = 3.732%
[08/01 11:43:17    597s] Density distribution unevenness ratio (U70) = 3.732%
[08/01 11:43:17    597s] Density distribution unevenness ratio (U80) = 0.076%
[08/01 11:43:17    597s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:43:17    597s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:3300.3M, EPOCH TIME: 1754073797.889182
[08/01 11:43:17    597s] cost 0.847297, thresh 1.000000
[08/01 11:43:17    597s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3300.3M)
[08/01 11:43:17    597s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:43:17    597s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3300.3M, EPOCH TIME: 1754073797.889990
[08/01 11:43:17    597s] Starting refinePlace ...
[08/01 11:43:17    597s] (I)      Default pattern map key = top_default.
[08/01 11:43:17    597s] One DDP V2 for no tweak run.
[08/01 11:43:17    597s] (I)      Default pattern map key = top_default.
[08/01 11:43:17    597s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3303.6M, EPOCH TIME: 1754073797.939983
[08/01 11:43:17    597s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:43:17    597s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3303.6M, EPOCH TIME: 1754073797.940034
[08/01 11:43:17    597s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3303.6M, EPOCH TIME: 1754073797.940286
[08/01 11:43:17    597s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3303.6M, EPOCH TIME: 1754073797.940304
[08/01 11:43:17    597s] DDP markSite nrRow 266 nrJob 266
[08/01 11:43:17    597s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3303.6M, EPOCH TIME: 1754073797.941048
[08/01 11:43:17    597s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3303.6M, EPOCH TIME: 1754073797.941065
[08/01 11:43:17    597s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:43:17    597s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3310.0MB) @(0:09:57 - 0:09:57).
[08/01 11:43:17    597s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:43:17    597s] wireLenOptFixPriorityInst 0 inst fixed
[08/01 11:43:18    597s] 
[08/01 11:43:18    597s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:43:18    598s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:43:18    598s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:43:18    598s] Move report: legalization moves 10 insts, mean move: 0.91 um, max move: 2.09 um spiral
[08/01 11:43:18    598s] 	Max move on inst (FE_OFC689_n21966): (214.51, 278.88) --> (216.60, 278.88)
[08/01 11:43:18    598s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:43:18    598s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:43:18    598s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=3278.0MB) @(0:09:57 - 0:09:58).
[08/01 11:43:18    598s] Move report: Detail placement moves 10 insts, mean move: 0.91 um, max move: 2.09 um 
[08/01 11:43:18    598s] 	Max move on inst (FE_OFC689_n21966): (214.51, 278.88) --> (216.60, 278.88)
[08/01 11:43:18    598s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3278.0MB
[08/01 11:43:18    598s] Statistics of distance of Instance movement in refine placement:
[08/01 11:43:18    598s]   maximum (X+Y) =         2.09 um
[08/01 11:43:18    598s]   inst (FE_OFC689_n21966) with max move: (214.51, 278.88) -> (216.6, 278.88)
[08/01 11:43:18    598s]   mean    (X+Y) =         0.91 um
[08/01 11:43:18    598s] Total instances moved : 10
[08/01 11:43:18    598s] Summary Report:
[08/01 11:43:18    598s] Instances move: 10 (out of 46964 movable)
[08/01 11:43:18    598s] Instances flipped: 0
[08/01 11:43:18    598s] Mean displacement: 0.91 um
[08/01 11:43:18    598s] Max displacement: 2.09 um (Instance: FE_OFC689_n21966) (214.51, 278.88) -> (216.6, 278.88)
[08/01 11:43:18    598s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/01 11:43:18    598s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.758, REAL:0.758, MEM:3278.0M, EPOCH TIME: 1754073798.647502
[08/01 11:43:18    598s] Total net bbox length = 5.268e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
[08/01 11:43:18    598s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3278.0MB) @(0:09:57 - 0:09:58).
[08/01 11:43:18    598s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3278.0MB
[08/01 11:43:18    598s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.9
[08/01 11:43:18    598s] *** Finished place_detail (0:09:58 mem=3278.0M) ***
[08/01 11:43:18    598s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.815, REAL:0.815, MEM:3278.0M, EPOCH TIME: 1754073798.658203
[08/01 11:43:18    598s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3278.0M, EPOCH TIME: 1754073798.658222
[08/01 11:43:18    598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46964).
[08/01 11:43:18    598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:18    598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:18    598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:18    598s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.110, MEM:3269.0M, EPOCH TIME: 1754073798.768689
[08/01 11:43:18    598s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.958, REAL:0.959, MEM:3269.0M, EPOCH TIME: 1754073798.768749
[08/01 11:43:18    598s] **INFO: Flow update: Design timing is met.
[08/01 11:43:18    598s] **INFO: Flow update: Design timing is met.
[08/01 11:43:18    598s] **INFO: Flow update: Design timing is met.
[08/01 11:43:18    598s] Register exp ratio and priority group on 20 nets on 57583 nets : 
[08/01 11:43:18    598s] z=4 : 17 nets
[08/01 11:43:18    598s] z=7 : 3 nets
[08/01 11:43:19    598s] 
[08/01 11:43:19    598s] Active setup views:
[08/01 11:43:19    598s]  nangate_view_setup
[08/01 11:43:19    598s]   Dominating endpoints: 0
[08/01 11:43:19    598s]   Dominating TNS: -0.000
[08/01 11:43:19    598s] 
[08/01 11:43:19    598s] Extraction called for design 'top' of instances=46964 and nets=57585 using extraction engine 'pre_route' .
[08/01 11:43:19    598s] pre_route RC Extraction called for design top.
[08/01 11:43:19    598s] RC Extraction called in multi-corner(1) mode.
[08/01 11:43:19    598s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:43:19    598s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:43:19    598s] RCMode: PreRoute
[08/01 11:43:19    598s]       RC Corner Indexes            0   
[08/01 11:43:19    598s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:43:19    598s] Resistance Scaling Factor    : 1.00000 
[08/01 11:43:19    598s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:43:19    598s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:43:19    598s] Shrink Factor                : 1.00000
[08/01 11:43:19    598s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:43:19    598s] RC Grid backup saved.
[08/01 11:43:19    598s] 
[08/01 11:43:19    598s] Trim Metal Layers:
[08/01 11:43:19    598s] LayerId::1 widthSet size::1
[08/01 11:43:19    598s] LayerId::2 widthSet size::1
[08/01 11:43:19    598s] LayerId::3 widthSet size::1
[08/01 11:43:19    598s] LayerId::4 widthSet size::1
[08/01 11:43:19    598s] LayerId::5 widthSet size::1
[08/01 11:43:19    598s] LayerId::6 widthSet size::1
[08/01 11:43:19    598s] LayerId::7 widthSet size::1
[08/01 11:43:19    598s] LayerId::8 widthSet size::1
[08/01 11:43:19    598s] LayerId::9 widthSet size::1
[08/01 11:43:19    598s] LayerId::10 widthSet size::1
[08/01 11:43:19    598s] eee: pegSigSF::1.070000
[08/01 11:43:19    598s] Skipped RC grid update for preRoute extraction.
[08/01 11:43:19    598s] Initializing multi-corner resistance tables ...
[08/01 11:43:19    598s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:43:19    598s] eee: l::2 avDens::0.175033 usedTrk::10059.819645 availTrk::57473.684211 sigTrk::10059.819645
[08/01 11:43:19    598s] eee: l::3 avDens::0.225375 usedTrk::17579.273571 availTrk::78000.000000 sigTrk::17579.273571
[08/01 11:43:19    598s] eee: l::4 avDens::0.202496 usedTrk::7897.354282 availTrk::39000.000000 sigTrk::7897.354282
[08/01 11:43:19    598s] eee: l::5 avDens::0.071118 usedTrk::2578.021070 availTrk::36250.000000 sigTrk::2578.021070
[08/01 11:43:19    598s] eee: l::6 avDens::0.081832 usedTrk::2855.952498 availTrk::34900.000000 sigTrk::2855.952498
[08/01 11:43:19    598s] eee: l::7 avDens::0.019542 usedTrk::45.597143 availTrk::2333.333333 sigTrk::45.597143
[08/01 11:43:19    598s] eee: l::8 avDens::0.045082 usedTrk::85.656428 availTrk::1900.000000 sigTrk::85.656428
[08/01 11:43:19    598s] eee: l::9 avDens::0.212682 usedTrk::109.797143 availTrk::516.250000 sigTrk::109.797143
[08/01 11:43:19    598s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:43:19    598s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:43:19    598s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252699 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.857300 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.368013 siPrev=0 viaL=0.000000 crit=0.019175 shortMod=0.095877 fMod=0.004794 
[08/01 11:43:19    598s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3329.648M)
[08/01 11:43:19    598s] Skewing Data Summary (End_of_FINAL)
[08/01 11:43:20    599s] --------------------------------------------------
[08/01 11:43:20    599s]  Total skewed count:0
[08/01 11:43:20    599s] --------------------------------------------------
[08/01 11:43:20    599s] Starting delay calculation for Setup views
[08/01 11:43:20    599s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:43:20    599s] #################################################################################
[08/01 11:43:20    599s] # Design Stage: PreRoute
[08/01 11:43:20    599s] # Design Name: top
[08/01 11:43:20    599s] # Design Mode: 45nm
[08/01 11:43:20    599s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:43:20    599s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:43:20    599s] # Signoff Settings: SI Off 
[08/01 11:43:20    599s] #################################################################################
[08/01 11:43:21    600s] Calculate delays in BcWc mode...
[08/01 11:43:21    600s] Topological Sorting (REAL = 0:00:00.0, MEM = 3327.6M, InitMEM = 3327.6M)
[08/01 11:43:21    600s] Start delay calculation (fullDC) (1 T). (MEM=3327.65)
[08/01 11:43:21    600s] End AAE Lib Interpolated Model. (MEM=3339.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:43:26    605s] Total number of fetched objects 60110
[08/01 11:43:26    605s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:43:26    605s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:43:26    605s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 3326.2M) ***
[08/01 11:43:26    605s] End delay calculation. (MEM=3326.24 CPU=0:00:04.0 REAL=0:00:04.0)
[08/01 11:43:26    605s] End delay calculation (fullDC). (MEM=3326.24 CPU=0:00:05.0 REAL=0:00:05.0)
[08/01 11:43:26    606s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:10:06 mem=3326.2M)
[08/01 11:43:26    606s] OPTC: user 20.0
[08/01 11:43:27    606s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3326.24 MB )
[08/01 11:43:27    606s] (I)      ==================== Layers =====================
[08/01 11:43:27    606s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:43:27    606s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:43:27    606s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:43:27    606s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:43:27    606s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:43:27    606s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:43:27    606s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:43:27    606s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:43:27    606s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:43:27    606s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:43:27    606s] (I)      Started Import and model ( Curr Mem: 3326.24 MB )
[08/01 11:43:27    606s] (I)      Default pattern map key = top_default.
[08/01 11:43:27    606s] (I)      == Non-default Options ==
[08/01 11:43:27    606s] (I)      Build term to term wires                           : false
[08/01 11:43:27    606s] (I)      Maximum routing layer                              : 10
[08/01 11:43:27    606s] (I)      Number of threads                                  : 1
[08/01 11:43:27    606s] (I)      Method to set GCell size                           : row
[08/01 11:43:27    606s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:43:27    606s] (I)      Use row-based GCell size
[08/01 11:43:27    606s] (I)      Use row-based GCell align
[08/01 11:43:27    606s] (I)      layer 0 area = 0
[08/01 11:43:27    606s] (I)      layer 1 area = 0
[08/01 11:43:27    606s] (I)      layer 2 area = 0
[08/01 11:43:27    606s] (I)      layer 3 area = 0
[08/01 11:43:27    606s] (I)      layer 4 area = 0
[08/01 11:43:27    606s] (I)      layer 5 area = 0
[08/01 11:43:27    606s] (I)      layer 6 area = 0
[08/01 11:43:27    606s] (I)      layer 7 area = 0
[08/01 11:43:27    606s] (I)      layer 8 area = 0
[08/01 11:43:27    606s] (I)      layer 9 area = 0
[08/01 11:43:27    606s] (I)      GCell unit size   : 2800
[08/01 11:43:27    606s] (I)      GCell multiplier  : 1
[08/01 11:43:27    606s] (I)      GCell row height  : 2800
[08/01 11:43:27    606s] (I)      Actual row height : 2800
[08/01 11:43:27    606s] (I)      GCell align ref   : 20140 20160
[08/01 11:43:27    606s] [NR-eGR] Track table information for default rule: 
[08/01 11:43:27    606s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:43:27    606s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:43:27    606s] (I)      ============== Default via ===============
[08/01 11:43:27    606s] (I)      +---+------------------+-----------------+
[08/01 11:43:27    606s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:43:27    606s] (I)      +---+------------------+-----------------+
[08/01 11:43:27    606s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:43:27    606s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:43:27    606s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:43:27    606s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:43:27    606s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:43:27    606s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:43:27    606s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:43:27    606s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:43:27    606s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:43:27    606s] (I)      +---+------------------+-----------------+
[08/01 11:43:27    606s] [NR-eGR] Read 81886 PG shapes
[08/01 11:43:27    606s] [NR-eGR] Read 0 clock shapes
[08/01 11:43:27    606s] [NR-eGR] Read 0 other shapes
[08/01 11:43:27    606s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:43:27    606s] [NR-eGR] #Instance Blockages : 0
[08/01 11:43:27    606s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:43:27    606s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:43:27    606s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:43:27    606s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:43:27    606s] [NR-eGR] #Other Blockages    : 0
[08/01 11:43:27    606s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:43:27    606s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:43:27    606s] [NR-eGR] Read 57331 nets ( ignored 0 )
[08/01 11:43:27    606s] (I)      early_global_route_priority property id does not exist.
[08/01 11:43:27    606s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:43:27    606s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:43:27    606s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:43:27    606s] (I)      Number of ignored nets                =      0
[08/01 11:43:27    606s] (I)      Number of connected nets              =      0
[08/01 11:43:27    606s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:43:27    606s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:43:27    606s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:43:27    606s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:43:27    606s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:43:27    606s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:43:27    606s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:43:27    606s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:43:27    606s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:43:27    606s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:43:27    606s] (I)      Ndr track 0 does not exist
[08/01 11:43:27    606s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:43:27    606s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:43:27    606s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:43:27    606s] (I)      Site width          :   380  (dbu)
[08/01 11:43:27    606s] (I)      Row height          :  2800  (dbu)
[08/01 11:43:27    606s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:43:27    606s] (I)      GCell width         :  2800  (dbu)
[08/01 11:43:27    606s] (I)      GCell height        :  2800  (dbu)
[08/01 11:43:27    606s] (I)      Grid                :   281   281    10
[08/01 11:43:27    606s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:43:27    606s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:43:27    606s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:43:27    606s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:43:27    606s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:43:27    606s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:43:27    606s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:43:27    606s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:43:27    606s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:43:27    606s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:43:27    606s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:43:27    606s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:43:27    606s] (I)      --------------------------------------------------------
[08/01 11:43:27    606s] 
[08/01 11:43:27    606s] [NR-eGR] ============ Routing rule table ============
[08/01 11:43:27    606s] [NR-eGR] Rule id: 0  Nets: 57331
[08/01 11:43:27    606s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:43:27    606s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:43:27    606s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:43:27    606s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:43:27    606s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:43:27    606s] [NR-eGR] ========================================
[08/01 11:43:27    606s] [NR-eGR] 
[08/01 11:43:27    606s] (I)      =============== Blocked Tracks ===============
[08/01 11:43:27    606s] (I)      +-------+---------+----------+---------------+
[08/01 11:43:27    606s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:43:27    606s] (I)      +-------+---------+----------+---------------+
[08/01 11:43:27    606s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:43:27    606s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:43:27    606s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:43:27    606s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:43:27    606s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:43:27    606s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:43:27    606s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:43:27    606s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:43:27    606s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:43:27    606s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:43:27    606s] (I)      +-------+---------+----------+---------------+
[08/01 11:43:27    606s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3326.24 MB )
[08/01 11:43:27    606s] (I)      Reset routing kernel
[08/01 11:43:27    606s] (I)      Started Global Routing ( Curr Mem: 3326.24 MB )
[08/01 11:43:27    606s] (I)      totalPins=190252  totalGlobalPin=180815 (95.04%)
[08/01 11:43:27    606s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] (I)      ============  Phase 1a Route ============
[08/01 11:43:27    606s] [NR-eGR] Layer group 1: route 57331 net(s) in layer range [2, 10]
[08/01 11:43:27    606s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] (I)      ============  Phase 1b Route ============
[08/01 11:43:27    606s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:43:27    606s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.297754e+05um
[08/01 11:43:27    606s] (I)      Congestion metric : 0.00%H 0.03%V, 0.04%HV
[08/01 11:43:27    606s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] (I)      ============  Phase 1c Route ============
[08/01 11:43:27    606s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] (I)      ============  Phase 1d Route ============
[08/01 11:43:27    606s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] (I)      ============  Phase 1e Route ============
[08/01 11:43:27    606s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] (I)      ============  Phase 1l Route ============
[08/01 11:43:27    606s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.297754e+05um
[08/01 11:43:27    606s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:43:27    606s] (I)      Layer  2:     548601    171738       164           0      579747    ( 0.00%) 
[08/01 11:43:27    606s] (I)      Layer  3:     766621    198393         3           0      786800    ( 0.00%) 
[08/01 11:43:27    606s] (I)      Layer  4:     368097     85572        25           0      393400    ( 0.00%) 
[08/01 11:43:27    606s] (I)      Layer  5:     372635     28418         2           0      393400    ( 0.00%) 
[08/01 11:43:27    606s] (I)      Layer  6:     359227     28495         6           0      393400    ( 0.00%) 
[08/01 11:43:27    606s] (I)      Layer  7:     107890       510         4       11407      119727    ( 8.70%) 
[08/01 11:43:27    606s] (I)      Layer  8:      96318       902         0       29803      101330    (22.73%) 
[08/01 11:43:27    606s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:43:27    606s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:43:27    606s] (I)      Total:       2706173    514028       204       99811     2843611    ( 3.39%) 
[08/01 11:43:27    606s] (I)      
[08/01 11:43:27    606s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:43:27    606s] [NR-eGR]                        OverCon            
[08/01 11:43:27    606s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:43:27    606s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 11:43:27    606s] [NR-eGR] ----------------------------------------------
[08/01 11:43:27    606s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:43:27    606s] [NR-eGR]  metal2 ( 2)       145( 0.18%)   ( 0.18%) 
[08/01 11:43:27    606s] [NR-eGR]  metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[08/01 11:43:27    606s] [NR-eGR]  metal4 ( 4)        23( 0.03%)   ( 0.03%) 
[08/01 11:43:27    606s] [NR-eGR]  metal5 ( 5)         2( 0.00%)   ( 0.00%) 
[08/01 11:43:27    606s] [NR-eGR]  metal6 ( 6)         5( 0.01%)   ( 0.01%) 
[08/01 11:43:27    606s] [NR-eGR]  metal7 ( 7)         4( 0.01%)   ( 0.01%) 
[08/01 11:43:27    606s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:43:27    606s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:43:27    606s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:43:27    606s] [NR-eGR] ----------------------------------------------
[08/01 11:43:27    606s] [NR-eGR]        Total       182( 0.03%)   ( 0.03%) 
[08/01 11:43:27    606s] [NR-eGR] 
[08/01 11:43:27    606s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 3334.24 MB )
[08/01 11:43:27    606s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:43:27    606s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:43:27    606s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 0.57 sec, Curr Mem: 3334.24 MB )
[08/01 11:43:27    606s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:43:27    606s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 11:43:27    606s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:43:27    606s] (I)       Early Global Route kernel              100.00%  1120.28 sec  1120.85 sec  0.57 sec  0.55 sec 
[08/01 11:43:27    606s] (I)       +-Import and model                      36.91%  1120.28 sec  1120.49 sec  0.21 sec  0.20 sec 
[08/01 11:43:27    606s] (I)       | +-Create place DB                     16.33%  1120.28 sec  1120.37 sec  0.09 sec  0.09 sec 
[08/01 11:43:27    606s] (I)       | | +-Import place data                 16.32%  1120.28 sec  1120.37 sec  0.09 sec  0.09 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read instances and placement     3.82%  1120.28 sec  1120.30 sec  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read nets                       12.48%  1120.30 sec  1120.37 sec  0.07 sec  0.07 sec 
[08/01 11:43:27    606s] (I)       | +-Create route DB                     18.14%  1120.37 sec  1120.47 sec  0.10 sec  0.10 sec 
[08/01 11:43:27    606s] (I)       | | +-Import route data (1T)            18.11%  1120.37 sec  1120.47 sec  0.10 sec  0.10 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.34%  1120.38 sec  1120.40 sec  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read routing blockages         0.00%  1120.38 sec  1120.38 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read instance blockages        0.76%  1120.38 sec  1120.39 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read PG blockages              1.08%  1120.39 sec  1120.39 sec  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read clock blockages           0.05%  1120.39 sec  1120.40 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read other blockages           0.04%  1120.40 sec  1120.40 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read halo blockages            0.08%  1120.40 sec  1120.40 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Read boundary cut boxes        0.00%  1120.40 sec  1120.40 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read blackboxes                  0.00%  1120.40 sec  1120.40 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read prerouted                   5.09%  1120.40 sec  1120.43 sec  0.03 sec  0.03 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read unlegalized nets            0.68%  1120.43 sec  1120.43 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | +-Read nets                        1.68%  1120.43 sec  1120.44 sec  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)       | | | +-Set up via pillars               0.10%  1120.44 sec  1120.44 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | +-Initialize 3D grid graph         0.25%  1120.45 sec  1120.45 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | +-Model blockage capacity          3.60%  1120.45 sec  1120.47 sec  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)       | | | | +-Initialize 3D capacity         3.30%  1120.45 sec  1120.47 sec  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)       | +-Read aux data                        0.00%  1120.47 sec  1120.47 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | +-Others data preparation              0.48%  1120.47 sec  1120.48 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | +-Create route kernel                  1.26%  1120.48 sec  1120.48 sec  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)       +-Global Routing                        60.22%  1120.49 sec  1120.83 sec  0.34 sec  0.34 sec 
[08/01 11:43:27    606s] (I)       | +-Initialization                       2.72%  1120.49 sec  1120.50 sec  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)       | +-Net group 1                         53.74%  1120.50 sec  1120.81 sec  0.31 sec  0.31 sec 
[08/01 11:43:27    606s] (I)       | | +-Generate topology                  6.83%  1120.50 sec  1120.54 sec  0.04 sec  0.04 sec 
[08/01 11:43:27    606s] (I)       | | +-Phase 1a                          14.96%  1120.55 sec  1120.64 sec  0.09 sec  0.09 sec 
[08/01 11:43:27    606s] (I)       | | | +-Pattern routing (1T)            12.29%  1120.55 sec  1120.62 sec  0.07 sec  0.07 sec 
[08/01 11:43:27    606s] (I)       | | | +-Add via demand to 2D             2.54%  1120.62 sec  1120.64 sec  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)       | | +-Phase 1b                           0.08%  1120.64 sec  1120.64 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | +-Phase 1c                           0.00%  1120.64 sec  1120.64 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | +-Phase 1d                           0.00%  1120.64 sec  1120.64 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | +-Phase 1e                           0.03%  1120.64 sec  1120.64 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | | +-Route legalization               0.00%  1120.64 sec  1120.64 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       | | +-Phase 1l                          30.52%  1120.64 sec  1120.81 sec  0.17 sec  0.17 sec 
[08/01 11:43:27    606s] (I)       | | | +-Layer assignment (1T)           29.96%  1120.64 sec  1120.81 sec  0.17 sec  0.17 sec 
[08/01 11:43:27    606s] (I)       | +-Clean cong LA                        0.00%  1120.81 sec  1120.81 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)       +-Export 3D cong map                     1.88%  1120.83 sec  1120.84 sec  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)       | +-Export 2D cong map                   0.18%  1120.84 sec  1120.84 sec  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)      ===================== Summary by functions =====================
[08/01 11:43:27    606s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:43:27    606s] (I)      ----------------------------------------------------------------
[08/01 11:43:27    606s] (I)        0  Early Global Route kernel      100.00%  0.57 sec  0.55 sec 
[08/01 11:43:27    606s] (I)        1  Global Routing                  60.22%  0.34 sec  0.34 sec 
[08/01 11:43:27    606s] (I)        1  Import and model                36.91%  0.21 sec  0.20 sec 
[08/01 11:43:27    606s] (I)        1  Export 3D cong map               1.88%  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)        2  Net group 1                     53.74%  0.31 sec  0.31 sec 
[08/01 11:43:27    606s] (I)        2  Create route DB                 18.14%  0.10 sec  0.10 sec 
[08/01 11:43:27    606s] (I)        2  Create place DB                 16.33%  0.09 sec  0.09 sec 
[08/01 11:43:27    606s] (I)        2  Initialization                   2.72%  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)        2  Create route kernel              1.26%  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)        2  Others data preparation          0.48%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        2  Export 2D cong map               0.18%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        3  Phase 1l                        30.52%  0.17 sec  0.17 sec 
[08/01 11:43:27    606s] (I)        3  Import route data (1T)          18.11%  0.10 sec  0.10 sec 
[08/01 11:43:27    606s] (I)        3  Import place data               16.32%  0.09 sec  0.09 sec 
[08/01 11:43:27    606s] (I)        3  Phase 1a                        14.96%  0.09 sec  0.09 sec 
[08/01 11:43:27    606s] (I)        3  Generate topology                6.83%  0.04 sec  0.04 sec 
[08/01 11:43:27    606s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        4  Layer assignment (1T)           29.96%  0.17 sec  0.17 sec 
[08/01 11:43:27    606s] (I)        4  Read nets                       14.16%  0.08 sec  0.08 sec 
[08/01 11:43:27    606s] (I)        4  Pattern routing (1T)            12.29%  0.07 sec  0.07 sec 
[08/01 11:43:27    606s] (I)        4  Read prerouted                   5.09%  0.03 sec  0.03 sec 
[08/01 11:43:27    606s] (I)        4  Read instances and placement     3.82%  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)        4  Model blockage capacity          3.60%  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)        4  Add via demand to 2D             2.54%  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)        4  Read blockages ( Layer 2-10 )    2.34%  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)        4  Read unlegalized nets            0.68%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        4  Initialize 3D grid graph         0.25%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        4  Set up via pillars               0.10%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        5  Initialize 3D capacity           3.30%  0.02 sec  0.02 sec 
[08/01 11:43:27    606s] (I)        5  Read PG blockages                1.08%  0.01 sec  0.01 sec 
[08/01 11:43:27    606s] (I)        5  Read instance blockages          0.76%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:43:27    606s] OPERPROF: Starting HotSpotCal at level 1, MEM:3334.2M, EPOCH TIME: 1754073807.583486
[08/01 11:43:27    606s] [hotspot] +------------+---------------+---------------+
[08/01 11:43:27    606s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:43:27    606s] [hotspot] +------------+---------------+---------------+
[08/01 11:43:27    606s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:43:27    606s] [hotspot] +------------+---------------+---------------+
[08/01 11:43:27    606s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:43:27    606s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:43:27    606s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3350.2M, EPOCH TIME: 1754073807.589118
[08/01 11:43:27    606s] [hotspot] Hotspot report including placement blocked areas
[08/01 11:43:27    606s] OPERPROF: Starting HotSpotCal at level 1, MEM:3350.2M, EPOCH TIME: 1754073807.589330
[08/01 11:43:27    606s] [hotspot] +------------+---------------+---------------+
[08/01 11:43:27    606s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:43:27    606s] [hotspot] +------------+---------------+---------------+
[08/01 11:43:27    606s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:43:27    606s] [hotspot] +------------+---------------+---------------+
[08/01 11:43:27    606s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:43:27    606s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:43:27    606s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3350.2M, EPOCH TIME: 1754073807.593652
[08/01 11:43:27    606s] Reported timing to dir ./timingReports
[08/01 11:43:27    606s] **opt_design ... cpu = 0:02:33, real = 0:02:34, mem = 2480.6M, totSessionCpu=0:10:07 **
[08/01 11:43:27    606s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3289.2M, EPOCH TIME: 1754073807.618853
[08/01 11:43:27    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:27    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:27    607s] 
[08/01 11:43:27    607s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:27    607s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3289.2M, EPOCH TIME: 1754073807.631114
[08/01 11:43:27    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:27    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s] ------------------------------------------------------------------
[08/01 11:43:29    608s]      opt_design Final Summary
[08/01 11:43:29    608s] ------------------------------------------------------------------
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s] Setup views included:
[08/01 11:43:29    608s]  nangate_view_setup 
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s] +--------------------+---------+---------+---------+
[08/01 11:43:29    608s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:43:29    608s] +--------------------+---------+---------+---------+
[08/01 11:43:29    608s] |           WNS (ns):|  0.003  |  0.003  |  0.719  |
[08/01 11:43:29    608s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 11:43:29    608s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 11:43:29    608s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:43:29    608s] +--------------------+---------+---------+---------+
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s] +----------------+-------------------------------+------------------+
[08/01 11:43:29    608s] |                |              Real             |       Total      |
[08/01 11:43:29    608s] |    DRVs        +------------------+------------+------------------|
[08/01 11:43:29    608s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:43:29    608s] +----------------+------------------+------------+------------------+
[08/01 11:43:29    608s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:43:29    608s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:43:29    608s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:43:29    608s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:43:29    608s] +----------------+------------------+------------+------------------+
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3289.4M, EPOCH TIME: 1754073809.573299
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:29    608s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3289.4M, EPOCH TIME: 1754073809.586288
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s] Density: 70.214%
[08/01 11:43:29    608s] Routing Overflow: 0.00% H and 0.00% V
[08/01 11:43:29    608s] ------------------------------------------------------------------
[08/01 11:43:29    608s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3289.4M, EPOCH TIME: 1754073809.617595
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] 
[08/01 11:43:29    608s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:43:29    608s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3289.4M, EPOCH TIME: 1754073809.630491
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] **opt_design ... cpu = 0:02:34, real = 0:02:36, mem = 2480.9M, totSessionCpu=0:10:08 **
[08/01 11:43:29    608s] *** Finished opt_design ***
[08/01 11:43:29    608s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:43:29    608s] UM:*                                       0.000 ns          0.003 ns  final
[08/01 11:43:29    608s] UM: Running design category ...
[08/01 11:43:29    608s] All LLGs are deleted
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3289.4M, EPOCH TIME: 1754073809.699835
[08/01 11:43:29    608s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3289.4M, EPOCH TIME: 1754073809.699899
[08/01 11:43:29    608s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3289.4M, EPOCH TIME: 1754073809.700550
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3289.4M, EPOCH TIME: 1754073809.701306
[08/01 11:43:29    608s] Max number of tech site patterns supported in site array is 256.
[08/01 11:43:29    608s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:43:29    608s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3289.4M, EPOCH TIME: 1754073809.705137
[08/01 11:43:29    608s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:43:29    608s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:43:29    608s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3289.4M, EPOCH TIME: 1754073809.716143
[08/01 11:43:29    608s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:43:29    608s] SiteArray: use 2,723,840 bytes
[08/01 11:43:29    608s] SiteArray: current memory after site array memory allocation 3289.4M
[08/01 11:43:29    608s] SiteArray: FP blocked sites are writable
[08/01 11:43:29    608s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3289.4M, EPOCH TIME: 1754073809.722344
[08/01 11:43:29    608s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.030, MEM:3289.4M, EPOCH TIME: 1754073809.752781
[08/01 11:43:29    608s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:43:29    608s] Atter site array init, number of instance map data is 0.
[08/01 11:43:29    608s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.055, REAL:0.056, MEM:3289.4M, EPOCH TIME: 1754073809.757031
[08/01 11:43:29    608s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.058, MEM:3289.4M, EPOCH TIME: 1754073809.758591
[08/01 11:43:29    608s] All LLGs are deleted
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3289.4M, EPOCH TIME: 1754073809.772251
[08/01 11:43:29    608s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3289.4M, EPOCH TIME: 1754073809.772294
[08/01 11:43:29    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:29    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] 	Current design flip-flop statistics
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] Single-Bit FF Count          :         5575
[08/01 11:43:30    609s] Multi-Bit FF Count           :            0
[08/01 11:43:30    609s] Total Bit Count              :         5575
[08/01 11:43:30    609s] Total FF Count               :         5575
[08/01 11:43:30    609s] Bits Per Flop                :        1.000
[08/01 11:43:30    609s] Total Clock Pin Cap(FF)      :     5000.215
[08/01 11:43:30    609s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s]             Multi-bit cell usage statistics
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] ============================================================
[08/01 11:43:30    609s] Sequential Multibit cells usage statistics
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] Total 0
[08/01 11:43:30    609s] ============================================================
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] Category            Num of Insts Rejected     Reasons
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s] ------------------------------------------------------------
[08/01 11:43:30    609s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:43:30    609s] UM:         206.62            864          0.000 ns          0.003 ns  opt_design_prects
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:47 real=  0:02:49)
[08/01 11:43:30    609s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[08/01 11:43:30    609s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[08/01 11:43:30    609s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:10.4 real=0:00:10.5)
[08/01 11:43:30    609s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:38 real=  0:01:40)
[08/01 11:43:30    609s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:07.9 real=0:00:07.9)
[08/01 11:43:30    609s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.9 real=0:00:03.0)
[08/01 11:43:30    609s] Deleting Lib Analyzer.
[08/01 11:43:30    609s] clean pInstBBox. size 0
[08/01 11:43:30    609s] All LLGs are deleted
[08/01 11:43:30    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:30    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:43:30    609s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3289.4M, EPOCH TIME: 1754073810.731295
[08/01 11:43:30    609s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3289.4M, EPOCH TIME: 1754073810.731411
[08/01 11:43:30    609s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] TimeStamp Deleting Cell Server End ...
[08/01 11:43:30    609s] Disable CTE adjustment.
[08/01 11:43:30    609s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:43:30    609s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:43:30    609s] VSMManager cleared!
[08/01 11:43:30    609s] **place_opt_design ... cpu = 0:02:36, real = 0:02:38, mem = 3201.4M **
[08/01 11:43:30    609s] *** Finished GigaPlace ***
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] *** Summary of all messages that are not suppressed in this session:
[08/01 11:43:30    609s] Severity  ID               Count  Summary                                  
[08/01 11:43:30    609s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/01 11:43:30    609s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/01 11:43:30    609s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 11:43:30    609s] WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
[08/01 11:43:30    609s] *** Message Summary: 329 warning(s), 0 error(s)
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] *** place_opt_design #2 [finish] : cpu/real = 0:02:35.6/0:02:37.8 (1.0), totSession cpu/real = 0:10:09.3/0:48:24.0 (0.2), mem = 3201.4M
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] =============================================================================================
[08/01 11:43:30    609s]  Final TAT Report : place_opt_design #2                                         21.18-s099_1
[08/01 11:43:30    609s] =============================================================================================
[08/01 11:43:30    609s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:43:30    609s] ---------------------------------------------------------------------------------------------
[08/01 11:43:30    609s] [ InitOpt                ]      1   0:00:00.9  (   0.6 % )     0:00:10.2 /  0:00:10.2    1.0
[08/01 11:43:30    609s] [ WnsOpt                 ]      1   0:00:04.8  (   3.0 % )     0:00:07.8 /  0:00:07.8    1.0
[08/01 11:43:30    609s] [ GlobalOpt              ]      1   0:00:01.8  (   1.2 % )     0:00:01.8 /  0:00:01.8    1.0
[08/01 11:43:30    609s] [ DrvOpt                 ]      1   0:00:02.0  (   1.2 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 11:43:30    609s] [ SimplifyNetlist        ]      1   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:43:30    609s] [ SkewPreCTSReport       ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.8    1.0
[08/01 11:43:30    609s] [ AreaOpt                ]      2   0:00:08.3  (   5.3 % )     0:00:09.7 /  0:00:09.7    1.0
[08/01 11:43:30    609s] [ ViewPruning            ]      8   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 11:43:30    609s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:09.6 /  0:00:08.8    0.9
[08/01 11:43:30    609s] [ DrvReport              ]      2   0:00:02.0  (   1.3 % )     0:00:02.0 /  0:00:01.3    0.6
[08/01 11:43:30    609s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:30    609s] [ SlackTraversorInit     ]      5   0:00:01.7  (   1.1 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 11:43:30    609s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:30    609s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:43:30    609s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:30    609s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:43:30    609s] [ ReportFanoutViolation  ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:30    609s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:43:30    609s] [ IncrReplace            ]      1   0:01:38.1  (  62.2 % )     0:01:46.4 /  0:01:45.1    1.0
[08/01 11:43:30    609s] [ RefinePlace            ]      3   0:00:04.4  (   2.8 % )     0:00:04.4 /  0:00:04.4    1.0
[08/01 11:43:30    609s] [ EarlyGlobalRoute       ]      2   0:00:02.1  (   1.3 % )     0:00:02.1 /  0:00:02.0    1.0
[08/01 11:43:30    609s] [ ExtractRC              ]      3   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:43:30    609s] [ TimingUpdate           ]     29   0:00:04.7  (   3.0 % )     0:00:16.6 /  0:00:16.6    1.0
[08/01 11:43:30    609s] [ FullDelayCalc          ]      3   0:00:18.0  (  11.4 % )     0:00:18.0 /  0:00:18.0    1.0
[08/01 11:43:30    609s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:43:30    609s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:43:30    609s] [ MISC                   ]          0:00:03.8  (   2.4 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 11:43:30    609s] ---------------------------------------------------------------------------------------------
[08/01 11:43:30    609s]  place_opt_design #2 TOTAL          0:02:37.8  ( 100.0 % )     0:02:37.8 /  0:02:35.6    1.0
[08/01 11:43:30    609s] ---------------------------------------------------------------------------------------------
[08/01 11:43:30    609s] 
[08/01 11:43:30    609s] @innovus 59> set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}

[08/01 11:43:48    609s] 1 {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/01 11:43:48    609s] @innovus 60> source _5_CTS.tcl 

[08/01 11:45:15    612s] #@ Begin verbose source (pre): source _5_CTS.tcl 
[08/01 11:45:15    612s] @@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/01 11:45:15    612s] @@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[08/01 11:45:15    612s] @@file 3: create_clock_tree_spec -out_file top.spec
[08/01 11:45:15    612s] Creating clock tree spec for modes (timing configs): nangate_constraint_mode
[08/01 11:45:15    612s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/01 11:45:15    612s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:45:15    612s] 
[08/01 11:45:15    612s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:45:15    612s] Summary for sequential cells identification: 
[08/01 11:45:15    612s]   Identified SBFF number: 16
[08/01 11:45:15    612s]   Identified MBFF number: 0
[08/01 11:45:15    612s]   Identified SB Latch number: 0
[08/01 11:45:15    612s]   Identified MB Latch number: 0
[08/01 11:45:15    612s]   Not identified SBFF number: 0
[08/01 11:45:15    612s]   Not identified MBFF number: 0
[08/01 11:45:15    612s]   Not identified SB Latch number: 0
[08/01 11:45:15    612s]   Not identified MB Latch number: 0
[08/01 11:45:15    612s]   Number of sequential cells which are not FFs: 13
[08/01 11:45:15    612s]  Visiting view : nangate_view_setup
[08/01 11:45:15    612s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:45:15    612s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:45:15    612s]  Visiting view : nangate_view_hold
[08/01 11:45:15    612s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:45:15    612s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:45:15    612s] TLC MultiMap info (StdDelay):
[08/01 11:45:15    612s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:45:15    612s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:45:15    612s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:45:15    612s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:45:15    612s]  Setting StdDelay to: 8.5ps
[08/01 11:45:15    612s] 
[08/01 11:45:15    612s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:45:15    612s] Reset timing graph...
[08/01 11:45:15    612s] Ignoring AAE DB Resetting ...
[08/01 11:45:15    612s] Reset timing graph done.
[08/01 11:45:15    612s] Ignoring AAE DB Resetting ...
[08/01 11:45:17    613s] Analyzing clock structure...
[08/01 11:45:17    613s] Analyzing clock structure done.
[08/01 11:45:17    613s] Reset timing graph...
[08/01 11:45:17    613s] Ignoring AAE DB Resetting ...
[08/01 11:45:17    613s] Reset timing graph done.
[08/01 11:45:17    613s] Wrote: top.spec
[08/01 11:45:17    613s] @@file 4: ccopt_design
[08/01 11:45:17    614s] #% Begin ccopt_design (date=08/01 11:45:17, mem=2342.6M)
[08/01 11:45:17    614s] Turning off fast DC mode.
[08/01 11:45:17    614s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:10:14.0/0:50:10.9 (0.2), mem = 3175.9M
[08/01 11:45:17    614s] Runtime...
[08/01 11:45:17    614s] **INFO: User's settings:
[08/01 11:45:23    619s] delaycal_enable_high_fanout                                    true
[08/01 11:45:23    619s] delaycal_ignore_net_load                                       false
[08/01 11:45:23    619s] delaycal_socv_accuracy_mode                                    low
[08/01 11:45:23    619s] setAnalysisMode -cts                                           postCTS
[08/01 11:45:23    619s] setDelayCalMode -engine                                        aae
[08/01 11:45:23    619s] design_process_node                                            45
[08/01 11:45:23    619s] extract_rc_coupling_cap_threshold                              0.1
[08/01 11:45:23    619s] extract_rc_engine                                              pre_route
[08/01 11:45:23    619s] extract_rc_relative_cap_threshold                              1.0
[08/01 11:45:23    619s] extract_rc_total_cap_threshold                                 0.0
[08/01 11:45:23    619s] opt_drv_fix_max_cap                                            true
[08/01 11:45:23    619s] opt_drv_fix_max_tran                                           true
[08/01 11:45:23    619s] opt_drv_margin                                                 0.0
[08/01 11:45:23    619s] opt_fix_drv                                                    true
[08/01 11:45:23    619s] opt_fix_fanout_load                                            true
[08/01 11:45:23    619s] opt_preserve_all_sequential                                    true
[08/01 11:45:23    619s] opt_resize_flip_flops                                          true
[08/01 11:45:23    619s] opt_setup_target_slack                                         0.0
[08/01 11:45:23    619s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 11:45:23    619s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 11:45:23    619s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 11:45:23    619s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 11:45:23    619s] route_design_extract_third_party_compatible                    false
[08/01 11:45:23    619s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 11:45:23    619s] route_early_global_bottom_routing_layer                        2
[08/01 11:45:23    619s] route_early_global_honor_partition_pin_guide                   true
[08/01 11:45:23    619s] route_early_global_honor_power_domain                          false
[08/01 11:45:23    619s] route_early_global_top_routing_layer                           10
[08/01 11:45:23    619s] getAnalysisMode -cts                                           postCTS
[08/01 11:45:23    619s] getDelayCalMode -engine                                        aae
[08/01 11:45:23    619s] get_power_analysis_mode -report_power_quiet                    false
[08/01 11:45:23    619s] getAnalysisMode -cts                                           postCTS
[08/01 11:45:23    619s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[08/01 11:45:23    619s] (ccopt_design): create_ccopt_clock_tree_spec
[08/01 11:45:23    619s] Creating clock tree spec for modes (timing configs): nangate_constraint_mode
[08/01 11:45:23    619s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/01 11:45:23    619s] Reset timing graph...
[08/01 11:45:23    619s] Ignoring AAE DB Resetting ...
[08/01 11:45:23    619s] Reset timing graph done.
[08/01 11:45:23    619s] Ignoring AAE DB Resetting ...
[08/01 11:45:24    620s] Analyzing clock structure...
[08/01 11:45:24    621s] Analyzing clock structure done.
[08/01 11:45:24    621s] Reset timing graph...
[08/01 11:45:24    621s] Ignoring AAE DB Resetting ...
[08/01 11:45:24    621s] Reset timing graph done.
[08/01 11:45:24    621s] Extracting original clock gating for clk...
[08/01 11:45:24    621s]   clock_tree clk contains 5575 sinks and 0 clock gates.
[08/01 11:45:24    621s] Extracting original clock gating for clk done.
[08/01 11:45:24    621s] The skew group clk/nangate_constraint_mode was created. It contains 5575 sinks and 1 sources.
[08/01 11:45:24    621s] Checking clock tree convergence...
[08/01 11:45:24    621s] Checking clock tree convergence done.
[08/01 11:45:24    621s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[08/01 11:45:24    621s] Set place::cacheFPlanSiteMark to 1
[08/01 11:45:24    621s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/01 11:45:24    621s] Using CCOpt effort standard.
[08/01 11:45:24    621s] CCOpt::Phase::Initialization...
[08/01 11:45:24    621s] Check Prerequisites...
[08/01 11:45:24    621s] Leaving CCOpt scope - CheckPlace...
[08/01 11:45:24    621s] OPERPROF: Starting checkPlace at level 1, MEM:3191.5M, EPOCH TIME: 1754073924.961813
[08/01 11:45:24    621s] Processing tracks to init pin-track alignment.
[08/01 11:45:24    621s] z: 2, totalTracks: 1
[08/01 11:45:24    621s] z: 4, totalTracks: 1
[08/01 11:45:24    621s] z: 6, totalTracks: 1
[08/01 11:45:24    621s] z: 8, totalTracks: 1
[08/01 11:45:24    621s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:24    621s] All LLGs are deleted
[08/01 11:45:24    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:24    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:24    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3191.5M, EPOCH TIME: 1754073924.973695
[08/01 11:45:24    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3191.5M, EPOCH TIME: 1754073924.973753
[08/01 11:45:24    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3191.5M, EPOCH TIME: 1754073924.974394
[08/01 11:45:24    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:24    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:24    621s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3191.5M, EPOCH TIME: 1754073924.975211
[08/01 11:45:24    621s] Max number of tech site patterns supported in site array is 256.
[08/01 11:45:24    621s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:45:24    621s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3191.5M, EPOCH TIME: 1754073924.976575
[08/01 11:45:24    621s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:45:24    621s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:45:24    621s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3191.5M, EPOCH TIME: 1754073924.987729
[08/01 11:45:24    621s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:45:24    621s] SiteArray: use 2,723,840 bytes
[08/01 11:45:24    621s] SiteArray: current memory after site array memory allocation 3191.5M
[08/01 11:45:24    621s] SiteArray: FP blocked sites are writable
[08/01 11:45:24    621s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:45:24    621s] Atter site array init, number of instance map data is 0.
[08/01 11:45:24    621s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.023, MEM:3191.5M, EPOCH TIME: 1754073924.997892
[08/01 11:45:24    621s] 
[08/01 11:45:24    621s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:24    621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3191.5M, EPOCH TIME: 1754073924.999499
[08/01 11:45:25    621s] Begin checking placement ... (start mem=3191.5M, init mem=3191.5M)
[08/01 11:45:25    621s] Begin checking exclusive groups violation ...
[08/01 11:45:25    621s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 11:45:25    621s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] Running CheckPlace using 1 thread in normal mode...
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] ...checkPlace normal is done!
[08/01 11:45:25    621s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3191.5M, EPOCH TIME: 1754073925.245932
[08/01 11:45:25    621s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.016, REAL:0.016, MEM:3191.5M, EPOCH TIME: 1754073925.261656
[08/01 11:45:25    621s] *info: Placed = 46964         
[08/01 11:45:25    621s] *info: Unplaced = 0           
[08/01 11:45:25    621s] Placement Density:70.21%(97572/138965)
[08/01 11:45:25    621s] Placement Density (including fixed std cells):70.21%(97572/138965)
[08/01 11:45:25    621s] All LLGs are deleted
[08/01 11:45:25    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:46964).
[08/01 11:45:25    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3191.5M, EPOCH TIME: 1754073925.272447
[08/01 11:45:25    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3191.5M, EPOCH TIME: 1754073925.272502
[08/01 11:45:25    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3191.5M)
[08/01 11:45:25    621s] OPERPROF: Finished checkPlace at level 1, CPU:0.310, REAL:0.311, MEM:3191.5M, EPOCH TIME: 1754073925.272951
[08/01 11:45:25    621s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:45:25    621s] Innovus will update I/O latencies
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:45:25    621s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:25    621s] UM:*                                                                   Check Prerequisites
[08/01 11:45:25    621s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:45:25    621s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:25    621s] UM:*                                                                   CCOpt::Phase::Initialization
[08/01 11:45:25    621s] Info: 1 threads available for lower-level modules during optimization.
[08/01 11:45:25    621s] Executing ccopt post-processing.
[08/01 11:45:25    621s] Synthesizing clock trees with CCOpt...
[08/01 11:45:25    621s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:21.7/0:50:18.6 (0.2), mem = 3191.5M
[08/01 11:45:25    621s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 11:45:25    621s] CCOpt::Phase::PreparingToBalance...
[08/01 11:45:25    621s] Leaving CCOpt scope - Initializing power interface...
[08/01 11:45:25    621s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] Positive (advancing) pin insertion delays
[08/01 11:45:25    621s] =========================================
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] Found 0 advancing pin insertion delay (0.000% of 5575 clock tree sinks)
[08/01 11:45:25    621s] Negative (delaying) pin insertion delays
[08/01 11:45:25    621s] ========================================
[08/01 11:45:25    621s] 
[08/01 11:45:25    621s] Found 0 delaying pin insertion delay (0.000% of 5575 clock tree sinks)
[08/01 11:45:25    621s] Notify start of optimization...
[08/01 11:45:25    621s] Notify start of optimization done.
[08/01 11:45:25    621s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/01 11:45:25    621s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3191.5M, EPOCH TIME: 1754073925.350733
[08/01 11:45:25    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] All LLGs are deleted
[08/01 11:45:25    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:25    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3191.5M, EPOCH TIME: 1754073925.350798
[08/01 11:45:25    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3191.5M, EPOCH TIME: 1754073925.350822
[08/01 11:45:25    621s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3175.5M, EPOCH TIME: 1754073925.352540
[08/01 11:45:25    621s] ### Creating LA Mngr. totSessionCpu=0:10:22 mem=3175.5M
[08/01 11:45:25    621s] ### Creating LA Mngr, finished. totSessionCpu=0:10:22 mem=3175.5M
[08/01 11:45:25    621s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3175.48 MB )
[08/01 11:45:25    621s] (I)      ==================== Layers =====================
[08/01 11:45:25    621s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:25    621s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:45:25    621s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:25    621s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:45:25    621s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:45:25    621s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:25    621s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:45:25    621s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:45:25    621s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:45:25    621s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:25    621s] (I)      Started Import and model ( Curr Mem: 3175.48 MB )
[08/01 11:45:25    621s] (I)      Default pattern map key = top_default.
[08/01 11:45:25    621s] (I)      == Non-default Options ==
[08/01 11:45:25    621s] (I)      Maximum routing layer                              : 10
[08/01 11:45:25    621s] (I)      Number of threads                                  : 1
[08/01 11:45:25    621s] (I)      Method to set GCell size                           : row
[08/01 11:45:25    621s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:45:25    621s] (I)      Use row-based GCell size
[08/01 11:45:25    621s] (I)      Use row-based GCell align
[08/01 11:45:25    621s] (I)      layer 0 area = 0
[08/01 11:45:25    621s] (I)      layer 1 area = 0
[08/01 11:45:25    621s] (I)      layer 2 area = 0
[08/01 11:45:25    621s] (I)      layer 3 area = 0
[08/01 11:45:25    621s] (I)      layer 4 area = 0
[08/01 11:45:25    621s] (I)      layer 5 area = 0
[08/01 11:45:25    621s] (I)      layer 6 area = 0
[08/01 11:45:25    621s] (I)      layer 7 area = 0
[08/01 11:45:25    621s] (I)      layer 8 area = 0
[08/01 11:45:25    621s] (I)      layer 9 area = 0
[08/01 11:45:25    621s] (I)      GCell unit size   : 2800
[08/01 11:45:25    621s] (I)      GCell multiplier  : 1
[08/01 11:45:25    621s] (I)      GCell row height  : 2800
[08/01 11:45:25    621s] (I)      Actual row height : 2800
[08/01 11:45:25    621s] (I)      GCell align ref   : 20140 20160
[08/01 11:45:25    621s] [NR-eGR] Track table information for default rule: 
[08/01 11:45:25    621s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:45:25    621s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:45:25    621s] (I)      ============== Default via ===============
[08/01 11:45:25    621s] (I)      +---+------------------+-----------------+
[08/01 11:45:25    621s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:45:25    621s] (I)      +---+------------------+-----------------+
[08/01 11:45:25    621s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:45:25    621s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:45:25    621s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:45:25    621s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:45:25    621s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:45:25    621s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:45:25    621s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:45:25    621s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:45:25    621s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:45:25    621s] (I)      +---+------------------+-----------------+
[08/01 11:45:25    621s] [NR-eGR] Read 81886 PG shapes
[08/01 11:45:25    621s] [NR-eGR] Read 0 clock shapes
[08/01 11:45:25    621s] [NR-eGR] Read 0 other shapes
[08/01 11:45:25    621s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:45:25    621s] [NR-eGR] #Instance Blockages : 0
[08/01 11:45:25    621s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:45:25    621s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:45:25    621s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:45:25    621s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:45:25    621s] [NR-eGR] #Other Blockages    : 0
[08/01 11:45:25    621s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:45:25    621s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:45:25    621s] [NR-eGR] Read 57331 nets ( ignored 0 )
[08/01 11:45:25    621s] (I)      early_global_route_priority property id does not exist.
[08/01 11:45:25    621s] (I)      Read Num Blocks=81886  Num Prerouted Wires=0  Num CS=0
[08/01 11:45:25    621s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:45:25    622s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:45:25    622s] (I)      Number of ignored nets                =      0
[08/01 11:45:25    622s] (I)      Number of connected nets              =      0
[08/01 11:45:25    622s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:45:25    622s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/01 11:45:25    622s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:45:25    622s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:45:25    622s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:45:25    622s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:45:25    622s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:45:25    622s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:45:25    622s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:45:25    622s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/01 11:45:25    622s] (I)      Ndr track 0 does not exist
[08/01 11:45:25    622s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:45:25    622s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:45:25    622s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:45:25    622s] (I)      Site width          :   380  (dbu)
[08/01 11:45:25    622s] (I)      Row height          :  2800  (dbu)
[08/01 11:45:25    622s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:45:25    622s] (I)      GCell width         :  2800  (dbu)
[08/01 11:45:25    622s] (I)      GCell height        :  2800  (dbu)
[08/01 11:45:25    622s] (I)      Grid                :   281   281    10
[08/01 11:45:25    622s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:45:25    622s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:45:25    622s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:45:25    622s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:25    622s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:25    622s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:45:25    622s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:45:25    622s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:45:25    622s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:45:25    622s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:45:25    622s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:45:25    622s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:45:25    622s] (I)      --------------------------------------------------------
[08/01 11:45:25    622s] 
[08/01 11:45:25    622s] [NR-eGR] ============ Routing rule table ============
[08/01 11:45:25    622s] [NR-eGR] Rule id: 0  Nets: 57331
[08/01 11:45:25    622s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:45:25    622s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:45:25    622s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:45:25    622s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:45:25    622s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:45:25    622s] [NR-eGR] ========================================
[08/01 11:45:25    622s] [NR-eGR] 
[08/01 11:45:25    622s] (I)      =============== Blocked Tracks ===============
[08/01 11:45:25    622s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:25    622s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:45:25    622s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:25    622s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:45:25    622s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:45:25    622s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:45:25    622s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:45:25    622s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:45:25    622s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:45:25    622s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:45:25    622s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:45:25    622s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:45:25    622s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:45:25    622s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:25    622s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3219.86 MB )
[08/01 11:45:25    622s] (I)      Reset routing kernel
[08/01 11:45:25    622s] (I)      Started Global Routing ( Curr Mem: 3219.86 MB )
[08/01 11:45:25    622s] (I)      totalPins=190252  totalGlobalPin=180815 (95.04%)
[08/01 11:45:25    622s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:45:25    622s] [NR-eGR] Layer group 1: route 57331 net(s) in layer range [2, 10]
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] (I)      ============  Phase 1a Route ============
[08/01 11:45:25    622s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] (I)      ============  Phase 1b Route ============
[08/01 11:45:25    622s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:45:25    622s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.297754e+05um
[08/01 11:45:25    622s] (I)      Congestion metric : 0.00%H 0.03%V, 0.04%HV
[08/01 11:45:25    622s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] (I)      ============  Phase 1c Route ============
[08/01 11:45:25    622s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] (I)      ============  Phase 1d Route ============
[08/01 11:45:25    622s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] (I)      ============  Phase 1e Route ============
[08/01 11:45:25    622s] (I)      Usage: 378411 = (193709 H, 184702 V) = (15.03% H, 13.11% V) = (2.712e+05um H, 2.586e+05um V)
[08/01 11:45:25    622s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.297754e+05um
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] (I)      ============  Phase 1l Route ============
[08/01 11:45:25    622s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:45:25    622s] (I)      Layer  2:     548601    171738       164           0      579747    ( 0.00%) 
[08/01 11:45:25    622s] (I)      Layer  3:     766621    198393         3           0      786800    ( 0.00%) 
[08/01 11:45:25    622s] (I)      Layer  4:     368097     85572        25           0      393400    ( 0.00%) 
[08/01 11:45:25    622s] (I)      Layer  5:     372635     28418         2           0      393400    ( 0.00%) 
[08/01 11:45:25    622s] (I)      Layer  6:     359227     28495         6           0      393400    ( 0.00%) 
[08/01 11:45:25    622s] (I)      Layer  7:     107890       510         4       11407      119727    ( 8.70%) 
[08/01 11:45:25    622s] (I)      Layer  8:      96318       902         0       29803      101330    (22.73%) 
[08/01 11:45:25    622s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:45:25    622s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:45:25    622s] (I)      Total:       2706173    514028       204       99811     2843611    ( 3.39%) 
[08/01 11:45:25    622s] (I)      
[08/01 11:45:25    622s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:45:25    622s] [NR-eGR]                        OverCon            
[08/01 11:45:25    622s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:45:25    622s] [NR-eGR]        Layer             (1-2)    OverCon
[08/01 11:45:25    622s] [NR-eGR] ----------------------------------------------
[08/01 11:45:25    622s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:25    622s] [NR-eGR]  metal2 ( 2)       145( 0.18%)   ( 0.18%) 
[08/01 11:45:25    622s] [NR-eGR]  metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[08/01 11:45:25    622s] [NR-eGR]  metal4 ( 4)        23( 0.03%)   ( 0.03%) 
[08/01 11:45:25    622s] [NR-eGR]  metal5 ( 5)         2( 0.00%)   ( 0.00%) 
[08/01 11:45:25    622s] [NR-eGR]  metal6 ( 6)         5( 0.01%)   ( 0.01%) 
[08/01 11:45:25    622s] [NR-eGR]  metal7 ( 7)         4( 0.01%)   ( 0.01%) 
[08/01 11:45:25    622s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:25    622s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:25    622s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:25    622s] [NR-eGR] ----------------------------------------------
[08/01 11:45:25    622s] [NR-eGR]        Total       182( 0.03%)   ( 0.03%) 
[08/01 11:45:25    622s] [NR-eGR] 
[08/01 11:45:25    622s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 3231.86 MB )
[08/01 11:45:25    622s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:45:25    622s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:45:25    622s] (I)      ============= Track Assignment ============
[08/01 11:45:25    622s] (I)      Started Track Assignment (1T) ( Curr Mem: 3231.86 MB )
[08/01 11:45:25    622s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:45:26    622s] (I)      Run Multi-thread track assignment
[08/01 11:45:26    622s] (I)      Finished Track Assignment (1T) ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 3231.86 MB )
[08/01 11:45:26    622s] (I)      Started Export ( Curr Mem: 3231.86 MB )
[08/01 11:45:26    622s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:45:26    622s] [NR-eGR] -------------------------------------
[08/01 11:45:26    622s] [NR-eGR]  metal1   (1H)             0  190252 
[08/01 11:45:26    622s] [NR-eGR]  metal2   (2V)        140627  235225 
[08/01 11:45:26    622s] [NR-eGR]  metal3   (3H)        246219   75539 
[08/01 11:45:26    622s] [NR-eGR]  metal4   (4V)        110724    9040 
[08/01 11:45:26    622s] [NR-eGR]  metal5   (5H)         36335    7162 
[08/01 11:45:26    622s] [NR-eGR]  metal6   (6V)         40148     192 
[08/01 11:45:26    622s] [NR-eGR]  metal7   (7H)           632     133 
[08/01 11:45:26    622s] [NR-eGR]  metal8   (8V)          1271       2 
[08/01 11:45:26    622s] [NR-eGR]  metal9   (9H)             1       0 
[08/01 11:45:26    622s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:45:26    622s] [NR-eGR] -------------------------------------
[08/01 11:45:26    622s] [NR-eGR]           Total       575956  517545 
[08/01 11:45:26    622s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:26    622s] [NR-eGR] Total half perimeter of net bounding box: 526759um
[08/01 11:45:26    622s] [NR-eGR] Total length: 575956um, number of vias: 517545
[08/01 11:45:26    622s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:26    622s] [NR-eGR] Total eGR-routed clock nets wire length: 17685um, number of vias: 17076
[08/01 11:45:26    622s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:26    623s] (I)      Finished Export ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3231.86 MB )
[08/01 11:45:26    623s] Saved RC grid cleaned up.
[08/01 11:45:26    623s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 1.21 sec, Curr Mem: 3231.86 MB )
[08/01 11:45:26    623s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:45:26    623s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 11:45:26    623s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:45:26    623s] (I)       Early Global Route kernel              100.00%  1238.71 sec  1239.92 sec  1.21 sec  1.19 sec 
[08/01 11:45:26    623s] (I)       +-Import and model                      15.01%  1238.71 sec  1238.89 sec  0.18 sec  0.18 sec 
[08/01 11:45:26    623s] (I)       | +-Create place DB                      7.69%  1238.71 sec  1238.80 sec  0.09 sec  0.09 sec 
[08/01 11:45:26    623s] (I)       | | +-Import place data                  7.68%  1238.71 sec  1238.80 sec  0.09 sec  0.09 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read instances and placement     1.97%  1238.71 sec  1238.73 sec  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read nets                        5.71%  1238.73 sec  1238.80 sec  0.07 sec  0.07 sec 
[08/01 11:45:26    623s] (I)       | +-Create route DB                      6.24%  1238.80 sec  1238.88 sec  0.08 sec  0.07 sec 
[08/01 11:45:26    623s] (I)       | | +-Import route data (1T)             6.22%  1238.80 sec  1238.88 sec  0.08 sec  0.07 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.04%  1238.82 sec  1238.83 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read routing blockages         0.00%  1238.82 sec  1238.82 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read instance blockages        0.36%  1238.82 sec  1238.82 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read PG blockages              0.45%  1238.82 sec  1238.83 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read clock blockages           0.02%  1238.83 sec  1238.83 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read other blockages           0.02%  1238.83 sec  1238.83 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read halo blockages            0.03%  1238.83 sec  1238.83 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Read boundary cut boxes        0.00%  1238.83 sec  1238.83 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read blackboxes                  0.00%  1238.83 sec  1238.83 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read prerouted                   0.14%  1238.83 sec  1238.83 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read unlegalized nets            0.33%  1238.83 sec  1238.84 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Read nets                        0.85%  1238.84 sec  1238.85 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       | | | +-Set up via pillars               0.05%  1238.85 sec  1238.85 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Initialize 3D grid graph         0.12%  1238.85 sec  1238.86 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Model blockage capacity          1.69%  1238.86 sec  1238.88 sec  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)       | | | | +-Initialize 3D capacity         1.54%  1238.86 sec  1238.87 sec  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)       | +-Read aux data                        0.00%  1238.88 sec  1238.88 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | +-Others data preparation              0.22%  1238.88 sec  1238.88 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | +-Create route kernel                  0.55%  1238.88 sec  1238.89 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       +-Global Routing                        29.18%  1238.89 sec  1239.25 sec  0.35 sec  0.34 sec 
[08/01 11:45:26    623s] (I)       | +-Initialization                       1.18%  1238.89 sec  1238.91 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       | +-Net group 1                         26.19%  1238.91 sec  1239.23 sec  0.32 sec  0.32 sec 
[08/01 11:45:26    623s] (I)       | | +-Generate topology                  3.15%  1238.91 sec  1238.95 sec  0.04 sec  0.04 sec 
[08/01 11:45:26    623s] (I)       | | +-Phase 1a                           7.81%  1238.95 sec  1239.05 sec  0.09 sec  0.09 sec 
[08/01 11:45:26    623s] (I)       | | | +-Pattern routing (1T)             6.42%  1238.95 sec  1239.03 sec  0.08 sec  0.08 sec 
[08/01 11:45:26    623s] (I)       | | | +-Add via demand to 2D             1.32%  1239.03 sec  1239.05 sec  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)       | | +-Phase 1b                           0.04%  1239.05 sec  1239.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | +-Phase 1c                           0.00%  1239.05 sec  1239.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | +-Phase 1d                           0.00%  1239.05 sec  1239.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | +-Phase 1e                           0.02%  1239.05 sec  1239.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | | +-Route legalization               0.00%  1239.05 sec  1239.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | | +-Phase 1l                          14.56%  1239.05 sec  1239.22 sec  0.18 sec  0.18 sec 
[08/01 11:45:26    623s] (I)       | | | +-Layer assignment (1T)           14.28%  1239.05 sec  1239.22 sec  0.17 sec  0.17 sec 
[08/01 11:45:26    623s] (I)       | +-Clean cong LA                        0.00%  1239.23 sec  1239.23 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       +-Export 3D cong map                     0.91%  1239.25 sec  1239.26 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       | +-Export 2D cong map                   0.09%  1239.26 sec  1239.26 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       +-Extract Global 3D Wires                0.60%  1239.26 sec  1239.27 sec  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)       +-Track Assignment (1T)                 30.77%  1239.27 sec  1239.64 sec  0.37 sec  0.37 sec 
[08/01 11:45:26    623s] (I)       | +-Initialization                       0.18%  1239.27 sec  1239.27 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       | +-Track Assignment Kernel             29.90%  1239.27 sec  1239.63 sec  0.36 sec  0.36 sec 
[08/01 11:45:26    623s] (I)       | +-Free Memory                          0.01%  1239.64 sec  1239.64 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       +-Export                                22.78%  1239.64 sec  1239.91 sec  0.28 sec  0.28 sec 
[08/01 11:45:26    623s] (I)       | +-Export DB wires                     12.45%  1239.64 sec  1239.79 sec  0.15 sec  0.15 sec 
[08/01 11:45:26    623s] (I)       | | +-Export all nets                    9.19%  1239.65 sec  1239.76 sec  0.11 sec  0.11 sec 
[08/01 11:45:26    623s] (I)       | | +-Set wire vias                      2.71%  1239.76 sec  1239.79 sec  0.03 sec  0.03 sec 
[08/01 11:45:26    623s] (I)       | +-Report wirelength                    4.54%  1239.79 sec  1239.84 sec  0.06 sec  0.05 sec 
[08/01 11:45:26    623s] (I)       | +-Update net boxes                     5.78%  1239.84 sec  1239.91 sec  0.07 sec  0.07 sec 
[08/01 11:45:26    623s] (I)       | +-Update timing                        0.00%  1239.91 sec  1239.91 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)       +-Postprocess design                     0.01%  1239.92 sec  1239.92 sec  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)      ===================== Summary by functions =====================
[08/01 11:45:26    623s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:45:26    623s] (I)      ----------------------------------------------------------------
[08/01 11:45:26    623s] (I)        0  Early Global Route kernel      100.00%  1.21 sec  1.19 sec 
[08/01 11:45:26    623s] (I)        1  Track Assignment (1T)           30.77%  0.37 sec  0.37 sec 
[08/01 11:45:26    623s] (I)        1  Global Routing                  29.18%  0.35 sec  0.34 sec 
[08/01 11:45:26    623s] (I)        1  Export                          22.78%  0.28 sec  0.28 sec 
[08/01 11:45:26    623s] (I)        1  Import and model                15.01%  0.18 sec  0.18 sec 
[08/01 11:45:26    623s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)        1  Extract Global 3D Wires          0.60%  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        2  Track Assignment Kernel         29.90%  0.36 sec  0.36 sec 
[08/01 11:45:26    623s] (I)        2  Net group 1                     26.19%  0.32 sec  0.32 sec 
[08/01 11:45:26    623s] (I)        2  Export DB wires                 12.45%  0.15 sec  0.15 sec 
[08/01 11:45:26    623s] (I)        2  Create place DB                  7.69%  0.09 sec  0.09 sec 
[08/01 11:45:26    623s] (I)        2  Create route DB                  6.24%  0.08 sec  0.07 sec 
[08/01 11:45:26    623s] (I)        2  Update net boxes                 5.78%  0.07 sec  0.07 sec 
[08/01 11:45:26    623s] (I)        2  Report wirelength                4.54%  0.06 sec  0.05 sec 
[08/01 11:45:26    623s] (I)        2  Initialization                   1.36%  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)        2  Create route kernel              0.55%  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        3  Phase 1l                        14.56%  0.18 sec  0.18 sec 
[08/01 11:45:26    623s] (I)        3  Export all nets                  9.19%  0.11 sec  0.11 sec 
[08/01 11:45:26    623s] (I)        3  Phase 1a                         7.81%  0.09 sec  0.09 sec 
[08/01 11:45:26    623s] (I)        3  Import place data                7.68%  0.09 sec  0.09 sec 
[08/01 11:45:26    623s] (I)        3  Import route data (1T)           6.22%  0.08 sec  0.07 sec 
[08/01 11:45:26    623s] (I)        3  Generate topology                3.15%  0.04 sec  0.04 sec 
[08/01 11:45:26    623s] (I)        3  Set wire vias                    2.71%  0.03 sec  0.03 sec 
[08/01 11:45:26    623s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        4  Layer assignment (1T)           14.28%  0.17 sec  0.17 sec 
[08/01 11:45:26    623s] (I)        4  Read nets                        6.55%  0.08 sec  0.08 sec 
[08/01 11:45:26    623s] (I)        4  Pattern routing (1T)             6.42%  0.08 sec  0.08 sec 
[08/01 11:45:26    623s] (I)        4  Read instances and placement     1.97%  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)        4  Model blockage capacity          1.69%  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)        4  Add via demand to 2D             1.32%  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)        4  Read blockages ( Layer 2-10 )    1.04%  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)        4  Read unlegalized nets            0.33%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        4  Read prerouted                   0.14%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        5  Initialize 3D capacity           1.54%  0.02 sec  0.02 sec 
[08/01 11:45:26    623s] (I)        5  Read PG blockages                0.45%  0.01 sec  0.01 sec 
[08/01 11:45:26    623s] (I)        5  Read instance blockages          0.36%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:45:26    623s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/01 11:45:26    623s] Legalization setup...
[08/01 11:45:26    623s] Using cell based legalization.
[08/01 11:45:26    623s] Initializing placement interface...
[08/01 11:45:26    623s]   Use check_library -place or consult logv if problems occur.
[08/01 11:45:26    623s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 11:45:26    623s] OPERPROF: Starting DPlace-Init at level 1, MEM:3231.9M, EPOCH TIME: 1754073926.658740
[08/01 11:45:26    623s] Processing tracks to init pin-track alignment.
[08/01 11:45:26    623s] z: 2, totalTracks: 1
[08/01 11:45:26    623s] z: 4, totalTracks: 1
[08/01 11:45:26    623s] z: 6, totalTracks: 1
[08/01 11:45:26    623s] z: 8, totalTracks: 1
[08/01 11:45:26    623s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:26    623s] All LLGs are deleted
[08/01 11:45:26    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3231.9M, EPOCH TIME: 1754073926.668770
[08/01 11:45:26    623s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3231.9M, EPOCH TIME: 1754073926.668823
[08/01 11:45:26    623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3231.9M, EPOCH TIME: 1754073926.675979
[08/01 11:45:26    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3231.9M, EPOCH TIME: 1754073926.676685
[08/01 11:45:26    623s] Max number of tech site patterns supported in site array is 256.
[08/01 11:45:26    623s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:45:26    623s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3231.9M, EPOCH TIME: 1754073926.679717
[08/01 11:45:26    623s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:45:26    623s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:45:26    623s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.009, MEM:3231.9M, EPOCH TIME: 1754073926.688464
[08/01 11:45:26    623s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:45:26    623s] SiteArray: use 2,723,840 bytes
[08/01 11:45:26    623s] SiteArray: current memory after site array memory allocation 3231.9M
[08/01 11:45:26    623s] SiteArray: FP blocked sites are writable
[08/01 11:45:26    623s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:45:26    623s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3231.9M, EPOCH TIME: 1754073926.694416
[08/01 11:45:26    623s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.029, REAL:0.029, MEM:3231.9M, EPOCH TIME: 1754073926.723437
[08/01 11:45:26    623s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:45:26    623s] Atter site array init, number of instance map data is 0.
[08/01 11:45:26    623s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:3231.9M, EPOCH TIME: 1754073926.727603
[08/01 11:45:26    623s] 
[08/01 11:45:26    623s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:26    623s] OPERPROF:     Starting CMU at level 3, MEM:3231.9M, EPOCH TIME: 1754073926.730145
[08/01 11:45:26    623s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3231.9M, EPOCH TIME: 1754073926.731229
[08/01 11:45:26    623s] 
[08/01 11:45:26    623s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:26    623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:3231.9M, EPOCH TIME: 1754073926.733281
[08/01 11:45:26    623s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3231.9M, EPOCH TIME: 1754073926.733315
[08/01 11:45:26    623s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3231.9M, EPOCH TIME: 1754073926.733530
[08/01 11:45:26    623s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3231.9MB).
[08/01 11:45:26    623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.083, MEM:3231.9M, EPOCH TIME: 1754073926.741273
[08/01 11:45:26    623s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:26    623s] Initializing placement interface done.
[08/01 11:45:26    623s] Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:45:26    623s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3231.9M, EPOCH TIME: 1754073926.741387
[08/01 11:45:26    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.079, REAL:0.079, MEM:3174.9M, EPOCH TIME: 1754073926.820795
[08/01 11:45:26    623s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:26    623s] Leaving CCOpt scope - Initializing placement interface...
[08/01 11:45:26    623s] OPERPROF: Starting DPlace-Init at level 1, MEM:3174.9M, EPOCH TIME: 1754073926.825681
[08/01 11:45:26    623s] Processing tracks to init pin-track alignment.
[08/01 11:45:26    623s] z: 2, totalTracks: 1
[08/01 11:45:26    623s] z: 4, totalTracks: 1
[08/01 11:45:26    623s] z: 6, totalTracks: 1
[08/01 11:45:26    623s] z: 8, totalTracks: 1
[08/01 11:45:26    623s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:26    623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3174.9M, EPOCH TIME: 1754073926.841688
[08/01 11:45:26    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:26    623s] 
[08/01 11:45:26    623s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:26    623s] OPERPROF:     Starting CMU at level 3, MEM:3174.9M, EPOCH TIME: 1754073926.849753
[08/01 11:45:26    623s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3174.9M, EPOCH TIME: 1754073926.850895
[08/01 11:45:26    623s] 
[08/01 11:45:26    623s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:26    623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3174.9M, EPOCH TIME: 1754073926.853159
[08/01 11:45:26    623s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3174.9M, EPOCH TIME: 1754073926.853192
[08/01 11:45:26    623s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3174.9M, EPOCH TIME: 1754073926.853407
[08/01 11:45:26    623s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3174.9MB).
[08/01 11:45:26    623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3174.9M, EPOCH TIME: 1754073926.856510
[08/01 11:45:26    623s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:26    623s] (I)      Default pattern map key = top_default.
[08/01 11:45:26    623s] (I)      Load db... (mem=3174.9M)
[08/01 11:45:26    623s] (I)      Read data from FE... (mem=3174.9M)
[08/01 11:45:26    623s] (I)      Number of ignored instance 0
[08/01 11:45:26    623s] (I)      Number of inbound cells 0
[08/01 11:45:26    623s] (I)      Number of opened ILM blockages 0
[08/01 11:45:26    623s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 11:45:26    623s] (I)      numMoveCells=46964, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 11:45:26    623s] (I)      cell height: 2800, count: 46964
[08/01 11:45:26    623s] (I)      Read rows... (mem=3189.7M)
[08/01 11:45:26    623s] (I)      Done Read rows (cpu=0.000s, mem=3189.7M)
[08/01 11:45:26    623s] (I)      Done Read data from FE (cpu=0.021s, mem=3189.7M)
[08/01 11:45:26    623s] (I)      Done Load db (cpu=0.021s, mem=3189.7M)
[08/01 11:45:26    623s] (I)      Constructing placeable region... (mem=3189.7M)
[08/01 11:45:26    623s] (I)      Constructing bin map
[08/01 11:45:26    623s] (I)      Initialize bin information with width=28000 height=28000
[08/01 11:45:26    623s] (I)      Done constructing bin map
[08/01 11:45:26    623s] (I)      Compute region effective width... (mem=3189.7M)
[08/01 11:45:26    623s] (I)      Done Compute region effective width (cpu=0.000s, mem=3189.7M)
[08/01 11:45:26    623s] (I)      Done Constructing placeable region (cpu=0.008s, mem=3189.7M)
[08/01 11:45:26    623s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:26    623s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:26    623s] UM:*                                                                   Legalization setup
[08/01 11:45:26    623s] Validating CTS configuration...
[08/01 11:45:26    623s] Checking module port directions...
[08/01 11:45:26    623s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:26    623s] Non-default attributes:
[08/01 11:45:26    623s]   Public non-default attributes:
[08/01 11:45:26    623s]     cts_buffer_cells is set for at least one object
[08/01 11:45:26    623s]     cts_inverter_cells is set for at least one object
[08/01 11:45:26    623s]     cts_merge_clock_gates is set for at least one object
[08/01 11:45:26    623s]     cts_merge_clock_logic is set for at least one object
[08/01 11:45:26    623s]     cts_route_type is set for at least one object
[08/01 11:45:26    623s]   No private non-default attributes
[08/01 11:45:26    623s] Route type trimming info:
[08/01 11:45:26    623s]   No route type modifications were made.
[08/01 11:45:26    623s] 
[08/01 11:45:26    623s] Trim Metal Layers:
[08/01 11:45:27    623s] LayerId::1 widthSet size::1
[08/01 11:45:27    623s] LayerId::2 widthSet size::1
[08/01 11:45:27    623s] LayerId::3 widthSet size::1
[08/01 11:45:27    623s] LayerId::4 widthSet size::1
[08/01 11:45:27    623s] LayerId::5 widthSet size::1
[08/01 11:45:27    623s] LayerId::6 widthSet size::1
[08/01 11:45:27    623s] LayerId::7 widthSet size::1
[08/01 11:45:27    623s] LayerId::8 widthSet size::1
[08/01 11:45:27    623s] LayerId::9 widthSet size::1
[08/01 11:45:27    623s] LayerId::10 widthSet size::1
[08/01 11:45:27    623s] eee: pegSigSF::1.070000
[08/01 11:45:27    623s] Updating RC grid for preRoute extraction ...
[08/01 11:45:27    623s] Initializing multi-corner resistance tables ...
[08/01 11:45:27    623s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:45:27    623s] eee: l::2 avDens::0.174772 usedTrk::10044.765719 availTrk::57473.684211 sigTrk::10044.765719
[08/01 11:45:27    623s] eee: l::3 avDens::0.225475 usedTrk::17587.087135 availTrk::78000.000000 sigTrk::17587.087135
[08/01 11:45:27    623s] eee: l::4 avDens::0.202792 usedTrk::7908.872151 availTrk::39000.000000 sigTrk::7908.872151
[08/01 11:45:27    623s] eee: l::5 avDens::0.071595 usedTrk::2595.331780 availTrk::36250.000000 sigTrk::2595.331780
[08/01 11:45:27    623s] eee: l::6 avDens::0.081818 usedTrk::2867.737137 availTrk::35050.000000 sigTrk::2867.737137
[08/01 11:45:27    623s] eee: l::7 avDens::0.020054 usedTrk::45.121429 availTrk::2250.000000 sigTrk::45.121429
[08/01 11:45:27    623s] eee: l::8 avDens::0.043915 usedTrk::90.757500 availTrk::2066.666667 sigTrk::90.757500
[08/01 11:45:27    623s] eee: l::9 avDens::0.219904 usedTrk::109.677143 availTrk::498.750000 sigTrk::109.677143
[08/01 11:45:27    623s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:45:27    623s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:45:27    623s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252785 uaWl=0.989049 uaWlH=0.317720 aWlH=0.010622 lMod=0 pMax=0.857400 pMod=81 wcR=0.535700 newSi=0.001800 wHLS=1.368992 siPrev=0 viaL=0.000000 crit=0.019828 shortMod=0.099141 fMod=0.004957 
[08/01 11:45:27    623s] End AAE Lib Interpolated Model. (MEM=3189.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 4.9e-05
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 5.9e-05
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 6.3e-05
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 6.7e-05
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 7.1e-05
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000118
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000122
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000126
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.00013
[08/01 11:45:27    623s] (I)      Initializing Steiner engine. 
[08/01 11:45:27    623s] (I)      ==================== Layers =====================
[08/01 11:45:27    623s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:27    623s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:45:27    623s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:27    623s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:45:27    623s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:45:27    623s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:27    623s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:45:27    623s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:45:27    623s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:45:27    623s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:27    623s] Library trimming buffers in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 1 of 9 cells
[08/01 11:45:27    623s] Original list had 9 cells:
[08/01 11:45:27    623s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 CLKBUF_X2 BUF_X1 CLKBUF_X1 
[08/01 11:45:27    623s] New trimmed list has 8 cells:
[08/01 11:45:27    623s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1 
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.00017
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000177
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000186
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.00019
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000194
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000197
[08/01 11:45:27    623s] Library trimming inverters in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 0 of 6 cells
[08/01 11:45:27    623s] Original list had 6 cells:
[08/01 11:45:27    623s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 11:45:27    623s] Library trimming was not able to trim any cells:
[08/01 11:45:27    623s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000223
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000231
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000236
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.00024
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000247
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000252
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.000256
[08/01 11:45:27    623s] Accumulated time to calculate placeable region: 0.00026
[08/01 11:45:28    624s] Clock tree balancer configuration for clock_tree clk:
[08/01 11:45:28    624s] Non-default attributes:
[08/01 11:45:28    624s]   Public non-default attributes:
[08/01 11:45:28    624s]     cts_merge_clock_gates: true (default: false)
[08/01 11:45:28    624s]     cts_merge_clock_logic: true (default: false)
[08/01 11:45:28    624s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[08/01 11:45:28    624s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[08/01 11:45:28    624s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[08/01 11:45:28    624s]   No private non-default attributes
[08/01 11:45:28    624s] For power domain auto-default:
[08/01 11:45:28    624s]   Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
[08/01 11:45:28    624s]   Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 11:45:28    624s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[08/01 11:45:28    624s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[08/01 11:45:28    624s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 138964.784um^2
[08/01 11:45:28    624s] Top Routing info:
[08/01 11:45:28    624s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:45:28    624s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:45:28    624s] Trunk Routing info:
[08/01 11:45:28    624s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:45:28    624s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:45:28    624s] Leaf Routing info:
[08/01 11:45:28    624s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:45:28    624s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:45:28    624s] For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
[08/01 11:45:28    624s]   Slew time target (leaf):    0.071ns
[08/01 11:45:28    624s]   Slew time target (trunk):   0.071ns
[08/01 11:45:28    624s]   Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
[08/01 11:45:28    624s]   Buffer unit delay: 0.040ns
[08/01 11:45:28    624s]   Buffer max distance: 518.605um
[08/01 11:45:28    624s] Fastest wire driving cells and distances:
[08/01 11:45:28    624s]   Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
[08/01 11:45:28    624s]   Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
[08/01 11:45:28    624s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
[08/01 11:45:28    624s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Logic Sizing Table:
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] ----------------------------------------------------------
[08/01 11:45:28    624s] Cell    Instance count    Source    Eligible library cells
[08/01 11:45:28    624s] ----------------------------------------------------------
[08/01 11:45:28    624s]   (empty table)
[08/01 11:45:28    624s] ----------------------------------------------------------
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
[08/01 11:45:28    624s]   Sources:                     pin clk
[08/01 11:45:28    624s]   Total number of sinks:       5575
[08/01 11:45:28    624s]   Delay constrained sinks:     5575
[08/01 11:45:28    624s]   Constrains:                  default
[08/01 11:45:28    624s]   Non-leaf sinks:              0
[08/01 11:45:28    624s]   Ignore pins:                 0
[08/01 11:45:28    624s]  Timing corner nangate_delay_corner_worst:setup.late:
[08/01 11:45:28    624s]   Skew target:                 0.040ns
[08/01 11:45:28    624s] Primary reporting skew groups are:
[08/01 11:45:28    624s] skew_group clk/nangate_constraint_mode with 5575 clock sinks
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Clock DAG stats initial state:
[08/01 11:45:28    624s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 11:45:28    624s]   sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:28    624s]   misc counts      : r=1, pp=0
[08/01 11:45:28    624s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 11:45:28    624s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 11:45:28    624s] Clock DAG hash initial state: 9699687937249671245 7209902676221913263
[08/01 11:45:28    624s] CTS services accumulated run-time stats initial state:
[08/01 11:45:28    624s]   delay calculator: calls=9309, total_wall_time=0.360s, mean_wall_time=0.039ms
[08/01 11:45:28    624s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 11:45:28    624s]   steiner router: calls=7490, total_wall_time=0.028s, mean_wall_time=0.004ms
[08/01 11:45:28    624s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    624s] UM:*                                                                   InitialState
[08/01 11:45:28    624s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:45:28    624s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Layer information for route type default_route_type_leaf:
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 11:45:28    624s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] metal1     N            H          5.429         0.162         0.881
[08/01 11:45:28    624s] metal2     N            V          3.571         0.143         0.511
[08/01 11:45:28    624s] metal3     Y            H          3.571         0.165         0.588
[08/01 11:45:28    624s] metal4     Y            V          1.500         0.171         0.256
[08/01 11:45:28    624s] metal5     N            H          1.500         0.171         0.256
[08/01 11:45:28    624s] metal6     N            V          1.500         0.171         0.256
[08/01 11:45:28    624s] metal7     N            H          0.188         0.196         0.037
[08/01 11:45:28    624s] metal8     N            V          0.188         0.196         0.037
[08/01 11:45:28    624s] metal9     N            H          0.037         0.265         0.010
[08/01 11:45:28    624s] metal10    N            V          0.037         0.216         0.008
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:45:28    624s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Layer information for route type default_route_type_nonleaf:
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 11:45:28    624s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] metal1     N            H          5.429         0.249         1.353
[08/01 11:45:28    624s] metal2     N            V          3.571         0.220         0.786
[08/01 11:45:28    624s] metal3     Y            H          3.571         0.251         0.896
[08/01 11:45:28    624s] metal4     Y            V          1.500         0.255         0.383
[08/01 11:45:28    624s] metal5     N            H          1.500         0.255         0.383
[08/01 11:45:28    624s] metal6     N            V          1.500         0.255         0.383
[08/01 11:45:28    624s] metal7     N            H          0.188         0.269         0.050
[08/01 11:45:28    624s] metal8     N            V          0.188         0.269         0.050
[08/01 11:45:28    624s] metal9     N            H          0.037         0.341         0.013
[08/01 11:45:28    624s] metal10    N            V          0.037         0.326         0.012
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:45:28    624s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Layer information for route type default_route_type_nonleaf:
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 11:45:28    624s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] metal1     N            H          5.429         0.162         0.881
[08/01 11:45:28    624s] metal2     N            V          3.571         0.143         0.511
[08/01 11:45:28    624s] metal3     Y            H          3.571         0.165         0.588
[08/01 11:45:28    624s] metal4     Y            V          1.500         0.171         0.256
[08/01 11:45:28    624s] metal5     N            H          1.500         0.171         0.256
[08/01 11:45:28    624s] metal6     N            V          1.500         0.171         0.256
[08/01 11:45:28    624s] metal7     N            H          0.188         0.196         0.037
[08/01 11:45:28    624s] metal8     N            V          0.188         0.196         0.037
[08/01 11:45:28    624s] metal9     N            H          0.037         0.265         0.010
[08/01 11:45:28    624s] metal10    N            V          0.037         0.216         0.008
[08/01 11:45:28    624s] ----------------------------------------------------------------------
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Via selection for estimated routes (rule default):
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] ---------------------------------------------------------------------
[08/01 11:45:28    624s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[08/01 11:45:28    624s] Range                         (Ohm)    (fF)     (fs)     Only
[08/01 11:45:28    624s] ---------------------------------------------------------------------
[08/01 11:45:28    624s] metal1-metal2     via1_7      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal2-metal3     via2_5      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[08/01 11:45:28    624s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[08/01 11:45:28    624s] ---------------------------------------------------------------------
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] No ideal or dont_touch nets found in the clock tree
[08/01 11:45:28    624s] No dont_touch hnets found in the clock tree
[08/01 11:45:28    624s] No dont_touch hpins found in the clock network.
[08/01 11:45:28    624s] Checking for illegal sizes of clock logic instances...
[08/01 11:45:28    624s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:28    624s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    624s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Filtering reasons for cell type: buffer
[08/01 11:45:28    624s] =======================================
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] ----------------------------------------------------------------
[08/01 11:45:28    624s] Clock trees    Power domain    Reason              Library cells
[08/01 11:45:28    624s] ----------------------------------------------------------------
[08/01 11:45:28    624s] all            auto-default    Library trimming    { CLKBUF_X2 }
[08/01 11:45:28    624s] ----------------------------------------------------------------
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:45:28    624s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    624s] UM:*                                                                   Validating CTS configuration
[08/01 11:45:28    624s] CCOpt configuration status: all checks passed.
[08/01 11:45:28    624s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[08/01 11:45:28    624s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/01 11:45:28    624s]   No exclusion drivers are needed.
[08/01 11:45:28    624s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[08/01 11:45:28    624s] Antenna diode management...
[08/01 11:45:28    624s]   Found 0 antenna diodes in the clock trees.
[08/01 11:45:28    624s]   
[08/01 11:45:28    624s] Antenna diode management done.
[08/01 11:45:28    624s] Adding driver cells for primary IOs...
[08/01 11:45:28    624s]   
[08/01 11:45:28    624s]   ----------------------------------------------------------------------------------------------
[08/01 11:45:28    624s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/01 11:45:28    624s]   ----------------------------------------------------------------------------------------------
[08/01 11:45:28    624s]     (empty table)
[08/01 11:45:28    624s]   ----------------------------------------------------------------------------------------------
[08/01 11:45:28    624s]   
[08/01 11:45:28    624s]   
[08/01 11:45:28    624s] Adding driver cells for primary IOs done.
[08/01 11:45:28    624s] Adding driver cell for primary IO roots...
[08/01 11:45:28    624s] Adding driver cell for primary IO roots done.
[08/01 11:45:28    624s] Maximizing clock DAG abstraction...
[08/01 11:45:28    624s]   Removing clock DAG drivers
[08/01 11:45:28    624s] Maximizing clock DAG abstraction done.
[08/01 11:45:28    624s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.0 real=0:00:03.0)
[08/01 11:45:28    624s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    624s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[08/01 11:45:28    624s] Synthesizing clock trees...
[08/01 11:45:28    624s]   Preparing To Balance...
[08/01 11:45:28    624s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:45:28    624s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3246.0M, EPOCH TIME: 1754073928.409279
[08/01 11:45:28    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:28    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:28    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:28    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:28    624s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.087, REAL:0.087, MEM:3239.0M, EPOCH TIME: 1754073928.496752
[08/01 11:45:28    624s] OPERPROF: Starting DPlace-Init at level 1, MEM:3229.4M, EPOCH TIME: 1754073928.496940
[08/01 11:45:28    624s] Processing tracks to init pin-track alignment.
[08/01 11:45:28    624s] z: 2, totalTracks: 1
[08/01 11:45:28    624s] z: 4, totalTracks: 1
[08/01 11:45:28    624s] z: 6, totalTracks: 1
[08/01 11:45:28    624s] z: 8, totalTracks: 1
[08/01 11:45:28    624s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:28    624s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 11:45:28    624s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:28    624s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3229.4M, EPOCH TIME: 1754073928.516838
[08/01 11:45:28    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:28    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:28    624s] OPERPROF:     Starting CMU at level 3, MEM:3229.4M, EPOCH TIME: 1754073928.527510
[08/01 11:45:28    624s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3229.4M, EPOCH TIME: 1754073928.529018
[08/01 11:45:28    624s] 
[08/01 11:45:28    624s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:28    624s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:3229.4M, EPOCH TIME: 1754073928.531390
[08/01 11:45:28    624s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3229.4M, EPOCH TIME: 1754073928.531424
[08/01 11:45:28    624s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3229.4M, EPOCH TIME: 1754073928.531809
[08/01 11:45:28    624s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3229.4MB).
[08/01 11:45:28    624s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:3229.4M, EPOCH TIME: 1754073928.535561
[08/01 11:45:28    624s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:28    624s]   Merging duplicate siblings in DAG...
[08/01 11:45:28    624s]     Clock DAG stats before merging:
[08/01 11:45:28    624s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 11:45:28    624s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:28    624s]       misc counts      : r=1, pp=0
[08/01 11:45:28    624s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 11:45:28    624s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 11:45:28    624s]     Clock DAG hash before merging: 9699687937249671245 7209902676221913263
[08/01 11:45:28    624s]     CTS services accumulated run-time stats before merging:
[08/01 11:45:28    624s]       delay calculator: calls=9309, total_wall_time=0.360s, mean_wall_time=0.039ms
[08/01 11:45:28    624s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 11:45:28    624s]       steiner router: calls=7490, total_wall_time=0.028s, mean_wall_time=0.004ms
[08/01 11:45:28    624s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    624s] UM:*                                                                   before merging
[08/01 11:45:28    624s]     Resynthesising clock tree into netlist...
[08/01 11:45:28    624s]       Reset timing graph...
[08/01 11:45:28    624s] Ignoring AAE DB Resetting ...
[08/01 11:45:28    624s]       Reset timing graph done.
[08/01 11:45:28    624s]     Resynthesising clock tree into netlist done.
[08/01 11:45:28    624s]     Merging duplicate clock dag driver clones in DAG...
[08/01 11:45:28    624s]     Merging duplicate clock dag driver clones in DAG done.
[08/01 11:45:28    624s]     
[08/01 11:45:28    624s]     Disconnecting clock tree from netlist...
[08/01 11:45:28    624s]     Disconnecting clock tree from netlist done.
[08/01 11:45:28    624s]   Merging duplicate siblings in DAG done.
[08/01 11:45:28    624s]   Applying movement limits...
[08/01 11:45:28    624s]   Applying movement limits done.
[08/01 11:45:28    624s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:28    624s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    624s] UM:*                                                                   Preparing To Balance
[08/01 11:45:28    624s]   CCOpt::Phase::Construction...
[08/01 11:45:28    624s]   Stage::Clustering...
[08/01 11:45:28    624s]   Clustering...
[08/01 11:45:28    624s]     Clock DAG hash before 'Clustering': 9699687937249671245 7209902676221913263
[08/01 11:45:28    624s]     CTS services accumulated run-time stats before 'Clustering':
[08/01 11:45:28    624s]       delay calculator: calls=9309, total_wall_time=0.360s, mean_wall_time=0.039ms
[08/01 11:45:28    624s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 11:45:28    624s]       steiner router: calls=7490, total_wall_time=0.028s, mean_wall_time=0.004ms
[08/01 11:45:28    624s]     Initialize for clustering...
[08/01 11:45:28    624s]     Clock DAG stats before clustering:
[08/01 11:45:28    624s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 11:45:28    624s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:28    624s]       misc counts      : r=1, pp=0
[08/01 11:45:28    624s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 11:45:28    624s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 11:45:28    625s]     Clock DAG hash before clustering: 9699687937249671245 7209902676221913263
[08/01 11:45:28    625s]     CTS services accumulated run-time stats before clustering:
[08/01 11:45:28    625s]       delay calculator: calls=9309, total_wall_time=0.360s, mean_wall_time=0.039ms
[08/01 11:45:28    625s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[08/01 11:45:28    625s]       steiner router: calls=7490, total_wall_time=0.028s, mean_wall_time=0.004ms
[08/01 11:45:28    625s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    625s] UM:*                                                                   before clustering
[08/01 11:45:28    625s]     Computing max distances from locked parents...
[08/01 11:45:28    625s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/01 11:45:28    625s]     Computing max distances from locked parents done.
[08/01 11:45:28    625s]     Computing optimal clock node locations...
[08/01 11:45:28    625s]     : ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:28    625s]     Optimal path computation stats:
[08/01 11:45:28    625s]       Successful          : 3
[08/01 11:45:28    625s]       Unsuccessful        : 0
[08/01 11:45:28    625s]       Immovable           : 139745350909953
[08/01 11:45:28    625s]       lockedParentLocation: 0
[08/01 11:45:28    625s]       Region hash         : e4d0d11cb7a6f7ec
[08/01 11:45:28    625s]     Unsuccessful details:
[08/01 11:45:28    625s]     
[08/01 11:45:28    625s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:28    625s] End AAE Lib Interpolated Model. (MEM=3229.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:28    625s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:28    625s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:28    625s] UM:*                                                                   Initialize for clustering
[08/01 11:45:28    625s]     Bottom-up phase...
[08/01 11:45:28    625s]     Clustering bottom-up starting from leaves...
[08/01 11:45:28    625s]       Clustering clock_tree clk...
[08/01 11:45:29    626s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:45:30    626s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:30    626s]       Clustering clock_tree clk done.
[08/01 11:45:30    626s]     Clustering bottom-up starting from leaves done.
[08/01 11:45:30    626s]     Rebuilding the clock tree after clustering...
[08/01 11:45:30    626s]     Rebuilding the clock tree after clustering done.
[08/01 11:45:30    626s]     Clock DAG stats after bottom-up phase:
[08/01 11:45:30    626s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:30    626s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:30    626s]       misc counts      : r=1, pp=0
[08/01 11:45:30    626s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:30    626s]       hp wire lengths  : top=0.000um, trunk=1787.790um, leaf=5636.645um, total=7424.435um
[08/01 11:45:30    626s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/01 11:45:30    626s]        Bufs: BUF_X32: 69 
[08/01 11:45:30    626s]     Clock DAG hash after bottom-up phase: 17801675323433854412 9268874156305638717
[08/01 11:45:30    626s]     CTS services accumulated run-time stats after bottom-up phase:
[08/01 11:45:30    626s]       delay calculator: calls=9860, total_wall_time=0.552s, mean_wall_time=0.056ms
[08/01 11:45:30    626s]       legalizer: calls=1358, total_wall_time=0.017s, mean_wall_time=0.013ms
[08/01 11:45:30    626s]       steiner router: calls=8004, total_wall_time=0.282s, mean_wall_time=0.035ms
[08/01 11:45:30    626s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:30    626s] UM:*                                                                   after bottom-up phase
[08/01 11:45:30    626s]     Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/01 11:45:30    626s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:30    626s] UM:*                                                                   Bottom-up phase
[08/01 11:45:30    626s]     Legalizing clock trees...
[08/01 11:45:30    626s]     Resynthesising clock tree into netlist...
[08/01 11:45:30    626s]       Reset timing graph...
[08/01 11:45:30    626s] Ignoring AAE DB Resetting ...
[08/01 11:45:30    626s]       Reset timing graph done.
[08/01 11:45:30    626s]     Resynthesising clock tree into netlist done.
[08/01 11:45:30    626s]     Commiting net attributes....
[08/01 11:45:30    626s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3229.4M, EPOCH TIME: 1754073930.319904
[08/01 11:45:30    626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:30    626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:30    626s]     Commiting net attributes. done.
[08/01 11:45:30    626s]     Leaving CCOpt scope - ClockRefiner...
[08/01 11:45:30    626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:30    626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:30    626s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.090, MEM:3191.4M, EPOCH TIME: 1754073930.410300
[08/01 11:45:30    626s]     Assigned high priority to 5644 instances.
[08/01 11:45:30    626s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[08/01 11:45:30    626s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3191.4M, EPOCH TIME: 1754073930.413926
[08/01 11:45:30    626s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3191.4M, EPOCH TIME: 1754073930.413986
[08/01 11:45:30    626s] Processing tracks to init pin-track alignment.
[08/01 11:45:30    626s] z: 2, totalTracks: 1
[08/01 11:45:30    626s] z: 4, totalTracks: 1
[08/01 11:45:30    626s] z: 6, totalTracks: 1
[08/01 11:45:30    626s] z: 8, totalTracks: 1
[08/01 11:45:30    626s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[08/01 11:45:30    626s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:30    626s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3191.4M, EPOCH TIME: 1754073930.432579
[08/01 11:45:30    626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:30    626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:30    626s] 
[08/01 11:45:30    626s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:30    626s] OPERPROF:       Starting CMU at level 4, MEM:3191.4M, EPOCH TIME: 1754073930.441634
[08/01 11:45:30    626s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3191.4M, EPOCH TIME: 1754073930.442940
[08/01 11:45:30    626s] 
[08/01 11:45:30    626s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:30    626s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3191.4M, EPOCH TIME: 1754073930.445497
[08/01 11:45:30    626s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3191.4M, EPOCH TIME: 1754073930.445534
[08/01 11:45:30    626s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3191.4M, EPOCH TIME: 1754073930.445952
[08/01 11:45:30    626s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3191.4MB).
[08/01 11:45:30    626s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.035, MEM:3191.4M, EPOCH TIME: 1754073930.449414
[08/01 11:45:30    626s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.036, MEM:3191.4M, EPOCH TIME: 1754073930.449432
[08/01 11:45:30    626s] TDRefine: refinePlace mode is spiral
[08/01 11:45:30    626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.10
[08/01 11:45:30    626s] OPERPROF: Starting RefinePlace at level 1, MEM:3191.4M, EPOCH TIME: 1754073930.449479
[08/01 11:45:30    626s] *** Starting place_detail (0:10:27 mem=3191.4M) ***
[08/01 11:45:30    626s] 
[08/01 11:45:30    626s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:30    626s] Total net bbox length = 5.340e+05 (2.686e+05 2.654e+05) (ext = 9.598e+04)
[08/01 11:45:30    626s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:30    626s] (I)      Default pattern map key = top_default.
[08/01 11:45:30    626s] (I)      Default pattern map key = top_default.
[08/01 11:45:30    626s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3191.4M, EPOCH TIME: 1754073930.483303
[08/01 11:45:30    626s] Starting refinePlace ...
[08/01 11:45:30    626s] (I)      Default pattern map key = top_default.
[08/01 11:45:30    626s] One DDP V2 for no tweak run.
[08/01 11:45:30    626s] (I)      Default pattern map key = top_default.
[08/01 11:45:30    626s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3197.7M, EPOCH TIME: 1754073930.534400
[08/01 11:45:30    626s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:45:30    626s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3197.7M, EPOCH TIME: 1754073930.534456
[08/01 11:45:30    626s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3197.7M, EPOCH TIME: 1754073930.534712
[08/01 11:45:30    626s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3197.7M, EPOCH TIME: 1754073930.534729
[08/01 11:45:30    626s] DDP markSite nrRow 266 nrJob 266
[08/01 11:45:30    626s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3197.7M, EPOCH TIME: 1754073930.535401
[08/01 11:45:30    626s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3197.7M, EPOCH TIME: 1754073930.535417
[08/01 11:45:30    626s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3204.2M, EPOCH TIME: 1754073930.542827
[08/01 11:45:30    626s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3204.2M, EPOCH TIME: 1754073930.542862
[08/01 11:45:30    626s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3204.2M, EPOCH TIME: 1754073930.546845
[08/01 11:45:30    626s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:45:30    626s]  ** Cut row section real time 0:00:00.0.
[08/01 11:45:30    626s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3204.2M, EPOCH TIME: 1754073930.546978
[08/01 11:45:31    627s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 11:45:31    627s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3204.2MB) @(0:10:27 - 0:10:27).
[08/01 11:45:31    627s] Move report: preRPlace moves 1191 insts, mean move: 1.01 um, max move: 8.40 um 
[08/01 11:45:31    627s] 	Max move on inst (CTS_ccl_a_buf_00037): (268.28, 137.48) --> (268.28, 129.08)
[08/01 11:45:31    627s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/01 11:45:31    627s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:45:31    627s] 
[08/01 11:45:31    627s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:45:31    628s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:45:31    628s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:45:31    628s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:45:31    628s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[08/01 11:45:31    628s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:45:31    628s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3180.2MB) @(0:10:27 - 0:10:28).
[08/01 11:45:31    628s] Move report: Detail placement moves 1191 insts, mean move: 1.01 um, max move: 8.40 um 
[08/01 11:45:31    628s] 	Max move on inst (CTS_ccl_a_buf_00037): (268.28, 137.48) --> (268.28, 129.08)
[08/01 11:45:31    628s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3180.2MB
[08/01 11:45:31    628s] Statistics of distance of Instance movement in refine placement:
[08/01 11:45:31    628s]   maximum (X+Y) =         8.40 um
[08/01 11:45:31    628s]   inst (CTS_ccl_a_buf_00037) with max move: (268.28, 137.48) -> (268.28, 129.08)
[08/01 11:45:31    628s]   mean    (X+Y) =         1.01 um
[08/01 11:45:31    628s] Summary Report:
[08/01 11:45:31    628s] Instances move: 1191 (out of 47033 movable)
[08/01 11:45:31    628s] Instances flipped: 0
[08/01 11:45:31    628s] Mean displacement: 1.01 um
[08/01 11:45:31    628s] Max displacement: 8.40 um [08/01 11:45:31    628s] Total instances moved : 1191
(Instance: CTS_ccl_a_buf_00037) (268.28, 137.48) -> (268.28, 129.08)
[08/01 11:45:31    628s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/01 11:45:31    628s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.363, REAL:1.362, MEM:3180.2M, EPOCH TIME: 1754073931.845727
[08/01 11:45:31    628s] Total net bbox length = 5.347e+05 (2.689e+05 2.658e+05) (ext = 9.599e+04)
[08/01 11:45:31    628s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3180.2MB
[08/01 11:45:31    628s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3180.2MB) @(0:10:27 - 0:10:28).
[08/01 11:45:31    628s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.10
[08/01 11:45:31    628s] *** Finished place_detail (0:10:28 mem=3180.2M) ***
[08/01 11:45:31    628s] OPERPROF: Finished RefinePlace at level 1, CPU:1.408, REAL:1.408, MEM:3180.2M, EPOCH TIME: 1754073931.857350
[08/01 11:45:31    628s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3180.2M, EPOCH TIME: 1754073931.857377
[08/01 11:45:31    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47033).
[08/01 11:45:31    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:31    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:31    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:31    628s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.097, REAL:0.098, MEM:3168.2M, EPOCH TIME: 1754073931.955130
[08/01 11:45:31    628s]     ClockRefiner summary
[08/01 11:45:31    628s]     All clock instances: Moved 227, flipped 64 and cell swapped 0 (out of a total of 5644).
[08/01 11:45:31    628s]     Non-sink clock instances: Moved 12, flipped 0 and cell swapped 0 (out of a total of 69).
[08/01 11:45:31    628s]     The largest move was 8.4 um for CTS_ccl_a_buf_00037.
[08/01 11:45:31    628s]     The largest move was 8.4 um for CTS_ccl_a_buf_00037.
[08/01 11:45:31    628s]     Clock sinks: Moved 215, flipped 64 and cell swapped 0 (out of a total of 5575).
[08/01 11:45:31    628s]     The largest move was 4.06 um for acc_reg_out_reg[8]59.
[08/01 11:45:31    628s]     Revert refine place priority changes on 0 instances.
[08/01 11:45:31    628s] OPERPROF: Starting DPlace-Init at level 1, MEM:3168.2M, EPOCH TIME: 1754073931.960608
[08/01 11:45:31    628s] Processing tracks to init pin-track alignment.
[08/01 11:45:31    628s] z: 2, totalTracks: 1
[08/01 11:45:31    628s] z: 4, totalTracks: 1
[08/01 11:45:31    628s] z: 6, totalTracks: 1
[08/01 11:45:31    628s] z: 8, totalTracks: 1
[08/01 11:45:31    628s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:31    628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3168.2M, EPOCH TIME: 1754073931.978703
[08/01 11:45:31    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:31    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:31    628s] 
[08/01 11:45:31    628s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:31    628s] OPERPROF:     Starting CMU at level 3, MEM:3168.2M, EPOCH TIME: 1754073931.987657
[08/01 11:45:31    628s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3168.2M, EPOCH TIME: 1754073931.988942
[08/01 11:45:31    628s] 
[08/01 11:45:31    628s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:31    628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:3168.2M, EPOCH TIME: 1754073931.991375
[08/01 11:45:31    628s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3168.2M, EPOCH TIME: 1754073931.991412
[08/01 11:45:31    628s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3184.2M, EPOCH TIME: 1754073931.992025
[08/01 11:45:31    628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3184.2MB).
[08/01 11:45:31    628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3184.2M, EPOCH TIME: 1754073931.995471
[08/01 11:45:31    628s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/01 11:45:31    628s]     Disconnecting clock tree from netlist...
[08/01 11:45:31    628s]     Disconnecting clock tree from netlist done.
[08/01 11:45:32    628s]     Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:45:32    628s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3184.2M, EPOCH TIME: 1754073932.001399
[08/01 11:45:32    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.079, REAL:0.080, MEM:3184.2M, EPOCH TIME: 1754073932.081210
[08/01 11:45:32    628s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:32    628s] OPERPROF: Starting DPlace-Init at level 1, MEM:3184.2M, EPOCH TIME: 1754073932.082232
[08/01 11:45:32    628s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 11:45:32    628s] Processing tracks to init pin-track alignment.
[08/01 11:45:32    628s] z: 2, totalTracks: 1
[08/01 11:45:32    628s] z: 4, totalTracks: 1
[08/01 11:45:32    628s] z: 6, totalTracks: 1
[08/01 11:45:32    628s] z: 8, totalTracks: 1
[08/01 11:45:32    628s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:32    628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3184.2M, EPOCH TIME: 1754073932.098176
[08/01 11:45:32    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] 
[08/01 11:45:32    628s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:32    628s] OPERPROF:     Starting CMU at level 3, MEM:3184.2M, EPOCH TIME: 1754073932.111281
[08/01 11:45:32    628s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3184.2M, EPOCH TIME: 1754073932.112445
[08/01 11:45:32    628s] 
[08/01 11:45:32    628s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:32    628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:3184.2M, EPOCH TIME: 1754073932.115091
[08/01 11:45:32    628s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3184.2M, EPOCH TIME: 1754073932.115130
[08/01 11:45:32    628s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3184.2M, EPOCH TIME: 1754073932.115581
[08/01 11:45:32    628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3184.2MB).
[08/01 11:45:32    628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3184.2M, EPOCH TIME: 1754073932.118374
[08/01 11:45:32    628s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:32    628s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:45:32    628s] End AAE Lib Interpolated Model. (MEM=3184.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:32    628s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:32    628s]     
[08/01 11:45:32    628s]     Clock tree legalization - Histogram:
[08/01 11:45:32    628s]     ====================================
[08/01 11:45:32    628s]     
[08/01 11:45:32    628s]     ---------------------------------
[08/01 11:45:32    628s]     Movement (um)     Number of cells
[08/01 11:45:32    628s]     ---------------------------------
[08/01 11:45:32    628s]     [2.47,3.9525)            7
[08/01 11:45:32    628s]     [3.9525,5.435)           0
[08/01 11:45:32    628s]     [5.435,6.9175)           4
[08/01 11:45:32    628s]     [6.9175,8.4)             1
[08/01 11:45:32    628s]     ---------------------------------
[08/01 11:45:32    628s]     
[08/01 11:45:32    628s]     
[08/01 11:45:32    628s]     Clock tree legalization - Top 10 Movements:
[08/01 11:45:32    628s]     ===========================================
[08/01 11:45:32    628s]     
[08/01 11:45:32    628s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:45:32    628s]     Movement (um)    Desired              Achieved             Node
[08/01 11:45:32    628s]                      location             location             
[08/01 11:45:32    628s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:45:32    628s]          8.4         (268.280,137.480)    (268.280,129.080)    CTS_ccl_a_buf_00037 (a lib_cell BUF_X32) at (268.280,129.080), in power domain auto-default
[08/01 11:45:32    628s]          5.6         (47.500,257.880)     (47.500,252.280)     CTS_ccl_buf_00067 (a lib_cell BUF_X32) at (47.500,252.280), in power domain auto-default
[08/01 11:45:32    628s]          5.6         (266.760,137.480)    (266.760,131.880)    CTS_ccl_buf_00066 (a lib_cell BUF_X32) at (266.760,131.880), in power domain auto-default
[08/01 11:45:32    628s]          5.6         (47.500,257.880)     (47.500,263.480)     CTS_ccl_buf_00069 (a lib_cell BUF_X32) at (47.500,263.480), in power domain auto-default
[08/01 11:45:32    628s]          5.6         (266.760,137.480)    (266.760,143.080)    CTS_ccl_buf_00068 (a lib_cell BUF_X32) at (266.760,143.080), in power domain auto-default
[08/01 11:45:32    628s]          2.8         (75.430,257.880)     (75.430,255.080)     CTS_ccl_a_buf_00064 (a lib_cell BUF_X32) at (75.430,255.080), in power domain auto-default
[08/01 11:45:32    628s]          2.8         (266.760,137.480)    (266.760,140.280)    CTS_ccl_a_buf_00063 (a lib_cell BUF_X32) at (266.760,140.280), in power domain auto-default
[08/01 11:45:32    628s]          2.8         (212.420,75.880)     (212.420,73.080)     CTS_ccl_a_buf_00057 (a lib_cell BUF_X32) at (212.420,73.080), in power domain auto-default
[08/01 11:45:32    628s]          2.8         (320.720,295.680)    (320.720,292.880)    CTS_ccl_a_buf_00059 (a lib_cell BUF_X32) at (320.720,292.880), in power domain auto-default
[08/01 11:45:32    628s]          2.8         (292.220,295.680)    (292.220,292.880)    CTS_ccl_buf_00065 (a lib_cell BUF_X32) at (292.220,292.880), in power domain auto-default
[08/01 11:45:32    628s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:45:32    628s]     
[08/01 11:45:32    628s]     Legalizing clock trees done. (took cpu=0:00:02.0 real=0:00:02.0)
[08/01 11:45:32    628s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:32    628s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:32    628s]     Clock DAG stats after 'Clustering':
[08/01 11:45:32    628s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:32    628s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:32    628s]       misc counts      : r=1, pp=0
[08/01 11:45:32    628s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:32    628s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:32    628s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:32    628s]       wire capacitance : top=0.000fF, trunk=290.887fF, leaf=2014.438fF, total=2305.325fF
[08/01 11:45:32    628s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:32    628s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:32    628s]     Clock DAG net violations after 'Clustering': none
[08/01 11:45:32    628s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/01 11:45:32    628s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:32    628s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:32    628s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/01 11:45:32    628s]        Bufs: BUF_X32: 69 
[08/01 11:45:32    628s]     Clock DAG hash after 'Clustering': 10072565835306244304 1499539018570495777
[08/01 11:45:32    628s]     CTS services accumulated run-time stats after 'Clustering':
[08/01 11:45:32    628s]       delay calculator: calls=9930, total_wall_time=0.581s, mean_wall_time=0.058ms
[08/01 11:45:32    628s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:32    628s]       steiner router: calls=8074, total_wall_time=0.324s, mean_wall_time=0.040ms
[08/01 11:45:32    628s]     Primary reporting skew groups after 'Clustering':
[08/01 11:45:32    628s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.175, avg=0.139, sd=0.018], skew [0.078 vs 0.040*], 67% {0.115, 0.155} (wid=0.082 ws=0.074) (gid=0.108 gs=0.022)
[08/01 11:45:32    628s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:32    628s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:32    628s]     Skew group summary after 'Clustering':
[08/01 11:45:32    628s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.175, avg=0.139, sd=0.018], skew [0.078 vs 0.040*], 67% {0.115, 0.155} (wid=0.082 ws=0.074) (gid=0.108 gs=0.022)
[08/01 11:45:32    628s]     Legalizer API calls during this step: 1565 succeeded with high effort: 1565 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:32    628s]   Clustering done. (took cpu=0:00:03.8 real=0:00:03.8)
[08/01 11:45:32    628s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:32    628s] UM:*                                                                   Clustering
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Post-Clustering Statistics Report
[08/01 11:45:32    628s]   =================================
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Fanout Statistics:
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   ---------------------------------------------------------------------------------------------------------
[08/01 11:45:32    628s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/01 11:45:32    628s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/01 11:45:32    628s]   ---------------------------------------------------------------------------------------------------------
[08/01 11:45:32    628s]   Trunk        15       4.667       1         9        2.743      {6 <= 2, 1 <= 4, 2 <= 6, 5 <= 8, 1 <= 10}
[08/01 11:45:32    628s]   Leaf         56      99.554      97       100        0.829      {2 <= 97, 6 <= 98, 7 <= 99, 41 <= 100}
[08/01 11:45:32    628s]   ---------------------------------------------------------------------------------------------------------
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Clustering Failure Statistics:
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   ----------------------------------------------------------
[08/01 11:45:32    628s]   Net Type    Clusters    Clusters    Net Skew    Transition
[08/01 11:45:32    628s]               Tried       Failed      Failures    Failures
[08/01 11:45:32    628s]   ----------------------------------------------------------
[08/01 11:45:32    628s]   Trunk         201          67          67           19
[08/01 11:45:32    628s]   Leaf           56           0           0            0
[08/01 11:45:32    628s]   ----------------------------------------------------------
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Clustering Partition Statistics:
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   --------------------------------------------------------------------------------------
[08/01 11:45:32    628s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[08/01 11:45:32    628s]               Fraction    Fraction    Count        Size        Size    Size    Size
[08/01 11:45:32    628s]   --------------------------------------------------------------------------------------
[08/01 11:45:32    628s]   Trunk        0.333       0.667          3          22.333       4      56     29.195
[08/01 11:45:32    628s]   Leaf         0.000       1.000          1        5575.000    5575    5575      0.000
[08/01 11:45:32    628s]   --------------------------------------------------------------------------------------
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Longest 5 runtime clustering solutions:
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   ----------------------------------------------------------------------------
[08/01 11:45:32    628s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[08/01 11:45:32    628s]   ----------------------------------------------------------------------------
[08/01 11:45:32    628s]     1.542       5575        0                  0          clk           clk
[08/01 11:45:32    628s]   ----------------------------------------------------------------------------
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Bottom-up runtime statistics:
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   --------------------------------------------
[08/01 11:45:32    628s]   Mean     Min      Max      Std. Dev    Count
[08/01 11:45:32    628s]   --------------------------------------------
[08/01 11:45:32    628s]   1.542    1.542    1.542     0.000         1
[08/01 11:45:32    628s]   --------------------------------------------
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   
[08/01 11:45:32    628s]   Looking for fanout violations...
[08/01 11:45:32    628s]   Looking for fanout violations done.
[08/01 11:45:32    628s]   CongRepair After Initial Clustering...
[08/01 11:45:32    628s]   Reset timing graph...
[08/01 11:45:32    628s] Ignoring AAE DB Resetting ...
[08/01 11:45:32    628s]   Reset timing graph done.
[08/01 11:45:32    628s]   Leaving CCOpt scope - Early Global Route...
[08/01 11:45:32    628s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3222.3M, EPOCH TIME: 1754073932.460688
[08/01 11:45:32    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 11:45:32    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] All LLGs are deleted
[08/01 11:45:32    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:32    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3222.3M, EPOCH TIME: 1754073932.554842
[08/01 11:45:32    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3222.3M, EPOCH TIME: 1754073932.554928
[08/01 11:45:32    628s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.095, REAL:0.095, MEM:3184.3M, EPOCH TIME: 1754073932.555993
[08/01 11:45:32    628s]   Clock implementation routing...
[08/01 11:45:32    628s] Net route status summary:
[08/01 11:45:32    628s]   Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:32    628s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:32    629s]     Routing using eGR only...
[08/01 11:45:32    629s]       Early Global Route - eGR only step...
[08/01 11:45:32    629s] (ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
[08/01 11:45:32    629s] (ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
[08/01 11:45:32    629s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:45:32    629s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:45:32    629s] (ccopt eGR): Start to route 70 all nets
[08/01 11:45:32    629s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3184.32 MB )
[08/01 11:45:32    629s] (I)      ==================== Layers =====================
[08/01 11:45:32    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:32    629s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:45:32    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:32    629s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:45:32    629s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:45:32    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:32    629s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:45:32    629s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:45:32    629s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:45:32    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:32    629s] (I)      Started Import and model ( Curr Mem: 3184.32 MB )
[08/01 11:45:32    629s] (I)      Default pattern map key = top_default.
[08/01 11:45:32    629s] (I)      == Non-default Options ==
[08/01 11:45:32    629s] (I)      Clean congestion better                            : true
[08/01 11:45:32    629s] (I)      Estimate vias on DPT layer                         : true
[08/01 11:45:32    629s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 11:45:32    629s] (I)      Layer constraints as soft constraints              : true
[08/01 11:45:32    629s] (I)      Soft top layer                                     : true
[08/01 11:45:32    629s] (I)      Skip prospective layer relax nets                  : true
[08/01 11:45:32    629s] (I)      Better NDR handling                                : true
[08/01 11:45:32    629s] (I)      Improved NDR modeling in LA                        : true
[08/01 11:45:32    629s] (I)      Routing cost fix for NDR handling                  : true
[08/01 11:45:32    629s] (I)      Block tracks for preroutes                         : true
[08/01 11:45:32    629s] (I)      Assign IRoute by net group key                     : true
[08/01 11:45:32    629s] (I)      Block unroutable channels                          : true
[08/01 11:45:32    629s] (I)      Block unroutable channels 3D                       : true
[08/01 11:45:32    629s] (I)      Bound layer relaxed segment wl                     : true
[08/01 11:45:32    629s] (I)      Blocked pin reach length threshold                 : 2
[08/01 11:45:32    629s] (I)      Check blockage within NDR space in TA              : true
[08/01 11:45:32    629s] (I)      Skip must join for term with via pillar            : true
[08/01 11:45:32    629s] (I)      Model find APA for IO pin                          : true
[08/01 11:45:32    629s] (I)      On pin location for off pin term                   : true
[08/01 11:45:32    629s] (I)      Handle EOL spacing                                 : true
[08/01 11:45:32    629s] (I)      Merge PG vias by gap                               : true
[08/01 11:45:32    629s] (I)      Maximum routing layer                              : 10
[08/01 11:45:32    629s] (I)      Route selected nets only                           : true
[08/01 11:45:32    629s] (I)      Refine MST                                         : true
[08/01 11:45:32    629s] (I)      Honor PRL                                          : true
[08/01 11:45:32    629s] (I)      Strong congestion aware                            : true
[08/01 11:45:32    629s] (I)      Improved initial location for IRoutes              : true
[08/01 11:45:32    629s] (I)      Multi panel TA                                     : true
[08/01 11:45:32    629s] (I)      Penalize wire overlap                              : true
[08/01 11:45:32    629s] (I)      Expand small instance blockage                     : true
[08/01 11:45:32    629s] (I)      Reduce via in TA                                   : true
[08/01 11:45:32    629s] (I)      SS-aware routing                                   : true
[08/01 11:45:32    629s] (I)      Improve tree edge sharing                          : true
[08/01 11:45:32    629s] (I)      Improve 2D via estimation                          : true
[08/01 11:45:32    629s] (I)      Refine Steiner tree                                : true
[08/01 11:45:32    629s] (I)      Build spine tree                                   : true
[08/01 11:45:32    629s] (I)      Model pass through capacity                        : true
[08/01 11:45:32    629s] (I)      Extend blockages by a half GCell                   : true
[08/01 11:45:32    629s] (I)      Consider pin shapes                                : true
[08/01 11:45:32    629s] (I)      Consider pin shapes for all nodes                  : true
[08/01 11:45:32    629s] (I)      Consider NR APA                                    : true
[08/01 11:45:32    629s] (I)      Consider IO pin shape                              : true
[08/01 11:45:32    629s] (I)      Fix pin connection bug                             : true
[08/01 11:45:32    629s] (I)      Consider layer RC for local wires                  : true
[08/01 11:45:32    629s] (I)      Route to clock mesh pin                            : true
[08/01 11:45:32    629s] (I)      LA-aware pin escape length                         : 2
[08/01 11:45:32    629s] (I)      Connect multiple ports                             : true
[08/01 11:45:32    629s] (I)      Split for must join                                : true
[08/01 11:45:32    629s] (I)      Number of threads                                  : 1
[08/01 11:45:32    629s] (I)      Routing effort level                               : 10000
[08/01 11:45:32    629s] (I)      Prefer layer length threshold                      : 8
[08/01 11:45:32    629s] (I)      Overflow penalty cost                              : 10
[08/01 11:45:32    629s] (I)      A-star cost                                        : 0.300000
[08/01 11:45:32    629s] (I)      Misalignment cost                                  : 10.000000
[08/01 11:45:32    629s] (I)      Threshold for short IRoute                         : 6
[08/01 11:45:32    629s] (I)      Via cost during post routing                       : 1.000000
[08/01 11:45:32    629s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 11:45:32    629s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:45:32    629s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 11:45:32    629s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 11:45:32    629s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 11:45:32    629s] (I)      PG-aware similar topology routing                  : true
[08/01 11:45:32    629s] (I)      Maze routing via cost fix                          : true
[08/01 11:45:32    629s] (I)      Apply PRL on PG terms                              : true
[08/01 11:45:32    629s] (I)      Apply PRL on obs objects                           : true
[08/01 11:45:32    629s] (I)      Handle range-type spacing rules                    : true
[08/01 11:45:32    629s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 11:45:32    629s] (I)      Parallel spacing query fix                         : true
[08/01 11:45:32    629s] (I)      Force source to root IR                            : true
[08/01 11:45:32    629s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 11:45:32    629s] (I)      Do not relax to DPT layer                          : true
[08/01 11:45:32    629s] (I)      No DPT in post routing                             : true
[08/01 11:45:32    629s] (I)      Modeling PG via merging fix                        : true
[08/01 11:45:32    629s] (I)      Shield aware TA                                    : true
[08/01 11:45:32    629s] (I)      Strong shield aware TA                             : true
[08/01 11:45:32    629s] (I)      Overflow calculation fix in LA                     : true
[08/01 11:45:32    629s] (I)      Post routing fix                                   : true
[08/01 11:45:32    629s] (I)      Strong post routing                                : true
[08/01 11:45:32    629s] (I)      NDR via pillar fix                                 : true
[08/01 11:45:32    629s] (I)      Violation on path threshold                        : 1
[08/01 11:45:32    629s] (I)      Pass through capacity modeling                     : true
[08/01 11:45:32    629s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 11:45:32    629s] (I)      Select term pin box for io pin                     : true
[08/01 11:45:32    629s] (I)      Penalize NDR sharing                               : true
[08/01 11:45:32    629s] (I)      Enable special modeling                            : false
[08/01 11:45:32    629s] (I)      Keep fixed segments                                : true
[08/01 11:45:32    629s] (I)      Reorder net groups by key                          : true
[08/01 11:45:32    629s] (I)      Increase net scenic ratio                          : true
[08/01 11:45:32    629s] (I)      Method to set GCell size                           : row
[08/01 11:45:32    629s] (I)      Connect multiple ports and must join fix           : true
[08/01 11:45:32    629s] (I)      Avoid high resistance layers                       : true
[08/01 11:45:32    629s] (I)      Model find APA for IO pin fix                      : true
[08/01 11:45:32    629s] (I)      Avoid connecting non-metal layers                  : true
[08/01 11:45:32    629s] (I)      Use track pitch for NDR                            : true
[08/01 11:45:32    629s] (I)      Enable layer relax to lower layer                  : true
[08/01 11:45:32    629s] (I)      Enable layer relax to upper layer                  : true
[08/01 11:45:32    629s] (I)      Top layer relaxation fix                           : true
[08/01 11:45:32    629s] (I)      Handle non-default track width                     : false
[08/01 11:45:32    629s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:45:32    629s] (I)      Use row-based GCell size
[08/01 11:45:32    629s] (I)      Use row-based GCell align
[08/01 11:45:32    629s] (I)      layer 0 area = 0
[08/01 11:45:32    629s] (I)      layer 1 area = 0
[08/01 11:45:32    629s] (I)      layer 2 area = 0
[08/01 11:45:32    629s] (I)      layer 3 area = 0
[08/01 11:45:32    629s] (I)      layer 4 area = 0
[08/01 11:45:32    629s] (I)      layer 5 area = 0
[08/01 11:45:32    629s] (I)      layer 6 area = 0
[08/01 11:45:32    629s] (I)      layer 7 area = 0
[08/01 11:45:32    629s] (I)      layer 8 area = 0
[08/01 11:45:32    629s] (I)      layer 9 area = 0
[08/01 11:45:32    629s] (I)      GCell unit size   : 2800
[08/01 11:45:32    629s] (I)      GCell multiplier  : 1
[08/01 11:45:32    629s] (I)      GCell row height  : 2800
[08/01 11:45:32    629s] (I)      Actual row height : 2800
[08/01 11:45:32    629s] (I)      GCell align ref   : 20140 20160
[08/01 11:45:32    629s] [NR-eGR] Track table information for default rule: 
[08/01 11:45:32    629s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:45:32    629s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:45:32    629s] (I)      ============== Default via ===============
[08/01 11:45:32    629s] (I)      +---+------------------+-----------------+
[08/01 11:45:32    629s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:45:32    629s] (I)      +---+------------------+-----------------+
[08/01 11:45:32    629s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:45:32    629s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:45:32    629s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:45:32    629s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:45:32    629s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:45:32    629s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:45:32    629s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:45:32    629s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:45:32    629s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:45:32    629s] (I)      +---+------------------+-----------------+
[08/01 11:45:32    629s] [NR-eGR] Read 177722 PG shapes
[08/01 11:45:32    629s] [NR-eGR] Read 0 clock shapes
[08/01 11:45:32    629s] [NR-eGR] Read 0 other shapes
[08/01 11:45:32    629s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:45:32    629s] [NR-eGR] #Instance Blockages : 0
[08/01 11:45:32    629s] [NR-eGR] #PG Blockages       : 177722
[08/01 11:45:32    629s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:45:32    629s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:45:32    629s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:45:32    629s] [NR-eGR] #Other Blockages    : 0
[08/01 11:45:32    629s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:45:32    629s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:45:32    629s] [NR-eGR] Read 57400 nets ( ignored 57330 )
[08/01 11:45:32    629s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 11:45:32    629s] (I)      early_global_route_priority property id does not exist.
[08/01 11:45:32    629s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 11:45:32    629s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 11:45:32    629s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 11:45:32    629s] (I)      Moved 0 terms for better access 
[08/01 11:45:32    629s] (I)      Number of ignored nets                =      0
[08/01 11:45:32    629s] (I)      Number of connected nets              =      0
[08/01 11:45:32    629s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:45:32    629s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:45:32    629s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:45:32    629s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:45:32    629s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:45:32    629s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:45:32    629s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:45:32    629s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:45:32    629s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:45:32    629s] [NR-eGR] There are 70 clock nets ( 70 with NDR ).
[08/01 11:45:32    629s] (I)      Ndr track 0 does not exist
[08/01 11:45:32    629s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:45:32    629s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:45:32    629s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:45:32    629s] (I)      Site width          :   380  (dbu)
[08/01 11:45:32    629s] (I)      Row height          :  2800  (dbu)
[08/01 11:45:32    629s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:45:32    629s] (I)      GCell width         :  2800  (dbu)
[08/01 11:45:32    629s] (I)      GCell height        :  2800  (dbu)
[08/01 11:45:32    629s] (I)      Grid                :   281   281    10
[08/01 11:45:32    629s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:45:32    629s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:45:32    629s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:45:32    629s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:32    629s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:32    629s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:45:32    629s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:45:32    629s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:45:32    629s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:45:32    629s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:45:32    629s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:45:32    629s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:45:32    629s] (I)      --------------------------------------------------------
[08/01 11:45:32    629s] 
[08/01 11:45:32    629s] [NR-eGR] ============ Routing rule table ============
[08/01 11:45:32    629s] [NR-eGR] Rule id: 0  Nets: 70
[08/01 11:45:32    629s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 11:45:32    629s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 11:45:32    629s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 11:45:32    629s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 11:45:32    629s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 11:45:32    629s] [NR-eGR] ========================================
[08/01 11:45:32    629s] [NR-eGR] 
[08/01 11:45:32    629s] (I)      =============== Blocked Tracks ===============
[08/01 11:45:32    629s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:32    629s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:45:32    629s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:32    629s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:45:32    629s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 11:45:32    629s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:45:32    629s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:45:32    629s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:45:32    629s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 11:45:32    629s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:45:32    629s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:45:32    629s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 11:45:32    629s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 11:45:32    629s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:32    629s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3214.70 MB )
[08/01 11:45:32    629s] (I)      Reset routing kernel
[08/01 11:45:32    629s] (I)      Started Global Routing ( Curr Mem: 3214.70 MB )
[08/01 11:45:32    629s] (I)      totalPins=5713  totalGlobalPin=5590 (97.85%)
[08/01 11:45:32    629s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1a Route ============
[08/01 11:45:32    629s] [NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[08/01 11:45:32    629s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 153
[08/01 11:45:32    629s] (I)      Usage: 14704 = (6924 H, 7780 V) = (0.90% H, 2.23% V) = (9.694e+03um H, 1.089e+04um V)
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1b Route ============
[08/01 11:45:32    629s] (I)      Usage: 14703 = (6923 H, 7780 V) = (0.90% H, 2.23% V) = (9.692e+03um H, 1.089e+04um V)
[08/01 11:45:32    629s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058420e+04um
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1c Route ============
[08/01 11:45:32    629s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:32    629s] (I)      Usage: 14703 = (6923 H, 7780 V) = (0.90% H, 2.23% V) = (9.692e+03um H, 1.089e+04um V)
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1d Route ============
[08/01 11:45:32    629s] (I)      Usage: 14847 = (7030 H, 7817 V) = (0.92% H, 2.24% V) = (9.842e+03um H, 1.094e+04um V)
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1e Route ============
[08/01 11:45:32    629s] (I)      Usage: 14847 = (7030 H, 7817 V) = (0.92% H, 2.24% V) = (9.842e+03um H, 1.094e+04um V)
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1f Route ============
[08/01 11:45:32    629s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.078580e+04um
[08/01 11:45:32    629s] (I)      Usage: 14859 = (7051 H, 7808 V) = (0.92% H, 2.24% V) = (9.871e+03um H, 1.093e+04um V)
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1g Route ============
[08/01 11:45:32    629s] (I)      Usage: 13853 = (6596 H, 7257 V) = (0.86% H, 2.08% V) = (9.234e+03um H, 1.016e+04um V)
[08/01 11:45:32    629s] (I)      #Nets         : 70
[08/01 11:45:32    629s] (I)      #Relaxed nets : 53
[08/01 11:45:32    629s] (I)      Wire length   : 2845
[08/01 11:45:32    629s] (I)      
[08/01 11:45:32    629s] (I)      ============  Phase 1h Route ============
[08/01 11:45:32    629s] [NR-eGR] Create a new net group with 53 nets and layer range [3, 6]
[08/01 11:45:33    629s] (I)      Usage: 13657 = (6560 H, 7097 V) = (0.86% H, 2.03% V) = (9.184e+03um H, 9.936e+03um V)
[08/01 11:45:33    629s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1a Route ============
[08/01 11:45:33    629s] [NR-eGR] Layer group 2: route 53 net(s) in layer range [3, 6]
[08/01 11:45:33    629s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 150
[08/01 11:45:33    629s] (I)      Usage: 25530 = (12185 H, 13345 V) = (1.07% H, 1.90% V) = (1.706e+04um H, 1.868e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1b Route ============
[08/01 11:45:33    629s] (I)      Usage: 25530 = (12185 H, 13345 V) = (1.07% H, 1.90% V) = (1.706e+04um H, 1.868e+04um V)
[08/01 11:45:33    629s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.574200e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1c Route ============
[08/01 11:45:33    629s] (I)      Usage: 25530 = (12185 H, 13345 V) = (1.07% H, 1.90% V) = (1.706e+04um H, 1.868e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1d Route ============
[08/01 11:45:33    629s] (I)      Usage: 25530 = (12185 H, 13345 V) = (1.07% H, 1.90% V) = (1.706e+04um H, 1.868e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1e Route ============
[08/01 11:45:33    629s] (I)      Usage: 25530 = (12185 H, 13345 V) = (1.07% H, 1.90% V) = (1.706e+04um H, 1.868e+04um V)
[08/01 11:45:33    629s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.574200e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1f Route ============
[08/01 11:45:33    629s] (I)      Usage: 25530 = (12185 H, 13345 V) = (1.07% H, 1.90% V) = (1.706e+04um H, 1.868e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1g Route ============
[08/01 11:45:33    629s] (I)      Usage: 24922 = (11939 H, 12983 V) = (1.05% H, 1.85% V) = (1.671e+04um H, 1.818e+04um V)
[08/01 11:45:33    629s] (I)      #Nets         : 53
[08/01 11:45:33    629s] (I)      #Relaxed nets : 46
[08/01 11:45:33    629s] (I)      Wire length   : 1608
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1h Route ============
[08/01 11:45:33    629s] [NR-eGR] Create a new net group with 46 nets and layer range [3, 8]
[08/01 11:45:33    629s] (I)      Usage: 24725 = (11874 H, 12851 V) = (1.04% H, 1.83% V) = (1.662e+04um H, 1.799e+04um V)
[08/01 11:45:33    629s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      [08/01 11:45:33    629s] [NR-eGR] Layer group 3: route 46 net(s) in layer range [3, 8]
============  Phase 1a Route ============
[08/01 11:45:33    629s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 147
[08/01 11:45:33    629s] (I)      Usage: 34982 = (16747 H, 18235 V) = (1.34% H, 2.29% V) = (2.345e+04um H, 2.553e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1b Route ============
[08/01 11:45:33    629s] (I)      Usage: 34982 = (16747 H, 18235 V) = (1.34% H, 2.29% V) = (2.345e+04um H, 2.553e+04um V)
[08/01 11:45:33    629s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.897480e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1c Route ============
[08/01 11:45:33    629s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:33    629s] (I)      Usage: 34982 = (16747 H, 18235 V) = (1.34% H, 2.29% V) = (2.345e+04um H, 2.553e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1d Route ============
[08/01 11:45:33    629s] (I)      Usage: 34982 = (16747 H, 18235 V) = (1.34% H, 2.29% V) = (2.345e+04um H, 2.553e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1e Route ============
[08/01 11:45:33    629s] (I)      Usage: 34982 = (16747 H, 18235 V) = (1.34% H, 2.29% V) = (2.345e+04um H, 2.553e+04um V)
[08/01 11:45:33    629s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.897480e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1f Route ============
[08/01 11:45:33    629s] (I)      Usage: 34982 = (16747 H, 18235 V) = (1.34% H, 2.29% V) = (2.345e+04um H, 2.553e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1g Route ============
[08/01 11:45:33    629s] (I)      Usage: 34374 = (16495 H, 17879 V) = (1.32% H, 2.24% V) = (2.309e+04um H, 2.503e+04um V)
[08/01 11:45:33    629s] (I)      #Nets         : 46
[08/01 11:45:33    629s] (I)      #Relaxed nets : 46
[08/01 11:45:33    629s] (I)      Wire length   : 0
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] [NR-eGR] Create a new net group with 46 nets and layer range [3, 10]
[08/01 11:45:33    629s] (I)      ============  Phase 1h Route ============
[08/01 11:45:33    629s] (I)      Usage: 34178 = (16429 H, 17749 V) = (1.32% H, 2.23% V) = (2.300e+04um H, 2.485e+04um V)
[08/01 11:45:33    629s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 11:45:33    629s] (I)      [08/01 11:45:33    629s] [NR-eGR] Layer group 4: route 46 net(s) in layer range [3, 10]

[08/01 11:45:33    629s] (I)      ============  Phase 1a Route ============
[08/01 11:45:33    629s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 147
[08/01 11:45:33    629s] (I)      Usage: 44435 = (21302 H, 23133 V) = (1.65% H, 2.76% V) = (2.982e+04um H, 3.239e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1b Route ============
[08/01 11:45:33    629s] (I)      Usage: 44435 = (21302 H, 23133 V) = (1.65% H, 2.76% V) = (2.982e+04um H, 3.239e+04um V)
[08/01 11:45:33    629s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.220900e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1c Route ============
[08/01 11:45:33    629s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:33    629s] (I)      Usage: 44435 = (21302 H, 23133 V) = (1.65% H, 2.76% V) = (2.982e+04um H, 3.239e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1d Route ============
[08/01 11:45:33    629s] (I)      Usage: 44435 = (21302 H, 23133 V) = (1.65% H, 2.76% V) = (2.982e+04um H, 3.239e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1e Route ============
[08/01 11:45:33    629s] (I)      Usage: 44435 = (21302 H, 23133 V) = (1.65% H, 2.76% V) = (2.982e+04um H, 3.239e+04um V)
[08/01 11:45:33    629s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.220900e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1f Route ============
[08/01 11:45:33    629s] (I)      Usage: 44435 = (21302 H, 23133 V) = (1.65% H, 2.76% V) = (2.982e+04um H, 3.239e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1g Route ============
[08/01 11:45:33    629s] (I)      Usage: 43816 = (21050 H, 22766 V) = (1.63% H, 2.71% V) = (2.947e+04um H, 3.187e+04um V)
[08/01 11:45:33    629s] (I)      #Nets         : 46
[08/01 11:45:33    629s] (I)      #Relaxed nets : 45
[08/01 11:45:33    629s] (I)      Wire length   : 196
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] [NR-eGR] Create a new net group with 45 nets and layer range [2, 10]
[08/01 11:45:33    629s] (I)      ============  Phase 1h Route ============
[08/01 11:45:33    629s] (I)      Usage: 43816 = (21050 H, 22766 V) = (1.63% H, 2.71% V) = (2.947e+04um H, 3.187e+04um V)
[08/01 11:45:33    629s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 11:45:33    629s] (I)      [08/01 11:45:33    629s] [NR-eGR] Layer group 5: route 45 net(s) in layer range [2, 10]

[08/01 11:45:33    629s] (I)      ============  Phase 1a Route ============
[08/01 11:45:33    629s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 168
[08/01 11:45:33    629s] (I)      Usage: 63487 = (30561 H, 32926 V) = (2.37% H, 2.38% V) = (4.279e+04um H, 4.610e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1b Route ============
[08/01 11:45:33    629s] (I)      Usage: 63487 = (30561 H, 32926 V) = (2.37% H, 2.38% V) = (4.279e+04um H, 4.610e+04um V)
[08/01 11:45:33    629s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.888180e+04um
[08/01 11:45:33    629s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 11:45:33    629s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1c Route ============
[08/01 11:45:33    629s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:33    629s] (I)      Usage: 63487 = (30561 H, 32926 V) = (2.37% H, 2.38% V) = (4.279e+04um H, 4.610e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1d Route ============
[08/01 11:45:33    629s] (I)      Usage: 63580 = (30666 H, 32914 V) = (2.38% H, 2.38% V) = (4.293e+04um H, 4.608e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1e Route ============
[08/01 11:45:33    629s] (I)      Usage: 63580 = (30666 H, 32914 V) = (2.38% H, 2.38% V) = (4.293e+04um H, 4.608e+04um V)
[08/01 11:45:33    629s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.901200e+04um
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1f Route ============
[08/01 11:45:33    629s] (I)      Usage: 63604 = (30694 H, 32910 V) = (2.38% H, 2.38% V) = (4.297e+04um H, 4.607e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1g Route ============
[08/01 11:45:33    629s] (I)      Usage: 63400 = (30497 H, 32903 V) = (2.37% H, 2.38% V) = (4.270e+04um H, 4.606e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] (I)      ============  Phase 1h Route ============
[08/01 11:45:33    629s] (I)      Usage: 63402 = (30499 H, 32903 V) = (2.37% H, 2.38% V) = (4.270e+04um H, 4.606e+04um V)
[08/01 11:45:33    629s] (I)      
[08/01 11:45:33    629s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:45:33    629s] [NR-eGR]                        OverCon            
[08/01 11:45:33    629s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:45:33    629s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 11:45:33    629s] [NR-eGR] ----------------------------------------------
[08/01 11:45:33    629s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR] ----------------------------------------------
[08/01 11:45:33    629s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 11:45:33    629s] [NR-eGR] 
[08/01 11:45:33    629s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 11:45:33    629s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:45:33    629s] (I)      ============= Track Assignment ============
[08/01 11:45:33    629s] (I)      Started Track Assignment (1T) ( Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:45:33    629s] (I)      Run Multi-thread track assignment
[08/01 11:45:33    629s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] (I)      Started Export ( Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:45:33    629s] [NR-eGR] -------------------------------------
[08/01 11:45:33    629s] [NR-eGR]  metal1   (1H)             0  190390 
[08/01 11:45:33    629s] [NR-eGR]  metal2   (2V)        136881  232711 
[08/01 11:45:33    629s] [NR-eGR]  metal3   (3H)        247735   77110 
[08/01 11:45:33    629s] [NR-eGR]  metal4   (4V)        116416    9244 
[08/01 11:45:33    629s] [NR-eGR]  metal5   (5H)         37074    7158 
[08/01 11:45:33    629s] [NR-eGR]  metal6   (6V)         40144     192 
[08/01 11:45:33    629s] [NR-eGR]  metal7   (7H)           632     133 
[08/01 11:45:33    629s] [NR-eGR]  metal8   (8V)          1271       2 
[08/01 11:45:33    629s] [NR-eGR]  metal9   (9H)             1       0 
[08/01 11:45:33    629s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:45:33    629s] [NR-eGR] -------------------------------------
[08/01 11:45:33    629s] [NR-eGR]           Total       580154  516940 
[08/01 11:45:33    629s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:33    629s] [NR-eGR] Total half perimeter of net bounding box: 534671um
[08/01 11:45:33    629s] [NR-eGR] Total length: 580154um, number of vias: 516940
[08/01 11:45:33    629s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:33    629s] [NR-eGR] Total eGR-routed clock nets wire length: 21882um, number of vias: 16471
[08/01 11:45:33    629s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:33    629s] [NR-eGR] Report for selected net(s) only.
[08/01 11:45:33    629s] [NR-eGR]                  Length (um)   Vias 
[08/01 11:45:33    629s] [NR-eGR] ------------------------------------
[08/01 11:45:33    629s] [NR-eGR]  metal1   (1H)             0   5713 
[08/01 11:45:33    629s] [NR-eGR]  metal2   (2V)          3630   6326 
[08/01 11:45:33    629s] [NR-eGR]  metal3   (3H)          9393   4204 
[08/01 11:45:33    629s] [NR-eGR]  metal4   (4V)          8102    224 
[08/01 11:45:33    629s] [NR-eGR]  metal5   (5H)           754      4 
[08/01 11:45:33    629s] [NR-eGR]  metal6   (6V)             4      0 
[08/01 11:45:33    629s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 11:45:33    629s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 11:45:33    629s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 11:45:33    629s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 11:45:33    629s] [NR-eGR] ------------------------------------
[08/01 11:45:33    629s] [NR-eGR]           Total        21882  16471 
[08/01 11:45:33    629s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:33    629s] [NR-eGR] Total half perimeter of net bounding box: 7881um
[08/01 11:45:33    629s] [NR-eGR] Total length: 21882um, number of vias: 16471
[08/01 11:45:33    629s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:33    629s] [NR-eGR] Total routed clock nets wire length: 21882um, number of vias: 16471
[08/01 11:45:33    629s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:33    629s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.77 sec, Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] (I)      ========================================= Runtime Summary =========================================
[08/01 11:45:33    629s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 11:45:33    629s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 11:45:33    629s] (I)       Early Global Route kernel                   100.00%  1245.97 sec  1246.74 sec  0.77 sec  0.74 sec 
[08/01 11:45:33    629s] (I)       +-Import and model                           27.39%  1245.97 sec  1246.18 sec  0.21 sec  0.20 sec 
[08/01 11:45:33    629s] (I)       | +-Create place DB                          12.48%  1245.97 sec  1246.07 sec  0.10 sec  0.10 sec 
[08/01 11:45:33    629s] (I)       | | +-Import place data                      12.47%  1245.97 sec  1246.07 sec  0.10 sec  0.10 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read instances and placement          2.68%  1245.97 sec  1245.99 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read nets                             9.77%  1245.99 sec  1246.07 sec  0.07 sec  0.07 sec 
[08/01 11:45:33    629s] (I)       | +-Create route DB                          13.60%  1246.07 sec  1246.17 sec  0.10 sec  0.10 sec 
[08/01 11:45:33    629s] (I)       | | +-Import route data (1T)                 13.50%  1246.07 sec  1246.17 sec  0.10 sec  0.09 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.41%  1246.08 sec  1246.10 sec  0.02 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read routing blockages              0.00%  1246.08 sec  1246.08 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read instance blockages             0.61%  1246.08 sec  1246.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read PG blockages                   1.21%  1246.09 sec  1246.10 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read clock blockages                0.05%  1246.10 sec  1246.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read other blockages                0.05%  1246.10 sec  1246.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read halo blockages                 0.06%  1246.10 sec  1246.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Read boundary cut boxes             0.00%  1246.10 sec  1246.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read blackboxes                       0.00%  1246.10 sec  1246.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read prerouted                        3.86%  1246.10 sec  1246.13 sec  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read unlegalized nets                 0.65%  1246.13 sec  1246.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Read nets                             0.07%  1246.14 sec  1246.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Set up via pillars                    0.00%  1246.14 sec  1246.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Initialize 3D grid graph              0.38%  1246.14 sec  1246.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Model blockage capacity               3.75%  1246.14 sec  1246.17 sec  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Initialize 3D capacity              3.42%  1246.14 sec  1246.17 sec  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)       | | | +-Move terms for access (1T)            0.12%  1246.17 sec  1246.17 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Read aux data                             0.00%  1246.17 sec  1246.17 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Others data preparation                   0.02%  1246.17 sec  1246.17 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Create route kernel                       0.88%  1246.17 sec  1246.18 sec  0.01 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       +-Global Routing                             39.57%  1246.18 sec  1246.48 sec  0.30 sec  0.29 sec 
[08/01 11:45:33    629s] (I)       | +-Initialization                            0.07%  1246.18 sec  1246.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Net group 1                              11.97%  1246.18 sec  1246.27 sec  0.09 sec  0.09 sec 
[08/01 11:45:33    629s] (I)       | | +-Generate topology                       3.56%  1246.18 sec  1246.21 sec  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1a                                0.60%  1246.21 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern routing (1T)                  0.16%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1b                                0.35%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Monotonic routing (1T)                0.17%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1c                                0.17%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Two level Routing                     0.17%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1246.22 sec  1246.22 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1d                                2.06%  1246.22 sec  1246.24 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | | +-Detoured routing (1T)                 2.04%  1246.22 sec  1246.24 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1e                                0.07%  1246.24 sec  1246.24 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Route legalization                    0.04%  1246.24 sec  1246.24 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1246.24 sec  1246.24 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1f                                0.53%  1246.24 sec  1246.24 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Congestion clean                      0.52%  1246.24 sec  1246.24 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1g                                2.64%  1246.24 sec  1246.26 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          2.63%  1246.24 sec  1246.26 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1h                                0.58%  1246.26 sec  1246.27 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          0.57%  1246.26 sec  1246.27 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Layer assignment (1T)                   0.78%  1246.27 sec  1246.27 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | +-Net group 2                               6.33%  1246.27 sec  1246.32 sec  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)       | | +-Generate topology                       2.98%  1246.27 sec  1246.30 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1a                                0.45%  1246.30 sec  1246.30 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern routing (1T)                  0.12%  1246.30 sec  1246.30 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  1246.30 sec  1246.30 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1b                                0.27%  1246.30 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Monotonic routing (1T)                0.12%  1246.30 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1c                                0.00%  1246.31 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1d                                0.00%  1246.31 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1e                                0.06%  1246.31 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Route legalization                    0.04%  1246.31 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1246.31 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1f                                0.00%  1246.31 sec  1246.31 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1g                                1.57%  1246.31 sec  1246.32 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          1.56%  1246.31 sec  1246.32 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1h                                0.14%  1246.32 sec  1246.32 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          0.14%  1246.32 sec  1246.32 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Layer assignment (1T)                   0.23%  1246.32 sec  1246.32 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Net group 3                               6.21%  1246.32 sec  1246.37 sec  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)       | | +-Generate topology                       2.62%  1246.32 sec  1246.34 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1a                                0.43%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern routing (1T)                  0.11%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1b                                0.25%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Monotonic routing (1T)                0.11%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1c                                0.17%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Two level Routing                     0.16%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1246.35 sec  1246.35 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1d                                0.24%  1246.35 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Detoured routing (1T)                 0.24%  1246.35 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1e                                0.07%  1246.36 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Route legalization                    0.04%  1246.36 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1246.36 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1f                                0.09%  1246.36 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Congestion clean                      0.09%  1246.36 sec  1246.36 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1g                                1.56%  1246.36 sec  1246.37 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          1.55%  1246.36 sec  1246.37 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1h                                0.05%  1246.37 sec  1246.37 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          0.04%  1246.37 sec  1246.37 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Net group 4                               6.77%  1246.37 sec  1246.42 sec  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)       | | +-Generate topology                       2.67%  1246.37 sec  1246.39 sec  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1a                                0.44%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern routing (1T)                  0.10%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1b                                0.24%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Monotonic routing (1T)                0.11%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1c                                0.17%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Two level Routing                     0.16%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1246.40 sec  1246.40 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1d                                0.25%  1246.40 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Detoured routing (1T)                 0.24%  1246.40 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1e                                0.10%  1246.41 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Route legalization                    0.07%  1246.41 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Legalize Blockage Violations        0.07%  1246.41 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1f                                0.10%  1246.41 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Congestion clean                      0.09%  1246.41 sec  1246.41 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1g                                1.63%  1246.41 sec  1246.42 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          1.62%  1246.41 sec  1246.42 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1h                                0.21%  1246.42 sec  1246.42 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          0.20%  1246.42 sec  1246.42 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Layer assignment (1T)                   0.09%  1246.42 sec  1246.42 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Net group 5                               5.94%  1246.42 sec  1246.47 sec  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)       | | +-Generate topology                       0.00%  1246.42 sec  1246.42 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1a                                0.28%  1246.43 sec  1246.43 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern routing (1T)                  0.07%  1246.43 sec  1246.43 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  1246.43 sec  1246.43 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Add via demand to 2D                  0.06%  1246.43 sec  1246.43 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1b                                0.21%  1246.43 sec  1246.44 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Monotonic routing (1T)                0.07%  1246.43 sec  1246.43 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1c                                0.15%  1246.44 sec  1246.44 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Two level Routing                     0.15%  1246.44 sec  1246.44 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1246.44 sec  1246.44 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1246.44 sec  1246.44 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1d                                1.27%  1246.44 sec  1246.45 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | | +-Detoured routing (1T)                 1.26%  1246.44 sec  1246.45 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1e                                0.03%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Route legalization                    0.01%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1f                                0.25%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Congestion clean                      0.24%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1g                                0.23%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          0.22%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Phase 1h                                0.20%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | | +-Post Routing                          0.19%  1246.45 sec  1246.45 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Layer assignment (1T)                   1.45%  1246.46 sec  1246.47 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       +-Export 3D cong map                          1.44%  1246.48 sec  1246.50 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | +-Export 2D cong map                        0.15%  1246.49 sec  1246.50 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       +-Extract Global 3D Wires                     0.02%  1246.50 sec  1246.50 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       +-Track Assignment (1T)                       4.90%  1246.50 sec  1246.53 sec  0.04 sec  0.04 sec 
[08/01 11:45:33    629s] (I)       | +-Initialization                            0.00%  1246.50 sec  1246.50 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Track Assignment Kernel                   4.88%  1246.50 sec  1246.53 sec  0.04 sec  0.04 sec 
[08/01 11:45:33    629s] (I)       | +-Free Memory                               0.00%  1246.53 sec  1246.53 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       +-Export                                     26.22%  1246.53 sec  1246.73 sec  0.20 sec  0.20 sec 
[08/01 11:45:33    629s] (I)       | +-Export DB wires                           0.68%  1246.53 sec  1246.54 sec  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)       | | +-Export all nets                         0.52%  1246.53 sec  1246.54 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | | +-Set wire vias                           0.12%  1246.54 sec  1246.54 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       | +-Report wirelength                        11.49%  1246.54 sec  1246.63 sec  0.09 sec  0.09 sec 
[08/01 11:45:33    629s] (I)       | +-Update net boxes                         14.03%  1246.63 sec  1246.73 sec  0.11 sec  0.11 sec 
[08/01 11:45:33    629s] (I)       | +-Update timing                             0.00%  1246.73 sec  1246.73 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)       +-Postprocess design                          0.02%  1246.73 sec  1246.73 sec  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)      ======================= Summary by functions ========================
[08/01 11:45:33    629s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 11:45:33    629s] (I)      ---------------------------------------------------------------------
[08/01 11:45:33    629s] (I)        0  Early Global Route kernel           100.00%  0.77 sec  0.74 sec 
[08/01 11:45:33    629s] (I)        1  Global Routing                       39.57%  0.30 sec  0.29 sec 
[08/01 11:45:33    629s] (I)        1  Import and model                     27.39%  0.21 sec  0.20 sec 
[08/01 11:45:33    629s] (I)        1  Export                               26.22%  0.20 sec  0.20 sec 
[08/01 11:45:33    629s] (I)        1  Track Assignment (1T)                 4.90%  0.04 sec  0.04 sec 
[08/01 11:45:33    629s] (I)        1  Export 3D cong map                    1.44%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        1  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Update net boxes                     14.03%  0.11 sec  0.11 sec 
[08/01 11:45:33    629s] (I)        2  Create route DB                      13.60%  0.10 sec  0.10 sec 
[08/01 11:45:33    629s] (I)        2  Create place DB                      12.48%  0.10 sec  0.10 sec 
[08/01 11:45:33    629s] (I)        2  Net group 1                          11.97%  0.09 sec  0.09 sec 
[08/01 11:45:33    629s] (I)        2  Report wirelength                    11.49%  0.09 sec  0.09 sec 
[08/01 11:45:33    629s] (I)        2  Net group 4                           6.77%  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)        2  Net group 2                           6.33%  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)        2  Net group 3                           6.21%  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)        2  Net group 5                           5.94%  0.05 sec  0.05 sec 
[08/01 11:45:33    629s] (I)        2  Track Assignment Kernel               4.88%  0.04 sec  0.04 sec 
[08/01 11:45:33    629s] (I)        2  Create route kernel                   0.88%  0.01 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Export DB wires                       0.68%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        3  Import route data (1T)               13.50%  0.10 sec  0.09 sec 
[08/01 11:45:33    629s] (I)        3  Import place data                    12.47%  0.10 sec  0.10 sec 
[08/01 11:45:33    629s] (I)        3  Generate topology                    11.82%  0.09 sec  0.09 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1g                              7.63%  0.06 sec  0.06 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1d                              3.82%  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)        3  Layer assignment (1T)                 2.55%  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1a                              2.20%  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1b                              1.32%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1h                              1.17%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1f                              0.98%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1c                              0.67%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        3  Export all nets                       0.52%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Read nets                             9.85%  0.08 sec  0.08 sec 
[08/01 11:45:33    629s] (I)        4  Post Routing                          8.71%  0.07 sec  0.07 sec 
[08/01 11:45:33    629s] (I)        4  Read prerouted                        3.86%  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)        4  Detoured routing (1T)                 3.78%  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)        4  Model blockage capacity               3.75%  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)        4  Read instances and placement          2.68%  0.02 sec  0.02 sec 
[08/01 11:45:33    629s] (I)        4  Read blockages ( Layer 2-10 )         2.41%  0.02 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        4  Congestion clean                      0.94%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        4  Read unlegalized nets                 0.65%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Two level Routing                     0.64%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Pattern Routing Avoiding Blockages    0.62%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Monotonic routing (1T)                0.58%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Pattern routing (1T)                  0.57%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Initialize 3D grid graph              0.38%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Route legalization                    0.20%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Add via demand to 2D                  0.06%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Initialize 3D capacity                3.42%  0.03 sec  0.03 sec 
[08/01 11:45:33    629s] (I)        5  Read PG blockages                     1.21%  0.01 sec  0.01 sec 
[08/01 11:45:33    629s] (I)        5  Read instance blockages               0.61%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Two Level Routing (Regular)           0.24%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Legalize Blockage Violations          0.18%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Two Level Routing (Strong)            0.16%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 11:45:33    629s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:45:33    629s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:45:33    629s]       Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:45:33    629s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:33    629s] UM:*                                                                   Early Global Route - eGR only step
[08/01 11:45:33    629s]     Routing using eGR only done.
[08/01 11:45:33    629s] Net route status summary:
[08/01 11:45:33    629s]   Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:33    629s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:33    629s] 
[08/01 11:45:33    629s] CCOPT: Done with clock implementation routing.
[08/01 11:45:33    629s] 
[08/01 11:45:33    629s]   Clock implementation routing done.
[08/01 11:45:33    629s]   Fixed 70 wires.
[08/01 11:45:33    629s]   CCOpt: Starting congestion repair using flow wrapper...
[08/01 11:45:33    629s]     Congestion Repair...
[08/01 11:45:33    629s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:10:30.0/0:50:26.9 (0.2), mem = 3214.7M
[08/01 11:45:33    629s] Info: Disable timing driven in postCTS congRepair.
[08/01 11:45:33    629s] User Input Parameters:
[08/01 11:45:33    629s] 
[08/01 11:45:33    629s] Starting congRepair ...
[08/01 11:45:33    629s] - Congestion Driven    : On
[08/01 11:45:33    629s] - Timing Driven        : Off
[08/01 11:45:33    629s] - Area-Violation Based : On
[08/01 11:45:33    629s] - Start Rollback Level : -5
[08/01 11:45:33    629s] - Legalized            : On
[08/01 11:45:33    629s] - Window Based         : Off
[08/01 11:45:33    629s] - eDen incr mode       : Off
[08/01 11:45:33    629s] - Small incr mode      : Off
[08/01 11:45:33    629s] 
[08/01 11:45:33    629s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3214.7M, EPOCH TIME: 1754073933.609170
[08/01 11:45:33    629s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:3214.7M, EPOCH TIME: 1754073933.618381
[08/01 11:45:33    629s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3214.7M, EPOCH TIME: 1754073933.618441
[08/01 11:45:33    629s] Starting Early Global Route congestion estimation: mem = 3214.7M
[08/01 11:45:33    629s] (I)      ==================== Layers =====================
[08/01 11:45:33    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:33    629s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:45:33    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:33    629s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:45:33    629s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:45:33    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:33    629s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:45:33    629s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:45:33    629s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:45:33    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:33    629s] (I)      Started Import and model ( Curr Mem: 3214.70 MB )
[08/01 11:45:33    629s] (I)      Default pattern map key = top_default.
[08/01 11:45:33    630s] (I)      == Non-default Options ==
[08/01 11:45:33    630s] (I)      Maximum routing layer                              : 10
[08/01 11:45:33    630s] (I)      Number of threads                                  : 1
[08/01 11:45:33    630s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:45:33    630s] (I)      Method to set GCell size                           : row
[08/01 11:45:33    630s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:45:33    630s] (I)      Use row-based GCell size
[08/01 11:45:33    630s] (I)      Use row-based GCell align
[08/01 11:45:33    630s] (I)      layer 0 area = 0
[08/01 11:45:33    630s] (I)      layer 1 area = 0
[08/01 11:45:33    630s] (I)      layer 2 area = 0
[08/01 11:45:33    630s] (I)      layer 3 area = 0
[08/01 11:45:33    630s] (I)      layer 4 area = 0
[08/01 11:45:33    630s] (I)      layer 5 area = 0
[08/01 11:45:33    630s] (I)      layer 6 area = 0
[08/01 11:45:33    630s] (I)      layer 7 area = 0
[08/01 11:45:33    630s] (I)      layer 8 area = 0
[08/01 11:45:33    630s] (I)      layer 9 area = 0
[08/01 11:45:33    630s] (I)      GCell unit size   : 2800
[08/01 11:45:33    630s] (I)      GCell multiplier  : 1
[08/01 11:45:33    630s] (I)      GCell row height  : 2800
[08/01 11:45:33    630s] (I)      Actual row height : 2800
[08/01 11:45:33    630s] (I)      GCell align ref   : 20140 20160
[08/01 11:45:33    630s] [NR-eGR] Track table information for default rule: 
[08/01 11:45:33    630s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:45:33    630s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:45:33    630s] (I)      ============== Default via ===============
[08/01 11:45:33    630s] (I)      +---+------------------+-----------------+
[08/01 11:45:33    630s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:45:33    630s] (I)      +---+------------------+-----------------+
[08/01 11:45:33    630s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:45:33    630s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:45:33    630s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:45:33    630s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:45:33    630s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:45:33    630s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:45:33    630s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:45:33    630s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:45:33    630s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:45:33    630s] (I)      +---+------------------+-----------------+
[08/01 11:45:33    630s] [NR-eGR] Read 81886 PG shapes
[08/01 11:45:33    630s] [NR-eGR] Read 0 clock shapes
[08/01 11:45:33    630s] [NR-eGR] Read 0 other shapes
[08/01 11:45:33    630s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:45:33    630s] [NR-eGR] #Instance Blockages : 0
[08/01 11:45:33    630s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:45:33    630s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:45:33    630s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:45:33    630s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:45:33    630s] [NR-eGR] #Other Blockages    : 0
[08/01 11:45:33    630s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:45:33    630s] [NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 24680
[08/01 11:45:33    630s] [NR-eGR] Read 57400 nets ( ignored 70 )
[08/01 11:45:33    630s] (I)      early_global_route_priority property id does not exist.
[08/01 11:45:33    630s] (I)      Read Num Blocks=81886  Num Prerouted Wires=24680  Num CS=0
[08/01 11:45:33    630s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 14759
[08/01 11:45:33    630s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8324
[08/01 11:45:33    630s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1508
[08/01 11:45:33    630s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 87
[08/01 11:45:33    630s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 2
[08/01 11:45:33    630s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:45:33    630s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:33    630s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:45:33    630s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:45:33    630s] (I)      Number of ignored nets                =     70
[08/01 11:45:33    630s] (I)      Number of connected nets              =      0
[08/01 11:45:33    630s] (I)      Number of fixed nets                  =     70.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:45:33    630s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:45:33    630s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:45:33    630s] (I)      Ndr track 0 does not exist
[08/01 11:45:33    630s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:45:33    630s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:45:33    630s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:45:33    630s] (I)      Site width          :   380  (dbu)
[08/01 11:45:33    630s] (I)      Row height          :  2800  (dbu)
[08/01 11:45:33    630s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:45:33    630s] (I)      GCell width         :  2800  (dbu)
[08/01 11:45:33    630s] (I)      GCell height        :  2800  (dbu)
[08/01 11:45:33    630s] (I)      Grid                :   281   281    10
[08/01 11:45:33    630s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:45:33    630s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:45:33    630s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:45:33    630s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:33    630s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:33    630s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:45:33    630s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:45:33    630s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:45:33    630s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:45:33    630s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:45:33    630s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:45:33    630s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:45:33    630s] (I)      --------------------------------------------------------
[08/01 11:45:33    630s] 
[08/01 11:45:33    630s] [NR-eGR] ============ Routing rule table ============
[08/01 11:45:33    630s] [NR-eGR] Rule id: 1  Nets: 57330
[08/01 11:45:33    630s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:45:33    630s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:45:33    630s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:45:33    630s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:45:33    630s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:45:33    630s] [NR-eGR] ========================================
[08/01 11:45:33    630s] [NR-eGR] 
[08/01 11:45:33    630s] (I)      =============== Blocked Tracks ===============
[08/01 11:45:33    630s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:33    630s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:45:33    630s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:33    630s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:45:33    630s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:45:33    630s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:45:33    630s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:45:33    630s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:45:33    630s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:45:33    630s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:45:33    630s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:45:33    630s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:45:33    630s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:45:33    630s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:33    630s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3228.70 MB )
[08/01 11:45:33    630s] (I)      Reset routing kernel
[08/01 11:45:33    630s] (I)      Started Global Routing ( Curr Mem: 3228.70 MB )
[08/01 11:45:33    630s] (I)      totalPins=184677  totalGlobalPin=175223 (94.88%)
[08/01 11:45:33    630s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:45:33    630s] (I)      
[08/01 11:45:33    630s] (I)      ============  Phase 1a Route ============
[08/01 11:45:33    630s] [NR-eGR] Layer group 1: route 57330 net(s) in layer range [2, 10]
[08/01 11:45:33    630s] (I)      Usage: 367505 = (188773 H, 178732 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.502e+05um V)
[08/01 11:45:33    630s] (I)      
[08/01 11:45:33    630s] (I)      ============  Phase 1b Route ============
[08/01 11:45:33    630s] (I)      Usage: 367505 = (188773 H, 178732 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.502e+05um V)
[08/01 11:45:33    630s] (I)      Overflow of layer group 1: 0.01% H + 0.06% V. EstWL: 5.145070e+05um
[08/01 11:45:33    630s] (I)      Congestion metric : 0.01%H 0.06%V, 0.07%HV
[08/01 11:45:33    630s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:45:33    630s] (I)      
[08/01 11:45:33    630s] (I)      ============  Phase 1c Route ============
[08/01 11:45:33    630s] (I)      Usage: 367505 = (188773 H, 178732 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.502e+05um V)
[08/01 11:45:33    630s] (I)      
[08/01 11:45:33    630s] (I)      ============  Phase 1d Route ============
[08/01 11:45:33    630s] (I)      Usage: 367505 = (188773 H, 178732 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.502e+05um V)
[08/01 11:45:33    630s] (I)      
[08/01 11:45:33    630s] (I)      ============  Phase 1e Route ============
[08/01 11:45:33    630s] (I)      Usage: 367505 = (188773 H, 178732 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.502e+05um V)
[08/01 11:45:33    630s] (I)      
[08/01 11:45:33    630s] (I)      ============  Phase 1l Route ============
[08/01 11:45:33    630s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.06% V. EstWL: 5.145070e+05um
[08/01 11:45:34    630s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:45:34    630s] (I)      Layer  2:     548601    176018       212           0      579747    ( 0.00%) 
[08/01 11:45:34    630s] (I)      Layer  3:     766621    209136         6           0      786800    ( 0.00%) 
[08/01 11:45:34    630s] (I)      Layer  4:     368097     96889        68           0      393400    ( 0.00%) 
[08/01 11:45:34    630s] (I)      Layer  5:     372635     37243         2           0      393400    ( 0.00%) 
[08/01 11:45:34    630s] (I)      Layer  6:     359227     34474        11           0      393400    ( 0.00%) 
[08/01 11:45:34    630s] (I)      Layer  7:     107890       534         4       11407      119727    ( 8.70%) 
[08/01 11:45:34    630s] (I)      Layer  8:      96318      1076         0       29803      101330    (22.73%) 
[08/01 11:45:34    630s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:45:34    630s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:45:34    630s] (I)      Total:       2706173    555370       303       99811     2843611    ( 3.39%) 
[08/01 11:45:34    630s] (I)      
[08/01 11:45:34    630s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:45:34    630s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:45:34    630s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:45:34    630s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 11:45:34    630s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:45:34    630s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:34    630s] [NR-eGR]  metal2 ( 2)       186( 0.24%)         1( 0.00%)   ( 0.24%) 
[08/01 11:45:34    630s] [NR-eGR]  metal3 ( 3)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:45:34    630s] [NR-eGR]  metal4 ( 4)        64( 0.08%)         0( 0.00%)   ( 0.08%) 
[08/01 11:45:34    630s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:34    630s] [NR-eGR]  metal6 ( 6)        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:45:34    630s] [NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:45:34    630s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:34    630s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:34    630s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:34    630s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:45:34    630s] [NR-eGR]        Total       272( 0.04%)         1( 0.00%)   ( 0.04%) 
[08/01 11:45:34    630s] [NR-eGR] 
[08/01 11:45:34    630s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3240.70 MB )
[08/01 11:45:34    630s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:45:34    630s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:45:34    630s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 3240.7M
[08/01 11:45:34    630s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.511, REAL:0.532, MEM:3240.7M, EPOCH TIME: 1754073934.150211
[08/01 11:45:34    630s] OPERPROF: Starting HotSpotCal at level 1, MEM:3240.7M, EPOCH TIME: 1754073934.150238
[08/01 11:45:34    630s] [hotspot] +------------+---------------+---------------+
[08/01 11:45:34    630s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:45:34    630s] [hotspot] +------------+---------------+---------------+
[08/01 11:45:34    630s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:45:34    630s] [hotspot] +------------+---------------+---------------+
[08/01 11:45:34    630s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:45:34    630s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:45:34    630s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3240.7M, EPOCH TIME: 1754073934.155399
[08/01 11:45:34    630s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3240.7M, EPOCH TIME: 1754073934.155441
[08/01 11:45:34    630s] Starting Early Global Route wiring: mem = 3240.7M
[08/01 11:45:34    630s] Skipped repairing congestion.
[08/01 11:45:34    630s] (I)      ============= Track Assignment ============
[08/01 11:45:34    630s] (I)      Started Track Assignment (1T) ( Curr Mem: 3240.70 MB )
[08/01 11:45:34    630s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:45:34    630s] (I)      Run Multi-thread track assignment
[08/01 11:45:34    630s] (I)      Finished Track Assignment (1T) ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 3240.70 MB )
[08/01 11:45:34    630s] (I)      Started Export ( Curr Mem: 3240.70 MB )
[08/01 11:45:34    631s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:45:34    631s] [NR-eGR] -------------------------------------
[08/01 11:45:34    631s] [NR-eGR]  metal1   (1H)             0  190390 
[08/01 11:45:34    631s] [NR-eGR]  metal2   (2V)        136865  233104 
[08/01 11:45:34    631s] [NR-eGR]  metal3   (3H)        239168   77373 
[08/01 11:45:34    631s] [NR-eGR]  metal4   (4V)        108181   11887 
[08/01 11:45:34    631s] [NR-eGR]  metal5   (5H)         46186    9435 
[08/01 11:45:34    631s] [NR-eGR]  metal6   (6V)         48465     244 
[08/01 11:45:34    631s] [NR-eGR]  metal7   (7H)           667     142 
[08/01 11:45:34    631s] [NR-eGR]  metal8   (8V)          1519       0 
[08/01 11:45:34    631s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:45:34    631s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:45:34    631s] [NR-eGR] -------------------------------------
[08/01 11:45:34    631s] [NR-eGR]           Total       581052  522575 
[08/01 11:45:34    631s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:34    631s] [NR-eGR] Total half perimeter of net bounding box: 534671um
[08/01 11:45:34    631s] [NR-eGR] Total length: 581052um, number of vias: 522575
[08/01 11:45:34    631s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:34    631s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:45:34    631s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:34    631s] (I)      Finished Export ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 3240.70 MB )
[08/01 11:45:34    631s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.733, REAL:0.736, MEM:3240.7M, EPOCH TIME: 1754073934.891200
[08/01 11:45:34    631s] Early Global Route wiring runtime: 0.74 seconds, mem = 3240.7M
[08/01 11:45:34    631s] Tdgp not successfully inited but do clear! skip clearing
[08/01 11:45:34    631s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[08/01 11:45:34    631s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:10:31.2/0:50:28.2 (0.2), mem = 3240.7M
[08/01 11:45:34    631s] 
[08/01 11:45:34    631s] =============================================================================================
[08/01 11:45:34    631s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[08/01 11:45:34    631s] =============================================================================================
[08/01 11:45:34    631s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:45:34    631s] ---------------------------------------------------------------------------------------------
[08/01 11:45:34    631s] [ MISC                   ]          0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 11:45:34    631s] ---------------------------------------------------------------------------------------------
[08/01 11:45:34    631s]  IncrReplace #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 11:45:34    631s] ---------------------------------------------------------------------------------------------
[08/01 11:45:34    631s] 
[08/01 11:45:34    631s]     Congestion Repair done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/01 11:45:34    631s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:34    631s] UM:*                                                                   Congestion Repair
[08/01 11:45:34    631s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/01 11:45:34    631s] OPERPROF: Starting DPlace-Init at level 1, MEM:3240.7M, EPOCH TIME: 1754073934.939812
[08/01 11:45:34    631s] Processing tracks to init pin-track alignment.
[08/01 11:45:34    631s] z: 2, totalTracks: 1
[08/01 11:45:34    631s] z: 4, totalTracks: 1
[08/01 11:45:34    631s] z: 6, totalTracks: 1
[08/01 11:45:34    631s] z: 8, totalTracks: 1
[08/01 11:45:34    631s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:34    631s] All LLGs are deleted
[08/01 11:45:34    631s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:34    631s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:34    631s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3240.7M, EPOCH TIME: 1754073934.949689
[08/01 11:45:34    631s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3240.7M, EPOCH TIME: 1754073934.949749
[08/01 11:45:34    631s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3240.7M, EPOCH TIME: 1754073934.956897
[08/01 11:45:34    631s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:34    631s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:34    631s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3240.7M, EPOCH TIME: 1754073934.957553
[08/01 11:45:34    631s] Max number of tech site patterns supported in site array is 256.
[08/01 11:45:34    631s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:45:34    631s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3240.7M, EPOCH TIME: 1754073934.960562
[08/01 11:45:34    631s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:45:34    631s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:45:34    631s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.009, MEM:3240.7M, EPOCH TIME: 1754073934.969484
[08/01 11:45:34    631s] Fast DP-INIT is on for default
[08/01 11:45:34    631s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:45:34    631s] Atter site array init, number of instance map data is 0.
[08/01 11:45:34    631s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:3240.7M, EPOCH TIME: 1754073934.975974
[08/01 11:45:34    631s] 
[08/01 11:45:34    631s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:34    631s] OPERPROF:     Starting CMU at level 3, MEM:3240.7M, EPOCH TIME: 1754073934.984501
[08/01 11:45:34    631s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3240.7M, EPOCH TIME: 1754073934.985941
[08/01 11:45:34    631s] 
[08/01 11:45:34    631s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:34    631s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.032, MEM:3240.7M, EPOCH TIME: 1754073934.988433
[08/01 11:45:34    631s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3240.7M, EPOCH TIME: 1754073934.988471
[08/01 11:45:34    631s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3240.7M, EPOCH TIME: 1754073934.988835
[08/01 11:45:34    631s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3240.7MB).
[08/01 11:45:34    631s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:3240.7M, EPOCH TIME: 1754073934.991989
[08/01 11:45:34    631s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:02.5)
[08/01 11:45:34    631s]   Leaving CCOpt scope - extractRC...
[08/01 11:45:34    631s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 11:45:34    631s] Extraction called for design 'top' of instances=47033 and nets=57654 using extraction engine 'pre_route' .
[08/01 11:45:34    631s] pre_route RC Extraction called for design top.
[08/01 11:45:34    631s] RC Extraction called in multi-corner(1) mode.
[08/01 11:45:34    631s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:45:34    631s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:45:34    631s] RCMode: PreRoute
[08/01 11:45:34    631s]       RC Corner Indexes            0   
[08/01 11:45:34    631s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:45:34    631s] Resistance Scaling Factor    : 1.00000 
[08/01 11:45:34    631s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:45:34    631s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:45:34    631s] Shrink Factor                : 1.00000
[08/01 11:45:34    631s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:45:34    631s] 
[08/01 11:45:34    631s] Trim Metal Layers:
[08/01 11:45:35    631s] LayerId::1 widthSet size::1
[08/01 11:45:35    631s] LayerId::2 widthSet size::1
[08/01 11:45:35    631s] LayerId::3 widthSet size::1
[08/01 11:45:35    631s] LayerId::4 widthSet size::1
[08/01 11:45:35    631s] LayerId::5 widthSet size::1
[08/01 11:45:35    631s] LayerId::6 widthSet size::1
[08/01 11:45:35    631s] LayerId::7 widthSet size::1
[08/01 11:45:35    631s] LayerId::8 widthSet size::1
[08/01 11:45:35    631s] LayerId::9 widthSet size::1
[08/01 11:45:35    631s] LayerId::10 widthSet size::1
[08/01 11:45:35    631s] eee: pegSigSF::1.070000
[08/01 11:45:35    631s] Updating RC grid for preRoute extraction ...
[08/01 11:45:35    631s] Initializing multi-corner resistance tables ...
[08/01 11:45:35    631s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:45:35    631s] eee: l::2 avDens::0.170097 usedTrk::9776.097839 availTrk::57473.684211 sigTrk::9776.097839
[08/01 11:45:35    631s] eee: l::3 avDens::0.219019 usedTrk::17083.463925 availTrk::78000.000000 sigTrk::17083.463925
[08/01 11:45:35    631s] eee: l::4 avDens::0.198134 usedTrk::7727.240710 availTrk::39000.000000 sigTrk::7727.240710
[08/01 11:45:35    631s] eee: l::5 avDens::0.089042 usedTrk::3299.005717 availTrk::37050.000000 sigTrk::3299.005717
[08/01 11:45:35    631s] eee: l::6 avDens::0.095630 usedTrk::3461.813926 availTrk::36200.000000 sigTrk::3461.813926
[08/01 11:45:35    631s] eee: l::7 avDens::0.018312 usedTrk::47.610000 availTrk::2600.000000 sigTrk::47.610000
[08/01 11:45:35    631s] eee: l::8 avDens::0.047508 usedTrk::108.477500 availTrk::2283.333333 sigTrk::108.477500
[08/01 11:45:35    631s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:45:35    631s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:45:35    631s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:45:35    631s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249703 uaWl=0.988724 uaWlH=0.339855 aWlH=0.010948 lMod=0 pMax=0.863000 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.369905 siPrev=0 viaL=0.000000 crit=0.020437 shortMod=0.102184 fMod=0.005109 
[08/01 11:45:35    631s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3240.695M)
[08/01 11:45:35    631s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 11:45:35    631s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:45:35    631s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:45:35    631s] End AAE Lib Interpolated Model. (MEM=3240.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:35    631s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:35    631s]   Clock DAG stats after clustering cong repair call:
[08/01 11:45:35    631s]     cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:35    631s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:35    631s]     misc counts      : r=1, pp=0
[08/01 11:45:35    631s]     cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:35    631s]     cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:35    631s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:35    631s]     wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:35    631s]     wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:35    631s]     hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:35    631s]   Clock DAG net violations after clustering cong repair call: none
[08/01 11:45:35    631s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/01 11:45:35    631s]     Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    631s]     Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    631s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/01 11:45:35    631s]      Bufs: BUF_X32: 69 
[08/01 11:45:35    631s]   Clock DAG hash after clustering cong repair call: 10072565835306244304 1499539018570495777
[08/01 11:45:35    631s]   CTS services accumulated run-time stats after clustering cong repair call:
[08/01 11:45:35    631s]     delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    631s]     legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    631s]     steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    631s]   Primary reporting skew groups after clustering cong repair call:
[08/01 11:45:35    631s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
[08/01 11:45:35    631s]         min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:35    631s]         max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:35    631s]   Skew group summary after clustering cong repair call:
[08/01 11:45:35    631s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
[08/01 11:45:35    631s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.1 real=0:00:03.2)
[08/01 11:45:35    631s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    631s] UM:*                                                                   CongRepair After Initial Clustering
[08/01 11:45:35    631s]   Stage::Clustering done. (took cpu=0:00:07.0 real=0:00:07.0)
[08/01 11:45:35    631s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    631s] UM:*                                                                   Stage::Clustering
[08/01 11:45:35    631s]   Stage::DRV Fixing...
[08/01 11:45:35    631s]   Fixing clock tree slew time and max cap violations...
[08/01 11:45:35    631s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 10072565835306244304 1499539018570495777
[08/01 11:45:35    631s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[08/01 11:45:35    631s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    631s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    631s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    631s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:35    632s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/01 11:45:35    632s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:35    632s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:35    632s]       misc counts      : r=1, pp=0
[08/01 11:45:35    632s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:35    632s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:35    632s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:35    632s]       wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:35    632s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:35    632s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:35    632s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/01 11:45:35    632s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/01 11:45:35    632s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/01 11:45:35    632s]        Bufs: BUF_X32: 69 
[08/01 11:45:35    632s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:35    632s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:35    632s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:35    632s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:35    632s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:35    632s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:35    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    632s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[08/01 11:45:35    632s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/01 11:45:35    632s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:35    632s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:45:35    632s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:35    632s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:35    632s]       misc counts      : r=1, pp=0
[08/01 11:45:35    632s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:35    632s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:35    632s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:35    632s]       wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:35    632s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:35    632s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:35    632s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/01 11:45:35    632s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:45:35    632s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/01 11:45:35    632s]        Bufs: BUF_X32: 69 
[08/01 11:45:35    632s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
[08/01 11:45:35    632s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:35    632s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:35    632s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
[08/01 11:45:35    632s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:35    632s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:35    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    632s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[08/01 11:45:35    632s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:35    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    632s] UM:*                                                                   Stage::DRV Fixing
[08/01 11:45:35    632s]   Stage::Insertion Delay Reduction...
[08/01 11:45:35    632s]   Removing unnecessary root buffering...
[08/01 11:45:35    632s]     Clock DAG hash before 'Removing unnecessary root buffering': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/01 11:45:35    632s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:35    632s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:35    632s]       misc counts      : r=1, pp=0
[08/01 11:45:35    632s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:35    632s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:35    632s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:35    632s]       wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:35    632s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:35    632s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:35    632s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/01 11:45:35    632s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/01 11:45:35    632s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/01 11:45:35    632s]        Bufs: BUF_X32: 69 
[08/01 11:45:35    632s]     Clock DAG hash after 'Removing unnecessary root buffering': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:35    632s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:35    632s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:35    632s]     Skew group summary after 'Removing unnecessary root buffering':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:35    632s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:35    632s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:35    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    632s] UM:*                                                                   Removing unnecessary root buffering
[08/01 11:45:35    632s]   Removing unconstrained drivers...
[08/01 11:45:35    632s]     Clock DAG hash before 'Removing unconstrained drivers': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/01 11:45:35    632s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:35    632s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:35    632s]       misc counts      : r=1, pp=0
[08/01 11:45:35    632s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:35    632s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:35    632s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:35    632s]       wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:35    632s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:35    632s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:35    632s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/01 11:45:35    632s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/01 11:45:35    632s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/01 11:45:35    632s]        Bufs: BUF_X32: 69 
[08/01 11:45:35    632s]     Clock DAG hash after 'Removing unconstrained drivers': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:35    632s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:35    632s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:35    632s]     Skew group summary after 'Removing unconstrained drivers':
[08/01 11:45:35    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:35    632s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:35    632s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:35    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:35    632s] UM:*                                                                   Removing unconstrained drivers
[08/01 11:45:35    632s]   Reducing insertion delay 1...
[08/01 11:45:35    632s]     Clock DAG hash before 'Reducing insertion delay 1': 10072565835306244304 1499539018570495777
[08/01 11:45:35    632s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[08/01 11:45:35    632s]       delay calculator: calls=10000, total_wall_time=0.612s, mean_wall_time=0.061ms
[08/01 11:45:35    632s]       legalizer: calls=1565, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:35    632s]       steiner router: calls=8214, total_wall_time=0.411s, mean_wall_time=0.050ms
[08/01 11:45:35    632s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/01 11:45:35    632s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:35    632s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:35    632s]       misc counts      : r=1, pp=0
[08/01 11:45:35    632s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:35    632s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:35    632s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:35    632s]       wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:35    632s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:35    632s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:35    632s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/01 11:45:35    632s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/01 11:45:35    632s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:35    632s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/01 11:45:35    632s]        Bufs: BUF_X32: 69 
[08/01 11:45:36    632s]     Clock DAG hash after 'Reducing insertion delay 1': 10072565835306244304 1499539018570495777
[08/01 11:45:36    632s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[08/01 11:45:36    632s]       delay calculator: calls=10055, total_wall_time=0.616s, mean_wall_time=0.061ms
[08/01 11:45:36    632s]       legalizer: calls=1573, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:36    632s]       steiner router: calls=8231, total_wall_time=0.414s, mean_wall_time=0.050ms
[08/01 11:45:36    632s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/01 11:45:36    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:36    632s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:36    632s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:36    632s]     Skew group summary after 'Reducing insertion delay 1':
[08/01 11:45:36    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:36    632s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:36    632s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:36    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:36    632s] UM:*                                                                   Reducing insertion delay 1
[08/01 11:45:36    632s]   Removing longest path buffering...
[08/01 11:45:36    632s]     Clock DAG hash before 'Removing longest path buffering': 10072565835306244304 1499539018570495777
[08/01 11:45:36    632s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[08/01 11:45:36    632s]       delay calculator: calls=10055, total_wall_time=0.616s, mean_wall_time=0.061ms
[08/01 11:45:36    632s]       legalizer: calls=1573, total_wall_time=0.019s, mean_wall_time=0.012ms
[08/01 11:45:36    632s]       steiner router: calls=8231, total_wall_time=0.414s, mean_wall_time=0.050ms
[08/01 11:45:36    632s]     Clock DAG stats after 'Removing longest path buffering':
[08/01 11:45:36    632s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:36    632s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:36    632s]       misc counts      : r=1, pp=0
[08/01 11:45:36    632s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 11:45:36    632s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 11:45:36    632s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:36    632s]       wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
[08/01 11:45:36    632s]       wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
[08/01 11:45:36    632s]       hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
[08/01 11:45:36    632s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/01 11:45:36    632s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/01 11:45:36    632s]       Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:36    632s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:36    632s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/01 11:45:36    632s]        Bufs: BUF_X32: 69 
[08/01 11:45:36    632s]     Clock DAG hash after 'Removing longest path buffering': 10072565835306244304 1499539018570495777
[08/01 11:45:36    632s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[08/01 11:45:36    632s]       delay calculator: calls=10294, total_wall_time=0.673s, mean_wall_time=0.065ms
[08/01 11:45:36    632s]       legalizer: calls=1600, total_wall_time=0.021s, mean_wall_time=0.013ms
[08/01 11:45:36    632s]       steiner router: calls=8291, total_wall_time=0.426s, mean_wall_time=0.051ms
[08/01 11:45:36    632s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/01 11:45:36    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:36    632s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:36    632s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:36    632s]     Skew group summary after 'Removing longest path buffering':
[08/01 11:45:36    632s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
[08/01 11:45:36    632s]     Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:36    632s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:36    632s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:36    632s] UM:*                                                                   Removing longest path buffering
[08/01 11:45:36    632s]   Reducing insertion delay 2...
[08/01 11:45:36    632s]     Clock DAG hash before 'Reducing insertion delay 2': 10072565835306244304 1499539018570495777
[08/01 11:45:36    632s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[08/01 11:45:36    632s]       delay calculator: calls=10294, total_wall_time=0.673s, mean_wall_time=0.065ms
[08/01 11:45:36    632s]       legalizer: calls=1600, total_wall_time=0.021s, mean_wall_time=0.013ms
[08/01 11:45:36    632s]       steiner router: calls=8291, total_wall_time=0.426s, mean_wall_time=0.051ms
[08/01 11:45:39    635s]     Path optimization required 1483 stage delay updates 
[08/01 11:45:39    635s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/01 11:45:39    635s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:39    635s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:39    635s]       misc counts      : r=1, pp=0
[08/01 11:45:39    635s]       cell areas       : b=880.194um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=880.194um^2
[08/01 11:45:39    635s]       cell capacitance : b=1626.033fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1626.033fF
[08/01 11:45:39    635s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:39    635s]       wire capacitance : top=0.000fF, trunk=282.347fF, leaf=2009.510fF, total=2291.856fF
[08/01 11:45:39    635s]       wire lengths     : top=0.000um, trunk=2571.224um, leaf=18598.754um, total=21169.978um
[08/01 11:45:39    635s]       hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
[08/01 11:45:39    635s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/01 11:45:39    635s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/01 11:45:39    635s]       Trunk : target=0.071ns count=14 avg=0.022ns sd=0.013ns min=0.007ns max=0.042ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:39    635s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.029ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:39    635s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/01 11:45:39    635s]        Bufs: BUF_X32: 66 BUF_X16: 3 
[08/01 11:45:39    635s]     Clock DAG hash after 'Reducing insertion delay 2': 16958947684141226689 12041959430062433960
[08/01 11:45:39    635s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[08/01 11:45:39    635s]       delay calculator: calls=13493, total_wall_time=1.491s, mean_wall_time=0.111ms
[08/01 11:45:39    635s]       legalizer: calls=2287, total_wall_time=0.042s, mean_wall_time=0.018ms
[08/01 11:45:39    635s]       steiner router: calls=9777, total_wall_time=0.741s, mean_wall_time=0.076ms
[08/01 11:45:39    635s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/01 11:45:39    635s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152, avg=0.129, sd=0.012], skew [0.052 vs 0.040*], 92.1% {0.110, 0.150} (wid=0.061 ws=0.051) (gid=0.102 gs=0.024)
[08/01 11:45:39    635s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:39    635s]           max path sink: weight_reg_reg[3]149/CK
[08/01 11:45:39    635s]     Skew group summary after 'Reducing insertion delay 2':
[08/01 11:45:39    635s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152, avg=0.129, sd=0.012], skew [0.052 vs 0.040*], 92.1% {0.110, 0.150} (wid=0.061 ws=0.051) (gid=0.102 gs=0.024)
[08/01 11:45:39    635s]     Legalizer API calls during this step: 687 succeeded with high effort: 687 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:39    635s]   Reducing insertion delay 2 done. (took cpu=0:00:03.1 real=0:00:03.1)
[08/01 11:45:39    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:39    635s] UM:*                                                                   Reducing insertion delay 2
[08/01 11:45:39    635s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.5 real=0:00:03.5)
[08/01 11:45:39    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:39    635s] UM:*                                                                   Stage::Insertion Delay Reduction
[08/01 11:45:39    635s]   CCOpt::Phase::Construction done. (took cpu=0:00:10.7 real=0:00:10.8)
[08/01 11:45:39    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:39    635s] UM:*                                                                   CCOpt::Phase::Construction
[08/01 11:45:39    635s]   CCOpt::Phase::Implementation...
[08/01 11:45:39    635s]   Stage::Reducing Power...
[08/01 11:45:39    635s]   Improving clock tree routing...
[08/01 11:45:39    635s]     Clock DAG hash before 'Improving clock tree routing': 16958947684141226689 12041959430062433960
[08/01 11:45:39    635s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[08/01 11:45:39    635s]       delay calculator: calls=13493, total_wall_time=1.491s, mean_wall_time=0.111ms
[08/01 11:45:39    635s]       legalizer: calls=2287, total_wall_time=0.042s, mean_wall_time=0.018ms
[08/01 11:45:39    635s]       steiner router: calls=9777, total_wall_time=0.741s, mean_wall_time=0.076ms
[08/01 11:45:39    635s]     Iteration 1...
[08/01 11:45:39    635s]     Iteration 1 done.
[08/01 11:45:39    635s]     Clock DAG stats after 'Improving clock tree routing':
[08/01 11:45:39    635s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:39    635s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:39    635s]       misc counts      : r=1, pp=0
[08/01 11:45:39    635s]       cell areas       : b=880.194um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=880.194um^2
[08/01 11:45:39    635s]       cell capacitance : b=1626.033fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1626.033fF
[08/01 11:45:39    635s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:39    635s]       wire capacitance : top=0.000fF, trunk=282.347fF, leaf=2009.510fF, total=2291.856fF
[08/01 11:45:39    635s]       wire lengths     : top=0.000um, trunk=2571.224um, leaf=18598.754um, total=21169.978um
[08/01 11:45:39    635s]       hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
[08/01 11:45:39    635s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/01 11:45:39    635s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/01 11:45:39    635s]       Trunk : target=0.071ns count=14 avg=0.022ns sd=0.013ns min=0.007ns max=0.042ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:39    635s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.029ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:39    635s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/01 11:45:39    635s]        Bufs: BUF_X32: 66 BUF_X16: 3 
[08/01 11:45:39    635s]     Clock DAG hash after 'Improving clock tree routing': 16958947684141226689 12041959430062433960
[08/01 11:45:39    635s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[08/01 11:45:39    635s]       delay calculator: calls=13596, total_wall_time=1.521s, mean_wall_time=0.112ms
[08/01 11:45:39    635s]       legalizer: calls=2338, total_wall_time=0.044s, mean_wall_time=0.019ms
[08/01 11:45:39    635s]       steiner router: calls=9841, total_wall_time=0.748s, mean_wall_time=0.076ms
[08/01 11:45:39    635s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/01 11:45:39    635s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152], skew [0.052 vs 0.040*]
[08/01 11:45:39    635s]           min path sink: acc_reg_out_reg[11]73/CK
[08/01 11:45:39    635s]           max path sink: weight_reg_reg[3]149/CK
[08/01 11:45:39    635s]     Skew group summary after 'Improving clock tree routing':
[08/01 11:45:39    635s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152], skew [0.052 vs 0.040*]
[08/01 11:45:39    635s]     Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:39    635s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:39    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:39    635s] UM:*                                                                   Improving clock tree routing
[08/01 11:45:39    635s]   Reducing clock tree power 1...
[08/01 11:45:39    635s]     Clock DAG hash before 'Reducing clock tree power 1': 16958947684141226689 12041959430062433960
[08/01 11:45:39    635s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[08/01 11:45:39    635s]       delay calculator: calls=13596, total_wall_time=1.521s, mean_wall_time=0.112ms
[08/01 11:45:39    635s]       legalizer: calls=2338, total_wall_time=0.044s, mean_wall_time=0.019ms
[08/01 11:45:39    635s]       steiner router: calls=9841, total_wall_time=0.748s, mean_wall_time=0.076ms
[08/01 11:45:39    635s]     Resizing gates: [08/01 11:45:39    635s] 
[08/01 11:45:39    635s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:45:41    637s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:41    637s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:41    637s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:41    637s]     100% 
[08/01 11:45:41    637s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[08/01 11:45:41    637s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:41    637s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:41    637s]       misc counts      : r=1, pp=0
[08/01 11:45:41    637s]       cell areas       : b=516.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=516.306um^2
[08/01 11:45:41    637s]       cell capacitance : b=926.774fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=926.774fF
[08/01 11:45:41    637s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:41    637s]       wire capacitance : top=0.000fF, trunk=281.512fF, leaf=2009.154fF, total=2290.666fF
[08/01 11:45:41    637s]       wire lengths     : top=0.000um, trunk=2560.624um, leaf=18597.725um, total=21158.349um
[08/01 11:45:41    637s]       hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
[08/01 11:45:41    637s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[08/01 11:45:41    637s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[08/01 11:45:41    637s]       Trunk : target=0.071ns count=14 avg=0.015ns sd=0.007ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:41    637s]       Leaf  : target=0.071ns count=56 avg=0.029ns sd=0.009ns min=0.015ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:41    637s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[08/01 11:45:41    637s]        Bufs: BUF_X32: 24 BUF_X16: 15 BUF_X8: 30 
[08/01 11:45:41    637s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 9092609953118910592 5361037754078505761
[08/01 11:45:41    637s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[08/01 11:45:41    637s]       delay calculator: calls=14683, total_wall_time=1.899s, mean_wall_time=0.129ms
[08/01 11:45:41    637s]       legalizer: calls=2591, total_wall_time=0.048s, mean_wall_time=0.019ms
[08/01 11:45:41    637s]       steiner router: calls=10169, total_wall_time=0.879s, mean_wall_time=0.086ms
[08/01 11:45:41    637s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[08/01 11:45:41    637s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.148], skew [0.048 vs 0.040*]
[08/01 11:45:41    637s]           min path sink: acc_reg_out_reg[6]53/CK
[08/01 11:45:41    637s]           max path sink: x_reg_out_reg[0]83/CK
[08/01 11:45:41    637s] 
[08/01 11:45:41    637s]     Legalizer releasing space for clock trees
[08/01 11:45:41    637s]     Skew group summary after reducing clock tree power 1 iteration 1:
[08/01 11:45:41    637s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.148], skew [0.048 vs 0.040*]
[08/01 11:45:41    637s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:45:42    638s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:42    638s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:42    638s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:42    638s]     100% 
[08/01 11:45:42    638s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[08/01 11:45:42    638s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:42    638s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:42    638s]       misc counts      : r=1, pp=0
[08/01 11:45:42    638s]       cell areas       : b=410.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=410.970um^2
[08/01 11:45:42    638s]       cell capacitance : b=729.491fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=729.491fF
[08/01 11:45:42    638s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:42    638s]       wire capacitance : top=0.000fF, trunk=280.874fF, leaf=2008.932fF, total=2289.806fF
[08/01 11:45:42    638s]       wire lengths     : top=0.000um, trunk=2555.559um, leaf=18595.915um, total=21151.474um
[08/01 11:45:42    638s]       hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
[08/01 11:45:42    638s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[08/01 11:45:42    638s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[08/01 11:45:42    638s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.007ns min=0.006ns max=0.027ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:42    638s]       Leaf  : target=0.071ns count=56 avg=0.032ns sd=0.008ns min=0.015ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:42    638s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[08/01 11:45:42    638s]        Bufs: BUF_X32: 14 BUF_X16: 12 BUF_X8: 43 
[08/01 11:45:42    638s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 11738876754842178332 9218087206728034861
[08/01 11:45:42    638s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[08/01 11:45:42    638s]       delay calculator: calls=15571, total_wall_time=2.180s, mean_wall_time=0.140ms
[08/01 11:45:42    638s]       legalizer: calls=2816, total_wall_time=0.052s, mean_wall_time=0.018ms
[08/01 11:45:42    638s]       steiner router: calls=10450, total_wall_time=0.977s, mean_wall_time=0.094ms
[08/01 11:45:42    638s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[08/01 11:45:42    638s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.101, max=0.147], skew [0.046 vs 0.040*]
[08/01 11:45:42    638s]           min path sink: acc_reg_out_reg[8]33/CK
[08/01 11:45:42    638s]           max path sink: x_reg_out_reg[0]91/CK
[08/01 11:45:42    638s] 
[08/01 11:45:42    638s]     Legalizer releasing space for clock trees
[08/01 11:45:42    638s]     Skew group summary after reducing clock tree power 1 iteration 2:
[08/01 11:45:42    638s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.101, max=0.147], skew [0.046 vs 0.040*]
[08/01 11:45:42    638s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:45:43    639s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:43    639s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    639s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:43    639s]     100% 
[08/01 11:45:43    639s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/01 11:45:43    639s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:43    639s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:43    639s]       misc counts      : r=1, pp=0
[08/01 11:45:43    639s]       cell areas       : b=356.706um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=356.706um^2
[08/01 11:45:43    639s]       cell capacitance : b=630.600fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=630.600fF
[08/01 11:45:43    639s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:43    639s]       wire capacitance : top=0.000fF, trunk=280.493fF, leaf=2008.696fF, total=2289.188fF
[08/01 11:45:43    639s]       wire lengths     : top=0.000um, trunk=2550.943um, leaf=18593.315um, total=21144.259um
[08/01 11:45:43    639s]       hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
[08/01 11:45:43    639s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/01 11:45:43    639s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/01 11:45:43    639s]       Trunk : target=0.071ns count=14 avg=0.015ns sd=0.008ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:43    639s]       Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.007ns min=0.015ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:43    639s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/01 11:45:43    639s]        Bufs: BUF_X32: 10 BUF_X16: 7 BUF_X8: 52 
[08/01 11:45:43    639s]     Clock DAG hash after 'Reducing clock tree power 1': 15082539580315382188 14052548124858307269
[08/01 11:45:43    639s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[08/01 11:45:43    639s]       delay calculator: calls=16311, total_wall_time=2.419s, mean_wall_time=0.148ms
[08/01 11:45:43    639s]       legalizer: calls=3015, total_wall_time=0.055s, mean_wall_time=0.018ms
[08/01 11:45:43    639s]       steiner router: calls=10651, total_wall_time=1.049s, mean_wall_time=0.098ms
[08/01 11:45:43    639s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/01 11:45:43    639s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.153], skew [0.046 vs 0.040*]
[08/01 11:45:43    639s]           min path sink: acc_reg_out_reg[4]17/CK
[08/01 11:45:43    639s]           max path sink: x_reg_out_reg[0]91/CK
[08/01 11:45:43    639s]     Skew group summary after 'Reducing clock tree power 1':
[08/01 11:45:43    639s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.153], skew [0.046 vs 0.040*]
[08/01 11:45:43    639s]     Legalizer API calls during this step: 677 succeeded with high effort: 677 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:43    639s]   Reducing clock tree power 1 done. (took cpu=0:00:03.6 real=0:00:03.6)
[08/01 11:45:43    639s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    639s] UM:*                                                                   Reducing clock tree power 1
[08/01 11:45:43    639s]   Reducing clock tree power 2...
[08/01 11:45:43    639s]     Clock DAG hash before 'Reducing clock tree power 2': 15082539580315382188 14052548124858307269
[08/01 11:45:43    639s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[08/01 11:45:43    639s]       delay calculator: calls=16311, total_wall_time=2.419s, mean_wall_time=0.148ms
[08/01 11:45:43    639s]       legalizer: calls=3015, total_wall_time=0.055s, mean_wall_time=0.018ms
[08/01 11:45:43    639s]       steiner router: calls=10651, total_wall_time=1.049s, mean_wall_time=0.098ms
[08/01 11:45:43    639s]     Path optimization required 52 stage delay updates 
[08/01 11:45:43    639s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/01 11:45:43    639s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:43    639s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:43    639s]       misc counts      : r=1, pp=0
[08/01 11:45:43    639s]       cell areas       : b=356.706um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=356.706um^2
[08/01 11:45:43    639s]       cell capacitance : b=630.600fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=630.600fF
[08/01 11:45:43    639s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:43    639s]       wire capacitance : top=0.000fF, trunk=283.733fF, leaf=2008.696fF, total=2292.429fF
[08/01 11:45:43    639s]       wire lengths     : top=0.000um, trunk=2580.898um, leaf=18593.315um, total=21174.213um
[08/01 11:45:43    639s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:43    639s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/01 11:45:43    639s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/01 11:45:43    639s]       Trunk : target=0.071ns count=14 avg=0.014ns sd=0.007ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:43    639s]       Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.007ns min=0.015ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:43    639s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/01 11:45:43    639s]        Bufs: BUF_X32: 10 BUF_X16: 7 BUF_X8: 52 
[08/01 11:45:43    639s]     Clock DAG hash after 'Reducing clock tree power 2': 8514179440015654536 998205210301017721
[08/01 11:45:43    639s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[08/01 11:45:43    639s]       delay calculator: calls=16495, total_wall_time=2.479s, mean_wall_time=0.150ms
[08/01 11:45:43    639s]       legalizer: calls=3040, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:43    639s]       steiner router: calls=10703, total_wall_time=1.056s, mean_wall_time=0.099ms
[08/01 11:45:43    639s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/01 11:45:43    639s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.050 ws=0.043) (gid=0.122 gs=0.029)
[08/01 11:45:43    639s]           min path sink: acc_reg_out_reg[9]57/CK
[08/01 11:45:43    639s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:43    639s]     Skew group summary after 'Reducing clock tree power 2':
[08/01 11:45:43    639s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.050 ws=0.043) (gid=0.122 gs=0.029)
[08/01 11:45:43    639s]     Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:43    639s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:45:43    639s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    639s] UM:*                                                                   Reducing clock tree power 2
[08/01 11:45:43    639s]   Stage::Reducing Power done. (took cpu=0:00:04.1 real=0:00:04.1)
[08/01 11:45:43    639s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    639s] UM:*                                                                   Stage::Reducing Power
[08/01 11:45:43    639s]   Stage::Balancing...
[08/01 11:45:43    639s]   Approximately balancing fragments step...
[08/01 11:45:43    639s]     Clock DAG hash before 'Approximately balancing fragments step': 8514179440015654536 998205210301017721
[08/01 11:45:43    639s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[08/01 11:45:43    639s]       delay calculator: calls=16495, total_wall_time=2.479s, mean_wall_time=0.150ms
[08/01 11:45:43    639s]       legalizer: calls=3040, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:43    639s]       steiner router: calls=10703, total_wall_time=1.056s, mean_wall_time=0.099ms
[08/01 11:45:43    639s]     Resolve constraints - Approximately balancing fragments...
[08/01 11:45:43    639s]     Resolving skew group constraints...
[08/01 11:45:43    639s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 11:45:43    639s]     Resolving skew group constraints done.
[08/01 11:45:43    639s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:43    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    640s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[08/01 11:45:43    640s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/01 11:45:43    640s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[08/01 11:45:43    640s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:43    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    640s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 11:45:43    640s]     Approximately balancing fragments...
[08/01 11:45:43    640s]       Moving gates to improve sub-tree skew...
[08/01 11:45:43    640s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 8514179440015654536 998205210301017721
[08/01 11:45:43    640s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[08/01 11:45:43    640s]           delay calculator: calls=16527, total_wall_time=2.481s, mean_wall_time=0.150ms
[08/01 11:45:43    640s]           legalizer: calls=3040, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:43    640s]           steiner router: calls=10735, total_wall_time=1.057s, mean_wall_time=0.098ms
[08/01 11:45:43    640s]         Tried: 71 Succeeded: 0
[08/01 11:45:43    640s]         Topology Tried: 0 Succeeded: 0
[08/01 11:45:43    640s]         0 Succeeded with SS ratio
[08/01 11:45:43    640s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/01 11:45:43    640s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/01 11:45:43    640s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/01 11:45:43    640s]           cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:43    640s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:43    640s]           misc counts      : r=1, pp=0
[08/01 11:45:43    640s]           cell areas       : b=356.706um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=356.706um^2
[08/01 11:45:43    640s]           cell capacitance : b=630.600fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=630.600fF
[08/01 11:45:43    640s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:43    640s]           wire capacitance : top=0.000fF, trunk=283.733fF, leaf=2008.696fF, total=2292.429fF
[08/01 11:45:43    640s]           wire lengths     : top=0.000um, trunk=2580.898um, leaf=18593.315um, total=21174.213um
[08/01 11:45:43    640s]           hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:43    640s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/01 11:45:43    640s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/01 11:45:43    640s]           Trunk : target=0.071ns count=14 avg=0.014ns sd=0.007ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:43    640s]           Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.007ns min=0.015ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:43    640s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/01 11:45:43    640s]            Bufs: BUF_X32: 10 BUF_X16: 7 BUF_X8: 52 
[08/01 11:45:43    640s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8514179440015654536 998205210301017721
[08/01 11:45:43    640s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[08/01 11:45:43    640s]           delay calculator: calls=16527, total_wall_time=2.481s, mean_wall_time=0.150ms
[08/01 11:45:43    640s]           legalizer: calls=3040, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:43    640s]           steiner router: calls=10735, total_wall_time=1.057s, mean_wall_time=0.098ms
[08/01 11:45:43    640s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:43    640s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:43    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:43    640s] UM:*                                                                   Moving gates to improve sub-tree skew
[08/01 11:45:43    640s]       Approximately balancing fragments bottom up...
[08/01 11:45:43    640s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 8514179440015654536 998205210301017721
[08/01 11:45:43    640s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[08/01 11:45:43    640s]           delay calculator: calls=16527, total_wall_time=2.481s, mean_wall_time=0.150ms
[08/01 11:45:43    640s]           legalizer: calls=3040, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:43    640s]           steiner router: calls=10735, total_wall_time=1.057s, mean_wall_time=0.098ms
[08/01 11:45:43    640s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:44    640s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/01 11:45:44    640s]           cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    640s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    640s]           misc counts      : r=1, pp=0
[08/01 11:45:44    640s]           cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    640s]           cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    640s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    640s]           wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    640s]           wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    640s]           hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    640s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/01 11:45:44    640s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/01 11:45:44    640s]           Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/01 11:45:44    640s]            Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    640s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[08/01 11:45:44    640s]           delay calculator: calls=17127, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]           legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]           steiner router: calls=10788, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]         Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:44    640s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/01 11:45:44    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    640s] UM:*                                                                   Approximately balancing fragments bottom up
[08/01 11:45:44    640s]       Approximately balancing fragments, wire and cell delays...
[08/01 11:45:44    640s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/01 11:45:44    640s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 11:45:44    640s]           cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    640s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    640s]           misc counts      : r=1, pp=0
[08/01 11:45:44    640s]           cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    640s]           cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    640s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    640s]           wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    640s]           wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    640s]           hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    640s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/01 11:45:44    640s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 11:45:44    640s]           Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/01 11:45:44    640s]            Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    640s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 11:45:44    640s]           delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]           legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]           steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/01 11:45:44    640s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:44    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    640s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[08/01 11:45:44    640s]     Approximately balancing fragments done.
[08/01 11:45:44    640s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/01 11:45:44    640s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    640s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    640s]       misc counts      : r=1, pp=0
[08/01 11:45:44    640s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    640s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    640s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    640s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    640s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    640s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    640s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/01 11:45:44    640s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/01 11:45:44    640s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/01 11:45:44    640s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    640s]     Clock DAG hash after 'Approximately balancing fragments step': 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[08/01 11:45:44    640s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:44    640s]   Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 11:45:44    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    640s] UM:*                                                                   Approximately balancing fragments step
[08/01 11:45:44    640s]   Clock DAG stats after Approximately balancing fragments:
[08/01 11:45:44    640s]     cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    640s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    640s]     misc counts      : r=1, pp=0
[08/01 11:45:44    640s]     cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    640s]     cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    640s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    640s]     wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    640s]     wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    640s]     hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    640s]   Clock DAG net violations after Approximately balancing fragments: none
[08/01 11:45:44    640s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/01 11:45:44    640s]     Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]     Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/01 11:45:44    640s]      Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    640s]   Clock DAG hash after Approximately balancing fragments: 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[08/01 11:45:44    640s]     delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]     legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]     steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]   Primary reporting skew groups after Approximately balancing fragments:
[08/01 11:45:44    640s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    640s]         min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:44    640s]         max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:44    640s]   Skew group summary after Approximately balancing fragments:
[08/01 11:45:44    640s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    640s]   Improving fragments clock skew...
[08/01 11:45:44    640s]     Clock DAG hash before 'Improving fragments clock skew': 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[08/01 11:45:44    640s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]     Clock DAG stats after 'Improving fragments clock skew':
[08/01 11:45:44    640s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    640s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    640s]       misc counts      : r=1, pp=0
[08/01 11:45:44    640s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    640s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    640s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    640s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    640s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    640s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    640s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/01 11:45:44    640s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/01 11:45:44    640s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    640s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/01 11:45:44    640s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    640s]     Clock DAG hash after 'Improving fragments clock skew': 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[08/01 11:45:44    640s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/01 11:45:44    640s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    640s]           min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:44    640s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:44    640s]     Skew group summary after 'Improving fragments clock skew':
[08/01 11:45:44    640s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:44    640s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:44    640s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    640s] UM:*                                                                   Improving fragments clock skew
[08/01 11:45:44    640s]   Approximately balancing step...
[08/01 11:45:44    640s]     Clock DAG hash before 'Approximately balancing step': 3995340908367914135 3959953966548251238
[08/01 11:45:44    640s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[08/01 11:45:44    640s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    640s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    640s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    640s]     Resolve constraints - Approximately balancing...
[08/01 11:45:44    640s]     Resolving skew group constraints...
[08/01 11:45:44    641s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 11:45:44    641s]     Resolving skew group constraints done.
[08/01 11:45:44    641s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:44    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    641s] UM:*                                                                   Resolve constraints - Approximately balancing
[08/01 11:45:44    641s]     Approximately balancing...
[08/01 11:45:44    641s]       Approximately balancing, wire and cell delays...
[08/01 11:45:44    641s]       Approximately balancing, wire and cell delays, iteration 1...
[08/01 11:45:44    641s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 11:45:44    641s]           cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    641s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    641s]           misc counts      : r=1, pp=0
[08/01 11:45:44    641s]           cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    641s]           cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    641s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    641s]           wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    641s]           wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    641s]           hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    641s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/01 11:45:44    641s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/01 11:45:44    641s]           Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/01 11:45:44    641s]            Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    641s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 3995340908367914135 3959953966548251238
[08/01 11:45:44    641s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 11:45:44    641s]           delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    641s]           legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    641s]           steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    641s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/01 11:45:44    641s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:44    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    641s] UM:*                                                                   Approximately balancing, wire and cell delays
[08/01 11:45:44    641s]     Approximately balancing done.
[08/01 11:45:44    641s]     Clock DAG stats after 'Approximately balancing step':
[08/01 11:45:44    641s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    641s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    641s]       misc counts      : r=1, pp=0
[08/01 11:45:44    641s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    641s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    641s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    641s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    641s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    641s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    641s]     Clock DAG net violations after 'Approximately balancing step': none
[08/01 11:45:44    641s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/01 11:45:44    641s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/01 11:45:44    641s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    641s]     Clock DAG hash after 'Approximately balancing step': 3995340908367914135 3959953966548251238
[08/01 11:45:44    641s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[08/01 11:45:44    641s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    641s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    641s]     Primary reporting skew groups after 'Approximately balancing step':
[08/01 11:45:44    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    641s]           min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:44    641s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:44    641s]     Skew group summary after 'Approximately balancing step':
[08/01 11:45:44    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:44    641s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:44    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    641s] UM:*                                                                   Approximately balancing step
[08/01 11:45:44    641s]   Fixing clock tree overload...
[08/01 11:45:44    641s]     Clock DAG hash before 'Fixing clock tree overload': 3995340908367914135 3959953966548251238
[08/01 11:45:44    641s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[08/01 11:45:44    641s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    641s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    641s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:44    641s]     Clock DAG stats after 'Fixing clock tree overload':
[08/01 11:45:44    641s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    641s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    641s]       misc counts      : r=1, pp=0
[08/01 11:45:44    641s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    641s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    641s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    641s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    641s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    641s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    641s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/01 11:45:44    641s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/01 11:45:44    641s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/01 11:45:44    641s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    641s]     Clock DAG hash after 'Fixing clock tree overload': 3995340908367914135 3959953966548251238
[08/01 11:45:44    641s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[08/01 11:45:44    641s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    641s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    641s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/01 11:45:44    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    641s]           min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:44    641s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:44    641s]     Skew group summary after 'Fixing clock tree overload':
[08/01 11:45:44    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
[08/01 11:45:44    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:44    641s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:44    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:44    641s] UM:*                                                                   Fixing clock tree overload
[08/01 11:45:44    641s]   Approximately balancing paths...
[08/01 11:45:44    641s]     Clock DAG hash before 'Approximately balancing paths': 3995340908367914135 3959953966548251238
[08/01 11:45:44    641s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[08/01 11:45:44    641s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    641s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    641s]     Added 0 buffers.
[08/01 11:45:44    641s]     Clock DAG stats after 'Approximately balancing paths':
[08/01 11:45:44    641s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:44    641s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:44    641s]       misc counts      : r=1, pp=0
[08/01 11:45:44    641s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:44    641s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:44    641s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:44    641s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:44    641s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:44    641s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:44    641s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/01 11:45:44    641s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/01 11:45:44    641s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:44    641s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/01 11:45:44    641s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:44    641s]     Clock DAG hash after 'Approximately balancing paths': 3995340908367914135 3959953966548251238
[08/01 11:45:44    641s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[08/01 11:45:44    641s]       delay calculator: calls=17129, total_wall_time=2.667s, mean_wall_time=0.156ms
[08/01 11:45:44    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:44    641s]       steiner router: calls=10790, total_wall_time=1.071s, mean_wall_time=0.099ms
[08/01 11:45:44    641s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/01 11:45:44    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151, avg=0.136, sd=0.006], skew [0.035 vs 0.040], 100% {0.116, 0.151} (wid=0.050 ws=0.043) (gid=0.117 gs=0.017)
[08/01 11:45:44    641s]           min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:44    641s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:45    641s]     Skew group summary after 'Approximately balancing paths':
[08/01 11:45:45    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151, avg=0.136, sd=0.006], skew [0.035 vs 0.040], 100% {0.116, 0.151} (wid=0.050 ws=0.043) (gid=0.117 gs=0.017)
[08/01 11:45:45    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:45    641s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:45    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:45    641s] UM:*                                                                   Approximately balancing paths
[08/01 11:45:45    641s]   Stage::Balancing done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/01 11:45:45    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:45    641s] UM:*                                                                   Stage::Balancing
[08/01 11:45:45    641s]   Stage::Polishing...
[08/01 11:45:45    641s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:45:45    641s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:45    641s]   Clock DAG stats before polishing:
[08/01 11:45:45    641s]     cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:45    641s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:45    641s]     misc counts      : r=1, pp=0
[08/01 11:45:45    641s]     cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:45    641s]     cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:45    641s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:45    641s]     wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:45    641s]     wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:45    641s]     hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:45    641s]   Clock DAG net violations before polishing: none
[08/01 11:45:45    641s]   Clock DAG primary half-corner transition distribution before polishing:
[08/01 11:45:45    641s]     Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:45    641s]     Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:45    641s]   Clock DAG library cell distribution before polishing {count}:
[08/01 11:45:45    641s]      Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:45    641s]   Clock DAG hash before polishing: 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]   CTS services accumulated run-time stats before polishing:
[08/01 11:45:45    641s]     delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]     legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]     steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]   Primary reporting skew groups before polishing:
[08/01 11:45:45    641s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
[08/01 11:45:45    641s]         min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:45    641s]         max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:45    641s]   Skew group summary before polishing:
[08/01 11:45:45    641s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
[08/01 11:45:45    641s]   Merging balancing drivers for power...
[08/01 11:45:45    641s]     Clock DAG hash before 'Merging balancing drivers for power': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[08/01 11:45:45    641s]       delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]       steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]     Tried: 71 Succeeded: 0
[08/01 11:45:45    641s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/01 11:45:45    641s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:45    641s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:45    641s]       misc counts      : r=1, pp=0
[08/01 11:45:45    641s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:45    641s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:45    641s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:45    641s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:45    641s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:45    641s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:45    641s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/01 11:45:45    641s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/01 11:45:45    641s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:45    641s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:45    641s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/01 11:45:45    641s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:45    641s]     Clock DAG hash after 'Merging balancing drivers for power': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[08/01 11:45:45    641s]       delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]       steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/01 11:45:45    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
[08/01 11:45:45    641s]           min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:45    641s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:45    641s]     Skew group summary after 'Merging balancing drivers for power':
[08/01 11:45:45    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
[08/01 11:45:45    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:45    641s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:45    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:45    641s] UM:*                                                                   Merging balancing drivers for power
[08/01 11:45:45    641s]   Improving clock skew...
[08/01 11:45:45    641s]     Clock DAG hash before 'Improving clock skew': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]     CTS services accumulated run-time stats before 'Improving clock skew':
[08/01 11:45:45    641s]       delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]       steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]     Clock DAG stats after 'Improving clock skew':
[08/01 11:45:45    641s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:45    641s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:45    641s]       misc counts      : r=1, pp=0
[08/01 11:45:45    641s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:45    641s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:45    641s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:45    641s]       wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
[08/01 11:45:45    641s]       wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
[08/01 11:45:45    641s]       hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
[08/01 11:45:45    641s]     Clock DAG net violations after 'Improving clock skew': none
[08/01 11:45:45    641s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/01 11:45:45    641s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:45    641s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:45    641s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/01 11:45:45    641s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:45    641s]     Clock DAG hash after 'Improving clock skew': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]     CTS services accumulated run-time stats after 'Improving clock skew':
[08/01 11:45:45    641s]       delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]       steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]     Primary reporting skew groups after 'Improving clock skew':
[08/01 11:45:45    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153, avg=0.137, sd=0.006], skew [0.034 vs 0.040], 100% {0.119, 0.153} (wid=0.050 ws=0.043) (gid=0.120 gs=0.017)
[08/01 11:45:45    641s]           min path sink: weight_reg_reg[0]128/CK
[08/01 11:45:45    641s]           max path sink: weight_reg_reg[4]135/CK
[08/01 11:45:45    641s]     Skew group summary after 'Improving clock skew':
[08/01 11:45:45    641s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153, avg=0.137, sd=0.006], skew [0.034 vs 0.040], 100% {0.119, 0.153} (wid=0.050 ws=0.043) (gid=0.120 gs=0.017)
[08/01 11:45:45    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:45    641s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:45    641s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:45    641s] UM:*                                                                   Improving clock skew
[08/01 11:45:45    641s]   Moving gates to reduce wire capacitance...
[08/01 11:45:45    641s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[08/01 11:45:45    641s]       delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]       legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]       steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[08/01 11:45:45    641s]     Iteration 1...
[08/01 11:45:45    641s]       Artificially removing short and long paths...
[08/01 11:45:45    641s]         Clock DAG hash before 'Artificially removing short and long paths': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:45:45    641s]           delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]           legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]           steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]         For skew_group clk/nangate_constraint_mode target band (0.119, 0.153)
[08/01 11:45:45    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:45    641s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:45    641s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[08/01 11:45:45    641s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 3995340908367914135 3959953966548251238
[08/01 11:45:45    641s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[08/01 11:45:45    641s]           delay calculator: calls=17199, total_wall_time=2.691s, mean_wall_time=0.156ms
[08/01 11:45:45    641s]           legalizer: calls=3060, total_wall_time=0.056s, mean_wall_time=0.018ms
[08/01 11:45:45    641s]           steiner router: calls=10860, total_wall_time=1.111s, mean_wall_time=0.102ms
[08/01 11:45:45    641s]         Legalizer releasing space for clock trees
[08/01 11:45:46    642s]         Legalizing clock trees...
[08/01 11:45:46    642s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:46    642s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:46    642s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:46    642s]         Legalizer API calls during this step: 478 succeeded with high effort: 478 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:46    642s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/01 11:45:46    642s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[08/01 11:45:46    642s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 13942311575454265545 10812243116866263600
[08/01 11:45:46    642s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[08/01 11:45:46    642s]           delay calculator: calls=17601, total_wall_time=2.791s, mean_wall_time=0.159ms
[08/01 11:45:46    642s]           legalizer: calls=3538, total_wall_time=0.063s, mean_wall_time=0.018ms
[08/01 11:45:46    642s]           steiner router: calls=11200, total_wall_time=1.218s, mean_wall_time=0.109ms
[08/01 11:45:46    642s]         Moving gates: [08/01 11:45:46    642s] 
[08/01 11:45:46    642s]         Legalizer releasing space for clock trees
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:45:47    644s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:48    644s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:48    644s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:48    644s]         100% 
[08/01 11:45:48    644s]         Legalizer API calls during this step: 966 succeeded with high effort: 966 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:48    644s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.9 real=0:00:01.9)
[08/01 11:45:48    644s]     Iteration 1 done.
[08/01 11:45:48    644s]     Iteration 2...
[08/01 11:45:48    644s]       Artificially removing short and long paths...
[08/01 11:45:48    644s]         Clock DAG hash before 'Artificially removing short and long paths': 6701816256908663274 13718643052696988275
[08/01 11:45:48    644s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:45:48    644s]           delay calculator: calls=18573, total_wall_time=3.010s, mean_wall_time=0.162ms
[08/01 11:45:48    644s]           legalizer: calls=4504, total_wall_time=0.083s, mean_wall_time=0.018ms
[08/01 11:45:48    644s]           steiner router: calls=12682, total_wall_time=1.706s, mean_wall_time=0.134ms
[08/01 11:45:48    644s]         For skew_group clk/nangate_constraint_mode target band (0.117, 0.151)
[08/01 11:45:48    644s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:48    644s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:48    644s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[08/01 11:45:48    644s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6701816256908663274 13718643052696988275
[08/01 11:45:48    644s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[08/01 11:45:48    644s]           delay calculator: calls=18585, total_wall_time=3.012s, mean_wall_time=0.162ms
[08/01 11:45:48    644s]           legalizer: calls=4504, total_wall_time=0.083s, mean_wall_time=0.018ms
[08/01 11:45:48    644s]           steiner router: calls=12692, total_wall_time=1.708s, mean_wall_time=0.135ms
[08/01 11:45:48    644s]         Legalizer releasing space for clock trees
[08/01 11:45:48    644s]         Legalizing clock trees...
[08/01 11:45:48    644s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:48    644s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:48    644s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:48    644s]         Legalizer API calls during this step: 398 succeeded with high effort: 398 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:48    644s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/01 11:45:48    644s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[08/01 11:45:48    644s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 5253885048205382318 8589777120280041663
[08/01 11:45:48    644s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[08/01 11:45:48    644s]           delay calculator: calls=18860, total_wall_time=3.075s, mean_wall_time=0.163ms
[08/01 11:45:48    644s]           legalizer: calls=4902, total_wall_time=0.090s, mean_wall_time=0.018ms
[08/01 11:45:48    644s]           steiner router: calls=13119, total_wall_time=1.847s, mean_wall_time=0.141ms
[08/01 11:45:48    644s] 
[08/01 11:45:48    644s]         Legalizer releasing space for clock trees
[08/01 11:45:48    644s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:45:50    646s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:50    646s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:50    646s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:50    646s]         100% 
[08/01 11:45:50    646s]         Legalizer API calls during this step: 966 succeeded with high effort: 966 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:50    646s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.8)
[08/01 11:45:50    646s]     Iteration 2 done.
[08/01 11:45:50    646s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[08/01 11:45:50    646s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[08/01 11:45:50    646s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:50    646s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:50    646s]       misc counts      : r=1, pp=0
[08/01 11:45:50    646s]       cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
[08/01 11:45:50    646s]       cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
[08/01 11:45:50    646s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:50    646s]       wire capacitance : top=0.000fF, trunk=239.623fF, leaf=1985.404fF, total=2225.027fF
[08/01 11:45:50    646s]       wire lengths     : top=0.000um, trunk=2186.287um, leaf=18381.838um, total=20568.124um
[08/01 11:45:50    646s]       hp wire lengths  : top=0.000um, trunk=1766.070um, leaf=5705.970um, total=7472.040um
[08/01 11:45:50    646s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[08/01 11:45:50    646s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[08/01 11:45:50    646s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:50    646s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:50    646s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[08/01 11:45:50    646s]        Bufs: BUF_X16: 6 BUF_X8: 63 
[08/01 11:45:50    646s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 18087457653886120253 574388983110763484
[08/01 11:45:50    646s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[08/01 11:45:50    646s]       delay calculator: calls=19728, total_wall_time=3.264s, mean_wall_time=0.165ms
[08/01 11:45:50    646s]       legalizer: calls=5868, total_wall_time=0.110s, mean_wall_time=0.019ms
[08/01 11:45:50    646s]       steiner router: calls=14656, total_wall_time=2.338s, mean_wall_time=0.160ms
[08/01 11:45:50    646s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[08/01 11:45:50    646s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.149, avg=0.134, sd=0.006], skew [0.035 vs 0.040], 100% {0.114, 0.149} (wid=0.043 ws=0.038) (gid=0.118 gs=0.020)
[08/01 11:45:50    646s]           min path sink: acc_reg_out_reg[12]33/CK
[08/01 11:45:50    646s]           max path sink: weight_reg_reg[1]84/CK
[08/01 11:45:50    646s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[08/01 11:45:50    646s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.149, avg=0.134, sd=0.006], skew [0.035 vs 0.040], 100% {0.114, 0.149} (wid=0.043 ws=0.038) (gid=0.118 gs=0.020)
[08/01 11:45:50    646s]     Legalizer API calls during this step: 2808 succeeded with high effort: 2808 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:50    646s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.1 real=0:00:05.2)
[08/01 11:45:50    646s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:50    646s] UM:*                                                                   Moving gates to reduce wire capacitance
[08/01 11:45:50    646s]   Reducing clock tree power 3...
[08/01 11:45:50    646s]     Clock DAG hash before 'Reducing clock tree power 3': 18087457653886120253 574388983110763484
[08/01 11:45:50    646s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[08/01 11:45:50    646s]       delay calculator: calls=19728, total_wall_time=3.264s, mean_wall_time=0.165ms
[08/01 11:45:50    646s]       legalizer: calls=5868, total_wall_time=0.110s, mean_wall_time=0.019ms
[08/01 11:45:50    646s]       steiner router: calls=14656, total_wall_time=2.338s, mean_wall_time=0.160ms
[08/01 11:45:50    646s]     Artificially removing short and long paths...
[08/01 11:45:50    646s]       Clock DAG hash before 'Artificially removing short and long paths': 18087457653886120253 574388983110763484
[08/01 11:45:50    646s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:45:50    646s]         delay calculator: calls=19728, total_wall_time=3.264s, mean_wall_time=0.165ms
[08/01 11:45:50    646s]         legalizer: calls=5868, total_wall_time=0.110s, mean_wall_time=0.019ms
[08/01 11:45:50    646s]         steiner router: calls=14656, total_wall_time=2.338s, mean_wall_time=0.160ms
[08/01 11:45:50    646s]       For skew_group clk/nangate_constraint_mode target band (0.114, 0.149)
[08/01 11:45:50    646s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:50    646s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:50    646s]     Initial gate capacitance is (rise=5443.710fF fall=5044.542fF).
[08/01 11:45:50    646s]     Resizing gates: [08/01 11:45:50    646s] 
[08/01 11:45:50    646s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:45:51    647s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:51    647s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:51    647s] UM:*                                                                   Legalizing clock trees
[08/01 11:45:51    647s]     100% 
[08/01 11:45:51    647s]     Stopping in iteration 1: unable to make further power recovery in this step.
[08/01 11:45:51    647s]     Iteration 1: gate capacitance is (rise=5432.655fF fall=5034.387fF).
[08/01 11:45:51    647s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/01 11:45:51    647s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:51    647s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:51    647s]       misc counts      : r=1, pp=0
[08/01 11:45:51    647s]       cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
[08/01 11:45:51    647s]       cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
[08/01 11:45:51    647s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:51    647s]       wire capacitance : top=0.000fF, trunk=239.983fF, leaf=1985.404fF, total=2225.387fF
[08/01 11:45:51    647s]       wire lengths     : top=0.000um, trunk=2189.881um, leaf=18381.838um, total=20571.719um
[08/01 11:45:51    647s]       hp wire lengths  : top=0.000um, trunk=1766.070um, leaf=5705.970um, total=7472.040um
[08/01 11:45:51    647s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/01 11:45:51    647s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/01 11:45:51    647s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:51    647s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:51    647s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/01 11:45:51    647s]        Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
[08/01 11:45:51    647s]     Clock DAG hash after 'Reducing clock tree power 3': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[08/01 11:45:51    647s]       delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]       legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]       steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/01 11:45:51    647s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
[08/01 11:45:51    647s]           min path sink: x_reg_out_reg[2]17/CK
[08/01 11:45:51    647s]           max path sink: weight_reg_reg[1]36/CK
[08/01 11:45:51    647s]     Skew group summary after 'Reducing clock tree power 3':
[08/01 11:45:51    647s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
[08/01 11:45:51    647s]     Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:51    647s]   Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:45:51    647s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:51    647s] UM:*                                                                   Reducing clock tree power 3
[08/01 11:45:51    647s]   Improving insertion delay...
[08/01 11:45:51    647s]     Clock DAG hash before 'Improving insertion delay': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[08/01 11:45:51    647s]       delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]       legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]       steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]     Clock DAG stats after 'Improving insertion delay':
[08/01 11:45:51    647s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:51    647s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:51    647s]       misc counts      : r=1, pp=0
[08/01 11:45:51    647s]       cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
[08/01 11:45:51    647s]       cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
[08/01 11:45:51    647s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:51    647s]       wire capacitance : top=0.000fF, trunk=239.983fF, leaf=1985.404fF, total=2225.387fF
[08/01 11:45:51    647s]       wire lengths     : top=0.000um, trunk=2189.881um, leaf=18381.838um, total=20571.719um
[08/01 11:45:51    647s]       hp wire lengths  : top=0.000um, trunk=1766.070um, leaf=5705.970um, total=7472.040um
[08/01 11:45:51    647s]     Clock DAG net violations after 'Improving insertion delay': none
[08/01 11:45:51    647s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/01 11:45:51    647s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:51    647s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:51    647s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/01 11:45:51    647s]        Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
[08/01 11:45:51    647s]     Clock DAG hash after 'Improving insertion delay': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[08/01 11:45:51    647s]       delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]       legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]       steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]     Primary reporting skew groups after 'Improving insertion delay':
[08/01 11:45:51    647s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
[08/01 11:45:51    647s]           min path sink: x_reg_out_reg[2]17/CK
[08/01 11:45:51    647s]           max path sink: weight_reg_reg[1]36/CK
[08/01 11:45:51    647s]     Skew group summary after 'Improving insertion delay':
[08/01 11:45:51    647s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
[08/01 11:45:51    647s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:51    647s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:51    647s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:51    647s] UM:*                                                                   Improving insertion delay
[08/01 11:45:51    647s]   Wire Opt OverFix...
[08/01 11:45:51    647s]     Clock DAG hash before 'Wire Opt OverFix': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[08/01 11:45:51    647s]       delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]       legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]       steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]     Wire Reduction extra effort...
[08/01 11:45:51    647s]       Clock DAG hash before 'Wire Reduction extra effort': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[08/01 11:45:51    647s]         delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]         legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]         steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[08/01 11:45:51    647s]       Artificially removing short and long paths...
[08/01 11:45:51    647s]         Clock DAG hash before 'Artificially removing short and long paths': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:45:51    647s]           delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]           legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]           steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]         For skew_group clk/nangate_constraint_mode target band (0.112, 0.151)
[08/01 11:45:51    647s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:51    647s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:51    647s]       Global shorten wires A0...
[08/01 11:45:51    647s]         Clock DAG hash before 'Global shorten wires A0': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[08/01 11:45:51    647s]           delay calculator: calls=20379, total_wall_time=3.455s, mean_wall_time=0.170ms
[08/01 11:45:51    647s]           legalizer: calls=6041, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]           steiner router: calls=14783, total_wall_time=2.369s, mean_wall_time=0.160ms
[08/01 11:45:51    647s]         Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:51    647s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:51    647s]       Move For Wirelength - core...
[08/01 11:45:51    647s]         Clock DAG hash before 'Move For Wirelength - core': 6767732122767653015 7237621335084119222
[08/01 11:45:51    647s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 11:45:51    647s]           delay calculator: calls=20385, total_wall_time=3.455s, mean_wall_time=0.169ms
[08/01 11:45:51    647s]           legalizer: calls=6094, total_wall_time=0.112s, mean_wall_time=0.018ms
[08/01 11:45:51    647s]           steiner router: calls=14801, total_wall_time=2.370s, mean_wall_time=0.160ms
[08/01 11:45:51    648s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=5, computed=64, moveTooSmall=62, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=21, ignoredLeafDriver=0, worse=223, accepted=14
[08/01 11:45:51    648s]         Max accepted move=26.690um, total accepted move=179.050um, average move=12.789um
[08/01 11:45:52    648s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=5, computed=64, moveTooSmall=66, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=256, accepted=5
[08/01 11:45:52    648s]         Max accepted move=17.370um, total accepted move=55.560um, average move=11.112um
[08/01 11:45:52    649s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=5, computed=64, moveTooSmall=63, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=269, accepted=1
[08/01 11:45:52    649s]         Max accepted move=4.700um, total accepted move=4.700um, average move=4.700um
[08/01 11:45:52    649s]         Legalizer API calls during this step: 873 succeeded with high effort: 873 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:52    649s]       Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:45:52    649s]       Global shorten wires A1...
[08/01 11:45:52    649s]         Clock DAG hash before 'Global shorten wires A1': 9015110899140971508 9746734014788164725
[08/01 11:45:52    649s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[08/01 11:45:52    649s]           delay calculator: calls=20856, total_wall_time=3.568s, mean_wall_time=0.171ms
[08/01 11:45:52    649s]           legalizer: calls=6967, total_wall_time=0.131s, mean_wall_time=0.019ms
[08/01 11:45:52    649s]           steiner router: calls=16659, total_wall_time=2.973s, mean_wall_time=0.178ms
[08/01 11:45:52    649s]         Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:52    649s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:52    649s]       Move For Wirelength - core...
[08/01 11:45:52    649s]         Clock DAG hash before 'Move For Wirelength - core': 6433177874362379801 2841522294585504128
[08/01 11:45:52    649s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 11:45:52    649s]           delay calculator: calls=20881, total_wall_time=3.571s, mean_wall_time=0.171ms
[08/01 11:45:52    649s]           legalizer: calls=7034, total_wall_time=0.132s, mean_wall_time=0.019ms
[08/01 11:45:52    649s]           steiner router: calls=16691, total_wall_time=2.976s, mean_wall_time=0.178ms
[08/01 11:45:53    649s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=60, computed=9, moveTooSmall=95, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=10, accepted=1
[08/01 11:45:53    649s]         Max accepted move=3.560um, total accepted move=3.560um, average move=3.560um
[08/01 11:45:53    649s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=61, computed=8, moveTooSmall=94, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=10, accepted=0
[08/01 11:45:53    649s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 11:45:53    649s]         Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:53    649s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:53    649s]       Global shorten wires B...
[08/01 11:45:53    649s]         Clock DAG hash before 'Global shorten wires B': 9054210763984937672 10284172792176723337
[08/01 11:45:53    649s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[08/01 11:45:53    649s]           delay calculator: calls=20905, total_wall_time=3.578s, mean_wall_time=0.171ms
[08/01 11:45:53    649s]           legalizer: calls=7061, total_wall_time=0.133s, mean_wall_time=0.019ms
[08/01 11:45:53    649s]           steiner router: calls=16755, total_wall_time=3.003s, mean_wall_time=0.179ms
[08/01 11:45:53    649s]         Legalizer API calls during this step: 314 succeeded with high effort: 314 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:53    649s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:45:53    649s]       Move For Wirelength - branch...
[08/01 11:45:53    649s]         Clock DAG hash before 'Move For Wirelength - branch': 16397051149368187825 17138879954767846416
[08/01 11:45:53    649s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[08/01 11:45:53    649s]           delay calculator: calls=21036, total_wall_time=3.608s, mean_wall_time=0.172ms
[08/01 11:45:53    649s]           legalizer: calls=7375, total_wall_time=0.138s, mean_wall_time=0.019ms
[08/01 11:45:53    649s]           steiner router: calls=17047, total_wall_time=3.095s, mean_wall_time=0.182ms
[08/01 11:45:53    649s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=77, accepted=1
[08/01 11:45:53    649s]         Max accepted move=0.190um, total accepted move=0.190um, average move=0.190um
[08/01 11:45:53    649s]         Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=66, computed=3, moveTooSmall=0, resolved=0, predictFail=108, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[08/01 11:45:53    649s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 11:45:53    649s]         Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:53    649s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:53    649s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[08/01 11:45:53    649s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/01 11:45:53    649s]         cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:53    649s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:53    649s]         misc counts      : r=1, pp=0
[08/01 11:45:53    649s]         cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
[08/01 11:45:53    649s]         cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
[08/01 11:45:53    649s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:53    649s]         wire capacitance : top=0.000fF, trunk=227.297fF, leaf=1989.935fF, total=2217.232fF
[08/01 11:45:53    649s]         wire lengths     : top=0.000um, trunk=2073.673um, leaf=18419.696um, total=20493.369um
[08/01 11:45:53    649s]         hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:53    649s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/01 11:45:53    649s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/01 11:45:53    649s]         Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:53    649s]         Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:53    649s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/01 11:45:53    649s]          Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
[08/01 11:45:53    649s]       Clock DAG hash after 'Wire Reduction extra effort': 1417364653703810985 3294584192420383192
[08/01 11:45:53    649s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[08/01 11:45:53    649s]         delay calculator: calls=21056, total_wall_time=3.614s, mean_wall_time=0.172ms
[08/01 11:45:53    649s]         legalizer: calls=7460, total_wall_time=0.139s, mean_wall_time=0.019ms
[08/01 11:45:53    649s]         steiner router: calls=17091, total_wall_time=3.114s, mean_wall_time=0.182ms
[08/01 11:45:53    649s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/01 11:45:53    649s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
[08/01 11:45:53    649s]             min path sink: x_reg_out_reg[2]17/CK
[08/01 11:45:53    649s]             max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:53    649s]       Skew group summary after 'Wire Reduction extra effort':
[08/01 11:45:53    649s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
[08/01 11:45:53    649s]       Legalizer API calls during this step: 1419 succeeded with high effort: 1419 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:53    649s]     Wire Reduction extra effort done. (took cpu=0:00:02.1 real=0:00:02.1)
[08/01 11:45:53    649s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:53    649s] UM:*                                                                   Wire Reduction extra effort
[08/01 11:45:53    649s]     Optimizing orientation...
[08/01 11:45:53    649s]     FlipOpt...
[08/01 11:45:53    649s]     Disconnecting clock tree from netlist...
[08/01 11:45:53    649s]     Disconnecting clock tree from netlist done.
[08/01 11:45:53    649s]     Performing Single Threaded FlipOpt
[08/01 11:45:53    649s]     Optimizing orientation on clock cells...
[08/01 11:45:53    649s]       Orientation Wirelength Optimization: Attempted = 71 , Succeeded = 1 , Constraints Broken = 68 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/01 11:45:53    649s]     Optimizing orientation on clock cells done.
[08/01 11:45:53    649s]     Resynthesising clock tree into netlist...
[08/01 11:45:53    650s]       Reset timing graph...
[08/01 11:45:53    650s] Ignoring AAE DB Resetting ...
[08/01 11:45:53    650s]       Reset timing graph done.
[08/01 11:45:53    650s]     Resynthesising clock tree into netlist done.
[08/01 11:45:53    650s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:53    650s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:53    650s] UM:*                                                                   FlipOpt
[08/01 11:45:53    650s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:53    650s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:53    650s] UM:*                                                                   Optimizing orientation
[08/01 11:45:53    650s] End AAE Lib Interpolated Model. (MEM=3278.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:53    650s]     Clock DAG stats after 'Wire Opt OverFix':
[08/01 11:45:53    650s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:53    650s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:53    650s]       misc counts      : r=1, pp=0
[08/01 11:45:53    650s]       cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
[08/01 11:45:53    650s]       cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
[08/01 11:45:53    650s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:53    650s]       wire capacitance : top=0.000fF, trunk=227.102fF, leaf=1989.959fF, total=2217.061fF
[08/01 11:45:53    650s]       wire lengths     : top=0.000um, trunk=2071.893um, leaf=18419.971um, total=20491.864um
[08/01 11:45:53    650s]       hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:53    650s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/01 11:45:53    650s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/01 11:45:53    650s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:53    650s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:53    650s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/01 11:45:53    650s]        Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
[08/01 11:45:53    650s]     Clock DAG hash after 'Wire Opt OverFix': 16606888878694960829 18441385716601844020
[08/01 11:45:53    650s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[08/01 11:45:53    650s]       delay calculator: calls=21126, total_wall_time=3.639s, mean_wall_time=0.172ms
[08/01 11:45:53    650s]       legalizer: calls=7460, total_wall_time=0.139s, mean_wall_time=0.019ms
[08/01 11:45:53    650s]       steiner router: calls=17366, total_wall_time=3.205s, mean_wall_time=0.185ms
[08/01 11:45:53    650s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/01 11:45:53    650s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
[08/01 11:45:53    650s]           min path sink: x_reg_out_reg[2]17/CK
[08/01 11:45:53    650s]           max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:53    650s]     Skew group summary after 'Wire Opt OverFix':
[08/01 11:45:53    650s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
[08/01 11:45:53    650s]     Legalizer API calls during this step: 1419 succeeded with high effort: 1419 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:53    650s]   Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
[08/01 11:45:54    650s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:54    650s] UM:*                                                                   Wire Opt OverFix
[08/01 11:45:54    650s]   Total capacitance is (rise=7649.716fF fall=7251.448fF), of which (rise=2217.061fF fall=2217.061fF) is wire, and (rise=5432.655fF fall=5034.387fF) is gate.
[08/01 11:45:54    650s]   Stage::Polishing done. (took cpu=0:00:08.9 real=0:00:09.0)
[08/01 11:45:54    650s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:54    650s] UM:*                                                                   Stage::Polishing
[08/01 11:45:54    650s]   Stage::Updating netlist...
[08/01 11:45:54    650s]   Reset timing graph...
[08/01 11:45:54    650s] Ignoring AAE DB Resetting ...
[08/01 11:45:54    650s]   Reset timing graph done.
[08/01 11:45:54    650s]   Setting non-default rules before calling refine place.
[08/01 11:45:54    650s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3278.9M, EPOCH TIME: 1754073954.060404
[08/01 11:45:54    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 11:45:54    650s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:45:54    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.086, REAL:0.086, MEM:3183.9M, EPOCH TIME: 1754073954.146867
[08/01 11:45:54    650s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:54    650s]   Leaving CCOpt scope - ClockRefiner...
[08/01 11:45:54    650s]   Assigned high priority to 69 instances.
[08/01 11:45:54    650s]   Soft fixed 69 clock instances.
[08/01 11:45:54    650s]   Performing Clock Only Refine Place.
[08/01 11:45:54    650s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[08/01 11:45:54    650s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3183.9M, EPOCH TIME: 1754073954.151890
[08/01 11:45:54    650s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3183.9M, EPOCH TIME: 1754073954.151948
[08/01 11:45:54    650s] Processing tracks to init pin-track alignment.
[08/01 11:45:54    650s] z: 2, totalTracks: 1
[08/01 11:45:54    650s] z: 4, totalTracks: 1
[08/01 11:45:54    650s] z: 6, totalTracks: 1
[08/01 11:45:54    650s] z: 8, totalTracks: 1
[08/01 11:45:54    650s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:54    650s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3183.9M, EPOCH TIME: 1754073954.171340
[08/01 11:45:54    650s] Info: 69 insts are soft-fixed.
[08/01 11:45:54    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] 
[08/01 11:45:54    650s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:54    650s] OPERPROF:       Starting CMU at level 4, MEM:3183.9M, EPOCH TIME: 1754073954.181428
[08/01 11:45:54    650s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3183.9M, EPOCH TIME: 1754073954.182899
[08/01 11:45:54    650s] 
[08/01 11:45:54    650s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:54    650s] Info: 69 insts are soft-fixed.
[08/01 11:45:54    650s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.015, MEM:3183.9M, EPOCH TIME: 1754073954.185965
[08/01 11:45:54    650s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3183.9M, EPOCH TIME: 1754073954.185996
[08/01 11:45:54    650s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3183.9M, EPOCH TIME: 1754073954.186405
[08/01 11:45:54    650s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3183.9MB).
[08/01 11:45:54    650s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.038, MEM:3183.9M, EPOCH TIME: 1754073954.189930
[08/01 11:45:54    650s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.038, MEM:3183.9M, EPOCH TIME: 1754073954.189953
[08/01 11:45:54    650s] TDRefine: refinePlace mode is spiral
[08/01 11:45:54    650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.11
[08/01 11:45:54    650s] OPERPROF: Starting RefinePlace at level 1, MEM:3183.9M, EPOCH TIME: 1754073954.189994
[08/01 11:45:54    650s] *** Starting place_detail (0:10:50 mem=3183.9M) ***
[08/01 11:45:54    650s] 
[08/01 11:45:54    650s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:54    650s] Total net bbox length = 5.345e+05 (2.688e+05 2.657e+05) (ext = 9.608e+04)
[08/01 11:45:54    650s] Info: 69 insts are soft-fixed.
[08/01 11:45:54    650s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:54    650s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:54    650s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:54    650s] (I)      Default pattern map key = top_default.
[08/01 11:45:54    650s] (I)      Default pattern map key = top_default.
[08/01 11:45:54    650s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3183.9M, EPOCH TIME: 1754073954.225910
[08/01 11:45:54    650s] Starting refinePlace ...
[08/01 11:45:54    650s] (I)      Default pattern map key = top_default.
[08/01 11:45:54    650s] One DDP V2 for no tweak run.
[08/01 11:45:54    650s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:54    650s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3183.9MB
[08/01 11:45:54    650s] Statistics of distance of Instance movement in refine placement:
[08/01 11:45:54    650s]   maximum (X+Y) =         0.00 um
[08/01 11:45:54    650s]   mean    (X+Y) =         0.00 um
[08/01 11:45:54    650s] Total instances moved : 0
[08/01 11:45:54    650s] Summary Report:
[08/01 11:45:54    650s] Instances move: 0 (out of 47033 movable)
[08/01 11:45:54    650s] Instances flipped: 0
[08/01 11:45:54    650s] Mean displacement: 0.00 um
[08/01 11:45:54    650s] Max displacement: 0.00 um 
[08/01 11:45:54    650s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.011, REAL:0.011, MEM:3183.9M, EPOCH TIME: 1754073954.237109
[08/01 11:45:54    650s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3183.9MB) @(0:10:50 - 0:10:51).
[08/01 11:45:54    650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.11
[08/01 11:45:54    650s] OPERPROF: Finished RefinePlace at level 1, CPU:0.058, REAL:0.058, MEM:3183.9M, EPOCH TIME: 1754073954.247592
[08/01 11:45:54    650s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3183.9M, EPOCH TIME: 1754073954.247612
[08/01 11:45:54    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:45:54    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] Total net bbox length = 5.345e+05 (2.688e+05 2.657e+05) (ext = 9.608e+04)
[08/01 11:45:54    650s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3183.9MB
[08/01 11:45:54    650s] *** Finished place_detail (0:10:51 mem=3183.9M) ***
[08/01 11:45:54    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:54    650s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.076, REAL:0.076, MEM:3183.9M, EPOCH TIME: 1754073954.323722
[08/01 11:45:54    650s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 69).
[08/01 11:45:54    650s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5575).
[08/01 11:45:54    650s]   Revert refine place priority changes on 0 instances.
[08/01 11:45:54    650s]   ClockRefiner summary
[08/01 11:45:54    650s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5644).
[08/01 11:45:54    650s]   Restoring place_status_cts on 69 clock instances.
[08/01 11:45:54    650s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:45:54    650s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:45:54    650s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:54    650s] UM:*                                                                   Stage::Updating netlist
[08/01 11:45:54    650s]   CCOpt::Phase::Implementation done. (took cpu=0:00:14.9 real=0:00:15.0)
[08/01 11:45:54    650s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:54    650s] UM:*                                                                   CCOpt::Phase::Implementation
[08/01 11:45:54    650s]   CCOpt::Phase::eGRPC...
[08/01 11:45:54    650s]   eGR Post Conditioning loop iteration 0...
[08/01 11:45:54    650s]     Clock implementation routing...
[08/01 11:45:54    650s]       Leaving CCOpt scope - Routing Tools...
[08/01 11:45:54    650s] Net route status summary:
[08/01 11:45:54    650s]   Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:54    650s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:54    650s]       Routing using eGR only...
[08/01 11:45:54    650s]         Early Global Route - eGR only step...
[08/01 11:45:54    650s] (ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
[08/01 11:45:54    650s] (ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
[08/01 11:45:54    650s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:45:54    650s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:45:54    650s] (ccopt eGR): Start to route 70 all nets
[08/01 11:45:54    650s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3183.85 MB )
[08/01 11:45:54    650s] (I)      ==================== Layers =====================
[08/01 11:45:54    650s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:54    650s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:45:54    650s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:54    650s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:45:54    650s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:45:54    650s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:54    650s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:45:54    650s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:45:54    650s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:45:54    650s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:54    650s] (I)      Started Import and model ( Curr Mem: 3183.85 MB )
[08/01 11:45:54    650s] (I)      Default pattern map key = top_default.
[08/01 11:45:54    650s] (I)      == Non-default Options ==
[08/01 11:45:54    650s] (I)      Clean congestion better                            : true
[08/01 11:45:54    650s] (I)      Estimate vias on DPT layer                         : true
[08/01 11:45:54    650s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 11:45:54    650s] (I)      Layer constraints as soft constraints              : true
[08/01 11:45:54    650s] (I)      Soft top layer                                     : true
[08/01 11:45:54    650s] (I)      Skip prospective layer relax nets                  : true
[08/01 11:45:54    650s] (I)      Better NDR handling                                : true
[08/01 11:45:54    650s] (I)      Improved NDR modeling in LA                        : true
[08/01 11:45:54    650s] (I)      Routing cost fix for NDR handling                  : true
[08/01 11:45:54    650s] (I)      Block tracks for preroutes                         : true
[08/01 11:45:54    650s] (I)      Assign IRoute by net group key                     : true
[08/01 11:45:54    650s] (I)      Block unroutable channels                          : true
[08/01 11:45:54    650s] (I)      Block unroutable channels 3D                       : true
[08/01 11:45:54    650s] (I)      Bound layer relaxed segment wl                     : true
[08/01 11:45:54    650s] (I)      Blocked pin reach length threshold                 : 2
[08/01 11:45:54    650s] (I)      Check blockage within NDR space in TA              : true
[08/01 11:45:54    650s] (I)      Skip must join for term with via pillar            : true
[08/01 11:45:54    650s] (I)      Model find APA for IO pin                          : true
[08/01 11:45:54    650s] (I)      On pin location for off pin term                   : true
[08/01 11:45:54    650s] (I)      Handle EOL spacing                                 : true
[08/01 11:45:54    650s] (I)      Merge PG vias by gap                               : true
[08/01 11:45:54    650s] (I)      Maximum routing layer                              : 10
[08/01 11:45:54    650s] (I)      Route selected nets only                           : true
[08/01 11:45:54    650s] (I)      Refine MST                                         : true
[08/01 11:45:54    650s] (I)      Honor PRL                                          : true
[08/01 11:45:54    650s] (I)      Strong congestion aware                            : true
[08/01 11:45:54    650s] (I)      Improved initial location for IRoutes              : true
[08/01 11:45:54    650s] (I)      Multi panel TA                                     : true
[08/01 11:45:54    650s] (I)      Penalize wire overlap                              : true
[08/01 11:45:54    650s] (I)      Expand small instance blockage                     : true
[08/01 11:45:54    650s] (I)      Reduce via in TA                                   : true
[08/01 11:45:54    650s] (I)      SS-aware routing                                   : true
[08/01 11:45:54    650s] (I)      Improve tree edge sharing                          : true
[08/01 11:45:54    650s] (I)      Improve 2D via estimation                          : true
[08/01 11:45:54    650s] (I)      Refine Steiner tree                                : true
[08/01 11:45:54    650s] (I)      Build spine tree                                   : true
[08/01 11:45:54    650s] (I)      Model pass through capacity                        : true
[08/01 11:45:54    650s] (I)      Extend blockages by a half GCell                   : true
[08/01 11:45:54    650s] (I)      Consider pin shapes                                : true
[08/01 11:45:54    650s] (I)      Consider pin shapes for all nodes                  : true
[08/01 11:45:54    650s] (I)      Consider NR APA                                    : true
[08/01 11:45:54    650s] (I)      Consider IO pin shape                              : true
[08/01 11:45:54    650s] (I)      Fix pin connection bug                             : true
[08/01 11:45:54    650s] (I)      Consider layer RC for local wires                  : true
[08/01 11:45:54    650s] (I)      Route to clock mesh pin                            : true
[08/01 11:45:54    650s] (I)      LA-aware pin escape length                         : 2
[08/01 11:45:54    650s] (I)      Connect multiple ports                             : true
[08/01 11:45:54    650s] (I)      Split for must join                                : true
[08/01 11:45:54    650s] (I)      Number of threads                                  : 1
[08/01 11:45:54    650s] (I)      Routing effort level                               : 10000
[08/01 11:45:54    650s] (I)      Prefer layer length threshold                      : 8
[08/01 11:45:54    650s] (I)      Overflow penalty cost                              : 10
[08/01 11:45:54    650s] (I)      A-star cost                                        : 0.300000
[08/01 11:45:54    650s] (I)      Misalignment cost                                  : 10.000000
[08/01 11:45:54    650s] (I)      Threshold for short IRoute                         : 6
[08/01 11:45:54    650s] (I)      Via cost during post routing                       : 1.000000
[08/01 11:45:54    650s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 11:45:54    650s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:45:54    650s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 11:45:54    650s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 11:45:54    650s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 11:45:54    650s] (I)      PG-aware similar topology routing                  : true
[08/01 11:45:54    650s] (I)      Maze routing via cost fix                          : true
[08/01 11:45:54    650s] (I)      Apply PRL on PG terms                              : true
[08/01 11:45:54    650s] (I)      Apply PRL on obs objects                           : true
[08/01 11:45:54    650s] (I)      Handle range-type spacing rules                    : true
[08/01 11:45:54    650s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 11:45:54    650s] (I)      Parallel spacing query fix                         : true
[08/01 11:45:54    650s] (I)      Force source to root IR                            : true
[08/01 11:45:54    650s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 11:45:54    650s] (I)      Do not relax to DPT layer                          : true
[08/01 11:45:54    650s] (I)      No DPT in post routing                             : true
[08/01 11:45:54    650s] (I)      Modeling PG via merging fix                        : true
[08/01 11:45:54    650s] (I)      Shield aware TA                                    : true
[08/01 11:45:54    650s] (I)      Strong shield aware TA                             : true
[08/01 11:45:54    650s] (I)      Overflow calculation fix in LA                     : true
[08/01 11:45:54    650s] (I)      Post routing fix                                   : true
[08/01 11:45:54    650s] (I)      Strong post routing                                : true
[08/01 11:45:54    650s] (I)      NDR via pillar fix                                 : true
[08/01 11:45:54    650s] (I)      Violation on path threshold                        : 1
[08/01 11:45:54    650s] (I)      Pass through capacity modeling                     : true
[08/01 11:45:54    650s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 11:45:54    650s] (I)      Select term pin box for io pin                     : true
[08/01 11:45:54    650s] (I)      Penalize NDR sharing                               : true
[08/01 11:45:54    650s] (I)      Enable special modeling                            : false
[08/01 11:45:54    650s] (I)      Keep fixed segments                                : true
[08/01 11:45:54    650s] (I)      Reorder net groups by key                          : true
[08/01 11:45:54    650s] (I)      Increase net scenic ratio                          : true
[08/01 11:45:54    650s] (I)      Method to set GCell size                           : row
[08/01 11:45:54    650s] (I)      Connect multiple ports and must join fix           : true
[08/01 11:45:54    650s] (I)      Avoid high resistance layers                       : true
[08/01 11:45:54    650s] (I)      Model find APA for IO pin fix                      : true
[08/01 11:45:54    650s] (I)      Avoid connecting non-metal layers                  : true
[08/01 11:45:54    650s] (I)      Use track pitch for NDR                            : true
[08/01 11:45:54    650s] (I)      Enable layer relax to lower layer                  : true
[08/01 11:45:54    650s] (I)      Enable layer relax to upper layer                  : true
[08/01 11:45:54    650s] (I)      Top layer relaxation fix                           : true
[08/01 11:45:54    650s] (I)      Handle non-default track width                     : false
[08/01 11:45:54    650s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:45:54    650s] (I)      Use row-based GCell size
[08/01 11:45:54    650s] (I)      Use row-based GCell align
[08/01 11:45:54    650s] (I)      layer 0 area = 0
[08/01 11:45:54    650s] (I)      layer 1 area = 0
[08/01 11:45:54    650s] (I)      layer 2 area = 0
[08/01 11:45:54    650s] (I)      layer 3 area = 0
[08/01 11:45:54    650s] (I)      layer 4 area = 0
[08/01 11:45:54    650s] (I)      layer 5 area = 0
[08/01 11:45:54    650s] (I)      layer 6 area = 0
[08/01 11:45:54    650s] (I)      layer 7 area = 0
[08/01 11:45:54    650s] (I)      layer 8 area = 0
[08/01 11:45:54    650s] (I)      layer 9 area = 0
[08/01 11:45:54    650s] (I)      GCell unit size   : 2800
[08/01 11:45:54    650s] (I)      GCell multiplier  : 1
[08/01 11:45:54    650s] (I)      GCell row height  : 2800
[08/01 11:45:54    650s] (I)      Actual row height : 2800
[08/01 11:45:54    650s] (I)      GCell align ref   : 20140 20160
[08/01 11:45:54    650s] [NR-eGR] Track table information for default rule: 
[08/01 11:45:54    650s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:45:54    650s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:45:54    650s] (I)      ============== Default via ===============
[08/01 11:45:54    650s] (I)      +---+------------------+-----------------+
[08/01 11:45:54    650s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:45:54    650s] (I)      +---+------------------+-----------------+
[08/01 11:45:54    650s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:45:54    650s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:45:54    650s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:45:54    650s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:45:54    650s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:45:54    650s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:45:54    650s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:45:54    650s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:45:54    650s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:45:54    650s] (I)      +---+------------------+-----------------+
[08/01 11:45:54    650s] [NR-eGR] Read 177722 PG shapes
[08/01 11:45:54    650s] [NR-eGR] Read 0 clock shapes
[08/01 11:45:54    650s] [NR-eGR] Read 0 other shapes
[08/01 11:45:54    650s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:45:54    650s] [NR-eGR] #Instance Blockages : 0
[08/01 11:45:54    650s] [NR-eGR] #PG Blockages       : 177722
[08/01 11:45:54    650s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:45:54    650s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:45:54    650s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:45:54    650s] [NR-eGR] #Other Blockages    : 0
[08/01 11:45:54    650s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:45:54    650s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:45:54    650s] [NR-eGR] Read 57400 nets ( ignored 57330 )
[08/01 11:45:54    650s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 11:45:54    650s] (I)      early_global_route_priority property id does not exist.
[08/01 11:45:54    650s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 11:45:54    650s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 11:45:54    650s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 11:45:54    650s] (I)      Moved 0 terms for better access 
[08/01 11:45:54    650s] (I)      Number of ignored nets                =      0
[08/01 11:45:54    650s] (I)      Number of connected nets              =      0
[08/01 11:45:54    650s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:45:54    650s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:45:54    650s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:45:54    650s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:45:54    650s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:45:54    650s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:45:54    650s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:45:54    650s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:45:54    650s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:45:54    650s] [NR-eGR] There are 70 clock nets ( 70 with NDR ).
[08/01 11:45:54    650s] (I)      Ndr track 0 does not exist
[08/01 11:45:54    650s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:45:54    650s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:45:54    650s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:45:54    650s] (I)      Site width          :   380  (dbu)
[08/01 11:45:54    650s] (I)      Row height          :  2800  (dbu)
[08/01 11:45:54    650s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:45:54    650s] (I)      GCell width         :  2800  (dbu)
[08/01 11:45:54    650s] (I)      GCell height        :  2800  (dbu)
[08/01 11:45:54    650s] (I)      Grid                :   281   281    10
[08/01 11:45:54    650s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:45:54    650s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:45:54    650s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:45:54    650s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:54    650s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:54    650s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:45:54    650s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:45:54    650s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:45:54    650s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:45:54    650s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:45:54    650s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:45:54    650s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:45:54    650s] (I)      --------------------------------------------------------
[08/01 11:45:54    650s] 
[08/01 11:45:54    650s] [NR-eGR] ============ Routing rule table ============
[08/01 11:45:54    650s] [NR-eGR] Rule id: 0  Nets: 70
[08/01 11:45:54    650s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 11:45:54    650s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 11:45:54    650s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 11:45:54    650s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 11:45:54    650s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 11:45:54    650s] [NR-eGR] ========================================
[08/01 11:45:54    650s] [NR-eGR] 
[08/01 11:45:54    650s] (I)      =============== Blocked Tracks ===============
[08/01 11:45:54    650s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:54    650s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:45:54    650s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:54    650s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:45:54    650s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 11:45:54    650s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:45:54    650s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:45:54    650s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:45:54    650s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 11:45:54    650s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:45:54    650s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:45:54    650s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 11:45:54    650s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 11:45:54    650s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:54    650s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3214.23 MB )
[08/01 11:45:54    650s] (I)      Reset routing kernel
[08/01 11:45:54    650s] (I)      Started Global Routing ( Curr Mem: 3214.23 MB )
[08/01 11:45:54    650s] (I)      totalPins=5713  totalGlobalPin=5588 (97.81%)
[08/01 11:45:54    651s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1a Route ============
[08/01 11:45:54    651s] [NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[08/01 11:45:54    651s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 144
[08/01 11:45:54    651s] (I)      Usage: 14313 = (6731 H, 7582 V) = (0.88% H, 2.17% V) = (9.423e+03um H, 1.061e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1b Route ============
[08/01 11:45:54    651s] (I)      Usage: 14312 = (6731 H, 7581 V) = (0.88% H, 2.17% V) = (9.423e+03um H, 1.061e+04um V)
[08/01 11:45:54    651s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.003680e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1c Route ============
[08/01 11:45:54    651s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:54    651s] (I)      Usage: 14312 = (6731 H, 7581 V) = (0.88% H, 2.17% V) = (9.423e+03um H, 1.061e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1d Route ============
[08/01 11:45:54    651s] (I)      Usage: 14414 = (6817 H, 7597 V) = (0.89% H, 2.18% V) = (9.544e+03um H, 1.064e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1e Route ============
[08/01 11:45:54    651s] (I)      Usage: 14414 = (6817 H, 7597 V) = (0.89% H, 2.18% V) = (9.544e+03um H, 1.064e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1f Route ============
[08/01 11:45:54    651s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.017960e+04um
[08/01 11:45:54    651s] (I)      Usage: 14439 = (6838 H, 7601 V) = (0.89% H, 2.18% V) = (9.573e+03um H, 1.064e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1g Route ============
[08/01 11:45:54    651s] (I)      Usage: 13451 = (6383 H, 7068 V) = (0.83% H, 2.02% V) = (8.936e+03um H, 9.895e+03um V)
[08/01 11:45:54    651s] (I)      #Nets         : 70
[08/01 11:45:54    651s] (I)      #Relaxed nets : 56
[08/01 11:45:54    651s] (I)      Wire length   : 1669
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1h Route ============
[08/01 11:45:54    651s] [NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[08/01 11:45:54    651s] (I)      Usage: 13303 = (6323 H, 6980 V) = (0.83% H, 2.00% V) = (8.852e+03um H, 9.772e+03um V)
[08/01 11:45:54    651s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1a Route ============
[08/01 11:45:54    651s] [NR-eGR] Layer group 2: route 56 net(s) in layer range [3, 6]
[08/01 11:45:54    651s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 143
[08/01 11:45:54    651s] (I)      Usage: 25949 = (12273 H, 13676 V) = (1.08% H, 1.95% V) = (1.718e+04um H, 1.915e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1b Route ============
[08/01 11:45:54    651s] (I)      Usage: 25949 = (12273 H, 13676 V) = (1.08% H, 1.95% V) = (1.718e+04um H, 1.915e+04um V)
[08/01 11:45:54    651s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.632860e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1c Route ============
[08/01 11:45:54    651s] (I)      Usage: 25949 = (12273 H, 13676 V) = (1.08% H, 1.95% V) = (1.718e+04um H, 1.915e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1d Route ============
[08/01 11:45:54    651s] (I)      Usage: 25949 = (12273 H, 13676 V) = (1.08% H, 1.95% V) = (1.718e+04um H, 1.915e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1e Route ============
[08/01 11:45:54    651s] (I)      Usage: 25949 = (12273 H, 13676 V) = (1.08% H, 1.95% V) = (1.718e+04um H, 1.915e+04um V)
[08/01 11:45:54    651s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.632860e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1f Route ============
[08/01 11:45:54    651s] (I)      Usage: 25949 = (12273 H, 13676 V) = (1.08% H, 1.95% V) = (1.718e+04um H, 1.915e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1g Route ============
[08/01 11:45:54    651s] (I)      Usage: 25254 = (11974 H, 13280 V) = (1.05% H, 1.90% V) = (1.676e+04um H, 1.859e+04um V)
[08/01 11:45:54    651s] (I)      #Nets         : 56
[08/01 11:45:54    651s] (I)      #Relaxed nets : 48
[08/01 11:45:54    651s] (I)      Wire length   : 1712
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1h Route ============
[08/01 11:45:54    651s] [NR-eGR] Create a new net group with 48 nets and layer range [3, 8]
[08/01 11:45:54    651s] (I)      Usage: 25253 = (11973 H, 13280 V) = (1.05% H, 1.90% V) = (1.676e+04um H, 1.859e+04um V)
[08/01 11:45:54    651s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1a Route ============
[08/01 11:45:54    651s] [NR-eGR] Layer group 3: route 48 net(s) in layer range [3, 8]
[08/01 11:45:54    651s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 140
[08/01 11:45:54    651s] (I)      Usage: 36180 = (17138 H, 19042 V) = (1.38% H, 2.39% V) = (2.399e+04um H, 2.666e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1b Route ============
[08/01 11:45:54    651s] (I)      Usage: 36180 = (17138 H, 19042 V) = (1.38% H, 2.39% V) = (2.399e+04um H, 2.666e+04um V)
[08/01 11:45:54    651s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.065200e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1c Route ============
[08/01 11:45:54    651s] (I)      Usage: 36180 = (17138 H, 19042 V) = (1.38% H, 2.39% V) = (2.399e+04um H, 2.666e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1d Route ============
[08/01 11:45:54    651s] (I)      Usage: 36180 = (17138 H, 19042 V) = (1.38% H, 2.39% V) = (2.399e+04um H, 2.666e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1e Route ============
[08/01 11:45:54    651s] (I)      Usage: 36180 = (17138 H, 19042 V) = (1.38% H, 2.39% V) = (2.399e+04um H, 2.666e+04um V)
[08/01 11:45:54    651s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.065200e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1f Route ============
[08/01 11:45:54    651s] (I)      Usage: 36180 = (17138 H, 19042 V) = (1.38% H, 2.39% V) = (2.399e+04um H, 2.666e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1g Route ============
[08/01 11:45:54    651s] (I)      Usage: 35479 = (16831 H, 18648 V) = (1.35% H, 2.34% V) = (2.356e+04um H, 2.611e+04um V)
[08/01 11:45:54    651s] (I)      #Nets         : 48
[08/01 11:45:54    651s] (I)      #Relaxed nets : 48
[08/01 11:45:54    651s] (I)      Wire length   : 0
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1h Route ============
[08/01 11:45:54    651s] [NR-eGR] Create a new net group with 48 nets and layer range [3, 10]
[08/01 11:45:54    651s] (I)      Usage: 35479 = (16831 H, 18648 V) = (1.35% H, 2.34% V) = (2.356e+04um H, 2.611e+04um V)
[08/01 11:45:54    651s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1a Route ============
[08/01 11:45:54    651s] [NR-eGR] Layer group 4: route 48 net(s) in layer range [3, 10]
[08/01 11:45:54    651s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 140
[08/01 11:45:54    651s] (I)      Usage: 46406 = (21996 H, 24410 V) = (1.71% H, 2.91% V) = (3.079e+04um H, 3.417e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1b Route ============
[08/01 11:45:54    651s] (I)      Usage: 46406 = (21996 H, 24410 V) = (1.71% H, 2.91% V) = (3.079e+04um H, 3.417e+04um V)
[08/01 11:45:54    651s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.496840e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1c Route ============
[08/01 11:45:54    651s] (I)      Usage: 46406 = (21996 H, 24410 V) = (1.71% H, 2.91% V) = (3.079e+04um H, 3.417e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1d Route ============
[08/01 11:45:54    651s] (I)      Usage: 46406 = (21996 H, 24410 V) = (1.71% H, 2.91% V) = (3.079e+04um H, 3.417e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1e Route ============
[08/01 11:45:54    651s] (I)      Usage: 46406 = (21996 H, 24410 V) = (1.71% H, 2.91% V) = (3.079e+04um H, 3.417e+04um V)
[08/01 11:45:54    651s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.496840e+04um
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1f Route ============
[08/01 11:45:54    651s] (I)      Usage: 46406 = (21996 H, 24410 V) = (1.71% H, 2.91% V) = (3.079e+04um H, 3.417e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1g Route ============
[08/01 11:45:54    651s] (I)      Usage: 45698 = (21689 H, 24009 V) = (1.68% H, 2.86% V) = (3.036e+04um H, 3.361e+04um V)
[08/01 11:45:54    651s] (I)      #Nets         : 48
[08/01 11:45:54    651s] (I)      #Relaxed nets : 48
[08/01 11:45:54    651s] (I)      Wire length   : 0
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1h Route ============
[08/01 11:45:54    651s] [NR-eGR] Create a new net group with 48 nets and layer range [2, 10]
[08/01 11:45:54    651s] (I)      Usage: 45698 = (21689 H, 24009 V) = (1.68% H, 2.86% V) = (3.036e+04um H, 3.361e+04um V)
[08/01 11:45:54    651s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 11:45:54    651s] (I)      [08/01 11:45:54    651s] [NR-eGR] Layer group 5: route 48 net(s) in layer range [2, 10]

[08/01 11:45:54    651s] (I)      ============  Phase 1a Route ============
[08/01 11:45:54    651s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 180
[08/01 11:45:54    651s] (I)      Usage: 66951 = (31778 H, 35173 V) = (2.47% H, 2.54% V) = (4.449e+04um H, 4.924e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1b Route ============
[08/01 11:45:54    651s] (I)      Usage: 66951 = (31778 H, 35173 V) = (2.47% H, 2.54% V) = (4.449e+04um H, 4.924e+04um V)
[08/01 11:45:54    651s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.373140e+04um
[08/01 11:45:54    651s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 11:45:54    651s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1c Route ============
[08/01 11:45:54    651s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:54    651s] (I)      Usage: 66951 = (31778 H, 35173 V) = (2.47% H, 2.54% V) = (4.449e+04um H, 4.924e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1d Route ============
[08/01 11:45:54    651s] (I)      Usage: 67041 = (31885 H, 35156 V) = (2.48% H, 2.54% V) = (4.464e+04um H, 4.922e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1e Route ============
[08/01 11:45:54    651s] (I)      Usage: 67041 = (31885 H, 35156 V) = (2.48% H, 2.54% V) = (4.464e+04um H, 4.922e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1f Route ============
[08/01 11:45:54    651s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.385740e+04um
[08/01 11:45:54    651s] (I)      Usage: 67064 = (31914 H, 35150 V) = (2.48% H, 2.54% V) = (4.468e+04um H, 4.921e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1g Route ============
[08/01 11:45:54    651s] (I)      Usage: 66944 = (31805 H, 35139 V) = (2.47% H, 2.54% V) = (4.453e+04um H, 4.919e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] (I)      ============  Phase 1h Route ============
[08/01 11:45:54    651s] (I)      Usage: 66946 = (31808 H, 35138 V) = (2.47% H, 2.54% V) = (4.453e+04um H, 4.919e+04um V)
[08/01 11:45:54    651s] (I)      
[08/01 11:45:54    651s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:45:54    651s] [NR-eGR]                        OverCon            
[08/01 11:45:54    651s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:45:54    651s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 11:45:54    651s] [NR-eGR] ----------------------------------------------
[08/01 11:45:54    651s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR] ----------------------------------------------
[08/01 11:45:54    651s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 11:45:54    651s] [NR-eGR] 
[08/01 11:45:54    651s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 3214.23 MB )
[08/01 11:45:54    651s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 11:45:54    651s] (I)      ============= Track Assignment ============
[08/01 11:45:54    651s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:45:54    651s] (I)      Started Track Assignment (1T) ( Curr Mem: 3214.23 MB )
[08/01 11:45:54    651s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:45:54    651s] (I)      Run Multi-thread track assignment
[08/01 11:45:55    651s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3214.23 MB )
[08/01 11:45:55    651s] (I)      Started Export ( Curr Mem: 3214.23 MB )
[08/01 11:45:55    651s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:45:55    651s] [NR-eGR] -------------------------------------
[08/01 11:45:55    651s] [NR-eGR]  metal1   (1H)             0  190390 
[08/01 11:45:55    651s] [NR-eGR]  metal2   (2V)        136904  233113 
[08/01 11:45:55    651s] [NR-eGR]  metal3   (3H)        238700   77319 
[08/01 11:45:55    651s] [NR-eGR]  metal4   (4V)        107854   11933 
[08/01 11:45:55    651s] [NR-eGR]  metal5   (5H)         46381    9445 
[08/01 11:45:55    651s] [NR-eGR]  metal6   (6V)         48497     244 
[08/01 11:45:55    651s] [NR-eGR]  metal7   (7H)           667     142 
[08/01 11:45:55    651s] [NR-eGR]  metal8   (8V)          1519       0 
[08/01 11:45:55    651s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:45:55    651s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:45:55    651s] [NR-eGR] -------------------------------------
[08/01 11:45:55    651s] [NR-eGR]           Total       580522  522586 
[08/01 11:45:55    651s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:55    651s] [NR-eGR] Total half perimeter of net bounding box: 534518um
[08/01 11:45:55    651s] [NR-eGR] Total length: 580522um, number of vias: 522586
[08/01 11:45:55    651s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:55    651s] [NR-eGR] Total eGR-routed clock nets wire length: 21352um, number of vias: 16482
[08/01 11:45:55    651s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:55    651s] [NR-eGR] Report for selected net(s) only.
[08/01 11:45:55    651s] [NR-eGR]                  Length (um)   Vias 
[08/01 11:45:55    651s] [NR-eGR] ------------------------------------
[08/01 11:45:55    651s] [NR-eGR]  metal1   (1H)             0   5713 
[08/01 11:45:55    651s] [NR-eGR]  metal2   (2V)          3668   6335 
[08/01 11:45:55    651s] [NR-eGR]  metal3   (3H)          8924   4150 
[08/01 11:45:55    651s] [NR-eGR]  metal4   (4V)          7775    270 
[08/01 11:45:55    651s] [NR-eGR]  metal5   (5H)           949     14 
[08/01 11:45:55    651s] [NR-eGR]  metal6   (6V)            35      0 
[08/01 11:45:55    651s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 11:45:55    651s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 11:45:55    651s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 11:45:55    651s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 11:45:55    651s] [NR-eGR] ------------------------------------
[08/01 11:45:55    651s] [NR-eGR]           Total        21352  16482 
[08/01 11:45:55    651s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:55    651s] [NR-eGR] Total half perimeter of net bounding box: 7634um
[08/01 11:45:55    651s] [NR-eGR] Total length: 21352um, number of vias: 16482
[08/01 11:45:55    651s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:55    651s] [NR-eGR] Total routed clock nets wire length: 21352um, number of vias: 16482
[08/01 11:45:55    651s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:55    651s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3214.23 MB )
[08/01 11:45:55    651s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.68 sec, Curr Mem: 3214.23 MB )
[08/01 11:45:55    651s] (I)      ========================================= Runtime Summary =========================================
[08/01 11:45:55    651s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 11:45:55    651s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 11:45:55    651s] (I)       Early Global Route kernel                   100.00%  1267.79 sec  1268.47 sec  0.68 sec  0.66 sec 
[08/01 11:45:55    651s] (I)       +-Import and model                           26.61%  1267.79 sec  1267.98 sec  0.18 sec  0.17 sec 
[08/01 11:45:55    651s] (I)       | +-Create place DB                          13.52%  1267.79 sec  1267.89 sec  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)       | | +-Import place data                      13.51%  1267.79 sec  1267.89 sec  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read instances and placement          3.08%  1267.80 sec  1267.82 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read nets                            10.42%  1267.82 sec  1267.89 sec  0.07 sec  0.07 sec 
[08/01 11:45:55    651s] (I)       | +-Create route DB                          11.74%  1267.89 sec  1267.97 sec  0.08 sec  0.07 sec 
[08/01 11:45:55    651s] (I)       | | +-Import route data (1T)                 11.63%  1267.89 sec  1267.97 sec  0.08 sec  0.07 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.24%  1267.90 sec  1267.92 sec  0.02 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read routing blockages              0.00%  1267.90 sec  1267.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read instance blockages             0.56%  1267.90 sec  1267.91 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read PG blockages                   1.29%  1267.91 sec  1267.91 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read clock blockages                0.04%  1267.91 sec  1267.91 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read other blockages                0.04%  1267.91 sec  1267.91 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read halo blockages                 0.04%  1267.91 sec  1267.91 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Read boundary cut boxes             0.00%  1267.91 sec  1267.91 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read blackboxes                       0.00%  1267.92 sec  1267.92 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read prerouted                        2.34%  1267.92 sec  1267.93 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read unlegalized nets                 0.54%  1267.93 sec  1267.94 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Read nets                             0.07%  1267.94 sec  1267.94 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Set up via pillars                    0.00%  1267.94 sec  1267.94 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Initialize 3D grid graph              0.42%  1267.94 sec  1267.94 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Model blockage capacity               3.78%  1267.94 sec  1267.97 sec  0.03 sec  0.03 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Initialize 3D capacity              3.44%  1267.94 sec  1267.96 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | | +-Move terms for access (1T)            0.12%  1267.97 sec  1267.97 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Read aux data                             0.00%  1267.97 sec  1267.97 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Others data preparation                   0.03%  1267.97 sec  1267.97 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Create route kernel                       0.92%  1267.97 sec  1267.97 sec  0.01 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       +-Global Routing                             39.10%  1267.98 sec  1268.24 sec  0.27 sec  0.26 sec 
[08/01 11:45:55    651s] (I)       | +-Initialization                            0.07%  1267.98 sec  1267.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Net group 1                              11.38%  1267.98 sec  1268.05 sec  0.08 sec  0.08 sec 
[08/01 11:45:55    651s] (I)       | | +-Generate topology                       3.70%  1267.98 sec  1268.00 sec  0.03 sec  0.03 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1a                                0.63%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern routing (1T)                  0.17%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1b                                0.38%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Monotonic routing (1T)                0.19%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1c                                0.19%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Two level Routing                     0.19%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  1268.01 sec  1268.01 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1d                                2.09%  1268.01 sec  1268.03 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | +-Detoured routing (1T)                 2.07%  1268.01 sec  1268.03 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1e                                0.07%  1268.03 sec  1268.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Route legalization                    0.05%  1268.03 sec  1268.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1268.03 sec  1268.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1f                                0.76%  1268.03 sec  1268.03 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | +-Congestion clean                      0.75%  1268.03 sec  1268.03 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1g                                2.40%  1268.03 sec  1268.05 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          2.39%  1268.03 sec  1268.05 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1h                                0.35%  1268.05 sec  1268.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          0.34%  1268.05 sec  1268.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Layer assignment (1T)                   0.18%  1268.05 sec  1268.05 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Net group 2                               7.31%  1268.05 sec  1268.10 sec  0.05 sec  0.05 sec 
[08/01 11:45:55    651s] (I)       | | +-Generate topology                       3.56%  1268.05 sec  1268.08 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1a                                0.47%  1268.08 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern routing (1T)                  0.13%  1268.08 sec  1268.08 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  1268.08 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1b                                0.30%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Monotonic routing (1T)                0.14%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1c                                0.00%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1d                                0.00%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1e                                0.07%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Route legalization                    0.04%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1f                                0.00%  1268.09 sec  1268.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1g                                1.81%  1268.09 sec  1268.10 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          1.80%  1268.09 sec  1268.10 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1h                                0.22%  1268.10 sec  1268.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          0.21%  1268.10 sec  1268.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Layer assignment (1T)                   0.22%  1268.10 sec  1268.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Net group 3                               6.26%  1268.10 sec  1268.15 sec  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)       | | +-Generate topology                       3.06%  1268.10 sec  1268.12 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1a                                0.44%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern routing (1T)                  0.12%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1b                                0.28%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Monotonic routing (1T)                0.13%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1c                                0.00%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1d                                0.00%  1268.13 sec  1268.13 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1e                                0.06%  1268.13 sec  1268.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Route legalization                    0.03%  1268.13 sec  1268.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1268.13 sec  1268.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1f                                0.00%  1268.14 sec  1268.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1g                                1.56%  1268.14 sec  1268.15 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          1.55%  1268.14 sec  1268.15 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1h                                0.05%  1268.15 sec  1268.15 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          0.04%  1268.15 sec  1268.15 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Net group 4                               6.11%  1268.15 sec  1268.19 sec  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)       | | +-Generate topology                       2.84%  1268.15 sec  1268.17 sec  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1a                                0.45%  1268.17 sec  1268.17 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern routing (1T)                  0.12%  1268.17 sec  1268.17 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  1268.17 sec  1268.17 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1b                                0.27%  1268.17 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Monotonic routing (1T)                0.12%  1268.17 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1c                                0.00%  1268.18 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1d                                0.00%  1268.18 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1e                                0.06%  1268.18 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Route legalization                    0.04%  1268.18 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1268.18 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1f                                0.00%  1268.18 sec  1268.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1g                                1.56%  1268.18 sec  1268.19 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          1.55%  1268.18 sec  1268.19 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1h                                0.05%  1268.19 sec  1268.19 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          0.04%  1268.19 sec  1268.19 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Net group 5                               5.92%  1268.19 sec  1268.23 sec  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)       | | +-Generate topology                       0.00%  1268.19 sec  1268.19 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1a                                0.26%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern routing (1T)                  0.07%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Add via demand to 2D                  0.05%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1b                                0.21%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Monotonic routing (1T)                0.07%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1c                                0.15%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Two level Routing                     0.14%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1268.20 sec  1268.20 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1d                                1.33%  1268.20 sec  1268.21 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | | +-Detoured routing (1T)                 1.32%  1268.20 sec  1268.21 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1e                                0.03%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Route legalization                    0.01%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1f                                0.20%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Congestion clean                      0.19%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1g                                0.25%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          0.24%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Phase 1h                                0.21%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | | +-Post Routing                          0.19%  1268.21 sec  1268.21 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Layer assignment (1T)                   1.50%  1268.22 sec  1268.23 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       +-Export 3D cong map                          1.26%  1268.24 sec  1268.25 sec  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)       | +-Export 2D cong map                        0.13%  1268.25 sec  1268.25 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       +-Extract Global 3D Wires                     0.03%  1268.25 sec  1268.25 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       +-Track Assignment (1T)                       5.35%  1268.25 sec  1268.29 sec  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)       | +-Initialization                            0.00%  1268.25 sec  1268.25 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Track Assignment Kernel                   5.32%  1268.25 sec  1268.29 sec  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)       | +-Free Memory                               0.00%  1268.29 sec  1268.29 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       +-Export                                     27.13%  1268.29 sec  1268.47 sec  0.18 sec  0.18 sec 
[08/01 11:45:55    651s] (I)       | +-Export DB wires                           0.72%  1268.29 sec  1268.29 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Export all nets                         0.55%  1268.29 sec  1268.29 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | | +-Set wire vias                           0.12%  1268.29 sec  1268.29 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       | +-Report wirelength                        12.74%  1268.29 sec  1268.38 sec  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)       | +-Update net boxes                         13.65%  1268.38 sec  1268.47 sec  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)       | +-Update timing                             0.00%  1268.47 sec  1268.47 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)       +-Postprocess design                          0.03%  1268.47 sec  1268.47 sec  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)      ======================= Summary by functions ========================
[08/01 11:45:55    651s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 11:45:55    651s] (I)      ---------------------------------------------------------------------
[08/01 11:45:55    651s] (I)        0  Early Global Route kernel           100.00%  0.68 sec  0.66 sec 
[08/01 11:45:55    651s] (I)        1  Global Routing                       39.10%  0.27 sec  0.26 sec 
[08/01 11:45:55    651s] (I)        1  Export                               27.13%  0.18 sec  0.18 sec 
[08/01 11:45:55    651s] (I)        1  Import and model                     26.61%  0.18 sec  0.17 sec 
[08/01 11:45:55    651s] (I)        1  Track Assignment (1T)                 5.35%  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)        1  Export 3D cong map                    1.26%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Update net boxes                     13.65%  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)        2  Create place DB                      13.52%  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)        2  Report wirelength                    12.74%  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)        2  Create route DB                      11.74%  0.08 sec  0.07 sec 
[08/01 11:45:55    651s] (I)        2  Net group 1                          11.38%  0.08 sec  0.08 sec 
[08/01 11:45:55    651s] (I)        2  Net group 2                           7.31%  0.05 sec  0.05 sec 
[08/01 11:45:55    651s] (I)        2  Net group 3                           6.26%  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)        2  Net group 4                           6.11%  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)        2  Net group 5                           5.92%  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)        2  Track Assignment Kernel               5.32%  0.04 sec  0.04 sec 
[08/01 11:45:55    651s] (I)        2  Create route kernel                   0.92%  0.01 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Export DB wires                       0.72%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Export 2D cong map                    0.13%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        3  Import place data                    13.51%  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)        3  Generate topology                    13.16%  0.09 sec  0.09 sec 
[08/01 11:45:55    651s] (I)        3  Import route data (1T)               11.63%  0.08 sec  0.07 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1g                              7.58%  0.05 sec  0.05 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1d                              3.42%  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1a                              2.26%  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)        3  Layer assignment (1T)                 1.90%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1b                              1.45%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1f                              0.96%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1h                              0.87%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        3  Export all nets                       0.55%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1c                              0.35%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Read nets                            10.49%  0.07 sec  0.07 sec 
[08/01 11:45:55    651s] (I)        4  Post Routing                          8.35%  0.06 sec  0.06 sec 
[08/01 11:45:55    651s] (I)        4  Model blockage capacity               3.78%  0.03 sec  0.03 sec 
[08/01 11:45:55    651s] (I)        4  Detoured routing (1T)                 3.39%  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)        4  Read instances and placement          3.08%  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)        4  Read prerouted                        2.34%  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)        4  Read blockages ( Layer 2-10 )         2.24%  0.02 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        4  Congestion clean                      0.94%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        4  Pattern Routing Avoiding Blockages    0.65%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Monotonic routing (1T)                0.64%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Pattern routing (1T)                  0.61%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Read unlegalized nets                 0.54%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Two level Routing                     0.33%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Route legalization                    0.16%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Initialize 3D capacity                3.44%  0.02 sec  0.02 sec 
[08/01 11:45:55    651s] (I)        5  Read PG blockages                     1.29%  0.01 sec  0.01 sec 
[08/01 11:45:55    651s] (I)        5  Read instance blockages               0.56%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Legalize Blockage Violations          0.14%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 11:45:55    651s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:45:55    651s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:45:55    651s]         Early Global Route - eGR only step done. (took cpu=0:00:00.7 real=0:00:00.8)
[08/01 11:45:55    651s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:55    651s] UM:*                                                                   Early Global Route - eGR only step
[08/01 11:45:55    651s]       Routing using eGR only done.
[08/01 11:45:55    651s] Net route status summary:
[08/01 11:45:55    651s]   Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:55    651s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:55    651s] 
[08/01 11:45:55    651s] CCOPT: Done with clock implementation routing.
[08/01 11:45:55    651s] 
[08/01 11:45:55    651s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/01 11:45:55    651s]     Clock implementation routing done.
[08/01 11:45:55    651s]     Leaving CCOpt scope - extractRC...
[08/01 11:45:55    651s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 11:45:55    651s] Extraction called for design 'top' of instances=47033 and nets=57654 using extraction engine 'pre_route' .
[08/01 11:45:55    651s] pre_route RC Extraction called for design top.
[08/01 11:45:55    651s] RC Extraction called in multi-corner(1) mode.
[08/01 11:45:55    651s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:45:55    651s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:45:55    651s] RCMode: PreRoute
[08/01 11:45:55    651s]       RC Corner Indexes            0   
[08/01 11:45:55    651s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:45:55    651s] Resistance Scaling Factor    : 1.00000 
[08/01 11:45:55    651s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:45:55    651s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:45:55    651s] Shrink Factor                : 1.00000
[08/01 11:45:55    651s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:45:55    651s] 
[08/01 11:45:55    651s] Trim Metal Layers:
[08/01 11:45:55    651s] LayerId::1 widthSet size::1
[08/01 11:45:55    651s] LayerId::2 widthSet size::1
[08/01 11:45:55    651s] LayerId::3 widthSet size::1
[08/01 11:45:55    651s] LayerId::4 widthSet size::1
[08/01 11:45:55    651s] LayerId::5 widthSet size::1
[08/01 11:45:55    651s] LayerId::6 widthSet size::1
[08/01 11:45:55    651s] LayerId::7 widthSet size::1
[08/01 11:45:55    651s] LayerId::8 widthSet size::1
[08/01 11:45:55    651s] LayerId::9 widthSet size::1
[08/01 11:45:55    651s] LayerId::10 widthSet size::1
[08/01 11:45:55    651s] eee: pegSigSF::1.070000
[08/01 11:45:55    651s] Updating RC grid for preRoute extraction ...
[08/01 11:45:55    651s] Initializing multi-corner resistance tables ...
[08/01 11:45:55    651s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:45:55    651s] eee: l::2 avDens::0.170145 usedTrk::9778.863912 availTrk::57473.684211 sigTrk::9778.863912
[08/01 11:45:55    651s] eee: l::3 avDens::0.218589 usedTrk::17049.980027 availTrk::78000.000000 sigTrk::17049.980027
[08/01 11:45:55    651s] eee: l::4 avDens::0.197535 usedTrk::7703.872151 availTrk::39000.000000 sigTrk::7703.872151
[08/01 11:45:55    651s] eee: l::5 avDens::0.089539 usedTrk::3312.958934 availTrk::37000.000000 sigTrk::3312.958934
[08/01 11:45:55    651s] eee: l::6 avDens::0.095692 usedTrk::3464.058926 availTrk::36200.000000 sigTrk::3464.058926
[08/01 11:45:55    651s] eee: l::7 avDens::0.018312 usedTrk::47.610000 availTrk::2600.000000 sigTrk::47.610000
[08/01 11:45:55    651s] eee: l::8 avDens::0.047508 usedTrk::108.477500 availTrk::2283.333333 sigTrk::108.477500
[08/01 11:45:55    651s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:45:55    651s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:45:55    651s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:45:55    651s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249509 uaWl=0.988724 uaWlH=0.339855 aWlH=0.010948 lMod=0 pMax=0.863000 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.369905 siPrev=0 viaL=0.000000 crit=0.020437 shortMod=0.102184 fMod=0.005109 
[08/01 11:45:55    651s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3214.227M)
[08/01 11:45:55    651s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 11:45:55    651s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:45:55    651s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 11:45:55    651s] OPERPROF: Starting DPlace-Init at level 1, MEM:3214.2M, EPOCH TIME: 1754073955.629768
[08/01 11:45:55    651s] Processing tracks to init pin-track alignment.
[08/01 11:45:55    651s] z: 2, totalTracks: 1
[08/01 11:45:55    651s] z: 4, totalTracks: 1
[08/01 11:45:55    651s] z: 6, totalTracks: 1
[08/01 11:45:55    651s] z: 8, totalTracks: 1
[08/01 11:45:55    651s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:55    651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3214.2M, EPOCH TIME: 1754073955.649755
[08/01 11:45:55    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:55    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:55    651s] 
[08/01 11:45:55    651s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:55    651s] OPERPROF:     Starting CMU at level 3, MEM:3214.2M, EPOCH TIME: 1754073955.659940
[08/01 11:45:55    651s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3214.2M, EPOCH TIME: 1754073955.661445
[08/01 11:45:55    651s] 
[08/01 11:45:55    651s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:55    651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3214.2M, EPOCH TIME: 1754073955.663994
[08/01 11:45:55    651s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3214.2M, EPOCH TIME: 1754073955.664032
[08/01 11:45:55    651s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3214.2M, EPOCH TIME: 1754073955.664325
[08/01 11:45:55    651s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3214.2MB).
[08/01 11:45:55    651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.038, MEM:3214.2M, EPOCH TIME: 1754073955.667877
[08/01 11:45:55    651s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:55    651s]     Legalizer reserving space for clock trees
[08/01 11:45:55    651s]     Calling post conditioning for eGRPC...
[08/01 11:45:55    651s]       eGRPC...
[08/01 11:45:55    651s]         eGRPC active optimizations:
[08/01 11:45:55    651s]          - Move Down
[08/01 11:45:55    651s]          - Downsizing before DRV sizing
[08/01 11:45:55    651s]          - DRV fixing with sizing
[08/01 11:45:55    651s]          - Move to fanout
[08/01 11:45:55    651s]          - Cloning
[08/01 11:45:55    651s]         
[08/01 11:45:55    651s]         Currently running CTS, using active skew data
[08/01 11:45:55    651s]         Reset bufferability constraints...
[08/01 11:45:55    651s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/01 11:45:55    651s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:45:55    651s] End AAE Lib Interpolated Model. (MEM=3214.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:55    652s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:55    652s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:55    652s]         Clock DAG stats eGRPC initial state:
[08/01 11:45:55    652s]           cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:55    652s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:55    652s]           misc counts      : r=1, pp=0
[08/01 11:45:55    652s]           cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
[08/01 11:45:55    652s]           cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
[08/01 11:45:55    652s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:55    652s]           wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
[08/01 11:45:55    652s]           wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
[08/01 11:45:55    652s]           hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:55    652s]         Clock DAG net violations eGRPC initial state: none
[08/01 11:45:55    652s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/01 11:45:55    652s]           Trunk : target=0.071ns count=14 avg=0.013ns sd=0.005ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:55    652s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:55    652s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/01 11:45:55    652s]            Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
[08/01 11:45:55    652s]         Clock DAG hash eGRPC initial state: 16606888878694960829 18441385716601844020
[08/01 11:45:55    652s]         CTS services accumulated run-time stats eGRPC initial state:
[08/01 11:45:55    652s]           delay calculator: calls=21196, total_wall_time=3.664s, mean_wall_time=0.173ms
[08/01 11:45:55    652s]           legalizer: calls=7529, total_wall_time=0.140s, mean_wall_time=0.019ms
[08/01 11:45:55    652s]           steiner router: calls=17437, total_wall_time=3.247s, mean_wall_time=0.186ms
[08/01 11:45:55    652s]         Primary reporting skew groups eGRPC initial state:
[08/01 11:45:55    652s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150, avg=0.134, sd=0.006], skew [0.036 vs 0.040], 100% {0.114, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
[08/01 11:45:55    652s]               min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:45:55    652s]               max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:55    652s]         Skew group summary eGRPC initial state:
[08/01 11:45:55    652s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150, avg=0.134, sd=0.006], skew [0.036 vs 0.040], 100% {0.114, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
[08/01 11:45:55    652s]         eGRPC Moving buffers...
[08/01 11:45:55    652s]           Clock DAG hash before 'eGRPC Moving buffers': 16606888878694960829 18441385716601844020
[08/01 11:45:55    652s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[08/01 11:45:55    652s]             delay calculator: calls=21196, total_wall_time=3.664s, mean_wall_time=0.173ms
[08/01 11:45:55    652s]             legalizer: calls=7529, total_wall_time=0.140s, mean_wall_time=0.019ms
[08/01 11:45:55    652s]             steiner router: calls=17437, total_wall_time=3.247s, mean_wall_time=0.186ms
[08/01 11:45:55    652s]           Violation analysis...
[08/01 11:45:55    652s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:55    652s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:55    652s] UM:*                                                                   Violation analysis
[08/01 11:45:55    652s]           Clock DAG stats after 'eGRPC Moving buffers':
[08/01 11:45:55    652s]             cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:55    652s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:55    652s]             misc counts      : r=1, pp=0
[08/01 11:45:55    652s]             cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
[08/01 11:45:55    652s]             cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
[08/01 11:45:55    652s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:55    652s]             wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
[08/01 11:45:55    652s]             wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
[08/01 11:45:55    652s]             hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:55    652s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[08/01 11:45:55    652s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[08/01 11:45:55    652s]             Trunk : target=0.071ns count=14 avg=0.013ns sd=0.005ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:55    652s]             Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:55    652s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[08/01 11:45:55    652s]              Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
[08/01 11:45:55    652s]           Clock DAG hash after 'eGRPC Moving buffers': 16606888878694960829 18441385716601844020
[08/01 11:45:55    652s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[08/01 11:45:55    652s]             delay calculator: calls=21196, total_wall_time=3.664s, mean_wall_time=0.173ms
[08/01 11:45:55    652s]             legalizer: calls=7529, total_wall_time=0.140s, mean_wall_time=0.019ms
[08/01 11:45:55    652s]             steiner router: calls=17437, total_wall_time=3.247s, mean_wall_time=0.186ms
[08/01 11:45:55    652s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[08/01 11:45:55    652s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150], skew [0.036 vs 0.040]
[08/01 11:45:55    652s]                 min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:45:55    652s]                 max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:55    652s]           Skew group summary after 'eGRPC Moving buffers':
[08/01 11:45:55    652s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150], skew [0.036 vs 0.040]
[08/01 11:45:55    652s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:55    652s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:56    652s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:56    652s] UM:*                                                                   eGRPC Moving buffers
[08/01 11:45:56    652s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[08/01 11:45:56    652s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16606888878694960829 18441385716601844020
[08/01 11:45:56    652s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:45:56    652s]             delay calculator: calls=21196, total_wall_time=3.664s, mean_wall_time=0.173ms
[08/01 11:45:56    652s]             legalizer: calls=7529, total_wall_time=0.140s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]             steiner router: calls=17437, total_wall_time=3.247s, mean_wall_time=0.186ms
[08/01 11:45:56    652s]           Artificially removing long paths...
[08/01 11:45:56    652s]             Clock DAG hash before 'Artificially removing long paths': 16606888878694960829 18441385716601844020
[08/01 11:45:56    652s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[08/01 11:45:56    652s]               delay calculator: calls=21196, total_wall_time=3.664s, mean_wall_time=0.173ms
[08/01 11:45:56    652s]               legalizer: calls=7529, total_wall_time=0.140s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]               steiner router: calls=17437, total_wall_time=3.247s, mean_wall_time=0.186ms
[08/01 11:45:56    652s]             Artificially shortened 136 long paths. The largest offset applied was 0.003ns.
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             Skew Group Offsets:
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             ---------------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]             Skew Group                     Num.     Num.       Offset        Max        Previous Max.    Current Max.
[08/01 11:45:56    652s]                                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[08/01 11:45:56    652s]             ---------------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]             clk/nangate_constraint_mode    5575       136        2.439%      0.003ns       0.150ns         0.147ns
[08/01 11:45:56    652s]             ---------------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             Offsets Histogram:
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             -------------------------------
[08/01 11:45:56    652s]             From (ns)    To (ns)      Count
[08/01 11:45:56    652s]             -------------------------------
[08/01 11:45:56    652s]             below          0.000         7
[08/01 11:45:56    652s]               0.000      and above     129
[08/01 11:45:56    652s]             -------------------------------
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             
[08/01 11:45:56    652s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:56    652s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:56    652s]           Modifying slew-target multiplier from 1 to 0.9
[08/01 11:45:56    652s]           Downsizing prefiltering...
[08/01 11:45:56    652s]           Downsizing prefiltering done.
[08/01 11:45:56    652s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:56    652s]           DoDownSizing Summary : numSized = 2, numUnchanged = 44, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 24
[08/01 11:45:56    652s]           CCOpt-eGRPC Downsizing: considered: 46, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 46, unsuccessful: 0, sized: 2
[08/01 11:45:56    652s]           Downsizing prefiltering...
[08/01 11:45:56    652s]           Downsizing prefiltering done.
[08/01 11:45:56    652s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:56    652s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
[08/01 11:45:56    652s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:45:56    652s]           Reverting slew-target multiplier from 0.9 to 1
[08/01 11:45:56    652s]           Reverting Artificially removing long paths...
[08/01 11:45:56    652s]             Clock DAG hash before 'Reverting Artificially removing long paths': 9844788044431504119 2088529517167639278
[08/01 11:45:56    652s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[08/01 11:45:56    652s]               delay calculator: calls=22102, total_wall_time=3.729s, mean_wall_time=0.169ms
[08/01 11:45:56    652s]               legalizer: calls=7580, total_wall_time=0.141s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]               steiner router: calls=18174, total_wall_time=3.248s, mean_wall_time=0.179ms
[08/01 11:45:56    652s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:56    652s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:56    652s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:45:56    652s]             cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:56    652s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:56    652s]             misc counts      : r=1, pp=0
[08/01 11:45:56    652s]             cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:45:56    652s]             cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:45:56    652s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:56    652s]             wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
[08/01 11:45:56    652s]             wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
[08/01 11:45:56    652s]             hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:56    652s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[08/01 11:45:56    652s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:45:56    652s]             Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:56    652s]             Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:56    652s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[08/01 11:45:56    652s]              Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:45:56    652s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9844788044431504119 2088529517167639278
[08/01 11:45:56    652s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:45:56    652s]             delay calculator: calls=22102, total_wall_time=3.729s, mean_wall_time=0.169ms
[08/01 11:45:56    652s]             legalizer: calls=7580, total_wall_time=0.141s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]             steiner router: calls=18174, total_wall_time=3.248s, mean_wall_time=0.179ms
[08/01 11:45:56    652s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:45:56    652s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
[08/01 11:45:56    652s]                 min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:45:56    652s]                 max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:56    652s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:45:56    652s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
[08/01 11:45:56    652s]           Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:56    652s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:45:56    652s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:56    652s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 11:45:56    652s]         eGRPC Fixing DRVs...
[08/01 11:45:56    652s]           Clock DAG hash before 'eGRPC Fixing DRVs': 9844788044431504119 2088529517167639278
[08/01 11:45:56    652s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[08/01 11:45:56    652s]             delay calculator: calls=22102, total_wall_time=3.729s, mean_wall_time=0.169ms
[08/01 11:45:56    652s]             legalizer: calls=7580, total_wall_time=0.141s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]             steiner router: calls=18174, total_wall_time=3.248s, mean_wall_time=0.179ms
[08/01 11:45:56    652s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:45:56    652s]           CCOpt-eGRPC: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:45:56    652s]           
[08/01 11:45:56    652s]           Statistics: Fix DRVs (cell sizing):
[08/01 11:45:56    652s]           ===================================
[08/01 11:45:56    652s]           
[08/01 11:45:56    652s]           Cell changes by Net Type:
[08/01 11:45:56    652s]           
[08/01 11:45:56    652s]           -------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:45:56    652s]           -------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]           top                0            0           0            0                    0                0
[08/01 11:45:56    652s]           trunk              0            0           0            0                    0                0
[08/01 11:45:56    652s]           leaf               0            0           0            0                    0                0
[08/01 11:45:56    652s]           -------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]           Total              0            0           0            0                    0                0
[08/01 11:45:56    652s]           -------------------------------------------------------------------------------------------------
[08/01 11:45:56    652s]           
[08/01 11:45:56    652s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:45:56    652s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:45:56    652s]           
[08/01 11:45:56    652s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[08/01 11:45:56    652s]             cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:56    652s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:56    652s]             misc counts      : r=1, pp=0
[08/01 11:45:56    652s]             cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:45:56    652s]             cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:45:56    652s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:56    652s]             wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
[08/01 11:45:56    652s]             wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
[08/01 11:45:56    652s]             hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:56    652s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[08/01 11:45:56    652s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[08/01 11:45:56    652s]             Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:56    652s]             Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:56    652s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[08/01 11:45:56    652s]              Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:45:56    652s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9844788044431504119 2088529517167639278
[08/01 11:45:56    652s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[08/01 11:45:56    652s]             delay calculator: calls=22102, total_wall_time=3.729s, mean_wall_time=0.169ms
[08/01 11:45:56    652s]             legalizer: calls=7580, total_wall_time=0.141s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]             steiner router: calls=18174, total_wall_time=3.248s, mean_wall_time=0.179ms
[08/01 11:45:56    652s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[08/01 11:45:56    652s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
[08/01 11:45:56    652s]                 min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:45:56    652s]                 max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:56    652s]           Skew group summary after 'eGRPC Fixing DRVs':
[08/01 11:45:56    652s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
[08/01 11:45:56    652s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:45:56    652s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:56    652s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:56    652s] UM:*                                                                   eGRPC Fixing DRVs
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         Slew Diagnostics: After DRV fixing
[08/01 11:45:56    652s]         ==================================
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         Global Causes:
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         -------------------------------------
[08/01 11:45:56    652s]         Cause
[08/01 11:45:56    652s]         -------------------------------------
[08/01 11:45:56    652s]         DRV fixing with buffering is disabled
[08/01 11:45:56    652s]         -------------------------------------
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         Top 5 overslews:
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         ---------------------------------
[08/01 11:45:56    652s]         Overslew    Causes    Driving Pin
[08/01 11:45:56    652s]         ---------------------------------
[08/01 11:45:56    652s]           (empty table)
[08/01 11:45:56    652s]         ---------------------------------
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         -------------------
[08/01 11:45:56    652s]         Cause    Occurences
[08/01 11:45:56    652s]         -------------------
[08/01 11:45:56    652s]           (empty table)
[08/01 11:45:56    652s]         -------------------
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         -------------------
[08/01 11:45:56    652s]         Cause    Occurences
[08/01 11:45:56    652s]         -------------------
[08/01 11:45:56    652s]           (empty table)
[08/01 11:45:56    652s]         -------------------
[08/01 11:45:56    652s]         
[08/01 11:45:56    652s]         Reconnecting optimized routes...
[08/01 11:45:56    652s]         Reset timing graph...
[08/01 11:45:56    652s] Ignoring AAE DB Resetting ...
[08/01 11:45:56    652s]         Reset timing graph done.
[08/01 11:45:56    652s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:56    652s]         Violation analysis...
[08/01 11:45:56    652s] End AAE Lib Interpolated Model. (MEM=3252.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:45:56    652s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:45:56    652s]         Clock instances to consider for cloning: 0
[08/01 11:45:56    652s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:56    652s] UM:*                                                                   Violation analysis
[08/01 11:45:56    652s]         Reset timing graph...
[08/01 11:45:56    652s] Ignoring AAE DB Resetting ...
[08/01 11:45:56    652s]         Reset timing graph done.
[08/01 11:45:56    652s]         Set dirty flag on 2 instances, 4 nets
[08/01 11:45:56    652s]         Clock DAG stats before routing clock trees:
[08/01 11:45:56    652s]           cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:45:56    652s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:45:56    652s]           misc counts      : r=1, pp=0
[08/01 11:45:56    652s]           cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:45:56    652s]           cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:45:56    652s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:45:56    652s]           wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
[08/01 11:45:56    652s]           wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
[08/01 11:45:56    652s]           hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
[08/01 11:45:56    652s]         Clock DAG net violations before routing clock trees: none
[08/01 11:45:56    652s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/01 11:45:56    652s]           Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:56    652s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:45:56    652s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/01 11:45:56    652s]            Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:45:56    652s]         Clock DAG hash before routing clock trees: 9844788044431504119 2088529517167639278
[08/01 11:45:56    652s]         CTS services accumulated run-time stats before routing clock trees:
[08/01 11:45:56    652s]           delay calculator: calls=22114, total_wall_time=3.731s, mean_wall_time=0.169ms
[08/01 11:45:56    652s]           legalizer: calls=7580, total_wall_time=0.141s, mean_wall_time=0.019ms
[08/01 11:45:56    652s]           steiner router: calls=18175, total_wall_time=3.249s, mean_wall_time=0.179ms
[08/01 11:45:56    652s]         Primary reporting skew groups before routing clock trees:
[08/01 11:45:56    652s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150, avg=0.135, sd=0.005], skew [0.031 vs 0.040], 100% {0.119, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
[08/01 11:45:56    652s]               min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:45:56    652s]               max path sink: weight_reg_reg[4]22/CK
[08/01 11:45:56    652s]         Skew group summary before routing clock trees:
[08/01 11:45:56    652s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150, avg=0.135, sd=0.005], skew [0.031 vs 0.040], 100% {0.119, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
[08/01 11:45:56    652s]       eGRPC done.
[08/01 11:45:56    652s]     Calling post conditioning for eGRPC done.
[08/01 11:45:56    652s]   eGR Post Conditioning loop iteration 0 done.
[08/01 11:45:56    652s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/01 11:45:56    652s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:45:56    652s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3252.4M, EPOCH TIME: 1754073956.634968
[08/01 11:45:56    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:56    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:56    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:56    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:56    652s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.086, REAL:0.086, MEM:3185.4M, EPOCH TIME: 1754073956.721446
[08/01 11:45:56    652s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:45:56    652s]   Leaving CCOpt scope - ClockRefiner...
[08/01 11:45:56    652s]   Assigned high priority to 0 instances.
[08/01 11:45:56    652s]   Soft fixed 69 clock instances.
[08/01 11:45:56    652s]   Performing Single Pass Refine Place.
[08/01 11:45:56    652s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[08/01 11:45:56    652s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3185.4M, EPOCH TIME: 1754073956.725742
[08/01 11:45:56    652s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3185.4M, EPOCH TIME: 1754073956.725792
[08/01 11:45:56    652s] Processing tracks to init pin-track alignment.
[08/01 11:45:56    652s] z: 2, totalTracks: 1
[08/01 11:45:56    652s] z: 4, totalTracks: 1
[08/01 11:45:56    652s] z: 6, totalTracks: 1
[08/01 11:45:56    652s] z: 8, totalTracks: 1
[08/01 11:45:56    652s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:45:56    653s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3185.4M, EPOCH TIME: 1754073956.744355
[08/01 11:45:56    653s] Info: 69 insts are soft-fixed.
[08/01 11:45:56    653s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:56    653s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:56    653s] 
[08/01 11:45:56    653s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:56    653s] OPERPROF:       Starting CMU at level 4, MEM:3185.4M, EPOCH TIME: 1754073956.754393
[08/01 11:45:56    653s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3185.4M, EPOCH TIME: 1754073956.755783
[08/01 11:45:56    653s] 
[08/01 11:45:56    653s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:45:56    653s] Info: 69 insts are soft-fixed.
[08/01 11:45:56    653s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:3185.4M, EPOCH TIME: 1754073956.758657
[08/01 11:45:56    653s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3185.4M, EPOCH TIME: 1754073956.758686
[08/01 11:45:56    653s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3185.4M, EPOCH TIME: 1754073956.759164
[08/01 11:45:56    653s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3185.4MB).
[08/01 11:45:56    653s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.037, MEM:3185.4M, EPOCH TIME: 1754073956.762437
[08/01 11:45:56    653s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.037, MEM:3185.4M, EPOCH TIME: 1754073956.762453
[08/01 11:45:56    653s] TDRefine: refinePlace mode is spiral
[08/01 11:45:56    653s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.12
[08/01 11:45:56    653s] OPERPROF: Starting RefinePlace at level 1, MEM:3185.4M, EPOCH TIME: 1754073956.762494
[08/01 11:45:56    653s] *** Starting place_detail (0:10:53 mem=3185.4M) ***
[08/01 11:45:56    653s] 
[08/01 11:45:56    653s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:45:56    653s] Total net bbox length = 5.345e+05 (2.688e+05 2.657e+05) (ext = 9.608e+04)
[08/01 11:45:56    653s] Info: 69 insts are soft-fixed.
[08/01 11:45:56    653s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:56    653s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:56    653s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:45:56    653s] (I)      Default pattern map key = top_default.
[08/01 11:45:56    653s] (I)      Default pattern map key = top_default.
[08/01 11:45:56    653s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3185.4M, EPOCH TIME: 1754073956.799262
[08/01 11:45:56    653s] Starting refinePlace ...
[08/01 11:45:56    653s] (I)      Default pattern map key = top_default.
[08/01 11:45:56    653s] One DDP V2 for no tweak run.
[08/01 11:45:56    653s] (I)      Default pattern map key = top_default.
[08/01 11:45:56    653s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3188.6M, EPOCH TIME: 1754073956.849526
[08/01 11:45:56    653s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:45:56    653s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3188.6M, EPOCH TIME: 1754073956.849578
[08/01 11:45:56    653s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.001, MEM:3188.6M, EPOCH TIME: 1754073956.850098
[08/01 11:45:56    653s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3188.6M, EPOCH TIME: 1754073956.850117
[08/01 11:45:56    653s] DDP markSite nrRow 266 nrJob 266
[08/01 11:45:56    653s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3188.6M, EPOCH TIME: 1754073956.850885
[08/01 11:45:56    653s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3188.6M, EPOCH TIME: 1754073956.850957
[08/01 11:45:56    653s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3195.1M, EPOCH TIME: 1754073956.859797
[08/01 11:45:56    653s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3195.1M, EPOCH TIME: 1754073956.859836
[08/01 11:45:56    653s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3195.1M, EPOCH TIME: 1754073956.863557
[08/01 11:45:56    653s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:45:56    653s]  ** Cut row section real time 0:00:00.0.
[08/01 11:45:56    653s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3195.1M, EPOCH TIME: 1754073956.863644
[08/01 11:45:57    653s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 11:45:57    653s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3195.1MB) @(0:10:53 - 0:10:54).
[08/01 11:45:57    653s] Move report: preRPlace moves 319 insts, mean move: 0.73 um, max move: 3.49 um 
[08/01 11:45:57    653s] 	Max move on inst (U22130): (277.21, 45.08) --> (279.30, 46.48)
[08/01 11:45:57    653s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[08/01 11:45:57    653s] 	Violation at original loc: Placement Blockage Violation
[08/01 11:45:57    653s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:45:57    653s] 
[08/01 11:45:57    653s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:45:58    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:45:58    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:45:58    654s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:45:58    654s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[08/01 11:45:58    654s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:45:58    654s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3179.1MB) @(0:10:54 - 0:10:54).
[08/01 11:45:58    654s] Move report: Detail placement moves 319 insts, mean move: 0.73 um, max move: 3.49 um 
[08/01 11:45:58    654s] 	Max move on inst (U22130): (277.21, 45.08) --> (279.30, 46.48)
[08/01 11:45:58    654s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3179.1MB
[08/01 11:45:58    654s] Statistics of distance of Instance movement in refine placement:
[08/01 11:45:58    654s]   maximum (X+Y) =         3.49 um
[08/01 11:45:58    654s]   inst (U22130) with max move: (277.21, 45.08) -> (279.3, 46.48)
[08/01 11:45:58    654s]   mean    (X+Y) =         0.73 um
[08/01 11:45:58    654s] Summary Report:
[08/01 11:45:58    654s] Instances move: 319 (out of 47033 movable)
[08/01 11:45:58    654s] Instances flipped: 0
[08/01 11:45:58    654s] Mean displacement: 0.73 um
[08/01 11:45:58    654s] Max displacement: 3.49 um [08/01 11:45:58    654s] 	Violation at original loc: Placement Blockage Violation
[08/01 11:45:58    654s] Total instances moved : 319
(Instance: U22130) (277.21, 45.08) -> (279.3, 46.48)
[08/01 11:45:58    654s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[08/01 11:45:58    654s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.259, REAL:1.260, MEM:3179.1M, EPOCH TIME: 1754073958.059632
[08/01 11:45:58    654s] Total net bbox length = 5.346e+05 (2.689e+05 2.658e+05) (ext = 9.608e+04)
[08/01 11:45:58    654s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3179.1MB
[08/01 11:45:58    654s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=3179.1MB) @(0:10:53 - 0:10:54).
[08/01 11:45:58    654s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.12
[08/01 11:45:58    654s] *** Finished place_detail (0:10:54 mem=3179.1M) ***
[08/01 11:45:58    654s] OPERPROF: Finished RefinePlace at level 1, CPU:1.306, REAL:1.308, MEM:3179.1M, EPOCH TIME: 1754073958.070118
[08/01 11:45:58    654s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3179.1M, EPOCH TIME: 1754073958.070146
[08/01 11:45:58    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47033).
[08/01 11:45:58    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:58    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:58    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:45:58    654s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.088, REAL:0.089, MEM:3169.1M, EPOCH TIME: 1754073958.158790
[08/01 11:45:58    654s]   ClockRefiner summary
[08/01 11:45:58    654s]   All clock instances: Moved 28, flipped 0 and cell swapped 0 (out of a total of 5644).
[08/01 11:45:58    654s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 69).
[08/01 11:45:58    654s]   The largest move was 0.95 um for acc_reg_out_reg[13]33.
[08/01 11:45:58    654s]   Clock sinks: Moved 28, flipped 0 and cell swapped 0 (out of a total of 5575).
[08/01 11:45:58    654s]   The largest move was 0.95 um for acc_reg_out_reg[13]33.
[08/01 11:45:58    654s]   Restoring place_status_cts on 69 clock instances.
[08/01 11:45:58    654s]   Revert refine place priority changes on 0 instances.
[08/01 11:45:58    654s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:45:58    654s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:03.8)
[08/01 11:45:58    654s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:58    654s] UM:*                                                                   CCOpt::Phase::eGRPC
[08/01 11:45:58    654s]   CCOpt::Phase::Routing...
[08/01 11:45:58    654s]   Clock implementation routing...
[08/01 11:45:58    654s]     Leaving CCOpt scope - Routing Tools...
[08/01 11:45:58    654s] Net route status summary:
[08/01 11:45:58    654s]   Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:58    654s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:45:58    654s]     Routing using eGR in eGR->NR Step...
[08/01 11:45:58    654s]       Early Global Route - eGR->Nr High Frequency step...
[08/01 11:45:58    654s] (ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
[08/01 11:45:58    654s] (ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
[08/01 11:45:58    654s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:45:58    654s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:45:58    654s] (ccopt eGR): Start to route 70 all nets
[08/01 11:45:58    654s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3169.06 MB )
[08/01 11:45:58    654s] (I)      ==================== Layers =====================
[08/01 11:45:58    654s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:58    654s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:45:58    654s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:58    654s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:45:58    654s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:45:58    654s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:58    654s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:45:58    654s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:45:58    654s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:45:58    654s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:45:58    654s] (I)      Started Import and model ( Curr Mem: 3169.06 MB )
[08/01 11:45:58    654s] (I)      Default pattern map key = top_default.
[08/01 11:45:58    654s] (I)      == Non-default Options ==
[08/01 11:45:58    654s] (I)      Clean congestion better                            : true
[08/01 11:45:58    654s] (I)      Estimate vias on DPT layer                         : true
[08/01 11:45:58    654s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 11:45:58    654s] (I)      Layer constraints as soft constraints              : true
[08/01 11:45:58    654s] (I)      Soft top layer                                     : true
[08/01 11:45:58    654s] (I)      Skip prospective layer relax nets                  : true
[08/01 11:45:58    654s] (I)      Better NDR handling                                : true
[08/01 11:45:58    654s] (I)      Improved NDR modeling in LA                        : true
[08/01 11:45:58    654s] (I)      Routing cost fix for NDR handling                  : true
[08/01 11:45:58    654s] (I)      Block tracks for preroutes                         : true
[08/01 11:45:58    654s] (I)      Assign IRoute by net group key                     : true
[08/01 11:45:58    654s] (I)      Block unroutable channels                          : true
[08/01 11:45:58    654s] (I)      Block unroutable channels 3D                       : true
[08/01 11:45:58    654s] (I)      Bound layer relaxed segment wl                     : true
[08/01 11:45:58    654s] (I)      Blocked pin reach length threshold                 : 2
[08/01 11:45:58    654s] (I)      Check blockage within NDR space in TA              : true
[08/01 11:45:58    654s] (I)      Skip must join for term with via pillar            : true
[08/01 11:45:58    654s] (I)      Model find APA for IO pin                          : true
[08/01 11:45:58    654s] (I)      On pin location for off pin term                   : true
[08/01 11:45:58    654s] (I)      Handle EOL spacing                                 : true
[08/01 11:45:58    654s] (I)      Merge PG vias by gap                               : true
[08/01 11:45:58    654s] (I)      Maximum routing layer                              : 10
[08/01 11:45:58    654s] (I)      Route selected nets only                           : true
[08/01 11:45:58    654s] (I)      Refine MST                                         : true
[08/01 11:45:58    654s] (I)      Honor PRL                                          : true
[08/01 11:45:58    654s] (I)      Strong congestion aware                            : true
[08/01 11:45:58    654s] (I)      Improved initial location for IRoutes              : true
[08/01 11:45:58    654s] (I)      Multi panel TA                                     : true
[08/01 11:45:58    654s] (I)      Penalize wire overlap                              : true
[08/01 11:45:58    654s] (I)      Expand small instance blockage                     : true
[08/01 11:45:58    654s] (I)      Reduce via in TA                                   : true
[08/01 11:45:58    654s] (I)      SS-aware routing                                   : true
[08/01 11:45:58    654s] (I)      Improve tree edge sharing                          : true
[08/01 11:45:58    654s] (I)      Improve 2D via estimation                          : true
[08/01 11:45:58    654s] (I)      Refine Steiner tree                                : true
[08/01 11:45:58    654s] (I)      Build spine tree                                   : true
[08/01 11:45:58    654s] (I)      Model pass through capacity                        : true
[08/01 11:45:58    654s] (I)      Extend blockages by a half GCell                   : true
[08/01 11:45:58    654s] (I)      Consider pin shapes                                : true
[08/01 11:45:58    654s] (I)      Consider pin shapes for all nodes                  : true
[08/01 11:45:58    654s] (I)      Consider NR APA                                    : true
[08/01 11:45:58    654s] (I)      Consider IO pin shape                              : true
[08/01 11:45:58    654s] (I)      Fix pin connection bug                             : true
[08/01 11:45:58    654s] (I)      Consider layer RC for local wires                  : true
[08/01 11:45:58    654s] (I)      Route to clock mesh pin                            : true
[08/01 11:45:58    654s] (I)      LA-aware pin escape length                         : 2
[08/01 11:45:58    654s] (I)      Connect multiple ports                             : true
[08/01 11:45:58    654s] (I)      Split for must join                                : true
[08/01 11:45:58    654s] (I)      Number of threads                                  : 1
[08/01 11:45:58    654s] (I)      Routing effort level                               : 10000
[08/01 11:45:58    654s] (I)      Prefer layer length threshold                      : 8
[08/01 11:45:58    654s] (I)      Overflow penalty cost                              : 10
[08/01 11:45:58    654s] (I)      A-star cost                                        : 0.300000
[08/01 11:45:58    654s] (I)      Misalignment cost                                  : 10.000000
[08/01 11:45:58    654s] (I)      Threshold for short IRoute                         : 6
[08/01 11:45:58    654s] (I)      Via cost during post routing                       : 1.000000
[08/01 11:45:58    654s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 11:45:58    654s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:45:58    654s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 11:45:58    654s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 11:45:58    654s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 11:45:58    654s] (I)      PG-aware similar topology routing                  : true
[08/01 11:45:58    654s] (I)      Maze routing via cost fix                          : true
[08/01 11:45:58    654s] (I)      Apply PRL on PG terms                              : true
[08/01 11:45:58    654s] (I)      Apply PRL on obs objects                           : true
[08/01 11:45:58    654s] (I)      Handle range-type spacing rules                    : true
[08/01 11:45:58    654s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 11:45:58    654s] (I)      Parallel spacing query fix                         : true
[08/01 11:45:58    654s] (I)      Force source to root IR                            : true
[08/01 11:45:58    654s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 11:45:58    654s] (I)      Do not relax to DPT layer                          : true
[08/01 11:45:58    654s] (I)      No DPT in post routing                             : true
[08/01 11:45:58    654s] (I)      Modeling PG via merging fix                        : true
[08/01 11:45:58    654s] (I)      Shield aware TA                                    : true
[08/01 11:45:58    654s] (I)      Strong shield aware TA                             : true
[08/01 11:45:58    654s] (I)      Overflow calculation fix in LA                     : true
[08/01 11:45:58    654s] (I)      Post routing fix                                   : true
[08/01 11:45:58    654s] (I)      Strong post routing                                : true
[08/01 11:45:58    654s] (I)      NDR via pillar fix                                 : true
[08/01 11:45:58    654s] (I)      Violation on path threshold                        : 1
[08/01 11:45:58    654s] (I)      Pass through capacity modeling                     : true
[08/01 11:45:58    654s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 11:45:58    654s] (I)      Select term pin box for io pin                     : true
[08/01 11:45:58    654s] (I)      Penalize NDR sharing                               : true
[08/01 11:45:58    654s] (I)      Enable special modeling                            : false
[08/01 11:45:58    654s] (I)      Keep fixed segments                                : true
[08/01 11:45:58    654s] (I)      Reorder net groups by key                          : true
[08/01 11:45:58    654s] (I)      Increase net scenic ratio                          : true
[08/01 11:45:58    654s] (I)      Method to set GCell size                           : row
[08/01 11:45:58    654s] (I)      Connect multiple ports and must join fix           : true
[08/01 11:45:58    654s] (I)      Avoid high resistance layers                       : true
[08/01 11:45:58    654s] (I)      Model find APA for IO pin fix                      : true
[08/01 11:45:58    654s] (I)      Avoid connecting non-metal layers                  : true
[08/01 11:45:58    654s] (I)      Use track pitch for NDR                            : true
[08/01 11:45:58    654s] (I)      Enable layer relax to lower layer                  : true
[08/01 11:45:58    654s] (I)      Enable layer relax to upper layer                  : true
[08/01 11:45:58    654s] (I)      Top layer relaxation fix                           : true
[08/01 11:45:58    654s] (I)      Handle non-default track width                     : false
[08/01 11:45:58    654s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:45:58    654s] (I)      Use row-based GCell size
[08/01 11:45:58    654s] (I)      Use row-based GCell align
[08/01 11:45:58    654s] (I)      layer 0 area = 0
[08/01 11:45:58    654s] (I)      layer 1 area = 0
[08/01 11:45:58    654s] (I)      layer 2 area = 0
[08/01 11:45:58    654s] (I)      layer 3 area = 0
[08/01 11:45:58    654s] (I)      layer 4 area = 0
[08/01 11:45:58    654s] (I)      layer 5 area = 0
[08/01 11:45:58    654s] (I)      layer 6 area = 0
[08/01 11:45:58    654s] (I)      layer 7 area = 0
[08/01 11:45:58    654s] (I)      layer 8 area = 0
[08/01 11:45:58    654s] (I)      layer 9 area = 0
[08/01 11:45:58    654s] (I)      GCell unit size   : 2800
[08/01 11:45:58    654s] (I)      GCell multiplier  : 1
[08/01 11:45:58    654s] (I)      GCell row height  : 2800
[08/01 11:45:58    654s] (I)      Actual row height : 2800
[08/01 11:45:58    654s] (I)      GCell align ref   : 20140 20160
[08/01 11:45:58    654s] [NR-eGR] Track table information for default rule: 
[08/01 11:45:58    654s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:45:58    654s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:45:58    654s] (I)      ============== Default via ===============
[08/01 11:45:58    654s] (I)      +---+------------------+-----------------+
[08/01 11:45:58    654s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:45:58    654s] (I)      +---+------------------+-----------------+
[08/01 11:45:58    654s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:45:58    654s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:45:58    654s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:45:58    654s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:45:58    654s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:45:58    654s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:45:58    654s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:45:58    654s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:45:58    654s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:45:58    654s] (I)      +---+------------------+-----------------+
[08/01 11:45:58    654s] [NR-eGR] Read 177722 PG shapes
[08/01 11:45:58    654s] [NR-eGR] Read 0 clock shapes
[08/01 11:45:58    654s] [NR-eGR] Read 0 other shapes
[08/01 11:45:58    654s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:45:58    654s] [NR-eGR] #Instance Blockages : 0
[08/01 11:45:58    654s] [NR-eGR] #PG Blockages       : 177722
[08/01 11:45:58    654s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:45:58    654s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:45:58    654s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:45:58    654s] [NR-eGR] #Other Blockages    : 0
[08/01 11:45:58    654s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:45:58    654s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:45:58    654s] [NR-eGR] Read 57400 nets ( ignored 57330 )
[08/01 11:45:58    654s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 11:45:58    654s] (I)      early_global_route_priority property id does not exist.
[08/01 11:45:58    654s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 11:45:58    654s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 11:45:58    654s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 11:45:58    654s] (I)      Moved 0 terms for better access 
[08/01 11:45:58    654s] (I)      Number of ignored nets                =      0
[08/01 11:45:58    654s] (I)      Number of connected nets              =      0
[08/01 11:45:58    654s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:45:58    654s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:45:58    654s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:45:58    654s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:45:58    654s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:45:58    654s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:45:58    654s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:45:58    654s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:45:58    654s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:45:58    654s] [NR-eGR] There are 70 clock nets ( 70 with NDR ).
[08/01 11:45:58    654s] (I)      Ndr track 0 does not exist
[08/01 11:45:58    654s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:45:58    654s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:45:58    654s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:45:58    654s] (I)      Site width          :   380  (dbu)
[08/01 11:45:58    654s] (I)      Row height          :  2800  (dbu)
[08/01 11:45:58    654s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:45:58    654s] (I)      GCell width         :  2800  (dbu)
[08/01 11:45:58    654s] (I)      GCell height        :  2800  (dbu)
[08/01 11:45:58    654s] (I)      Grid                :   281   281    10
[08/01 11:45:58    654s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:45:58    654s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:45:58    654s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:45:58    654s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:58    654s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:45:58    654s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:45:58    654s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:45:58    654s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:45:58    654s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:45:58    654s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:45:58    654s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:45:58    654s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:45:58    654s] (I)      --------------------------------------------------------
[08/01 11:45:58    654s] 
[08/01 11:45:58    654s] [NR-eGR] ============ Routing rule table ============
[08/01 11:45:58    654s] [NR-eGR] Rule id: 0  Nets: 70
[08/01 11:45:58    654s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 11:45:58    654s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 11:45:58    654s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 11:45:58    654s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 11:45:58    654s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 11:45:58    654s] [NR-eGR] ========================================
[08/01 11:45:58    654s] [NR-eGR] 
[08/01 11:45:58    654s] (I)      =============== Blocked Tracks ===============
[08/01 11:45:58    654s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:58    654s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:45:58    654s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:58    654s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:45:58    654s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 11:45:58    654s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:45:58    654s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:45:58    654s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:45:58    654s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 11:45:58    654s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:45:58    654s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:45:58    654s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 11:45:58    654s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 11:45:58    654s] (I)      +-------+---------+----------+---------------+
[08/01 11:45:58    654s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3199.44 MB )
[08/01 11:45:58    654s] (I)      Reset routing kernel
[08/01 11:45:58    654s] (I)      Started Global Routing ( Curr Mem: 3199.44 MB )
[08/01 11:45:58    654s] (I)      totalPins=5713  totalGlobalPin=5590 (97.85%)
[08/01 11:45:58    654s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 11:45:58    654s] (I)      [08/01 11:45:58    654s] [NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]

[08/01 11:45:58    654s] (I)      ============  Phase 1a Route ============
[08/01 11:45:58    654s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 144
[08/01 11:45:58    654s] (I)      Usage: 14324 = (6742 H, 7582 V) = (0.88% H, 2.17% V) = (9.439e+03um H, 1.061e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1b Route ============
[08/01 11:45:58    654s] (I)      Usage: 14322 = (6741 H, 7581 V) = (0.88% H, 2.17% V) = (9.437e+03um H, 1.061e+04um V)
[08/01 11:45:58    654s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.005080e+04um
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1c Route ============
[08/01 11:45:58    654s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:58    654s] (I)      Usage: 14322 = (6741 H, 7581 V) = (0.88% H, 2.17% V) = (9.437e+03um H, 1.061e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1d Route ============
[08/01 11:45:58    654s] (I)      Usage: 14426 = (6828 H, 7598 V) = (0.89% H, 2.18% V) = (9.559e+03um H, 1.064e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1e Route ============
[08/01 11:45:58    654s] (I)      Usage: 14426 = (6828 H, 7598 V) = (0.89% H, 2.18% V) = (9.559e+03um H, 1.064e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1f Route ============
[08/01 11:45:58    654s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.019640e+04um
[08/01 11:45:58    654s] (I)      Usage: 14448 = (6847 H, 7601 V) = (0.89% H, 2.18% V) = (9.586e+03um H, 1.064e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1g Route ============
[08/01 11:45:58    654s] (I)      Usage: 13461 = (6394 H, 7067 V) = (0.84% H, 2.02% V) = (8.952e+03um H, 9.894e+03um V)
[08/01 11:45:58    654s] (I)      #Nets         : 70
[08/01 11:45:58    654s] (I)      #Relaxed nets : 56
[08/01 11:45:58    654s] (I)      Wire length   : 1670
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1h Route ============
[08/01 11:45:58    654s] [NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[08/01 11:45:58    654s] (I)      Usage: 13312 = (6333 H, 6979 V) = (0.83% H, 2.00% V) = (8.866e+03um H, 9.771e+03um V)
[08/01 11:45:58    654s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1a Route ============
[08/01 11:45:58    654s] [NR-eGR] Layer group 2: route 56 net(s) in layer range [3, 6]
[08/01 11:45:58    654s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 143
[08/01 11:45:58    654s] (I)      Usage: 25968 = (12293 H, 13675 V) = (1.08% H, 1.95% V) = (1.721e+04um H, 1.914e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1b Route ============
[08/01 11:45:58    654s] (I)      Usage: 25968 = (12293 H, 13675 V) = (1.08% H, 1.95% V) = (1.721e+04um H, 1.914e+04um V)
[08/01 11:45:58    654s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.635520e+04um
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1c Route ============
[08/01 11:45:58    654s] (I)      Usage: 25968 = (12293 H, 13675 V) = (1.08% H, 1.95% V) = (1.721e+04um H, 1.914e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1d Route ============
[08/01 11:45:58    654s] (I)      Usage: 25968 = (12293 H, 13675 V) = (1.08% H, 1.95% V) = (1.721e+04um H, 1.914e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1e Route ============
[08/01 11:45:58    654s] (I)      Usage: 25968 = (12293 H, 13675 V) = (1.08% H, 1.95% V) = (1.721e+04um H, 1.914e+04um V)
[08/01 11:45:58    654s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.635520e+04um
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1f Route ============
[08/01 11:45:58    654s] (I)      Usage: 25968 = (12293 H, 13675 V) = (1.08% H, 1.95% V) = (1.721e+04um H, 1.914e+04um V)
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1g Route ============
[08/01 11:45:58    654s] (I)      Usage: 25281 = (11997 H, 13284 V) = (1.05% H, 1.90% V) = (1.680e+04um H, 1.860e+04um V)
[08/01 11:45:58    654s] (I)      #Nets         : 56
[08/01 11:45:58    654s] (I)      #Relaxed nets : 47
[08/01 11:45:58    654s] (I)      Wire length   : 1944
[08/01 11:45:58    654s] (I)      
[08/01 11:45:58    654s] (I)      ============  Phase 1h Route ============
[08/01 11:45:58    654s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[08/01 11:45:58    654s] (I)      Usage: 25281 = (11996 H, 13285 V) = (1.05% H, 1.90% V) = (1.679e+04um H, 1.860e+04um V)
[08/01 11:45:58    655s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1a Route ============
[08/01 11:45:58    655s] [NR-eGR] Layer group 3: route 47 net(s) in layer range [3, 8]
[08/01 11:45:58    655s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 140
[08/01 11:45:58    655s] (I)      Usage: 35983 = (17062 H, 18921 V) = (1.37% H, 2.37% V) = (2.389e+04um H, 2.649e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1b Route ============
[08/01 11:45:58    655s] (I)      Usage: 35983 = (17062 H, 18921 V) = (1.37% H, 2.37% V) = (2.389e+04um H, 2.649e+04um V)
[08/01 11:45:58    655s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.037620e+04um
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1c Route ============
[08/01 11:45:58    655s] (I)      Usage: 35983 = (17062 H, 18921 V) = (1.37% H, 2.37% V) = (2.389e+04um H, 2.649e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1d Route ============
[08/01 11:45:58    655s] (I)      Usage: 35983 = (17062 H, 18921 V) = (1.37% H, 2.37% V) = (2.389e+04um H, 2.649e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1e Route ============
[08/01 11:45:58    655s] (I)      Usage: 35983 = (17062 H, 18921 V) = (1.37% H, 2.37% V) = (2.389e+04um H, 2.649e+04um V)
[08/01 11:45:58    655s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.037620e+04um
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1f Route ============
[08/01 11:45:58    655s] (I)      Usage: 35983 = (17062 H, 18921 V) = (1.37% H, 2.37% V) = (2.389e+04um H, 2.649e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1g Route ============
[08/01 11:45:58    655s] (I)      Usage: 35293 = (16760 H, 18533 V) = (1.34% H, 2.32% V) = (2.346e+04um H, 2.595e+04um V)
[08/01 11:45:58    655s] (I)      #Nets         : 47
[08/01 11:45:58    655s] (I)      #Relaxed nets : 47
[08/01 11:45:58    655s] (I)      Wire length   : 0
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1h Route ============
[08/01 11:45:58    655s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[08/01 11:45:58    655s] (I)      Usage: 35293 = (16760 H, 18533 V) = (1.34% H, 2.32% V) = (2.346e+04um H, 2.595e+04um V)
[08/01 11:45:58    655s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1a Route ============
[08/01 11:45:58    655s] [NR-eGR] Layer group 4: route 47 net(s) in layer range [3, 10]
[08/01 11:45:58    655s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 140
[08/01 11:45:58    655s] (I)      Usage: 45995 = (21826 H, 24169 V) = (1.69% H, 2.88% V) = (3.056e+04um H, 3.384e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1b Route ============
[08/01 11:45:58    655s] (I)      Usage: 45995 = (21826 H, 24169 V) = (1.69% H, 2.88% V) = (3.056e+04um H, 3.384e+04um V)
[08/01 11:45:58    655s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.439300e+04um
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1c Route ============
[08/01 11:45:58    655s] (I)      Usage: 45995 = (21826 H, 24169 V) = (1.69% H, 2.88% V) = (3.056e+04um H, 3.384e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1d Route ============
[08/01 11:45:58    655s] (I)      Usage: 45995 = (21826 H, 24169 V) = (1.69% H, 2.88% V) = (3.056e+04um H, 3.384e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1e Route ============
[08/01 11:45:58    655s] (I)      Usage: 45995 = (21826 H, 24169 V) = (1.69% H, 2.88% V) = (3.056e+04um H, 3.384e+04um V)
[08/01 11:45:58    655s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.439300e+04um
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1f Route ============
[08/01 11:45:58    655s] (I)      Usage: 45995 = (21826 H, 24169 V) = (1.69% H, 2.88% V) = (3.056e+04um H, 3.384e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1g Route ============
[08/01 11:45:58    655s] (I)      Usage: 45298 = (21524 H, 23774 V) = (1.67% H, 2.83% V) = (3.013e+04um H, 3.328e+04um V)
[08/01 11:45:58    655s] (I)      #Nets         : 47
[08/01 11:45:58    655s] (I)      #Relaxed nets : 47
[08/01 11:45:58    655s] (I)      Wire length   : 0
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1h Route ============
[08/01 11:45:58    655s] [NR-eGR] Create a new net group with 47 nets and layer range [2, 10]
[08/01 11:45:58    655s] (I)      Usage: 45298 = (21524 H, 23774 V) = (1.67% H, 2.83% V) = (3.013e+04um H, 3.328e+04um V)
[08/01 11:45:58    655s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 11:45:58    655s] (I)      [08/01 11:45:58    655s] [NR-eGR] Layer group 5: route 47 net(s) in layer range [2, 10]

[08/01 11:45:58    655s] (I)      ============  Phase 1a Route ============
[08/01 11:45:58    655s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 176
[08/01 11:45:58    655s] (I)      Usage: 66112 = (31419 H, 34693 V) = (2.44% H, 2.51% V) = (4.399e+04um H, 4.857e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1b Route ============
[08/01 11:45:58    655s] (I)      Usage: 66112 = (31419 H, 34693 V) = (2.44% H, 2.51% V) = (4.399e+04um H, 4.857e+04um V)
[08/01 11:45:58    655s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.255680e+04um
[08/01 11:45:58    655s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 11:45:58    655s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1c Route ============
[08/01 11:45:58    655s] (I)      Level2 Grid: 57 x 57
[08/01 11:45:58    655s] (I)      Usage: 66112 = (31419 H, 34693 V) = (2.44% H, 2.51% V) = (4.399e+04um H, 4.857e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1d Route ============
[08/01 11:45:58    655s] (I)      Usage: 66200 = (31524 H, 34676 V) = (2.45% H, 2.51% V) = (4.413e+04um H, 4.855e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1e Route ============
[08/01 11:45:58    655s] (I)      Usage: 66200 = (31524 H, 34676 V) = (2.45% H, 2.51% V) = (4.413e+04um H, 4.855e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1f Route ============
[08/01 11:45:58    655s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.268000e+04um
[08/01 11:45:58    655s] (I)      Usage: 66223 = (31553 H, 34670 V) = (2.45% H, 2.51% V) = (4.417e+04um H, 4.854e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1g Route ============
[08/01 11:45:58    655s] (I)      Usage: 66104 = (31442 H, 34662 V) = (2.44% H, 2.51% V) = (4.402e+04um H, 4.853e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] (I)      ============  Phase 1h Route ============
[08/01 11:45:58    655s] (I)      Usage: 66106 = (31446 H, 34660 V) = (2.44% H, 2.51% V) = (4.402e+04um H, 4.852e+04um V)
[08/01 11:45:58    655s] (I)      
[08/01 11:45:58    655s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:45:58    655s] [NR-eGR]                        OverCon            
[08/01 11:45:58    655s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:45:58    655s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 11:45:58    655s] [NR-eGR] ----------------------------------------------
[08/01 11:45:58    655s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR] ----------------------------------------------
[08/01 11:45:58    655s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 11:45:58    655s] [NR-eGR] 
[08/01 11:45:58    655s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 3207.44 MB )
[08/01 11:45:58    655s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 11:45:58    655s] (I)      ============= Track Assignment ============
[08/01 11:45:58    655s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:45:58    655s] (I)      Started Track Assignment (1T) ( Curr Mem: 3207.44 MB )
[08/01 11:45:58    655s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:45:58    655s] (I)      Run Multi-thread track assignment
[08/01 11:45:58    655s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3207.44 MB )
[08/01 11:45:58    655s] (I)      Started Export ( Curr Mem: 3207.44 MB )
[08/01 11:45:58    655s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:45:58    655s] [NR-eGR] -------------------------------------
[08/01 11:45:58    655s] [NR-eGR]  metal1   (1H)             0  190390 
[08/01 11:45:58    655s] [NR-eGR]  metal2   (2V)        136906  233115 
[08/01 11:45:58    655s] [NR-eGR]  metal3   (3H)        238710   77325 
[08/01 11:45:58    655s] [NR-eGR]  metal4   (4V)        107855   11930 
[08/01 11:45:58    655s] [NR-eGR]  metal5   (5H)         46374    9445 
[08/01 11:45:58    655s] [NR-eGR]  metal6   (6V)         48497     244 
[08/01 11:45:58    655s] [NR-eGR]  metal7   (7H)           667     142 
[08/01 11:45:58    655s] [NR-eGR]  metal8   (8V)          1519       0 
[08/01 11:45:58    655s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:45:58    655s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:45:58    655s] [NR-eGR] -------------------------------------
[08/01 11:45:58    655s] [NR-eGR]           Total       580527  522591 
[08/01 11:45:58    655s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:58    655s] [NR-eGR] Total half perimeter of net bounding box: 534649um
[08/01 11:45:58    655s] [NR-eGR] Total length: 580527um, number of vias: 522591
[08/01 11:45:58    655s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:58    655s] [NR-eGR] Total eGR-routed clock nets wire length: 21358um, number of vias: 16487
[08/01 11:45:58    655s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:59    655s] [NR-eGR] Report for selected net(s) only.
[08/01 11:45:59    655s] [NR-eGR]                  Length (um)   Vias 
[08/01 11:45:59    655s] [NR-eGR] ------------------------------------
[08/01 11:45:59    655s] [NR-eGR]  metal1   (1H)             0   5713 
[08/01 11:45:59    655s] [NR-eGR]  metal2   (2V)          3670   6337 
[08/01 11:45:59    655s] [NR-eGR]  metal3   (3H)          8935   4156 
[08/01 11:45:59    655s] [NR-eGR]  metal4   (4V)          7775    267 
[08/01 11:45:59    655s] [NR-eGR]  metal5   (5H)           942     14 
[08/01 11:45:59    655s] [NR-eGR]  metal6   (6V)            35      0 
[08/01 11:45:59    655s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 11:45:59    655s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 11:45:59    655s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 11:45:59    655s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 11:45:59    655s] [NR-eGR] ------------------------------------
[08/01 11:45:59    655s] [NR-eGR]           Total        21358  16487 
[08/01 11:45:59    655s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:59    655s] [NR-eGR] Total half perimeter of net bounding box: 7634um
[08/01 11:45:59    655s] [NR-eGR] Total length: 21358um, number of vias: 16487
[08/01 11:45:59    655s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:59    655s] [NR-eGR] Total routed clock nets wire length: 21358um, number of vias: 16487
[08/01 11:45:59    655s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:45:59    655s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3207.44 MB )
[08/01 11:45:59    655s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.72 sec, Curr Mem: 3207.44 MB )
[08/01 11:45:59    655s] (I)      ========================================= Runtime Summary =========================================
[08/01 11:45:59    655s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 11:45:59    655s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 11:45:59    655s] (I)       Early Global Route kernel                   100.00%  1271.65 sec  1272.37 sec  0.72 sec  0.70 sec 
[08/01 11:45:59    655s] (I)       +-Import and model                           29.31%  1271.65 sec  1271.87 sec  0.21 sec  0.20 sec 
[08/01 11:45:59    655s] (I)       | +-Create place DB                          13.65%  1271.65 sec  1271.75 sec  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)       | | +-Import place data                      13.64%  1271.65 sec  1271.75 sec  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read instances and placement          2.97%  1271.66 sec  1271.68 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read nets                            10.66%  1271.68 sec  1271.75 sec  0.08 sec  0.08 sec 
[08/01 11:45:59    655s] (I)       | +-Create route DB                          14.12%  1271.75 sec  1271.85 sec  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)       | | +-Import route data (1T)                 14.01%  1271.75 sec  1271.85 sec  0.10 sec  0.09 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.23%  1271.77 sec  1271.78 sec  0.02 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read routing blockages              0.00%  1271.77 sec  1271.77 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read instance blockages             0.55%  1271.77 sec  1271.77 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read PG blockages                   1.15%  1271.77 sec  1271.78 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read clock blockages                0.06%  1271.78 sec  1271.78 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read other blockages                0.05%  1271.78 sec  1271.78 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read halo blockages                 0.06%  1271.78 sec  1271.78 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Read boundary cut boxes             0.00%  1271.78 sec  1271.78 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read blackboxes                       0.00%  1271.78 sec  1271.78 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read prerouted                        3.84%  1271.78 sec  1271.81 sec  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read unlegalized nets                 0.59%  1271.81 sec  1271.82 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Read nets                             0.07%  1271.82 sec  1271.82 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Set up via pillars                    0.00%  1271.82 sec  1271.82 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Initialize 3D grid graph              0.43%  1271.82 sec  1271.82 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Model blockage capacity               4.60%  1271.82 sec  1271.85 sec  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Initialize 3D capacity              4.20%  1271.82 sec  1271.85 sec  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)       | | | +-Move terms for access (1T)            0.13%  1271.85 sec  1271.85 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Read aux data                             0.00%  1271.85 sec  1271.85 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Others data preparation                   0.02%  1271.86 sec  1271.86 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Create route kernel                       0.94%  1271.86 sec  1271.86 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       +-Global Routing                             37.53%  1271.87 sec  1272.14 sec  0.27 sec  0.26 sec 
[08/01 11:45:59    655s] (I)       | +-Initialization                            0.08%  1271.87 sec  1271.87 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Net group 1                              11.01%  1271.87 sec  1271.95 sec  0.08 sec  0.08 sec 
[08/01 11:45:59    655s] (I)       | | +-Generate topology                       3.62%  1271.87 sec  1271.89 sec  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1a                                0.58%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern routing (1T)                  0.16%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1b                                0.35%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Monotonic routing (1T)                0.18%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1c                                0.18%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Two level Routing                     0.17%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1271.90 sec  1271.90 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1d                                2.12%  1271.90 sec  1271.92 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | | +-Detoured routing (1T)                 2.11%  1271.90 sec  1271.92 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1e                                0.06%  1271.92 sec  1271.92 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Route legalization                    0.04%  1271.92 sec  1271.92 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1271.92 sec  1271.92 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1f                                0.70%  1271.92 sec  1271.93 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | +-Congestion clean                      0.69%  1271.92 sec  1271.93 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1g                                2.25%  1271.93 sec  1271.94 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          2.23%  1271.93 sec  1271.94 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1h                                0.31%  1271.94 sec  1271.94 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          0.30%  1271.94 sec  1271.94 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Layer assignment (1T)                   0.24%  1271.94 sec  1271.95 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Net group 2                               7.22%  1271.95 sec  1272.00 sec  0.05 sec  0.05 sec 
[08/01 11:45:59    655s] (I)       | | +-Generate topology                       3.38%  1271.95 sec  1271.97 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1a                                0.48%  1271.97 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern routing (1T)                  0.13%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1b                                0.30%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Monotonic routing (1T)                0.13%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1c                                0.00%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1d                                0.00%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1e                                0.07%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Route legalization                    0.04%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1f                                0.00%  1271.98 sec  1271.98 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1g                                1.79%  1271.98 sec  1271.99 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          1.78%  1271.98 sec  1271.99 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1h                                0.24%  1271.99 sec  1272.00 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          0.23%  1271.99 sec  1272.00 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Layer assignment (1T)                   0.29%  1272.00 sec  1272.00 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Net group 3                               5.73%  1272.00 sec  1272.04 sec  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)       | | +-Generate topology                       2.84%  1272.00 sec  1272.02 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1a                                0.40%  1272.02 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern routing (1T)                  0.11%  1272.02 sec  1272.02 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  1272.02 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1b                                0.24%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Monotonic routing (1T)                0.12%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1c                                0.00%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1d                                0.00%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1e                                0.05%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Route legalization                    0.03%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1f                                0.00%  1272.03 sec  1272.03 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1g                                1.45%  1272.03 sec  1272.04 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          1.44%  1272.03 sec  1272.04 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1h                                0.04%  1272.04 sec  1272.04 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          0.04%  1272.04 sec  1272.04 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Net group 4                               5.77%  1272.04 sec  1272.08 sec  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)       | | +-Generate topology                       2.74%  1272.04 sec  1272.06 sec  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1a                                0.42%  1272.06 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern routing (1T)                  0.11%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1b                                0.25%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Monotonic routing (1T)                0.11%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1c                                0.00%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1d                                0.00%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1e                                0.05%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Route legalization                    0.03%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1f                                0.00%  1272.07 sec  1272.07 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1g                                1.45%  1272.07 sec  1272.08 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          1.44%  1272.07 sec  1272.08 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1h                                0.04%  1272.08 sec  1272.08 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          0.04%  1272.08 sec  1272.08 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Net group 5                               5.60%  1272.08 sec  1272.12 sec  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)       | | +-Generate topology                       0.00%  1272.08 sec  1272.08 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1a                                0.24%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern routing (1T)                  0.07%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Add via demand to 2D                  0.05%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1b                                0.20%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Monotonic routing (1T)                0.07%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1c                                0.14%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Two level Routing                     0.14%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1272.09 sec  1272.09 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1d                                1.35%  1272.09 sec  1272.10 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | | +-Detoured routing (1T)                 1.34%  1272.09 sec  1272.10 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1e                                0.03%  1272.10 sec  1272.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Route legalization                    0.01%  1272.10 sec  1272.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1272.10 sec  1272.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1f                                0.20%  1272.10 sec  1272.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Congestion clean                      0.20%  1272.10 sec  1272.10 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1g                                0.22%  1272.10 sec  1272.11 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          0.21%  1272.10 sec  1272.11 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Phase 1h                                0.19%  1272.11 sec  1272.11 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | | +-Post Routing                          0.18%  1272.11 sec  1272.11 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Layer assignment (1T)                   1.41%  1272.11 sec  1272.12 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       +-Export 3D cong map                          1.19%  1272.14 sec  1272.14 sec  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)       | +-Export 2D cong map                        0.13%  1272.14 sec  1272.14 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       +-Extract Global 3D Wires                     0.02%  1272.14 sec  1272.15 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       +-Track Assignment (1T)                       4.94%  1272.15 sec  1272.18 sec  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)       | +-Initialization                            0.00%  1272.15 sec  1272.15 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Track Assignment Kernel                   4.91%  1272.15 sec  1272.18 sec  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)       | +-Free Memory                               0.00%  1272.18 sec  1272.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       +-Export                                     26.22%  1272.18 sec  1272.37 sec  0.19 sec  0.19 sec 
[08/01 11:45:59    655s] (I)       | +-Export DB wires                           0.70%  1272.18 sec  1272.19 sec  0.01 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Export all nets                         0.54%  1272.18 sec  1272.18 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | | +-Set wire vias                           0.12%  1272.18 sec  1272.19 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       | +-Report wirelength                        12.09%  1272.19 sec  1272.27 sec  0.09 sec  0.09 sec 
[08/01 11:45:59    655s] (I)       | +-Update net boxes                         13.41%  1272.27 sec  1272.37 sec  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)       | +-Update timing                             0.00%  1272.37 sec  1272.37 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)       +-Postprocess design                          0.03%  1272.37 sec  1272.37 sec  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)      ======================= Summary by functions ========================
[08/01 11:45:59    655s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 11:45:59    655s] (I)      ---------------------------------------------------------------------
[08/01 11:45:59    655s] (I)        0  Early Global Route kernel           100.00%  0.72 sec  0.70 sec 
[08/01 11:45:59    655s] (I)        1  Global Routing                       37.53%  0.27 sec  0.26 sec 
[08/01 11:45:59    655s] (I)        1  Import and model                     29.31%  0.21 sec  0.20 sec 
[08/01 11:45:59    655s] (I)        1  Export                               26.22%  0.19 sec  0.19 sec 
[08/01 11:45:59    655s] (I)        1  Track Assignment (1T)                 4.94%  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)        1  Export 3D cong map                    1.19%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Create route DB                      14.12%  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)        2  Create place DB                      13.65%  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)        2  Update net boxes                     13.41%  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)        2  Report wirelength                    12.09%  0.09 sec  0.09 sec 
[08/01 11:45:59    655s] (I)        2  Net group 1                          11.01%  0.08 sec  0.08 sec 
[08/01 11:45:59    655s] (I)        2  Net group 2                           7.22%  0.05 sec  0.05 sec 
[08/01 11:45:59    655s] (I)        2  Net group 4                           5.77%  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)        2  Net group 3                           5.73%  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)        2  Net group 5                           5.60%  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)        2  Track Assignment Kernel               4.91%  0.04 sec  0.04 sec 
[08/01 11:45:59    655s] (I)        2  Create route kernel                   0.94%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        2  Export DB wires                       0.70%  0.01 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Export 2D cong map                    0.13%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        3  Import route data (1T)               14.01%  0.10 sec  0.09 sec 
[08/01 11:45:59    655s] (I)        3  Import place data                    13.64%  0.10 sec  0.10 sec 
[08/01 11:45:59    655s] (I)        3  Generate topology                    12.57%  0.09 sec  0.09 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1g                              7.16%  0.05 sec  0.05 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1d                              3.48%  0.03 sec  0.02 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1a                              2.12%  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)        3  Layer assignment (1T)                 1.94%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1b                              1.35%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1f                              0.91%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1h                              0.83%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        3  Export all nets                       0.54%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1c                              0.33%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        3  Phase 1e                              0.27%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Read nets                            10.74%  0.08 sec  0.08 sec 
[08/01 11:45:59    655s] (I)        4  Post Routing                          7.90%  0.06 sec  0.06 sec 
[08/01 11:45:59    655s] (I)        4  Model blockage capacity               4.60%  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)        4  Read prerouted                        3.84%  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)        4  Detoured routing (1T)                 3.46%  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)        4  Read instances and placement          2.97%  0.02 sec  0.02 sec 
[08/01 11:45:59    655s] (I)        4  Read blockages ( Layer 2-10 )         2.23%  0.02 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        4  Congestion clean                      0.89%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        4  Pattern Routing Avoiding Blockages    0.62%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Monotonic routing (1T)                0.61%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Read unlegalized nets                 0.59%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Pattern routing (1T)                  0.57%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Two level Routing                     0.31%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Move terms for access (1T)            0.13%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Initialize 3D capacity                4.20%  0.03 sec  0.03 sec 
[08/01 11:45:59    655s] (I)        5  Read PG blockages                     1.15%  0.01 sec  0.01 sec 
[08/01 11:45:59    655s] (I)        5  Read instance blockages               0.55%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Legalize Blockage Violations          0.13%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 11:45:59    655s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:45:59    655s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:45:59    655s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:45:59    655s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:45:59    655s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[08/01 11:45:59    655s]     Routing using eGR in eGR->NR Step done.
[08/01 11:45:59    655s]     Routing using NR in eGR->NR Step...
[08/01 11:45:59    655s] 
[08/01 11:45:59    655s] CCOPT: Preparing to route 70 clock nets with NanoRoute.
[08/01 11:45:59    655s]   All net are default rule.
[08/01 11:45:59    655s]   Preferred NanoRoute mode settings: Current
[08/01 11:45:59    655s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 11:45:59    655s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 11:45:59    655s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 11:45:59    655s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 11:45:59    655s]       Clock detailed routing...
[08/01 11:45:59    655s]         NanoRoute...
[08/01 11:45:59    655s] 
[08/01 11:45:59    655s] route_global_detail
[08/01 11:45:59    655s] 
[08/01 11:45:59    655s] #Start route_global_detail on Fri Aug  1 11:45:59 2025
[08/01 11:45:59    655s] #
[08/01 11:45:59    655s] ### Time Record (route_global_detail) is installed.
[08/01 11:45:59    655s] ### Time Record (Pre Callback) is installed.
[08/01 11:45:59    655s] ### Time Record (Pre Callback) is uninstalled.
[08/01 11:45:59    655s] ### Time Record (DB Import) is installed.
[08/01 11:45:59    655s] ### Time Record (Timing Data Generation) is installed.
[08/01 11:45:59    655s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 11:45:59    655s] ### Net info: total nets: 57654
[08/01 11:45:59    655s] ### Net info: dirty nets: 0
[08/01 11:45:59    655s] ### Net info: marked as disconnected nets: 0
[08/01 11:45:59    655s] #num needed restored net=0
[08/01 11:45:59    655s] #need_extraction net=0 (total=57654)
[08/01 11:45:59    655s] ### Net info: fully routed nets: 70
[08/01 11:45:59    655s] ### Net info: trivial (< 2 pins) nets: 254
[08/01 11:45:59    655s] ### Net info: unrouted nets: 57330
[08/01 11:45:59    655s] ### Net info: re-extraction nets: 0
[08/01 11:45:59    655s] ### Net info: selected nets: 70
[08/01 11:45:59    655s] ### Net info: ignored nets: 0
[08/01 11:45:59    655s] ### Net info: skip routing nets: 0
[08/01 11:45:59    655s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[08/01 11:45:59    655s] ### import design signature (3): route=1686347666 fixed_route=894003636 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=438048793 dirty_area=0 del_dirty_area=0 cell=1510731927 placement=413325098 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[08/01 11:45:59    655s] ### Time Record (DB Import) is uninstalled.
[08/01 11:45:59    655s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 11:45:59    655s] #
[08/01 11:45:59    655s] #Wire/Via statistics before line assignment ...
[08/01 11:45:59    655s] #Total number of nets with non-default rule or having extra spacing = 70
[08/01 11:45:59    655s] #Total wire length = 21358 um.
[08/01 11:45:59    655s] #Total half perimeter of net bounding box = 7673 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal1 = 0 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal2 = 3670 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal3 = 8935 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal4 = 7775 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal5 = 942 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal6 = 35 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal7 = 0 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal8 = 0 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal9 = 0 um.
[08/01 11:45:59    655s] #Total wire length on LAYER metal10 = 0 um.
[08/01 11:45:59    655s] #Total number of vias = 16487
[08/01 11:45:59    655s] #Up-Via Summary (total 16487):
[08/01 11:45:59    655s] #           
[08/01 11:45:59    655s] #-----------------------
[08/01 11:45:59    655s] # metal1           5713
[08/01 11:45:59    655s] # metal2           6337
[08/01 11:45:59    655s] # metal3           4156
[08/01 11:45:59    655s] # metal4            267
[08/01 11:45:59    655s] # metal5             14
[08/01 11:45:59    655s] #-----------------------
[08/01 11:45:59    655s] #                 16487 
[08/01 11:45:59    655s] #
[08/01 11:45:59    656s] ### Time Record (Data Preparation) is installed.
[08/01 11:45:59    656s] #Start routing data preparation on Fri Aug  1 11:45:59 2025
[08/01 11:45:59    656s] #
[08/01 11:45:59    656s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:45:59    656s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:45:59    656s] #Voltage range [0.000 - 1.250] has 57652 nets.
[08/01 11:45:59    656s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:45:59    656s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:45:59    656s] #Build and mark too close pins for the same net.
[08/01 11:45:59    656s] ### Time Record (Cell Pin Access) is installed.
[08/01 11:45:59    656s] #Initial pin access analysis.
[08/01 11:46:00    656s] #Detail pin access analysis.
[08/01 11:46:00    656s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 11:46:00    656s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 11:46:00    656s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 11:46:00    656s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 11:46:00    656s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 11:46:00    656s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 11:46:00    656s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 11:46:00    656s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 11:46:00    656s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 11:46:00    656s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 11:46:00    656s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 11:46:00    656s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 11:46:00    656s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 11:46:00    656s] #pin_access_rlayer=2(metal2)
[08/01 11:46:00    656s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 11:46:00    656s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 11:46:00    656s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2411.67 (MB), peak = 2908.85 (MB)
[08/01 11:46:00    656s] #Regenerating Ggrids automatically.
[08/01 11:46:00    656s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 11:46:00    656s] #Using automatically generated G-grids.
[08/01 11:46:00    656s] #Done routing data preparation.
[08/01 11:46:00    656s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2416.08 (MB)[08/01 11:46:00    656s] ### Time Record (Data Preparation) is uninstalled.
, peak = 2908.85 (MB)
[08/01 11:46:00    656s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:46:00    656s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:46:00    656s] #Voltage range [0.000 - 1.250] has 57652 nets.
[08/01 11:46:00    656s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:46:00    656s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:46:00    656s] 
[08/01 11:46:00    656s] Trim Metal Layers:
[08/01 11:46:00    656s] LayerId::1 widthSet size::1
[08/01 11:46:00    656s] LayerId::2 widthSet size::1
[08/01 11:46:00    656s] LayerId::3 widthSet size::1
[08/01 11:46:00    656s] LayerId::4 widthSet size::1
[08/01 11:46:00    656s] LayerId::5 widthSet size::1
[08/01 11:46:00    656s] LayerId::6 widthSet size::1
[08/01 11:46:00    656s] LayerId::7 widthSet size::1
[08/01 11:46:00    656s] LayerId::8 widthSet size::1
[08/01 11:46:00    656s] LayerId::9 widthSet size::1
[08/01 11:46:00    656s] LayerId::10 widthSet size::1
[08/01 11:46:00    656s] eee: pegSigSF::1.070000
[08/01 11:46:00    656s] Updating RC grid for preRoute extraction ...
[08/01 11:46:00    656s] Initializing multi-corner resistance tables ...
[08/01 11:46:00    656s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:46:00    656s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:46:00    656s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:46:00    656s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:46:00    656s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:00    656s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.238806 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.863000 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.020437 shortMod=0.102184 fMod=0.005109 
[08/01 11:46:00    656s] ### Successfully loaded pre-route RC model
[08/01 11:46:00    656s] ### Time Record (Line Assignment) is installed.
[08/01 11:46:00    656s] #
[08/01 11:46:00    656s] #Distribution of nets:
[08/01 11:46:00    656s] #Largest net has 5576 pins
[08/01 11:46:00    656s] #  
[08/01 11:46:00    656s] # #pin range           #net       %
[08/01 11:46:00    656s] #------------------------------------
[08/01 11:46:00    656s] #          2           41210 ( 71.5%)
[08/01 11:46:00    656s] #          3            8237 ( 14.3%)
[08/01 11:46:00    656s] #          4            1122 (  1.9%)
[08/01 11:46:00    656s] #          5            1666 (  2.9%)
[08/01 11:46:00    656s] #          6              88 (  0.2%)
[08/01 11:46:00    656s] #          7             319 (  0.6%)
[08/01 11:46:00    656s] #          8            1245 (  2.2%)
[08/01 11:46:00    656s] #          9             396 (  0.7%)
[08/01 11:46:00    656s] #  10  -  19            2856 (  5.0%)
[08/01 11:46:00    656s] #  20  -  29              73 (  0.1%)
[08/01 11:46:00    656s] #  30  -  39              30 (  0.1%)
[08/01 11:46:00    656s] #  40  -  49              48 (  0.1%)
[08/01 11:46:00    656s] #  50  -  59              26 (  0.0%)
[08/01 11:46:00    656s] #  60  -  69              16 (  0.0%)
[08/01 11:46:00    656s] #  70  -  79               3 (  0.0%)
[08/01 11:46:00    656s] #  90  -  99               8 (  0.0%)
[08/01 11:46:00    656s] #  100 - 199              56 (  0.1%)
[08/01 11:46:00    656s] #     >=2000               1 (  0.0%)
[08/01 11:46:00    656s] #
[08/01 11:46:00    656s] #Total: 57654 nets, 57400 non-trivial nets
[08/01 11:46:00    656s] #                              #net       %
[08/01 11:46:00    656s] #-------------------------------------------
[08/01 11:46:00    656s] #  Fully global routed           70 ( 0.1%)
[08/01 11:46:00    656s] #  Clock                         70
[08/01 11:46:00    656s] #  Extra space                   70
[08/01 11:46:00    656s] #  Prefer layer range         57400
[08/01 11:46:00    656s] #
[08/01 11:46:00    656s] #Nets in 2 layer ranges:
[08/01 11:46:00    656s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[08/01 11:46:00    656s] #---------------------------------------------------------
[08/01 11:46:00    656s] #            -------           metal8*      57330 ( 99.9%)
[08/01 11:46:00    656s] #             metal3           metal4          70 (  0.1%)
[08/01 11:46:00    656s] #
[08/01 11:46:00    656s] #70 nets selected.
[08/01 11:46:00    656s] #
[08/01 11:46:01    657s] ### 
[08/01 11:46:01    657s] ### Net length summary before Line Assignment:
[08/01 11:46:01    657s] ### Layer     H-Len   V-Len         Total       #Up-Via
[08/01 11:46:01    657s] ### ---------------------------------------------------
[08/01 11:46:01    657s] ### metal1        0       0       0(  0%)    5713( 21%)
[08/01 11:46:01    657s] ### metal2        0    3218    3218( 15%)   17699( 64%)
[08/01 11:46:01    657s] ### metal3     9386       0    9386( 44%)    4156( 15%)
[08/01 11:46:01    657s] ### metal4        0    7775    7775( 36%)     267(  1%)
[08/01 11:46:01    657s] ### metal5      942       0     942(  4%)      14(  0%)
[08/01 11:46:01    657s] ### metal6        0      35      35(  0%)       0(  0%)
[08/01 11:46:01    657s] ### metal7        0       0       0(  0%)       0(  0%)
[08/01 11:46:01    657s] ### metal8        0       0       0(  0%)       0(  0%)
[08/01 11:46:01    657s] ### metal9        0       0       0(  0%)       0(  0%)
[08/01 11:46:01    657s] ### metal10       0       0       0(  0%)       0(  0%)
[08/01 11:46:01    657s] ### ---------------------------------------------------
[08/01 11:46:01    657s] ###           10328   11029   21357         27849      
[08/01 11:46:02    658s] ### 
[08/01 11:46:02    658s] ### Net length and overlap summary after Line Assignment:
[08/01 11:46:02    658s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[08/01 11:46:02    658s] ### ----------------------------------------------------------------------------
[08/01 11:46:02    658s] ### metal1        0       0       0(  0%)    5713( 35%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal2        0    3309    3309( 16%)    6899( 43%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal3     8893       0    8893( 43%)    3321( 21%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal4        0    7624    7624( 37%)     203(  1%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal5      850       0     850(  4%)       8(  0%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal6        0      26      26(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:46:02    658s] ### ----------------------------------------------------------------------------
[08/01 11:46:02    658s] ###            9743   10960   20703         16144          0           0        
[08/01 11:46:02    658s] #
[08/01 11:46:02    658s] #Line Assignment statistics:
[08/01 11:46:02    658s] #Cpu time = 00:00:01
[08/01 11:46:02    658s] #Elapsed time = 00:00:01
[08/01 11:46:02    658s] #Increased memory = 18.66 (MB)
[08/01 11:46:02    658s] #Total memory = 2529.78 (MB)
[08/01 11:46:02    658s] #Peak memory = 2908.85 (MB)
[08/01 11:46:02    658s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.5 GB, peak:2.8 GB
[08/01 11:46:02    658s] ### Time Record (Line Assignment) is uninstalled.
[08/01 11:46:02    658s] #
[08/01 11:46:02    658s] #Wire/Via statistics after line assignment ...
[08/01 11:46:02    658s] #Total number of nets with non-default rule or having extra spacing = 70
[08/01 11:46:02    658s] #Total wire length = 20704 um.
[08/01 11:46:02    658s] #Total half perimeter of net bounding box = 7673 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal1 = 0 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal2 = 3309 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal3 = 8894 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal4 = 7625 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal5 = 850 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal6 = 26 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal7 = 0 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal8 = 0 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal9 = 0 um.
[08/01 11:46:02    658s] #Total wire length on LAYER metal10 = 0 um.
[08/01 11:46:02    658s] #Total number of vias = 16144
[08/01 11:46:02    658s] #Up-Via Summary (total 16144):
[08/01 11:46:02    658s] #           
[08/01 11:46:02    658s] #-----------------------
[08/01 11:46:02    658s] # metal1           5713
[08/01 11:46:02    658s] # metal2           6899
[08/01 11:46:02    658s] # metal3           3321
[08/01 11:46:02    658s] # metal4            203
[08/01 11:46:02    658s] # metal5              8
[08/01 11:46:02    658s] #-----------------------
[08/01 11:46:02    658s] #                 16144 
[08/01 11:46:02    658s] #
[08/01 11:46:02    658s] #Routing data preparation, pin analysis, line assignment statistics:
[08/01 11:46:02    658s] #Cpu time = 00:00:03
[08/01 11:46:02    658s] #Elapsed time = 00:00:03
[08/01 11:46:02    658s] #Increased memory = 51.38 (MB)
[08/01 11:46:02    658s] #Total memory = 2455.97 (MB)
[08/01 11:46:02    658s] #Peak memory = 2908.85 (MB)
[08/01 11:46:02    658s] #RTESIG:78da95934f4f032110c53dfb2926b48735b1958152e0e0c5c4ab9a46bd6ed62edd6c64c1
[08/01 11:46:02    658s] #       2caca6df5efc1393369bc5721bf8e5cdbc9761367fbedd0061b844b50854eb12e16ec338
[08/01 11:46:02    658s] #       95542e500b71c5b04c4f4f37e47c36bf7f786440a00aa16d5cd9f9da5c6faddfbe426cbb
[08/01 11:46:02    658s] #       d6353f3748a008b14ff5250cc1f4104c8ca9baf8159010fbc140f1e2bd1d25a4825d65c3
[08/01 11:46:02    658s] #       1f52ef5dd5b55ba8cdae1a6c3ca271b53ac4c77a720d8c42d1ba681ad38f329cd253daf2
[08/01 11:46:02    658s] #       2499f121940212fd9bb7bed983f529a08fb637d3f1e8633b19f71479d63e225707c36634
[08/01 11:46:02    658s] #       51f0d3707912aed62996c4a7208c1bbaf191d98ae7f24d7dd7a096827e1d2876d657711c
[08/01 11:46:02    658s] #       9469a5c8774ad3e1a34cb3a1985e94343f0279e71929a52990102b57577d3d6955e9a4e7
[08/01 11:46:02    658s] #       bc9b0c842153b940186a9aff0ba8f31bc31865ff81c41474f609b3075caa
[08/01 11:46:02    658s] #
[08/01 11:46:02    658s] #Skip comparing routing design signature in db-snapshot flow
[08/01 11:46:02    658s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:46:02    658s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:46:02    658s] #Voltage range [0.000 - 1.250] has 57652 nets.
[08/01 11:46:02    658s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:46:02    658s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:46:02    658s] ### Time Record (Detail Routing) is installed.
[08/01 11:46:02    658s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:46:02    658s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:46:02    658s] #Voltage range [0.000 - 1.250] has 57652 nets.
[08/01 11:46:02    658s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:46:02    658s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:46:02    658s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:46:02    658s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:46:02    658s] #Voltage range [0.000 - 1.250] has 57652 nets.
[08/01 11:46:02    658s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:46:02    658s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:46:02    658s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:46:02    658s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:46:02    658s] #Voltage range [0.000 - 1.250] has 57652 nets.
[08/01 11:46:02    658s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:46:02    658s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:46:02    658s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 11:46:02    658s] #
[08/01 11:46:02    658s] #Start Detail Routing..
[08/01 11:46:02    658s] #start initial detail routing ...
[08/01 11:46:02    658s] ### Design has 72 dirty nets
[08/01 11:46:16    672s] ### Gcell dirty-map stats: routing = 89.42%, drc-check-only = 4.89%
[08/01 11:46:16    672s] #   number of violations = 4
[08/01 11:46:16    672s] #
[08/01 11:46:16    672s] #    By Layer and Type :
[08/01 11:46:16    672s] #	         MetSpc    Short   Totals
[08/01 11:46:16    672s] #	metal1        1        3        4
[08/01 11:46:16    672s] #	Totals        1        3        4
[08/01 11:46:16    672s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2443.03 (MB), peak = 2908.85 (MB)
[08/01 11:46:16    672s] #start 1st optimization iteration ...
[08/01 11:46:16    672s] ### Gcell dirty-map stats: routing = 89.44%, drc-check-only = 4.86%
[08/01 11:46:16    672s] #   number of violations = 0
[08/01 11:46:16    672s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2444.02 (MB), peak = 2908.85 (MB)
[08/01 11:46:16    672s] #Complete Detail Routing.
[08/01 11:46:16    672s] #Total number of nets with non-default rule or having extra spacing = 70
[08/01 11:46:16    672s] #Total wire length = 21231 um.
[08/01 11:46:16    672s] #Total half perimeter of net bounding box = 7673 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal1 = 1 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal2 = 1425 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal3 = 9763 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal4 = 9168 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal5 = 849 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal6 = 25 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal7 = 0 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal8 = 0 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal9 = 0 um.
[08/01 11:46:16    672s] #Total wire length on LAYER metal10 = 0 um.
[08/01 11:46:16    672s] #Total number of vias = 16160
[08/01 11:46:16    672s] #Up-Via Summary (total 16160):
[08/01 11:46:16    672s] #           
[08/01 11:46:16    672s] #-----------------------
[08/01 11:46:16    672s] # metal1           5712
[08/01 11:46:16    672s] # metal2           5581
[08/01 11:46:16    672s] # metal3           4659
[08/01 11:46:16    672s] # metal4            201
[08/01 11:46:16    672s] # metal5              7
[08/01 11:46:16    672s] #-----------------------
[08/01 11:46:16    672s] #                 16160 
[08/01 11:46:16    672s] #
[08/01 11:46:16    672s] #Total number of DRC violations = 0
[08/01 11:46:16    672s] ### Time Record (Detail Routing) is uninstalled.
[08/01 11:46:16    672s] #Cpu time = 00:00:14
[08/01 11:46:16    672s] #Elapsed time = 00:00:14
[08/01 11:46:16    672s] #Increased memory = -11.96 (MB)
[08/01 11:46:16    672s] #Total memory = 2444.02 (MB)
[08/01 11:46:16    672s] #Peak memory = 2908.85 (MB)
[08/01 11:46:16    672s] #Skip updating routing design signature in db-snapshot flow
[08/01 11:46:16    672s] #route_detail Statistics:
[08/01 11:46:16    672s] #Cpu time = 00:00:14
[08/01 11:46:16    672s] #Elapsed time = 00:00:14
[08/01 11:46:16    672s] #Increased memory = -11.96 (MB)
[08/01 11:46:16    672s] #Total memory = 2444.02 (MB)
[08/01 11:46:16    672s] #Peak memory = 2908.85 (MB)
[08/01 11:46:16    672s] ### Time Record (DB Export) is installed.
[08/01 11:46:16    672s] ### export design design signature (10): route=2128854647 fixed_route=894003636 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1526988113 dirty_area=0 del_dirty_area=0 cell=1510731927 placement=413325098 pin_access=668447910 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 11:46:16    672s] ### Time Record (DB Export) is uninstalled.
[08/01 11:46:16    672s] ### Time Record (Post Callback) is installed.
[08/01 11:46:16    672s] ### Time Record (Post Callback) is uninstalled.
[08/01 11:46:16    672s] #
[08/01 11:46:16    672s] #route_global_detail statistics:
[08/01 11:46:16    672s] #Cpu time = 00:00:17
[08/01 11:46:16    672s] #Elapsed time = 00:00:17
[08/01 11:46:16    672s] #Increased memory = -0.93 (MB)
[08/01 11:46:16    672s] #Total memory = 2455.04 (MB)
[08/01 11:46:16    672s] #Peak memory = 2908.85 (MB)
[08/01 11:46:16    672s] #Number of warnings = 1
[08/01 11:46:16    672s] #Total number of warnings = 1
[08/01 11:46:16    672s] #Number of fails = 0
[08/01 11:46:16    672s] #Total number of fails = 0
[08/01 11:46:16    672s] #Complete route_global_detail on Fri Aug  1 11:46:16 2025
[08/01 11:46:16    672s] #
[08/01 11:46:16    672s] ### Time Record (route_global_detail) is uninstalled.
[08/01 11:46:16    672s] ### 
[08/01 11:46:16    672s] ###   Scalability Statistics
[08/01 11:46:16    672s] ### 
[08/01 11:46:16    672s] ### --------------------------------+----------------+----------------+----------------+
[08/01 11:46:16    672s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/01 11:46:16    672s] ### --------------------------------+----------------+----------------+----------------+
[08/01 11:46:16    672s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 11:46:16    672s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 11:46:16    672s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 11:46:16    672s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[08/01 11:46:16    672s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 11:46:16    672s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 11:46:16    672s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[08/01 11:46:16    672s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[08/01 11:46:16    672s] ###   Line Assignment               |        00:00:02|        00:00:02|             1.0|
[08/01 11:46:16    672s] ###   Entire Command                |        00:00:17|        00:00:17|             1.0|
[08/01 11:46:16    672s] ### --------------------------------+----------------+----------------+----------------+
[08/01 11:46:16    672s] ### 
[08/01 11:46:16    672s]         NanoRoute done. (took cpu=0:00:17.3 real=0:00:17.3)
[08/01 11:46:16    672s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:16    672s] UM:*                                                                   NanoRoute
[08/01 11:46:16    672s]       Clock detailed routing done.
[08/01 11:46:16    672s] Skipping check of guided vs. routed net lengths.
[08/01 11:46:16    672s] Set FIXED routing status on 70 net(s)
[08/01 11:46:16    672s] Set FIXED placed status on 69 instance(s)
[08/01 11:46:16    672s]       Route Remaining Unrouted Nets...
[08/01 11:46:16    672s] Running route_early_global to complete any remaining unrouted nets.
[08/01 11:46:16    672s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3250.3M, EPOCH TIME: 1754073976.617216
[08/01 11:46:16    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:16    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:16    672s] All LLGs are deleted
[08/01 11:46:16    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:16    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:16    672s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3250.3M, EPOCH TIME: 1754073976.617304
[08/01 11:46:16    672s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3250.3M, EPOCH TIME: 1754073976.617336
[08/01 11:46:16    672s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3248.3M, EPOCH TIME: 1754073976.617556
[08/01 11:46:16    672s] ### Creating LA Mngr. totSessionCpu=0:11:13 mem=3248.3M
[08/01 11:46:16    672s] ### Creating LA Mngr, finished. totSessionCpu=0:11:13 mem=3248.3M
[08/01 11:46:16    672s] (I)      ==================== Layers =====================
[08/01 11:46:16    672s] (I)      +-----+----+---------[08/01 11:46:16    672s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3248.34 MB )
+---------+--------+-------+
[08/01 11:46:16    672s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:46:16    672s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:46:16    672s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:46:16    672s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:46:16    672s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:46:16    672s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:46:16    672s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:46:16    672s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:46:16    672s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:46:16    672s] (I)      Started Import and model ( Curr Mem: 3248.34 MB )
[08/01 11:46:16    672s] (I)      Default pattern map key = top_default.
[08/01 11:46:16    672s] (I)      == Non-default Options ==
[08/01 11:46:16    672s] (I)      Maximum routing layer                              : 10
[08/01 11:46:16    672s] (I)      Number of threads                                  : 1
[08/01 11:46:16    672s] (I)      Method to set GCell size                           : row
[08/01 11:46:16    672s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:46:16    672s] (I)      Use row-based GCell size
[08/01 11:46:16    672s] (I)      Use row-based GCell align
[08/01 11:46:16    672s] (I)      layer 0 area = 0
[08/01 11:46:16    672s] (I)      layer 1 area = 0
[08/01 11:46:16    672s] (I)      layer 2 area = 0
[08/01 11:46:16    672s] (I)      layer 3 area = 0
[08/01 11:46:16    672s] (I)      layer 4 area = 0
[08/01 11:46:16    672s] (I)      layer 5 area = 0
[08/01 11:46:16    672s] (I)      layer 6 area = 0
[08/01 11:46:16    672s] (I)      layer 7 area = 0
[08/01 11:46:16    672s] (I)      layer 8 area = 0
[08/01 11:46:16    672s] (I)      layer 9 area = 0
[08/01 11:46:16    672s] (I)      GCell unit size   : 2800
[08/01 11:46:16    672s] (I)      GCell multiplier  : 1
[08/01 11:46:16    672s] (I)      GCell row height  : 2800
[08/01 11:46:16    672s] (I)      Actual row height : 2800
[08/01 11:46:16    672s] (I)      GCell align ref   : 20140 20160
[08/01 11:46:16    672s] [NR-eGR] Track table information for default rule: 
[08/01 11:46:16    672s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:46:16    672s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:46:16    672s] (I)      ============== Default via ===============
[08/01 11:46:16    672s] (I)      +---+------------------+-----------------+
[08/01 11:46:16    672s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:46:16    672s] (I)      +---+------------------+-----------------+
[08/01 11:46:16    672s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:46:16    672s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:46:16    672s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:46:16    672s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:46:16    672s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:46:16    672s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:46:16    672s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:46:16    672s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:46:16    672s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:46:16    672s] (I)      +---+------------------+-----------------+
[08/01 11:46:16    672s] [NR-eGR] Read 81886 PG shapes
[08/01 11:46:16    672s] [NR-eGR] Read 0 clock shapes
[08/01 11:46:16    672s] [NR-eGR] Read 0 other shapes
[08/01 11:46:16    672s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:46:16    672s] [NR-eGR] #Instance Blockages : 0
[08/01 11:46:16    672s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:46:16    672s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:46:16    672s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:46:16    672s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:46:16    672s] [NR-eGR] #Other Blockages    : 0
[08/01 11:46:16    672s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:46:16    672s] [NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 20600
[08/01 11:46:16    672s] [NR-eGR] Read 57400 nets ( ignored 70 )
[08/01 11:46:16    672s] (I)      early_global_route_priority property id does not exist.
[08/01 11:46:16    672s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20600  Num CS=0
[08/01 11:46:16    672s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10162
[08/01 11:46:16    672s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 9048
[08/01 11:46:16    672s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1295
[08/01 11:46:16    672s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 93
[08/01 11:46:16    672s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 2
[08/01 11:46:16    672s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:46:16    672s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:46:16    672s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:46:16    672s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:46:16    672s] (I)      Number of ignored nets                =     70
[08/01 11:46:16    672s] (I)      Number of connected nets              =      0
[08/01 11:46:16    672s] (I)      Number of fixed nets                  =     70.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:46:16    672s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:46:16    672s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:46:16    672s] (I)      Ndr track 0 does not exist
[08/01 11:46:16    672s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:46:16    672s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:46:16    672s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:46:16    672s] (I)      Site width          :   380  (dbu)
[08/01 11:46:16    672s] (I)      Row height          :  2800  (dbu)
[08/01 11:46:16    672s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:46:16    672s] (I)      GCell width         :  2800  (dbu)
[08/01 11:46:16    672s] (I)      GCell height        :  2800  (dbu)
[08/01 11:46:16    672s] (I)      Grid                :   281   281    10
[08/01 11:46:16    672s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:46:16    672s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:46:16    672s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:46:16    672s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:46:16    672s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:46:16    672s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:46:16    672s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:46:16    672s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:46:16    672s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:46:16    672s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:46:16    672s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:46:16    672s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:46:16    672s] (I)      --------------------------------------------------------
[08/01 11:46:16    672s] 
[08/01 11:46:16    672s] [NR-eGR] ============ Routing rule table ============
[08/01 11:46:16    672s] [NR-eGR] Rule id: 1  Nets: 57330
[08/01 11:46:16    672s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:46:16    672s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:46:16    672s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:46:16    672s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:46:16    672s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:46:16    672s] [NR-eGR] ========================================
[08/01 11:46:16    672s] [NR-eGR] 
[08/01 11:46:16    672s] (I)      =============== Blocked Tracks ===============
[08/01 11:46:16    672s] (I)      +-------+---------+----------+---------------+
[08/01 11:46:16    672s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:46:16    672s] (I)      +-------+---------+----------+---------------+
[08/01 11:46:16    672s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:46:16    672s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:46:16    672s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:46:16    672s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:46:16    672s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:46:16    672s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:46:16    672s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:46:16    672s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:46:16    672s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:46:16    672s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:46:16    672s] (I)      +-------+---------+----------+---------------+
[08/01 11:46:16    672s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3292.71 MB )
[08/01 11:46:16    672s] (I)      Reset routing kernel
[08/01 11:46:16    672s] (I)      Started Global Routing ( Curr Mem: 3292.71 MB )
[08/01 11:46:16    672s] (I)      totalPins=184677  totalGlobalPin=175184 (94.86%)
[08/01 11:46:16    673s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:46:16    673s] (I)      
[08/01 11:46:16    673s] (I)      ============  Phase 1a Route ============
[08/01 11:46:16    673s] [NR-eGR] Layer group 1: route 57330 net(s) in layer range [2, 10]
[08/01 11:46:16    673s] (I)      Usage: 367604 = (188820 H, 178784 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.503e+05um V)
[08/01 11:46:16    673s] (I)      
[08/01 11:46:16    673s] (I)      ============  Phase 1b Route ============
[08/01 11:46:16    673s] (I)      Usage: 367604 = (188820 H, 178784 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.503e+05um V)
[08/01 11:46:16    673s] (I)      Overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.146456e+05um
[08/01 11:46:16    673s] (I)      Congestion metric : 0.00%H 0.07%V, 0.07%HV
[08/01 11:46:16    673s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:46:16    673s] (I)      
[08/01 11:46:16    673s] (I)      ============  Phase 1c Route ============
[08/01 11:46:16    673s] (I)      Usage: 367604 = (188820 H, 178784 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.503e+05um V)
[08/01 11:46:16    673s] (I)      
[08/01 11:46:16    673s] (I)      ============  Phase 1d Route ============
[08/01 11:46:16    673s] (I)      Usage: 367604 = (188820 H, 178784 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.503e+05um V)
[08/01 11:46:16    673s] (I)      
[08/01 11:46:16    673s] (I)      ============  Phase 1e Route ============
[08/01 11:46:16    673s] (I)      Usage: 367604 = (188820 H, 178784 V) = (14.65% H, 12.69% V) = (2.643e+05um H, 2.503e+05um V)
[08/01 11:46:16    673s] (I)      
[08/01 11:46:16    673s] (I)      ============  Phase 1l Route ============
[08/01 11:46:16    673s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.146456e+05um
[08/01 11:46:17    673s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:46:17    673s] (I)      Layer  2:     548601    171932       189           0      579747    ( 0.00%) 
[08/01 11:46:17    673s] (I)      Layer  3:     766621    210219         8           0      786800    ( 0.00%) 
[08/01 11:46:17    673s] (I)      Layer  4:     368097     98070        41           0      393400    ( 0.00%) 
[08/01 11:46:17    673s] (I)      Layer  5:     372635     37466         2           0      393400    ( 0.00%) 
[08/01 11:46:17    673s] (I)      Layer  6:     359227     35103         8           0      393400    ( 0.00%) 
[08/01 11:46:17    673s] (I)      Layer  7:     107890       570         4       11407      119727    ( 8.70%) 
[08/01 11:46:17    673s] (I)      Layer  8:      96318       937         0       29803      101330    (22.73%) 
[08/01 11:46:17    673s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:46:17    673s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:46:17    673s] (I)      Total:       2706173    554297       252       99811     2843611    ( 3.39%) 
[08/01 11:46:17    673s] (I)      
[08/01 11:46:17    673s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:46:17    673s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:46:17    673s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:46:17    673s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 11:46:17    673s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:46:17    673s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:46:17    673s] [NR-eGR]  metal2 ( 2)       161( 0.20%)         1( 0.00%)   ( 0.21%) 
[08/01 11:46:17    673s] [NR-eGR]  metal3 ( 3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:46:17    673s] [NR-eGR]  metal4 ( 4)        37( 0.05%)         0( 0.00%)   ( 0.05%) 
[08/01 11:46:17    673s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:46:17    673s] [NR-eGR]  metal6 ( 6)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:46:17    673s] [NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:46:17    673s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:46:17    673s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:46:17    673s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:46:17    673s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:46:17    673s] [NR-eGR]        Total       219( 0.04%)         1( 0.00%)   ( 0.04%) 
[08/01 11:46:17    673s] [NR-eGR] 
[08/01 11:46:17    673s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3304.71 MB )
[08/01 11:46:17    673s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:46:17    673s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:46:17    673s] (I)      ============= Track Assignment ============
[08/01 11:46:17    673s] (I)      Started Track Assignment (1T) ( Curr Mem: 3304.71 MB )
[08/01 11:46:17    673s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:46:17    673s] (I)      Run Multi-thread track assignment
[08/01 11:46:17    673s] (I)      Finished Track Assignment (1T) ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 3304.71 MB )
[08/01 11:46:17    673s] (I)      Started Export ( Curr Mem: 3304.71 MB )
[08/01 11:46:17    673s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:46:17    673s] [NR-eGR] -------------------------------------
[08/01 11:46:17    673s] [NR-eGR]  metal1   (1H)             1  190389 
[08/01 11:46:17    673s] [NR-eGR]  metal2   (2V)        135632  232461 
[08/01 11:46:17    673s] [NR-eGR]  metal3   (3H)        239554   77500 
[08/01 11:46:17    673s] [NR-eGR]  metal4   (4V)        107709   11972 
[08/01 11:46:17    673s] [NR-eGR]  metal5   (5H)         46275    9605 
[08/01 11:46:17    673s] [NR-eGR]  metal6   (6V)         49301     255 
[08/01 11:46:17    673s] [NR-eGR]  metal7   (7H)           735     137 
[08/01 11:46:17    673s] [NR-eGR]  metal8   (8V)          1320       0 
[08/01 11:46:17    673s] [NR-eGR]  metal9   (9H)             0       0 
[08/01 11:46:17    673s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:46:17    673s] [NR-eGR] -------------------------------------
[08/01 11:46:17    673s] [NR-eGR]           Total       580528  522319 
[08/01 11:46:17    673s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:46:17    673s] [NR-eGR] Total half perimeter of net bounding box: 534649um
[08/01 11:46:17    673s] [NR-eGR] Total length: 580528um, number of vias: 522319
[08/01 11:46:17    673s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:46:17    673s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:46:17    673s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:46:17    673s] (I)      Finished Export ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 3304.71 MB )
[08/01 11:46:17    673s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.18 sec, Real: 1.20 sec, Curr Mem: 3304.71 MB )
[08/01 11:46:17    673s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:46:17    673s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 11:46:17    673s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:46:17    673s] (I)       Early Global Route kernel              100.00%  1289.90 sec  1291.10 sec  1.20 sec  1.18 sec 
[08/01 11:46:17    673s] (I)       +-Import and model                      13.93%  1289.90 sec  1290.07 sec  0.17 sec  0.16 sec 
[08/01 11:46:17    673s] (I)       | +-Create place DB                      7.01%  1289.90 sec  1289.98 sec  0.08 sec  0.08 sec 
[08/01 11:46:17    673s] (I)       | | +-Import place data                  7.01%  1289.90 sec  1289.98 sec  0.08 sec  0.08 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read instances and placement     1.59%  1289.90 sec  1289.92 sec  0.02 sec  0.02 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read nets                        5.41%  1289.92 sec  1289.98 sec  0.07 sec  0.06 sec 
[08/01 11:46:17    673s] (I)       | +-Create route DB                      5.89%  1289.98 sec  1290.05 sec  0.07 sec  0.06 sec 
[08/01 11:46:17    673s] (I)       | | +-Import route data (1T)             5.87%  1289.98 sec  1290.05 sec  0.07 sec  0.06 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.03%  1290.00 sec  1290.01 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read routing blockages         0.00%  1290.00 sec  1290.00 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read instance blockages        0.32%  1290.00 sec  1290.00 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read PG blockages              0.48%  1290.00 sec  1290.01 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read clock blockages           0.02%  1290.01 sec  1290.01 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read other blockages           0.02%  1290.01 sec  1290.01 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read halo blockages            0.02%  1290.01 sec  1290.01 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Read boundary cut boxes        0.00%  1290.01 sec  1290.01 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read blackboxes                  0.00%  1290.01 sec  1290.01 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read prerouted                   0.36%  1290.01 sec  1290.01 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read unlegalized nets            0.29%  1290.01 sec  1290.02 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | +-Read nets                        0.70%  1290.02 sec  1290.02 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    673s] (I)       | | | +-Set up via pillars               0.05%  1290.03 sec  1290.03 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | +-Initialize 3D grid graph         0.12%  1290.03 sec  1290.03 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | | | +-Model blockage capacity          1.60%  1290.03 sec  1290.05 sec  0.02 sec  0.02 sec 
[08/01 11:46:17    673s] (I)       | | | | +-Initialize 3D capacity         1.47%  1290.03 sec  1290.05 sec  0.02 sec  0.02 sec 
[08/01 11:46:17    673s] (I)       | +-Read aux data                        0.00%  1290.05 sec  1290.05 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | +-Others data preparation              0.15%  1290.05 sec  1290.06 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    673s] (I)       | +-Create route kernel                  0.63%  1290.06 sec  1290.06 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)       +-Global Routing                        26.60%  1290.07 sec  1290.39 sec  0.32 sec  0.31 sec 
[08/01 11:46:17    674s] (I)       | +-Initialization                       1.11%  1290.07 sec  1290.08 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)       | +-Net group 1                         23.23%  1290.08 sec  1290.36 sec  0.28 sec  0.28 sec 
[08/01 11:46:17    674s] (I)       | | +-Generate topology                  2.48%  1290.08 sec  1290.11 sec  0.03 sec  0.03 sec 
[08/01 11:46:17    674s] (I)       | | +-Phase 1a                           6.17%  1290.12 sec  1290.19 sec  0.07 sec  0.07 sec 
[08/01 11:46:17    674s] (I)       | | | +-Pattern routing (1T)             4.95%  1290.12 sec  1290.18 sec  0.06 sec  0.06 sec 
[08/01 11:46:17    674s] (I)       | | | +-Add via demand to 2D             1.15%  1290.18 sec  1290.19 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)       | | +-Phase 1b                           0.04%  1290.19 sec  1290.19 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       | | +-Phase 1c                           0.00%  1290.19 sec  1290.19 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       | | +-Phase 1d                           0.00%  1290.19 sec  1290.19 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       | | +-Phase 1e                           0.01%  1290.19 sec  1290.19 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       | | | +-Route legalization               0.00%  1290.19 sec  1290.19 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       | | +-Phase 1l                          13.96%  1290.19 sec  1290.36 sec  0.17 sec  0.17 sec 
[08/01 11:46:17    674s] (I)       | | | +-Layer assignment (1T)           13.69%  1290.19 sec  1290.36 sec  0.16 sec  0.16 sec 
[08/01 11:46:17    674s] (I)       | +-Clean cong LA                        0.00%  1290.36 sec  1290.36 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       +-Export 3D cong map                     0.93%  1290.39 sec  1290.40 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)       | +-Export 2D cong map                   0.09%  1290.40 sec  1290.40 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       +-Extract Global 3D Wires                0.57%  1290.40 sec  1290.41 sec  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)       +-Track Assignment (1T)                 28.45%  1290.41 sec  1290.75 sec  0.34 sec  0.34 sec 
[08/01 11:46:17    674s] (I)       | +-Initialization                       0.18%  1290.41 sec  1290.41 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       | +-Track Assignment Kernel             27.50%  1290.41 sec  1290.74 sec  0.33 sec  0.33 sec 
[08/01 11:46:17    674s] (I)       | +-Free Memory                          0.01%  1290.75 sec  1290.75 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       +-Export                                28.46%  1290.75 sec  1291.09 sec  0.34 sec  0.34 sec 
[08/01 11:46:17    674s] (I)       | +-Export DB wires                     15.67%  1290.75 sec  1290.94 sec  0.19 sec  0.19 sec 
[08/01 11:46:17    674s] (I)       | | +-Export all nets                   10.37%  1290.76 sec  1290.88 sec  0.12 sec  0.12 sec 
[08/01 11:46:17    674s] (I)       | | +-Set wire vias                      4.58%  1290.88 sec  1290.94 sec  0.06 sec  0.05 sec 
[08/01 11:46:17    674s] (I)       | +-Report wirelength                    6.05%  1290.94 sec  1291.01 sec  0.07 sec  0.07 sec 
[08/01 11:46:17    674s] (I)       | +-Update net boxes                     6.72%  1291.01 sec  1291.09 sec  0.08 sec  0.08 sec 
[08/01 11:46:17    674s] (I)       | +-Update timing                        0.00%  1291.09 sec  1291.09 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)       +-Postprocess design                     0.01%  1291.09 sec  1291.09 sec  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)      ===================== Summary by functions =====================
[08/01 11:46:17    674s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:46:17    674s] (I)      ----------------------------------------------------------------
[08/01 11:46:17    674s] (I)        0  Early Global Route kernel      100.00%  1.20 sec  1.18 sec 
[08/01 11:46:17    674s] (I)        1  Export                          28.46%  0.34 sec  0.34 sec 
[08/01 11:46:17    674s] (I)        1  Track Assignment (1T)           28.45%  0.34 sec  0.34 sec 
[08/01 11:46:17    674s] (I)        1  Global Routing                  26.60%  0.32 sec  0.31 sec 
[08/01 11:46:17    674s] (I)        1  Import and model                13.93%  0.17 sec  0.16 sec 
[08/01 11:46:17    674s] (I)        1  Export 3D cong map               0.93%  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)        1  Extract Global 3D Wires          0.57%  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        2  Track Assignment Kernel         27.50%  0.33 sec  0.33 sec 
[08/01 11:46:17    674s] (I)        2  Net group 1                     23.23%  0.28 sec  0.28 sec 
[08/01 11:46:17    674s] (I)        2  Export DB wires                 15.67%  0.19 sec  0.19 sec 
[08/01 11:46:17    674s] (I)        2  Create place DB                  7.01%  0.08 sec  0.08 sec 
[08/01 11:46:17    674s] (I)        2  Update net boxes                 6.72%  0.08 sec  0.08 sec 
[08/01 11:46:17    674s] (I)        2  Report wirelength                6.05%  0.07 sec  0.07 sec 
[08/01 11:46:17    674s] (I)        2  Create route DB                  5.89%  0.07 sec  0.06 sec 
[08/01 11:46:17    674s] (I)        2  Initialization                   1.28%  0.02 sec  0.02 sec 
[08/01 11:46:17    674s] (I)        2  Create route kernel              0.63%  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        3  Phase 1l                        13.96%  0.17 sec  0.17 sec 
[08/01 11:46:17    674s] (I)        3  Export all nets                 10.37%  0.12 sec  0.12 sec 
[08/01 11:46:17    674s] (I)        3  Import place data                7.01%  0.08 sec  0.08 sec 
[08/01 11:46:17    674s] (I)        3  Phase 1a                         6.17%  0.07 sec  0.07 sec 
[08/01 11:46:17    674s] (I)        3  Import route data (1T)           5.87%  0.07 sec  0.06 sec 
[08/01 11:46:17    674s] (I)        3  Set wire vias                    4.58%  0.06 sec  0.05 sec 
[08/01 11:46:17    674s] (I)        3  Generate topology                2.48%  0.03 sec  0.03 sec 
[08/01 11:46:17    674s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        4  Layer assignment (1T)           13.69%  0.16 sec  0.16 sec 
[08/01 11:46:17    674s] (I)        4  Read nets                        6.11%  0.07 sec  0.07 sec 
[08/01 11:46:17    674s] (I)        4  Pattern routing (1T)             4.95%  0.06 sec  0.06 sec 
[08/01 11:46:17    674s] (I)        4  Model blockage capacity          1.60%  0.02 sec  0.02 sec 
[08/01 11:46:17    674s] (I)        4  Read instances and placement     1.59%  0.02 sec  0.02 sec 
[08/01 11:46:17    674s] (I)        4  Add via demand to 2D             1.15%  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)        4  Read blockages ( Layer 2-10 )    1.03%  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)        4  Read prerouted                   0.36%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        4  Read unlegalized nets            0.29%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        5  Initialize 3D capacity           1.47%  0.02 sec  0.02 sec 
[08/01 11:46:17    674s] (I)        5  Read PG blockages                0.48%  0.01 sec  0.01 sec 
[08/01 11:46:17    674s] (I)        5  Read instance blockages          0.32%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:46:17    674s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/01 11:46:17    674s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:17    674s] UM:*                                                                   Route Remaining Unrouted Nets
[08/01 11:46:17    674s]     Routing using NR in eGR->NR Step done.
[08/01 11:46:17    674s] Net route status summary:
[08/01 11:46:17    674s]   Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:46:17    674s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:46:17    674s] 
[08/01 11:46:17    674s] CCOPT: Done with clock implementation routing.
[08/01 11:46:17    674s] 
[08/01 11:46:17    674s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.6 real=0:00:19.7)
[08/01 11:46:17    674s]   Clock implementation routing done.
[08/01 11:46:17    674s]   Leaving CCOpt scope - extractRC...
[08/01 11:46:17    674s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 11:46:17    674s] Extraction called for design 'top' of instances=47033 and nets=57654 using extraction engine 'pre_route' .
[08/01 11:46:17    674s] pre_route RC Extraction called for design top.
[08/01 11:46:17    674s] RC Extraction called in multi-corner(1) mode.
[08/01 11:46:17    674s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:46:17    674s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:46:17    674s] RCMode: PreRoute
[08/01 11:46:17    674s]       RC Corner Indexes            0   
[08/01 11:46:17    674s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:46:17    674s] Resistance Scaling Factor    : 1.00000 
[08/01 11:46:17    674s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:46:17    674s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:46:17    674s] Shrink Factor                : 1.00000
[08/01 11:46:17    674s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:46:17    674s] 
[08/01 11:46:17    674s] Trim Metal Layers:
[08/01 11:46:17    674s] LayerId::1 widthSet size::1
[08/01 11:46:17    674s] LayerId::2 widthSet size::1
[08/01 11:46:17    674s] LayerId::3 widthSet size::1
[08/01 11:46:17    674s] LayerId::4 widthSet size::1
[08/01 11:46:17    674s] LayerId::5 widthSet size::1
[08/01 11:46:17    674s] LayerId::6 widthSet size::1
[08/01 11:46:17    674s] LayerId::7 widthSet size::1
[08/01 11:46:17    674s] LayerId::8 widthSet size::1
[08/01 11:46:17    674s] LayerId::9 widthSet size::1
[08/01 11:46:17    674s] LayerId::10 widthSet size::1
[08/01 11:46:17    674s] eee: pegSigSF::1.070000
[08/01 11:46:17    674s] Updating RC grid for preRoute extraction ...
[08/01 11:46:17    674s] Initializing multi-corner resistance tables ...
[08/01 11:46:17    674s] eee: l::1 avDens::0.093333 usedTrk::7317.275001 availTrk::78400.000000 sigTrk::7317.275001
[08/01 11:46:17    674s] eee: l::2 avDens::0.168564 usedTrk::9687.966778 availTrk::57473.684211 sigTrk::9687.966778
[08/01 11:46:17    674s] eee: l::3 avDens::0.219372 usedTrk::17111.019282 availTrk::78000.000000 sigTrk::17111.019282
[08/01 11:46:17    674s] eee: l::4 avDens::0.197269 usedTrk::7693.479646 availTrk::39000.000000 sigTrk::7693.479646
[08/01 11:46:17    674s] eee: l::5 avDens::0.088855 usedTrk::3305.390348 availTrk::37200.000000 sigTrk::3305.390348
[08/01 11:46:17    674s] eee: l::6 avDens::0.097280 usedTrk::3521.521776 availTrk::36200.000000 sigTrk::3521.521776
[08/01 11:46:17    674s] eee: l::7 avDens::0.019821 usedTrk::52.524643 availTrk::2650.000000 sigTrk::52.524643
[08/01 11:46:17    674s] eee: l::8 avDens::0.044197 usedTrk::94.287500 availTrk::2133.333333 sigTrk::94.287500
[08/01 11:46:17    674s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:46:17    674s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:46:18    674s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:18    674s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248774 uaWl=0.988715 uaWlH=0.338229 aWlH=0.010958 lMod=0 pMax=0.862500 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.369932 siPrev=0 viaL=0.000000 crit=0.020455 shortMod=0.102273 fMod=0.005114 
[08/01 11:46:18    674s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3304.711M)
[08/01 11:46:18    674s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 11:46:18    674s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:46:18    674s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:46:18    674s] End AAE Lib Interpolated Model. (MEM=3304.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:46:18    674s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:18    674s]   Clock DAG stats after routing clock trees:
[08/01 11:46:18    674s]     cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:18    674s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:18    674s]     misc counts      : r=1, pp=0
[08/01 11:46:18    674s]     cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:18    674s]     cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:18    674s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:18    674s]     wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:18    674s]     wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:18    674s]     hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:18    674s]   Clock DAG net violations after routing clock trees: none
[08/01 11:46:18    674s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/01 11:46:18    674s]     Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    674s]     Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    674s]   Clock DAG library cell distribution after routing clock trees {count}:
[08/01 11:46:18    674s]      Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:18    674s]   Clock DAG hash after routing clock trees: 10247578830904598320 6302027493300704649
[08/01 11:46:18    674s]   CTS services accumulated run-time stats after routing clock trees:
[08/01 11:46:18    674s]     delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    674s]     legalizer: calls=7580, total_wall_time=0.141s, mean_wall_time=0.019ms
[08/01 11:46:18    674s]     steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    674s]   Primary reporting skew groups after routing clock trees:
[08/01 11:46:18    674s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:18    674s]         min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:18    674s]         max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:18    674s]   Skew group summary after routing clock trees:
[08/01 11:46:18    674s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:18    674s]   CCOpt::Phase::Routing done. (took cpu=0:00:20.1 real=0:00:20.2)
[08/01 11:46:18    674s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:18    674s] UM:*                                                                   CCOpt::Phase::Routing
[08/01 11:46:18    674s]   CCOpt::Phase::PostConditioning...
[08/01 11:46:18    674s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 11:46:18    674s] OPERPROF: Starting DPlace-Init at level 1, MEM:3352.4M, EPOCH TIME: 1754073978.442495
[08/01 11:46:18    674s] Processing tracks to init pin-track alignment.
[08/01 11:46:18    674s] z: 2, totalTracks: 1
[08/01 11:46:18    674s] z: 4, totalTracks: 1
[08/01 11:46:18    674s] z: 6, totalTracks: 1
[08/01 11:46:18    674s] z: 8, totalTracks: 1
[08/01 11:46:18    674s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:18    674s] All LLGs are deleted
[08/01 11:46:18    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:18    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:18    674s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3352.4M, EPOCH TIME: 1754073978.453667
[08/01 11:46:18    674s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3352.4M, EPOCH TIME: 1754073978.453728
[08/01 11:46:18    674s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3352.4M, EPOCH TIME: 1754073978.461561
[08/01 11:46:18    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:18    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:18    674s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3352.4M, EPOCH TIME: 1754073978.462294
[08/01 11:46:18    674s] Max number of tech site patterns supported in site array is 256.
[08/01 11:46:18    674s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:46:18    674s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3352.4M, EPOCH TIME: 1754073978.465726
[08/01 11:46:18    674s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:46:18    674s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:46:18    674s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.009, MEM:3352.4M, EPOCH TIME: 1754073978.474251
[08/01 11:46:18    674s] Fast DP-INIT is on for default
[08/01 11:46:18    674s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:46:18    674s] Atter site array init, number of instance map data is 0.
[08/01 11:46:18    674s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.019, MEM:3352.4M, EPOCH TIME: 1754073978.481554
[08/01 11:46:18    674s] 
[08/01 11:46:18    674s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:18    674s] OPERPROF:     Starting CMU at level 3, MEM:3352.4M, EPOCH TIME: 1754073978.489548
[08/01 11:46:18    674s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3352.4M, EPOCH TIME: 1754073978.490950
[08/01 11:46:18    674s] 
[08/01 11:46:18    674s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:46:18    674s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.032, MEM:3352.4M, EPOCH TIME: 1754073978.493230
[08/01 11:46:18    674s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3352.4M, EPOCH TIME: 1754073978.493266
[08/01 11:46:18    674s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3368.4M, EPOCH TIME: 1754073978.493736
[08/01 11:46:18    674s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3368.4MB).
[08/01 11:46:18    674s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.054, REAL:0.054, MEM:3368.4M, EPOCH TIME: 1754073978.496816
[08/01 11:46:18    674s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:18    674s]   Removing CTS place status from clock tree and sinks.
[08/01 11:46:18    674s]   Removed CTS place status from 69 clock cells (out of 71 ) and 0 clock sinks (out of 0 ).
[08/01 11:46:18    674s]   Legalizer reserving space for clock trees
[08/01 11:46:18    674s]   PostConditioning...
[08/01 11:46:18    674s]     PostConditioning active optimizations:
[08/01 11:46:18    674s]      - DRV fixing with initial upsizing, sizing and buffering
[08/01 11:46:18    674s]      - Skew fixing with sizing
[08/01 11:46:18    674s]     
[08/01 11:46:18    674s]     Currently running CTS, using active skew data
[08/01 11:46:18    674s]     Reset bufferability constraints...
[08/01 11:46:18    674s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/01 11:46:18    674s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:46:18    674s]     PostConditioning Upsizing To Fix DRVs...
[08/01 11:46:18    674s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 10247578830904598320 6302027493300704649
[08/01 11:46:18    674s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:46:18    674s]         delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    674s]         legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    674s]         steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    674s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:46:18    674s]       CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Statistics: Fix DRVs (initial upsizing):
[08/01 11:46:18    674s]       ========================================
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Cell changes by Net Type:
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       top                0            0           0            0                    0                0
[08/01 11:46:18    674s]       trunk              0            0           0            0                    0                0
[08/01 11:46:18    674s]       leaf               0            0           0            0                    0                0
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       Total              0            0           0            0                    0                0
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:46:18    674s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:46:18    674s]         cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:18    674s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:18    674s]         misc counts      : r=1, pp=0
[08/01 11:46:18    674s]         cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:18    674s]         cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:18    674s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:18    674s]         wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:18    674s]         wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:18    674s]         hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:18    674s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[08/01 11:46:18    674s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:46:18    674s]         Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    674s]         Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    674s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[08/01 11:46:18    674s]          Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:18    674s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 10247578830904598320 6302027493300704649
[08/01 11:46:18    674s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:46:18    674s]         delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    674s]         legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    674s]         steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    674s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:46:18    674s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
[08/01 11:46:18    674s]             min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:18    674s]             max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:18    674s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:46:18    674s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
[08/01 11:46:18    674s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:46:18    674s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:18    674s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:18    674s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[08/01 11:46:18    674s]     Recomputing CTS skew targets...
[08/01 11:46:18    674s]     Resolving skew group constraints...
[08/01 11:46:18    674s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 11:46:18    674s]     Resolving skew group constraints done.
[08/01 11:46:18    674s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:46:18    674s]     PostConditioning Fixing DRVs...
[08/01 11:46:18    674s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 10247578830904598320 6302027493300704649
[08/01 11:46:18    674s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[08/01 11:46:18    674s]         delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    674s]         legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    674s]         steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    674s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:46:18    674s]       CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Statistics: Fix DRVs (cell sizing):
[08/01 11:46:18    674s]       ===================================
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Cell changes by Net Type:
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       top                0            0           0            0                    0                0
[08/01 11:46:18    674s]       trunk              0            0           0            0                    0                0
[08/01 11:46:18    674s]       leaf               0            0           0            0                    0                0
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       Total              0            0           0            0                    0                0
[08/01 11:46:18    674s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:46:18    674s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:46:18    674s]       
[08/01 11:46:18    674s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[08/01 11:46:18    674s]         cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:18    674s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:18    674s]         misc counts      : r=1, pp=0
[08/01 11:46:18    674s]         cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:18    674s]         cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:18    674s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:18    674s]         wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:18    674s]         wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:18    674s]         hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:18    674s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[08/01 11:46:18    674s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[08/01 11:46:18    674s]         Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    674s]         Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    674s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[08/01 11:46:18    674s]          Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:18    674s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 10247578830904598320 6302027493300704649
[08/01 11:46:18    674s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[08/01 11:46:18    674s]         delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    674s]         legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    674s]         steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    674s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[08/01 11:46:18    674s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
[08/01 11:46:18    674s]             min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:18    674s]             max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:18    674s]       Skew group summary after 'PostConditioning Fixing DRVs':
[08/01 11:46:18    674s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
[08/01 11:46:18    674s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:46:18    674s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:46:18    675s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:18    675s] UM:*                                                                   PostConditioning Fixing DRVs
[08/01 11:46:18    675s]     Buffering to fix DRVs...
[08/01 11:46:18    675s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/01 11:46:18    675s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:46:18    675s]     Inserted 0 buffers and inverters.
[08/01 11:46:18    675s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[08/01 11:46:18    675s]     CCOpt-PostConditioning: nets considered: 70, nets tested: 70, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[08/01 11:46:18    675s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/01 11:46:18    675s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:18    675s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:18    675s]       misc counts      : r=1, pp=0
[08/01 11:46:18    675s]       cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:18    675s]       cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:18    675s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:18    675s]       wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:18    675s]       wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:18    675s]       hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:18    675s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[08/01 11:46:18    675s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/01 11:46:18    675s]       Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    675s]       Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    675s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[08/01 11:46:18    675s]        Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:18    675s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 10247578830904598320 6302027493300704649
[08/01 11:46:18    675s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[08/01 11:46:18    675s]       delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    675s]       legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    675s]       steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    675s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/01 11:46:18    675s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:18    675s]           min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:18    675s]           max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:18    675s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/01 11:46:18    675s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:18    675s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:18    675s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:18    675s] UM:*                                                                   Buffering to fix DRVs
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     Slew Diagnostics: After DRV fixing
[08/01 11:46:18    675s]     ==================================
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     Global Causes:
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     -----
[08/01 11:46:18    675s]     Cause
[08/01 11:46:18    675s]     -----
[08/01 11:46:18    675s]       (empty table)
[08/01 11:46:18    675s]     -----
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     Top 5 overslews:
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     ---------------------------------
[08/01 11:46:18    675s]     Overslew    Causes    Driving Pin
[08/01 11:46:18    675s]     ---------------------------------
[08/01 11:46:18    675s]       (empty table)
[08/01 11:46:18    675s]     ---------------------------------
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     -------------------
[08/01 11:46:18    675s]     Cause    Occurences
[08/01 11:46:18    675s]     -------------------
[08/01 11:46:18    675s]       (empty table)
[08/01 11:46:18    675s]     -------------------
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     Violation diagnostics counts from the 0 nodes that have violations:
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     -------------------
[08/01 11:46:18    675s]     Cause    Occurences
[08/01 11:46:18    675s]     -------------------
[08/01 11:46:18    675s]       (empty table)
[08/01 11:46:18    675s]     -------------------
[08/01 11:46:18    675s]     
[08/01 11:46:18    675s]     PostConditioning Fixing Skew by cell sizing...
[08/01 11:46:18    675s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 10247578830904598320 6302027493300704649
[08/01 11:46:18    675s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:46:18    675s]         delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    675s]         legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    675s]         steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    675s]       Path optimization required 0 stage delay updates 
[08/01 11:46:18    675s]       Fixing short paths with downsize only
[08/01 11:46:18    675s]       Path optimization required 0 stage delay updates 
[08/01 11:46:18    675s]       Resized 0 clock insts to decrease delay.
[08/01 11:46:18    675s]       Resized 0 clock insts to increase delay.
[08/01 11:46:18    675s]       
[08/01 11:46:18    675s]       Statistics: Fix Skew (cell sizing):
[08/01 11:46:18    675s]       ===================================
[08/01 11:46:18    675s]       
[08/01 11:46:18    675s]       Cell changes by Net Type:
[08/01 11:46:18    675s]       
[08/01 11:46:18    675s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    675s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:46:18    675s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    675s]       top                0            0           0            0                    0                0
[08/01 11:46:18    675s]       trunk              0            0           0            0                    0                0
[08/01 11:46:18    675s]       leaf               0            0           0            0                    0                0
[08/01 11:46:18    675s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    675s]       Total              0            0           0            0                    0                0
[08/01 11:46:18    675s]       -------------------------------------------------------------------------------------------------
[08/01 11:46:18    675s]       
[08/01 11:46:18    675s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:46:18    675s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:46:18    675s]       
[08/01 11:46:18    675s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:46:18    675s]         cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:18    675s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:18    675s]         misc counts      : r=1, pp=0
[08/01 11:46:18    675s]         cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:18    675s]         cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:18    675s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:18    675s]         wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:18    675s]         wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:18    675s]         hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:18    675s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[08/01 11:46:18    675s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:46:18    675s]         Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    675s]         Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:18    675s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[08/01 11:46:18    675s]          Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:18    675s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 10247578830904598320 6302027493300704649
[08/01 11:46:18    675s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:46:18    675s]         delay calculator: calls=22184, total_wall_time=3.754s, mean_wall_time=0.169ms
[08/01 11:46:18    675s]         legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:18    675s]         steiner router: calls=18246, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:18    675s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:46:18    675s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:18    675s]             min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:18    675s]             max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:18    675s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:46:18    675s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:18    675s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:46:18    675s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:19    675s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:19    675s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[08/01 11:46:19    675s]     Reconnecting optimized routes...
[08/01 11:46:19    675s]     Reset timing graph...
[08/01 11:46:19    675s] Ignoring AAE DB Resetting ...
[08/01 11:46:19    675s]     Reset timing graph done.
[08/01 11:46:19    675s]     Set dirty flag on 0 instances, 0 nets
[08/01 11:46:19    675s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:46:19    675s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[08/01 11:46:19    675s]   PostConditioning done.
[08/01 11:46:19    675s] Net route status summary:
[08/01 11:46:19    675s]   Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:46:19    675s]   Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:46:19    675s]   Update timing and DAG stats after post-conditioning...
[08/01 11:46:19    675s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:46:19    675s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:46:19    675s] End AAE Lib Interpolated Model. (MEM=3358.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:46:19    675s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:19    675s]   Clock DAG stats after post-conditioning:
[08/01 11:46:19    675s]     cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:19    675s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:19    675s]     misc counts      : r=1, pp=0
[08/01 11:46:19    675s]     cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:19    675s]     cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:19    675s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:19    675s]     wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:19    675s]     wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:19    675s]     hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:19    675s]   Clock DAG net violations after post-conditioning: none
[08/01 11:46:19    675s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/01 11:46:19    675s]     Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:19    675s]     Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:19    675s]   Clock DAG library cell distribution after post-conditioning {count}:
[08/01 11:46:19    675s]      Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:19    675s]   Clock DAG hash after post-conditioning: 10247578830904598320 6302027493300704649
[08/01 11:46:19    675s]   CTS services accumulated run-time stats after post-conditioning:
[08/01 11:46:19    675s]     delay calculator: calls=22254, total_wall_time=3.779s, mean_wall_time=0.170ms
[08/01 11:46:19    675s]     legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:19    675s]     steiner router: calls=18247, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:19    675s]   Primary reporting skew groups after post-conditioning:
[08/01 11:46:19    675s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:19    675s]         min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:19    675s]         max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:19    675s]   Skew group summary after post-conditioning:
[08/01 11:46:19    675s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:19    675s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:46:19    675s]   Setting CTS place status to fixed for clock tree and sinks.
[08/01 11:46:19    675s]   numClockCells = 71, numClockCellsFixed = 71, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/01 11:46:19    675s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:19    675s] UM:*                                                                   CCOpt::Phase::PostConditioning
[08/01 11:46:19    675s]   Post-balance tidy up or trial balance steps...
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG stats at end of CTS:
[08/01 11:46:19    675s]   ==============================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   ---------------------------------------------------------
[08/01 11:46:19    675s]   Cell type                 Count    Area       Capacitance
[08/01 11:46:19    675s]   ---------------------------------------------------------
[08/01 11:46:19    675s]   Buffers                    69      244.986      422.261
[08/01 11:46:19    675s]   Inverters                   0        0.000        0.000
[08/01 11:46:19    675s]   Integrated Clock Gates      0        0.000        0.000
[08/01 11:46:19    675s]   Discrete Clock Gates        0        0.000        0.000
[08/01 11:46:19    675s]   Clock Logic                 0        0.000        0.000
[08/01 11:46:19    675s]   All                        69      244.986      422.261
[08/01 11:46:19    675s]   ---------------------------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG sink counts at end of CTS:
[08/01 11:46:19    675s]   ====================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   -------------------------
[08/01 11:46:19    675s]   Sink type           Count
[08/01 11:46:19    675s]   -------------------------
[08/01 11:46:19    675s]   Regular             5575
[08/01 11:46:19    675s]   Enable Latch           0
[08/01 11:46:19    675s]   Load Capacitance       0
[08/01 11:46:19    675s]   Antenna Diode          0
[08/01 11:46:19    675s]   Node Sink              0
[08/01 11:46:19    675s]   Total               5575
[08/01 11:46:19    675s]   -------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG wire lengths at end of CTS:
[08/01 11:46:19    675s]   =====================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   --------------------
[08/01 11:46:19    675s]   Type     Wire Length
[08/01 11:46:19    675s]   --------------------
[08/01 11:46:19    675s]   Top           0.000
[08/01 11:46:19    675s]   Trunk      2101.723
[08/01 11:46:19    675s]   Leaf      19129.285
[08/01 11:46:19    675s]   Total     21231.008
[08/01 11:46:19    675s]   --------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG hp wire lengths at end of CTS:
[08/01 11:46:19    675s]   ========================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   -----------------------
[08/01 11:46:19    675s]   Type     hp Wire Length
[08/01 11:46:19    675s]   -----------------------
[08/01 11:46:19    675s]   Top            0.000
[08/01 11:46:19    675s]   Trunk       1681.810
[08/01 11:46:19    675s]   Leaf        5772.120
[08/01 11:46:19    675s]   Total       7453.930
[08/01 11:46:19    675s]   -----------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG capacitances at end of CTS:
[08/01 11:46:19    675s]   =====================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   -----------------------------------------
[08/01 11:46:19    675s]   Type     Gate        Wire        Total
[08/01 11:46:19    675s]   -----------------------------------------
[08/01 11:46:19    675s]   Top         0.000       0.000       0.000
[08/01 11:46:19    675s]   Trunk     422.261     230.903     653.164
[08/01 11:46:19    675s]   Leaf     4999.879    2042.419    7042.298
[08/01 11:46:19    675s]   Total    5422.140    2273.322    7695.462
[08/01 11:46:19    675s]   -----------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG sink capacitances at end of CTS:
[08/01 11:46:19    675s]   ==========================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   --------------------------------------------------
[08/01 11:46:19    675s]   Total       Average    Std. Dev.    Min      Max
[08/01 11:46:19    675s]   --------------------------------------------------
[08/01 11:46:19    675s]   4999.873     0.897       0.001      0.884    0.897
[08/01 11:46:19    675s]   --------------------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG net violations at end of CTS:
[08/01 11:46:19    675s]   =======================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   None
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/01 11:46:19    675s]   ====================================================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[08/01 11:46:19    675s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   Trunk       0.071      14       0.013       0.006      0.005    0.026    {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[08/01 11:46:19    675s]   Leaf        0.071      56       0.035       0.002      0.033    0.040    {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[08/01 11:46:19    675s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG library cell distribution at end of CTS:
[08/01 11:46:19    675s]   ==================================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   ----------------------------------------
[08/01 11:46:19    675s]   Name       Type      Inst     Inst Area 
[08/01 11:46:19    675s]                        Count    (um^2)
[08/01 11:46:19    675s]   ----------------------------------------
[08/01 11:46:19    675s]   BUF_X16    buffer      3        19.950
[08/01 11:46:19    675s]   BUF_X8     buffer     64       221.312
[08/01 11:46:19    675s]   BUF_X4     buffer      2         3.724
[08/01 11:46:19    675s]   ----------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Clock DAG hash at end of CTS: 10247578830904598320 6302027493300704649
[08/01 11:46:19    675s]   CTS services accumulated run-time stats at end of CTS:
[08/01 11:46:19    675s]     delay calculator: calls=22254, total_wall_time=3.779s, mean_wall_time=0.170ms
[08/01 11:46:19    675s]     legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:19    675s]     steiner router: calls=18247, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Primary reporting skew groups summary at end of CTS:
[08/01 11:46:19    675s]   ====================================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/01 11:46:19    675s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.119     0.148     0.029       0.040         0.028           0.021           0.135        0.005     100% {0.119, 0.148}
[08/01 11:46:19    675s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Skew group summary at end of CTS:
[08/01 11:46:19    675s]   =================================
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/01 11:46:19    675s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.119     0.148     0.029       0.040         0.028           0.021           0.135        0.005     100% {0.119, 0.148}
[08/01 11:46:19    675s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Found a total of 0 clock tree pins with a slew violation.
[08/01 11:46:19    675s]   
[08/01 11:46:19    675s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:19    675s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:19    675s] UM:*                                                                   Post-balance tidy up or trial balance steps
[08/01 11:46:19    675s] Synthesizing clock trees done.
[08/01 11:46:19    675s] Tidy Up And Update Timing...
[08/01 11:46:19    675s] External - Set all clocks to propagated mode...
[08/01 11:46:19    675s] Innovus updating I/O latencies
[08/01 11:46:20    677s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:46:20    677s] #################################################################################
[08/01 11:46:20    677s] # Design Stage: PreRoute
[08/01 11:46:20    677s] # Design Name: top
[08/01 11:46:20    677s] # Design Mode: 45nm
[08/01 11:46:20    677s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:46:20    677s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:46:20    677s] # Signoff Settings: SI Off 
[08/01 11:46:20    677s] #################################################################################
[08/01 11:46:22    678s] Topological Sorting (REAL = 0:00:00.0, MEM = 3366.4M, InitMEM = 3366.4M)
[08/01 11:46:22    678s] Start delay calculation (fullDC) (1 T). (MEM=3366.41)
[08/01 11:46:22    678s] End AAE Lib Interpolated Model. (MEM=3378.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:46:24    680s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:46:24    680s] Total number of fetched objects 60179
[08/01 11:46:24    680s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:46:24    680s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:46:24    680s] Total number of fetched objects 60179
[08/01 11:46:24    680s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:46:24    680s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/01 11:46:24    680s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/01 11:46:24    680s] End delay calculation. (MEM=3384.17 CPU=0:00:00.8 REAL=0:00:01.0)
[08/01 11:46:24    680s] End delay calculation (fullDC). (MEM=3384.17 CPU=0:00:02.7 REAL=0:00:02.0)
[08/01 11:46:24    680s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 3384.2M) ***
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.142825
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -early -max -rise -0.142825 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.142825
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -late -max -rise -0.142825 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.132512
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -early -max -fall -0.132512 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.132512
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -late -max -fall -0.132512 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.100831
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -early -min -rise -0.100831 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.100831
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -late -min -rise -0.100831 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0908347
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -early -min -fall -0.0908347 [get_pins clk]
[08/01 11:46:24    681s] 	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0908347
[08/01 11:46:24    681s] 	 Executing: set_clock_latency -source -late -min -fall -0.0908347 [get_pins clk]
[08/01 11:46:25    681s] Setting all clocks to propagated mode.
[08/01 11:46:25    681s] External - Set all clocks to propagated mode done. (took cpu=0:00:05.7 real=0:00:05.7)
[08/01 11:46:25    681s] Clock DAG stats after update timingGraph:
[08/01 11:46:25    681s]   cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:46:25    681s]   sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:46:25    681s]   misc counts      : r=1, pp=0
[08/01 11:46:25    681s]   cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:46:25    681s]   cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
[08/01 11:46:25    681s]   sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:46:25    681s]   wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
[08/01 11:46:25    681s]   wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
[08/01 11:46:25    681s]   hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
[08/01 11:46:25    681s] Clock DAG net violations after update timingGraph: none
[08/01 11:46:25    681s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/01 11:46:25    681s]   Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:25    681s]   Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:46:25    681s] Clock DAG library cell distribution after update timingGraph {count}:
[08/01 11:46:25    681s]    Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:46:25    681s] Clock DAG hash after update timingGraph: 10247578830904598320 6302027493300704649
[08/01 11:46:25    681s] CTS services accumulated run-time stats after update timingGraph:
[08/01 11:46:25    681s]   delay calculator: calls=22254, total_wall_time=3.779s, mean_wall_time=0.170ms
[08/01 11:46:25    681s]   legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:46:25    681s]   steiner router: calls=18247, total_wall_time=3.287s, mean_wall_time=0.180ms
[08/01 11:46:25    681s] Primary reporting skew groups after update timingGraph:
[08/01 11:46:25    681s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:25    681s]       min path sink: acc_reg_out_reg[10]73/CK
[08/01 11:46:25    681s]       max path sink: weight_reg_reg[1]36/CK
[08/01 11:46:25    681s] Skew group summary after update timingGraph:
[08/01 11:46:25    681s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
[08/01 11:46:25    681s] Logging CTS constraint violations...
[08/01 11:46:25    681s]   No violations found.
[08/01 11:46:25    681s] Logging CTS constraint violations done.
[08/01 11:46:25    681s] Tidy Up And Update Timing done. (took cpu=0:00:05.8 real=0:00:05.8)
[08/01 11:46:25    681s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:25    681s] UM:*                                                                   Tidy Up And Update Timing
[08/01 11:46:25    681s] Runtime done. (took cpu=0:01:07 real=0:01:08)
[08/01 11:46:25    681s] Runtime Report Coverage % = 88.7
[08/01 11:46:25    681s] Runtime Summary
[08/01 11:46:25    681s] ===============
[08/01 11:46:25    681s] Clock Runtime:  (44%) Core CTS          26.56 (Init 1.95, Construction 6.20, Implementation 14.79, eGRPC 1.28, PostConditioning 0.84, Other 1.51)
[08/01 11:46:25    681s] Clock Runtime:  (39%) CTS services      23.56 (RefinePlace 3.29, EarlyGlobalClock 1.99, NanoRoute 17.33, ExtractRC 0.95, TimingAnalysis 0.00)
[08/01 11:46:25    681s] Clock Runtime:  (16%) Other CTS          9.86 (Init 1.62, CongRepair/EGR-DP 2.52, TimingUpdate 5.72, Other 0.00)
[08/01 11:46:25    681s] Clock Runtime: (100%) Total             59.98
[08/01 11:46:25    681s] 
[08/01 11:46:25    681s] 
[08/01 11:46:25    681s] Runtime Summary:
[08/01 11:46:25    681s] ================
[08/01 11:46:25    681s] 
[08/01 11:46:25    681s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:25    681s] wall   % time  children  called  name
[08/01 11:46:25    681s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:25    681s] 67.64  100.00   67.64      0       
[08/01 11:46:25    681s] 67.64  100.00   59.98      1     Runtime
[08/01 11:46:25    681s]  0.36    0.53    0.32      1     CCOpt::Phase::Initialization
[08/01 11:46:25    681s]  0.32    0.47    0.32      1       Check Prerequisites
[08/01 11:46:25    681s]  0.32    0.47    0.00      1         Leaving CCOpt scope - CheckPlace
[08/01 11:46:25    681s]  3.04    4.49    2.96      1     CCOpt::Phase::PreparingToBalance
[08/01 11:46:25    681s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/01 11:46:25    681s]  1.31    1.93    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/01 11:46:25    681s]  0.23    0.34    0.19      1       Legalization setup
[08/01 11:46:25    681s]  0.11    0.17    0.00      2         Leaving CCOpt scope - Initializing placement interface
[08/01 11:46:25    681s]  0.08    0.12    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:46:25    681s]  1.43    2.11    0.00      1       Validating CTS configuration
[08/01 11:46:25    681s]  0.00    0.00    0.00      1         Checking module port directions
[08/01 11:46:25    681s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[08/01 11:46:25    681s]  0.18    0.26    0.13      1     Preparing To Balance
[08/01 11:46:25    681s]  0.09    0.13    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:46:25    681s]  0.04    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 11:46:25    681s] 10.76   15.91   10.70      1     CCOpt::Phase::Construction
[08/01 11:46:25    681s]  7.03   10.39    6.95      1       Stage::Clustering
[08/01 11:46:25    681s]  3.79    5.60    3.62      1         Clustering
[08/01 11:46:25    681s]  0.04    0.06    0.00      1           Initialize for clustering
[08/01 11:46:25    681s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[08/01 11:46:25    681s]  1.59    2.35    0.14      1           Bottom-up phase
[08/01 11:46:25    681s]  0.14    0.21    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  1.99    2.95    1.94      1           Legalizing clock trees
[08/01 11:46:25    681s]  1.68    2.48    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/01 11:46:25    681s]  0.08    0.12    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:46:25    681s]  0.04    0.05    0.00      1             Leaving CCOpt scope - Initializing placement interface
[08/01 11:46:25    681s]  0.14    0.21    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  3.16    4.67    3.05      1         CongRepair After Initial Clustering
[08/01 11:46:25    681s]  2.53    3.75    2.15      1           Leaving CCOpt scope - Early Global Route
[08/01 11:46:25    681s]  0.85    1.25    0.00      1             Early Global Route - eGR only step
[08/01 11:46:25    681s]  1.30    1.92    0.00      1             Congestion Repair
[08/01 11:46:25    681s]  0.35    0.52    0.00      1           Leaving CCOpt scope - extractRC
[08/01 11:46:25    681s]  0.16    0.24    0.00      1           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  0.16    0.23    0.12      1       Stage::DRV Fixing
[08/01 11:46:25    681s]  0.05    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[08/01 11:46:25    681s]  0.06    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/01 11:46:25    681s]  3.51    5.20    3.38      1       Stage::Insertion Delay Reduction
[08/01 11:46:25    681s]  0.03    0.05    0.00      1         Removing unnecessary root buffering
[08/01 11:46:25    681s]  0.03    0.05    0.00      1         Removing unconstrained drivers
[08/01 11:46:25    681s]  0.05    0.07    0.00      1         Reducing insertion delay 1
[08/01 11:46:25    681s]  0.20    0.29    0.00      1         Removing longest path buffering
[08/01 11:46:25    681s]  3.07    4.53    0.00      1         Reducing insertion delay 2
[08/01 11:46:25    681s] 14.96   22.12   14.88      1     CCOpt::Phase::Implementation
[08/01 11:46:25    681s]  4.10    6.06    4.01      1       Stage::Reducing Power
[08/01 11:46:25    681s]  0.14    0.21    0.00      1         Improving clock tree routing
[08/01 11:46:25    681s]  3.61    5.34    0.01      1         Reducing clock tree power 1
[08/01 11:46:25    681s]  0.01    0.01    0.00      3           Legalizing clock trees
[08/01 11:46:25    681s]  0.26    0.38    0.00      1         Reducing clock tree power 2
[08/01 11:46:25    681s]  1.52    2.24    1.36      1       Stage::Balancing
[08/01 11:46:25    681s]  1.00    1.48    0.86      1         Approximately balancing fragments step
[08/01 11:46:25    681s]  0.16    0.24    0.00      1           Resolve constraints - Approximately balancing fragments
[08/01 11:46:25    681s]  0.06    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 11:46:25    681s]  0.05    0.07    0.00      1           Moving gates to improve sub-tree skew
[08/01 11:46:25    681s]  0.54    0.80    0.00      1           Approximately balancing fragments bottom up
[08/01 11:46:25    681s]  0.05    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[08/01 11:46:25    681s]  0.07    0.10    0.00      1         Improving fragments clock skew
[08/01 11:46:25    681s]  0.19    0.29    0.12      1         Approximately balancing step
[08/01 11:46:25    681s]  0.08    0.12    0.00      1           Resolve constraints - Approximately balancing
[08/01 11:46:25    681s]  0.04    0.06    0.00      1           Approximately balancing, wire and cell delays
[08/01 11:46:25    681s]  0.04    0.05    0.00      1         Fixing clock tree overload
[08/01 11:46:25    681s]  0.06    0.08    0.00      1         Approximately balancing paths
[08/01 11:46:25    681s]  8.98   13.28    8.77      1       Stage::Polishing
[08/01 11:46:25    681s]  0.13    0.19    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  0.03    0.05    0.00      1         Merging balancing drivers for power
[08/01 11:46:25    681s]  0.06    0.09    0.00      1         Improving clock skew
[08/01 11:46:25    681s]  5.16    7.63    5.05      1         Moving gates to reduce wire capacitance
[08/01 11:46:25    681s]  0.06    0.09    0.00      2           Artificially removing short and long paths
[08/01 11:46:25    681s]  0.66    0.98    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[08/01 11:46:25    681s]  0.01    0.02    0.00      1             Legalizing clock trees
[08/01 11:46:25    681s]  1.94    2.87    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[08/01 11:46:25    681s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/01 11:46:25    681s]  0.58    0.86    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[08/01 11:46:25    681s]  0.01    0.02    0.00      1             Legalizing clock trees
[08/01 11:46:25    681s]  1.81    2.67    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[08/01 11:46:25    681s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/01 11:46:25    681s]  0.81    1.19    0.03      1         Reducing clock tree power 3
[08/01 11:46:25    681s]  0.02    0.04    0.00      1           Artificially removing short and long paths
[08/01 11:46:25    681s]  0.00    0.00    0.00      1           Legalizing clock trees
[08/01 11:46:25    681s]  0.06    0.09    0.00      1         Improving insertion delay
[08/01 11:46:25    681s]  2.53    3.74    2.26      1         Wire Opt OverFix
[08/01 11:46:25    681s]  2.11    3.12    2.04      1           Wire Reduction extra effort
[08/01 11:46:25    681s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[08/01 11:46:25    681s]  0.02    0.03    0.00      1             Global shorten wires A0
[08/01 11:46:25    681s]  1.55    2.28    0.00      2             Move For Wirelength - core
[08/01 11:46:25    681s]  0.02    0.04    0.00      1             Global shorten wires A1
[08/01 11:46:25    681s]  0.29    0.43    0.00      1             Global shorten wires B
[08/01 11:46:25    681s]  0.13    0.20    0.00      1             Move For Wirelength - branch
[08/01 11:46:25    681s]  0.15    0.22    0.12      1           Optimizing orientation
[08/01 11:46:25    681s]  0.12    0.18    0.00      1             FlipOpt
[08/01 11:46:25    681s]  0.28    0.41    0.26      1       Stage::Updating netlist
[08/01 11:46:25    681s]  0.09    0.13    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:46:25    681s]  0.18    0.26    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/01 11:46:25    681s]  3.79    5.60    3.52      1     CCOpt::Phase::eGRPC
[08/01 11:46:25    681s]  0.92    1.36    0.76      1       Leaving CCOpt scope - Routing Tools
[08/01 11:46:25    681s]  0.76    1.12    0.00      1         Early Global Route - eGR only step
[08/01 11:46:25    681s]  0.31    0.46    0.00      1       Leaving CCOpt scope - extractRC
[08/01 11:46:25    681s]  0.04    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 11:46:25    681s]  0.14    0.20    0.14      1       Reset bufferability constraints
[08/01 11:46:25    681s]  0.14    0.20    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  0.09    0.13    0.02      1       eGRPC Moving buffers
[08/01 11:46:25    681s]  0.02    0.03    0.00      1         Violation analysis
[08/01 11:46:25    681s]  0.40    0.59    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 11:46:25    681s]  0.01    0.02    0.00      1         Artificially removing long paths
[08/01 11:46:25    681s]  0.01    0.01    0.00      1         Reverting Artificially removing long paths
[08/01 11:46:25    681s]  0.05    0.07    0.00      1       eGRPC Fixing DRVs
[08/01 11:46:25    681s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[08/01 11:46:25    681s]  0.03    0.04    0.00      1       Violation analysis
[08/01 11:46:25    681s]  0.09    0.13    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:46:25    681s]  1.44    2.12    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/01 11:46:25    681s] 20.21   29.87   20.09      1     CCOpt::Phase::Routing
[08/01 11:46:25    681s] 19.69   29.11   19.36      1       Leaving CCOpt scope - Routing Tools
[08/01 11:46:25    681s]  0.80    1.19    0.00      1         Early Global Route - eGR->Nr High Frequency step
[08/01 11:46:25    681s] 17.33   25.63    0.00      1         NanoRoute
[08/01 11:46:25    681s]  1.22    1.81    0.00      1         Route Remaining Unrouted Nets
[08/01 11:46:25    681s]  0.28    0.42    0.00      1       Leaving CCOpt scope - extractRC
[08/01 11:46:25    681s]  0.12    0.18    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  0.84    1.24    0.59      1     CCOpt::Phase::PostConditioning
[08/01 11:46:25    681s]  0.06    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 11:46:25    681s]  0.00    0.00    0.00      1       Reset bufferability constraints
[08/01 11:46:25    681s]  0.06    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[08/01 11:46:25    681s]  0.18    0.27    0.00      1       Recomputing CTS skew targets
[08/01 11:46:25    681s]  0.04    0.05    0.00      1       PostConditioning Fixing DRVs
[08/01 11:46:25    681s]  0.05    0.08    0.00      1       Buffering to fix DRVs
[08/01 11:46:25    681s]  0.07    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[08/01 11:46:25    681s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[08/01 11:46:25    681s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/01 11:46:25    681s]  0.12    0.17    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:46:25    681s]  0.07    0.10    0.00      1     Post-balance tidy up or trial balance steps
[08/01 11:46:25    681s]  5.79    8.56    5.72      1     Tidy Up And Update Timing
[08/01 11:46:25    681s]  5.72    8.45    0.00      1       External - Set all clocks to propagated mode
[08/01 11:46:25    681s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:46:25    681s] 
[08/01 11:46:25    681s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 11:46:25    681s] Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:46:25    681s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3365.0M, EPOCH TIME: 1754073985.223466
[08/01 11:46:25    681s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 11:46:25    681s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:25    681s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:25    681s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:25    681s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.114, REAL:0.114, MEM:3225.0M, EPOCH TIME: 1754073985.337739
[08/01 11:46:25    681s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:46:25    681s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:59.8/0:01:00.0 (1.0), totSession cpu/real = 0:11:21.5/0:51:18.6 (0.2), mem = 3225.0M
[08/01 11:46:25    681s] 
[08/01 11:46:25    681s] =============================================================================================
[08/01 11:46:25    681s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[08/01 11:46:25    681s] =============================================================================================
[08/01 11:46:25    681s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:25    681s] ---------------------------------------------------------------------------------------------
[08/01 11:46:25    681s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:25    681s] [ IncrReplace            ]      1   0:00:01.3  (   2.2 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 11:46:25    681s] [ EarlyGlobalRoute       ]      5   0:00:04.6  (   7.7 % )     0:00:04.6 /  0:00:04.5    1.0
[08/01 11:46:25    681s] [ DetailRoute            ]      1   0:00:14.0  (  23.3 % )     0:00:14.0 /  0:00:13.9    1.0
[08/01 11:46:25    681s] [ ExtractRC              ]      3   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:46:25    681s] [ FullDelayCalc          ]      1   0:00:03.9  (   6.5 % )     0:00:03.9 /  0:00:03.9    1.0
[08/01 11:46:25    681s] [ MISC                   ]          0:00:35.3  (  58.8 % )     0:00:35.3 /  0:00:35.2    1.0
[08/01 11:46:25    681s] ---------------------------------------------------------------------------------------------
[08/01 11:46:25    681s]  CTS #1 TOTAL                       0:01:00.0  ( 100.0 % )     0:01:00.0 /  0:00:59.8    1.0
[08/01 11:46:25    681s] ---------------------------------------------------------------------------------------------
[08/01 11:46:25    681s] 
[08/01 11:46:25    681s] Synthesizing clock trees with CCOpt done.
[08/01 11:46:25    681s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:46:25    681s] UM:*                                                                   cts
[08/01 11:46:25    681s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 11:46:25    681s] Type 'man IMPSP-9025' for more detail.
[08/01 11:46:25    681s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2435.5M, totSessionCpu=0:11:22 **
[08/01 11:46:25    681s] **WARN: (IMPOPT-576):	324 nets have unplaced terms. 
[08/01 11:46:25    681s] GigaOpt running with 1 threads.
[08/01 11:46:25    681s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:21.6/0:51:18.7 (0.2), mem = 3217.0M
[08/01 11:46:25    681s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 11:46:26    682s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 11:46:26    682s] OPERPROF: Starting DPlace-Init at level 1, MEM:3228.8M, EPOCH TIME: 1754073986.405081
[08/01 11:46:26    682s] Processing tracks to init pin-track alignment.
[08/01 11:46:26    682s] z: 2, totalTracks: 1
[08/01 11:46:26    682s] z: 4, totalTracks: 1
[08/01 11:46:26    682s] z: 6, totalTracks: 1
[08/01 11:46:26    682s] z: 8, totalTracks: 1
[08/01 11:46:26    682s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:26    682s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3228.8M, EPOCH TIME: 1754073986.422675
[08/01 11:46:26    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:26    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:26    682s] 
[08/01 11:46:26    682s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:26    682s] OPERPROF:     Starting CMU at level 3, MEM:3228.8M, EPOCH TIME: 1754073986.433137
[08/01 11:46:26    682s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3228.8M, EPOCH TIME: 1754073986.434811
[08/01 11:46:26    682s] 
[08/01 11:46:26    682s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:46:26    682s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:3228.8M, EPOCH TIME: 1754073986.437445
[08/01 11:46:26    682s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3228.8M, EPOCH TIME: 1754073986.437484
[08/01 11:46:26    682s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3244.8M, EPOCH TIME: 1754073986.438025
[08/01 11:46:26    682s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3244.8MB).
[08/01 11:46:26    682s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.037, MEM:3244.8M, EPOCH TIME: 1754073986.441888
[08/01 11:46:26    682s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3244.8M, EPOCH TIME: 1754073986.441931
[08/01 11:46:26    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:26    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:26    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:26    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:26    682s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.113, REAL:0.113, MEM:3244.8M, EPOCH TIME: 1754073986.555108
[08/01 11:46:26    682s] 
[08/01 11:46:26    682s] Creating Lib Analyzer ...
[08/01 11:46:26    682s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:46:26    682s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:46:26    682s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:46:26    682s] 
[08/01 11:46:26    682s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:26    682s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:23 mem=3250.8M
[08/01 11:46:26    682s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:23 mem=3250.8M
[08/01 11:46:26    682s] Creating Lib Analyzer, finished. 
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:46:26    682s] Type 'man IMPOPT-665' for more detail.
[08/01 11:46:26    682s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 11:46:26    682s] To increase the message display limit, refer to the product command reference manual.
[08/01 11:46:26    682s] Effort level <high> specified for reg2reg path_group
[08/01 11:46:27    683s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 2469.4M, totSessionCpu=0:11:24 **
[08/01 11:46:27    683s] *** opt_design -post_cts ***
[08/01 11:46:27    683s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 11:46:27    683s] Hold Target Slack: user slack 0
[08/01 11:46:27    683s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 11:46:27    683s] set_db opt_useful_skew_eco_route false
[08/01 11:46:27    683s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3252.8M, EPOCH TIME: 1754073987.373138
[08/01 11:46:27    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:27    683s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3252.8M, EPOCH TIME: 1754073987.386044
[08/01 11:46:27    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:27    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] Multi-VT timing optimization disabled based on library information.
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:46:27    683s] Deleting Lib Analyzer.
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Deleting Cell Server End ...
[08/01 11:46:27    683s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:46:27    683s] Summary for sequential cells identification: 
[08/01 11:46:27    683s]   Identified SBFF number: 16
[08/01 11:46:27    683s]   Identified MBFF number: 0
[08/01 11:46:27    683s]   Identified SB Latch number: 0
[08/01 11:46:27    683s]   Identified MB Latch number: 0
[08/01 11:46:27    683s]   Not identified SBFF number: 0
[08/01 11:46:27    683s]   Not identified MBFF number: 0
[08/01 11:46:27    683s]   Not identified SB Latch number: 0
[08/01 11:46:27    683s]   Not identified MB Latch number: 0
[08/01 11:46:27    683s]   Number of sequential cells which are not FFs: 13
[08/01 11:46:27    683s]  Visiting view : nangate_view_setup
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:46:27    683s]  Visiting view : nangate_view_hold
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:46:27    683s] TLC MultiMap info (StdDelay):
[08/01 11:46:27    683s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:46:27    683s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:46:27    683s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:46:27    683s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:46:27    683s]  Setting StdDelay to: 8.5ps
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Deleting Cell Server End ...
[08/01 11:46:27    683s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3252.8M, EPOCH TIME: 1754073987.416253
[08/01 11:46:27    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] All LLGs are deleted
[08/01 11:46:27    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:27    683s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3252.8M, EPOCH TIME: 1754073987.416334
[08/01 11:46:27    683s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3252.8M, EPOCH TIME: 1754073987.416363
[08/01 11:46:27    683s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3246.8M, EPOCH TIME: 1754073987.416722
[08/01 11:46:27    683s] Start to check current routing status for nets...
[08/01 11:46:27    683s] All nets are already routed correctly.
[08/01 11:46:27    683s] End to check current routing status for nets (mem=3246.8M)
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] Creating Lib Analyzer ...
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:46:27    683s] Summary for sequential cells identification: 
[08/01 11:46:27    683s]   Identified SBFF number: 16
[08/01 11:46:27    683s]   Identified MBFF number: 0
[08/01 11:46:27    683s]   Identified SB Latch number: 0
[08/01 11:46:27    683s]   Identified MB Latch number: 0
[08/01 11:46:27    683s]   Not identified SBFF number: 0
[08/01 11:46:27    683s]   Not identified MBFF number: 0
[08/01 11:46:27    683s]   Not identified SB Latch number: 0
[08/01 11:46:27    683s]   Not identified MB Latch number: 0
[08/01 11:46:27    683s]   Number of sequential cells which are not FFs: 13
[08/01 11:46:27    683s]  Visiting view : nangate_view_setup
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:46:27    683s]  Visiting view : nangate_view_hold
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:46:27    683s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:46:27    683s] TLC MultiMap info (StdDelay):
[08/01 11:46:27    683s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:46:27    683s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:46:27    683s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:46:27    683s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:46:27    683s]  Setting StdDelay to: 8.5ps
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:46:27    683s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:46:27    683s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:46:27    683s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:46:27    683s] 
[08/01 11:46:27    683s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:27    683s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:24 mem=3252.9M
[08/01 11:46:27    683s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:24 mem=3252.9M
[08/01 11:46:27    683s] Creating Lib Analyzer, finished. 
[08/01 11:46:27    683s] #optDebug: Start CG creation (mem=3281.5M)
[08/01 11:46:27    683s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/01 11:46:27    684s] (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgPrt (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgEgp (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgPbk (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgNrb(cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgObs (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgCon (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s]  ...processing cgPdm (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:27    684s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3453.3M)
[08/01 11:46:28    684s] Compute RC Scale Done ...
[08/01 11:46:28    684s] All LLGs are deleted
[08/01 11:46:28    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:28    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:28    684s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3443.8M, EPOCH TIME: 1754073988.550083
[08/01 11:46:28    684s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3443.8M, EPOCH TIME: 1754073988.550143
[08/01 11:46:28    684s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3443.8M, EPOCH TIME: 1754073988.558113
[08/01 11:46:28    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:28    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:28    684s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3443.8M, EPOCH TIME: 1754073988.558874
[08/01 11:46:28    684s] Max number of tech site patterns supported in site array is 256.
[08/01 11:46:28    684s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:46:28    684s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3443.8M, EPOCH TIME: 1754073988.562599
[08/01 11:46:28    684s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:46:28    684s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:46:28    684s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:3443.8M, EPOCH TIME: 1754073988.573037
[08/01 11:46:28    684s] Fast DP-INIT is on for default
[08/01 11:46:28    684s] Atter site array init, number of instance map data is 0.
[08/01 11:46:28    684s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3443.8M, EPOCH TIME: 1754073988.579926
[08/01 11:46:28    684s] 
[08/01 11:46:28    684s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:28    684s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.028, MEM:3443.8M, EPOCH TIME: 1754073988.585830
[08/01 11:46:28    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:28    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:28    684s] Starting delay calculation for Setup views
[08/01 11:46:28    684s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:46:28    684s] #################################################################################
[08/01 11:46:28    684s] # Design Stage: PreRoute
[08/01 11:46:28    684s] # Design Name: top
[08/01 11:46:28    684s] # Design Mode: 45nm
[08/01 11:46:28    684s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:46:28    684s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:46:28    684s] # Signoff Settings: SI Off 
[08/01 11:46:28    684s] #################################################################################
[08/01 11:46:29    685s] Calculate delays in BcWc mode...
[08/01 11:46:29    685s] Topological Sorting (REAL = 0:00:00.0, MEM = 3441.8M, InitMEM = 3441.8M)
[08/01 11:46:29    685s] Start delay calculation (fullDC) (1 T). (MEM=3441.8)
[08/01 11:46:29    685s] End AAE Lib Interpolated Model. (MEM=3453.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:46:34    691s] Total number of fetched objects 60179
[08/01 11:46:34    691s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:46:35    691s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[08/01 11:46:35    691s] *** CDM Built up (cpu=0:00:06.3  real=0:00:07.0  mem= 3437.3M) ***
[08/01 11:46:35    691s] End delay calculation. (MEM=3437.32 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 11:46:35    691s] End delay calculation (fullDC). (MEM=3437.32 CPU=0:00:05.8 REAL=0:00:06.0)
[08/01 11:46:35    691s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:11:32 mem=3437.3M)
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] ------------------------------------------------------------------
[08/01 11:46:36    692s]              Initial Summary
[08/01 11:46:36    692s] ------------------------------------------------------------------
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] Setup views included:
[08/01 11:46:36    692s]  nangate_view_setup 
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] +--------------------+---------+---------+---------+
[08/01 11:46:36    692s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:46:36    692s] +--------------------+---------+---------+---------+
[08/01 11:46:36    692s] |           WNS (ns):| -0.028  | -0.028  |  0.738  |
[08/01 11:46:36    692s] |           TNS (ns):| -2.523  | -2.523  |  0.000  |
[08/01 11:46:36    692s] |    Violating Paths:|   396   |   396   |    0    |
[08/01 11:46:36    692s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:46:36    692s] +--------------------+---------+---------+---------+
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] +----------------+-------------------------------+------------------+
[08/01 11:46:36    692s] |                |              Real             |       Total      |
[08/01 11:46:36    692s] |    DRVs        +------------------+------------+------------------|
[08/01 11:46:36    692s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:46:36    692s] +----------------+------------------+------------+------------------+
[08/01 11:46:36    692s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:46:36    692s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:46:36    692s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:46:36    692s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:46:36    692s] +----------------+------------------+------------+------------------+
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3453.3M, EPOCH TIME: 1754073996.233087
[08/01 11:46:36    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:36    692s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3453.3M, EPOCH TIME: 1754073996.245584
[08/01 11:46:36    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:36    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] Density: 70.390%
[08/01 11:46:36    692s] ------------------------------------------------------------------
[08/01 11:46:36    692s] **opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2595.3M, totSessionCpu=0:11:32 **
[08/01 11:46:36    692s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:11:32.4/0:51:29.5 (0.2), mem = 3356.3M
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] =============================================================================================
[08/01 11:46:36    692s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.18-s099_1
[08/01 11:46:36    692s] =============================================================================================
[08/01 11:46:36    692s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:36    692s] ---------------------------------------------------------------------------------------------
[08/01 11:46:36    692s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:36    692s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:07.7 /  0:00:07.7    1.0
[08/01 11:46:36    692s] [ DrvReport              ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:46:36    692s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:36    692s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:36    692s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:36    692s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:46:36    692s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:36    692s] [ TimingUpdate           ]      1   0:00:00.8  (   7.2 % )     0:00:07.1 /  0:00:07.1    1.0
[08/01 11:46:36    692s] [ FullDelayCalc          ]      1   0:00:06.3  (  58.1 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 11:46:36    692s] [ TimingReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:46:36    692s] [ MISC                   ]          0:00:02.8  (  25.3 % )     0:00:02.8 /  0:00:02.7    1.0
[08/01 11:46:36    692s] ---------------------------------------------------------------------------------------------
[08/01 11:46:36    692s]  InitOpt #1 TOTAL                   0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[08/01 11:46:36    692s] ---------------------------------------------------------------------------------------------
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s] ** INFO : this run is activating low effort ccoptDesign flow
[08/01 11:46:36    692s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:46:36    692s] ### Creating PhyDesignMc. totSessionCpu=0:11:32 mem=3356.3M
[08/01 11:46:36    692s] OPERPROF: Starting DPlace-Init at level 1, MEM:3356.3M, EPOCH TIME: 1754073996.259552
[08/01 11:46:36    692s] Processing tracks to init pin-track alignment.
[08/01 11:46:36    692s] z: 2, totalTracks: 1
[08/01 11:46:36    692s] z: 4, totalTracks: 1
[08/01 11:46:36    692s] z: 6, totalTracks: 1
[08/01 11:46:36    692s] z: 8, totalTracks: 1
[08/01 11:46:36    692s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:36    692s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3356.3M, EPOCH TIME: 1754073996.277258
[08/01 11:46:36    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:36    692s] 
[08/01 11:46:36    692s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:46:36    692s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3356.3M, EPOCH TIME: 1754073996.289026
[08/01 11:46:36    692s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3356.3M, EPOCH TIME: 1754073996.289072
[08/01 11:46:36    692s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3356.3M, EPOCH TIME: 1754073996.289524
[08/01 11:46:36    692s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3356.3MB).
[08/01 11:46:36    692s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:3356.3M, EPOCH TIME: 1754073996.292772
[08/01 11:46:36    692s] InstCnt mismatch: prevInstCnt = 46964, ttlInstCnt = 47033
[08/01 11:46:36    692s] TotalInstCnt at PhyDesignMc Initialization: 47033
[08/01 11:46:36    692s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:33 mem=3356.3M
[08/01 11:46:36    692s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3356.3M, EPOCH TIME: 1754073996.332295
[08/01 11:46:36    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:36    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:36    692s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.108, REAL:0.108, MEM:3356.3M, EPOCH TIME: 1754073996.440564
[08/01 11:46:36    692s] TotalInstCnt at PhyDesignMc Destruction: 47033
[08/01 11:46:36    692s] OPTC: m1 20.0 20.0
[08/01 11:46:37    693s] #optDebug: fT-E <X 2 0 0 1>
[08/01 11:46:37    693s] #optDebug: fT-E <X 2 0 0 1>
[08/01 11:46:37    693s] -congRepairInPostCTS false                 # bool, default=false, private
[08/01 11:46:37    694s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/01 11:46:37    694s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.17
[08/01 11:46:37    694s] ### Creating RouteCongInterface, started
[08/01 11:46:37    694s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/01 11:46:37    694s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 11:46:37    694s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:34.1/0:51:31.2 (0.2), mem = 3356.3M
[08/01 11:46:37    694s] {MMLU 70 70 57652}
[08/01 11:46:37    694s] ### Creating LA Mngr. totSessionCpu=0:11:34 mem=3356.3M
[08/01 11:46:37    694s] ### Creating LA Mngr, finished. totSessionCpu=0:11:34 mem=3356.3M
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] #optDebug: {0, 1.000}
[08/01 11:46:38    694s] ### Creating RouteCongInterface, finished
[08/01 11:46:38    694s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[08/01 11:46:38    694s] |  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
[08/01 11:46:38    694s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[08/01 11:46:38    694s] |  -0.028|   -0.028|  -2.500|   -2.500|      17|       3|       0|   0:00:00.0| 3356.32|
[08/01 11:46:38    694s] |  -0.028|   -0.028|  -2.700|   -2.700|      18|       2|       0|   0:00:00.0| 3434.08|
[08/01 11:46:38    694s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] Updated routing constraints on 1 nets.
[08/01 11:46:38    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.17
[08/01 11:46:38    694s] Bottom Preferred Layer:
[08/01 11:46:38    694s] +---------------+------------+------------+----------+
[08/01 11:46:38    694s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:46:38    694s] +---------------+------------+------------+----------+
[08/01 11:46:38    694s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:46:38    694s] | metal4 (z=4)  |         18 |          0 | default  |
[08/01 11:46:38    694s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:46:38    694s] +---------------+------------+------------+----------+
[08/01 11:46:38    694s] Via Pillar Rule:
[08/01 11:46:38    694s]     None
[08/01 11:46:38    694s] Finished writing unified metrics of routing constraints.
[08/01 11:46:38    694s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:11:34.6/0:51:31.7 (0.2), mem = 3434.1M
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] =============================================================================================
[08/01 11:46:38    694s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.18-s099_1
[08/01 11:46:38    694s] =============================================================================================
[08/01 11:46:38    694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:38    694s] ---------------------------------------------------------------------------------------------
[08/01 11:46:38    694s] [ SlackTraversorInit     ]      1   0:00:00.2  (  49.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:38    694s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  27.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:46:38    694s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:46:38    694s] [ IncrDelayCalc          ]     13   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:46:38    694s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.7
[08/01 11:46:38    694s] [ MISC                   ]          0:00:00.0  (   8.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:46:38    694s] ---------------------------------------------------------------------------------------------
[08/01 11:46:38    694s]  CongRefineRouteType #1 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 11:46:38    694s] ---------------------------------------------------------------------------------------------
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] End: GigaOpt Route Type Constraints Refinement
[08/01 11:46:38    694s] Deleting Lib Analyzer.
[08/01 11:46:38    694s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:34.6/0:51:31.7 (0.2), mem = 3434.1M
[08/01 11:46:38    694s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:38    694s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:46:38    694s] ### Creating LA Mngr. totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:38    694s] ### Creating LA Mngr, finished. totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:38    694s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:46:38    694s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.18
[08/01 11:46:38    694s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:46:38    694s] ### Creating PhyDesignMc. totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:38    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:3434.1M, EPOCH TIME: 1754073998.503032
[08/01 11:46:38    694s] Processing tracks to init pin-track alignment.
[08/01 11:46:38    694s] z: 2, totalTracks: 1
[08/01 11:46:38    694s] z: 4, totalTracks: 1
[08/01 11:46:38    694s] z: 6, totalTracks: 1
[08/01 11:46:38    694s] z: 8, totalTracks: 1
[08/01 11:46:38    694s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:38    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3434.1M, EPOCH TIME: 1754073998.522207
[08/01 11:46:38    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:38    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:46:38    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3434.1M, EPOCH TIME: 1754073998.534905
[08/01 11:46:38    694s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3434.1M, EPOCH TIME: 1754073998.534952
[08/01 11:46:38    694s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3434.1M, EPOCH TIME: 1754073998.535347
[08/01 11:46:38    694s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3434.1MB).
[08/01 11:46:38    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3434.1M, EPOCH TIME: 1754073998.538796
[08/01 11:46:38    694s] TotalInstCnt at PhyDesignMc Initialization: 47033
[08/01 11:46:38    694s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:38    694s] ### Creating RouteCongInterface, started
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] Creating Lib Analyzer ...
[08/01 11:46:38    694s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:46:38    694s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:46:38    694s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:46:38    694s] 
[08/01 11:46:38    694s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:38    695s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:38    695s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:38    695s] Creating Lib Analyzer, finished. 
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] #optDebug: {0, 1.000}
[08/01 11:46:39    695s] ### Creating RouteCongInterface, finished
[08/01 11:46:39    695s] {MG  {4 0 1 0.122278}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:46:39    695s] ### Creating LA Mngr. totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:39    695s] ### Creating LA Mngr, finished. totSessionCpu=0:11:35 mem=3434.1M
[08/01 11:46:39    695s] Usable buffer cells for single buffer setup transform:
[08/01 11:46:39    695s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/01 11:46:39    695s] Number of usable buffer cells above: 9
[08/01 11:46:39    695s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3453.2M, EPOCH TIME: 1754073999.077538
[08/01 11:46:39    695s] Found 0 hard placement blockage before merging.
[08/01 11:46:39    695s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3453.2M, EPOCH TIME: 1754073999.078091
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] Netlist preparation processing... 
[08/01 11:46:39    695s] Removed 0 instance
[08/01 11:46:39    695s] *info: Marking 0 isolation instances dont touch
[08/01 11:46:39    695s] *info: Marking 0 level shifter instances dont touch
[08/01 11:46:39    695s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:46:39    695s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3434.1M, EPOCH TIME: 1754073999.192566
[08/01 11:46:39    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47033).
[08/01 11:46:39    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:39    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:39    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:39    695s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.109, REAL:0.110, MEM:3373.1M, EPOCH TIME: 1754073999.302259
[08/01 11:46:39    695s] TotalInstCnt at PhyDesignMc Destruction: 47033
[08/01 11:46:39    695s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.18
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] =============================================================================================
[08/01 11:46:39    695s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.18-s099_1
[08/01 11:46:39    695s] =============================================================================================
[08/01 11:46:39    695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:39    695s] ---------------------------------------------------------------------------------------------
[08/01 11:46:39    695s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  17.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:39    695s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:39    695s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  20.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:39    695s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:46:39    695s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  17.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:39    695s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:39    695s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:39    695s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:46:39    695s] [ MISC                   ]          0:00:00.3  (  36.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:39    695s] ---------------------------------------------------------------------------------------------
[08/01 11:46:39    695s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:46:39    695s] ---------------------------------------------------------------------------------------------
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:11:35.5/0:51:32.6 (0.2), mem = 3373.1M
[08/01 11:46:39    695s] *** Starting optimizing excluded clock nets MEM= 3373.1M) ***
[08/01 11:46:39    695s] *info: No excluded clock nets to be optimized.
[08/01 11:46:39    695s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3373.1M) ***
[08/01 11:46:39    695s] *** Starting optimizing excluded clock nets MEM= 3373.1M) ***
[08/01 11:46:39    695s] *info: No excluded clock nets to be optimized.
[08/01 11:46:39    695s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3373.1M) ***
[08/01 11:46:39    695s] Info: Done creating the CCOpt slew target map.
[08/01 11:46:39    695s] Begin: GigaOpt high fanout net optimization
[08/01 11:46:39    695s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 11:46:39    695s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 11:46:39    695s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:46:39    695s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:46:39    695s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:35.5/0:51:32.6 (0.2), mem = 3373.1M
[08/01 11:46:39    695s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:39    695s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:46:39    695s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.19
[08/01 11:46:39    695s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:46:39    695s] ### Creating PhyDesignMc. totSessionCpu=0:11:36 mem=3373.1M
[08/01 11:46:39    695s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:46:39    695s] OPERPROF: Starting DPlace-Init at level 1, MEM:3373.1M, EPOCH TIME: 1754073999.431939
[08/01 11:46:39    695s] Processing tracks to init pin-track alignment.
[08/01 11:46:39    695s] z: 2, totalTracks: 1
[08/01 11:46:39    695s] z: 4, totalTracks: 1
[08/01 11:46:39    695s] z: 6, totalTracks: 1
[08/01 11:46:39    695s] z: 8, totalTracks: 1
[08/01 11:46:39    695s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:39    695s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3373.1M, EPOCH TIME: 1754073999.452204
[08/01 11:46:39    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:39    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:46:39    695s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3373.1M, EPOCH TIME: 1754073999.465209
[08/01 11:46:39    695s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3373.1M, EPOCH TIME: 1754073999.465260
[08/01 11:46:39    695s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3373.1M, EPOCH TIME: 1754073999.465691
[08/01 11:46:39    695s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3373.1MB).
[08/01 11:46:39    695s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.037, MEM:3373.1M, EPOCH TIME: 1754073999.469438
[08/01 11:46:39    695s] TotalInstCnt at PhyDesignMc Initialization: 47033
[08/01 11:46:39    695s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:36 mem=3373.1M
[08/01 11:46:39    695s] ### Creating RouteCongInterface, started
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:46:39    695s] 
[08/01 11:46:39    695s] #optDebug: {0, 1.000}
[08/01 11:46:39    695s] ### Creating RouteCongInterface, finished
[08/01 11:46:39    695s] {MG  {4 0 1 0.122278}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:46:39    695s] ### Creating LA Mngr. totSessionCpu=0:11:36 mem=3373.1M
[08/01 11:46:39    695s] ### Creating LA Mngr, finished. totSessionCpu=0:11:36 mem=3373.1M
[08/01 11:46:40    696s] Info: violation cost 10.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[08/01 11:46:40    696s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:46:40    696s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:46:40    696s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 11:46:40    696s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:46:40    696s] [GPS-DRV] All active and enabled setup views
[08/01 11:46:40    696s] [GPS-DRV]     nangate_view_setup
[08/01 11:46:40    696s] [GPS-DRV] maxTran off
[08/01 11:46:40    696s] [GPS-DRV] maxCap off
[08/01 11:46:40    696s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:46:40    696s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 11:46:40    696s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:46:40    696s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3430.3M, EPOCH TIME: 1754074000.499498
[08/01 11:46:40    696s] Found 0 hard placement blockage before merging.
[08/01 11:46:40    696s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3430.3M, EPOCH TIME: 1754074000.500038
[08/01 11:46:40    696s] +---------+---------+--------+--------+------------+--------+
[08/01 11:46:40    696s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:46:40    696s] +---------+---------+--------+--------+------------+--------+
[08/01 11:46:40    696s] |   70.39%|        -|  -0.028|  -2.731|   0:00:00.0| 3430.3M|
[08/01 11:46:40    697s] Info: violation cost 10.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[08/01 11:46:40    697s] Info: violation cost 73.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 73.000000, glitch 0.000000)
[08/01 11:46:40    697s] |   70.39%|        -|  -0.028|  -2.731|   0:00:00.0| 3430.3M|
[08/01 11:46:40    697s] +---------+---------+--------+--------+------------+--------+
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3430.3M) ***
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] ###############################################################################
[08/01 11:46:40    697s] #
[08/01 11:46:40    697s] #  Large fanout net report:  
[08/01 11:46:40    697s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 11:46:40    697s] #     - current density: 70.39
[08/01 11:46:40    697s] #
[08/01 11:46:40    697s] #  List of high fanout nets:
[08/01 11:46:40    697s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:46:40    697s] #
[08/01 11:46:40    697s] ###############################################################################
[08/01 11:46:40    697s] Finished writing unified metrics of routing constraints.
[08/01 11:46:40    697s] Bottom Preferred Layer:
[08/01 11:46:40    697s] +---------------+------------+------------+----------+
[08/01 11:46:40    697s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:46:40    697s] +---------------+------------+------------+----------+
[08/01 11:46:40    697s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:46:40    697s] | metal4 (z=4)  |         18 |          0 | default  |
[08/01 11:46:40    697s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:46:40    697s] +---------------+------------+------------+----------+
[08/01 11:46:40    697s] Via Pillar Rule:
[08/01 11:46:40    697s]     None
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] =======================================================================
[08/01 11:46:40    697s]                 Reasons for remaining drv violations
[08/01 11:46:40    697s] =======================================================================
[08/01 11:46:40    697s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] HFNFixing failure reasons
[08/01 11:46:40    697s] ------------------------------------------------
[08/01 11:46:40    697s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:46:40    697s] Total-nets :: 57652, Stn-nets :: 252, ratio :: 0.437105 %, Total-len 580528, Stn-len 0
[08/01 11:46:40    697s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3411.2M, EPOCH TIME: 1754074000.863045
[08/01 11:46:40    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47033).
[08/01 11:46:40    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:40    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:40    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:40    697s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.111, REAL:0.112, MEM:3373.2M, EPOCH TIME: 1754074000.974614
[08/01 11:46:40    697s] TotalInstCnt at PhyDesignMc Destruction: 47033
[08/01 11:46:40    697s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.19
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] =============================================================================================
[08/01 11:46:40    697s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/01 11:46:40    697s] =============================================================================================
[08/01 11:46:40    697s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:40    697s] ---------------------------------------------------------------------------------------------
[08/01 11:46:40    697s] [ SlackTraversorInit     ]      1   0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:40    697s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:40    697s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:40    697s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:46:40    697s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.1    0.9
[08/01 11:46:40    697s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:40    697s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:46:40    697s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:40    697s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:40    697s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:40    697s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:40    697s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 11:46:40    697s] [ MISC                   ]          0:00:01.0  (  59.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:46:40    697s] ---------------------------------------------------------------------------------------------
[08/01 11:46:40    697s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[08/01 11:46:40    697s] ---------------------------------------------------------------------------------------------
[08/01 11:46:40    697s] 
[08/01 11:46:40    697s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:11:37.2/0:51:34.3 (0.2), mem = 3373.2M
[08/01 11:46:40    697s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 11:46:40    697s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 11:46:40    697s] End: GigaOpt high fanout net optimization
[08/01 11:46:41    697s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:46:41    697s] Deleting Lib Analyzer.
[08/01 11:46:41    697s] Begin: GigaOpt Global Optimization
[08/01 11:46:41    697s] *info: use new DP (enabled)
[08/01 11:46:41    697s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:46:41    697s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:46:41    697s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:41    697s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:46:41    697s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:37.9/0:51:35.0 (0.2), mem = 3373.2M
[08/01 11:46:41    697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.20
[08/01 11:46:41    697s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:46:41    697s] ### Creating PhyDesignMc. totSessionCpu=0:11:38 mem=3373.2M
[08/01 11:46:41    697s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:46:41    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:3373.2M, EPOCH TIME: 1754074001.752667
[08/01 11:46:41    697s] Processing tracks to init pin-track alignment.
[08/01 11:46:41    697s] z: 2, totalTracks: 1
[08/01 11:46:41    697s] z: 4, totalTracks: 1
[08/01 11:46:41    697s] z: 6, totalTracks: 1
[08/01 11:46:41    697s] z: 8, totalTracks: 1
[08/01 11:46:41    697s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:41    697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3373.2M, EPOCH TIME: 1754074001.771657
[08/01 11:46:41    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:41    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:41    697s] 
[08/01 11:46:41    697s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:41    697s] 
[08/01 11:46:41    697s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:46:41    697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3373.2M, EPOCH TIME: 1754074001.784589
[08/01 11:46:41    697s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3373.2M, EPOCH TIME: 1754074001.784639
[08/01 11:46:41    697s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3373.2M, EPOCH TIME: 1754074001.784896
[08/01 11:46:41    697s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3373.2MB).
[08/01 11:46:41    697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3373.2M, EPOCH TIME: 1754074001.788431
[08/01 11:46:41    698s] TotalInstCnt at PhyDesignMc Initialization: 47033
[08/01 11:46:41    698s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:38 mem=3373.2M
[08/01 11:46:41    698s] ### Creating RouteCongInterface, started
[08/01 11:46:41    698s] 
[08/01 11:46:41    698s] Creating Lib Analyzer ...
[08/01 11:46:41    698s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:46:41    698s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:46:41    698s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:46:41    698s] 
[08/01 11:46:41    698s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:42    698s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:38 mem=3373.2M
[08/01 11:46:42    698s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:38 mem=3373.2M
[08/01 11:46:42    698s] Creating Lib Analyzer, finished. 
[08/01 11:46:42    698s] 
[08/01 11:46:42    698s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:46:42    698s] 
[08/01 11:46:42    698s] #optDebug: {0, 1.000}
[08/01 11:46:42    698s] ### Creating RouteCongInterface, finished
[08/01 11:46:42    698s] {MG  {4 0 1 0.122278}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:46:42    698s] ### Creating LA Mngr. totSessionCpu=0:11:38 mem=3373.2M
[08/01 11:46:42    698s] ### Creating LA Mngr, finished. totSessionCpu=0:11:38 mem=3373.2M
[08/01 11:46:42    698s] *info: 70 clock nets excluded
[08/01 11:46:42    698s] *info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:42    698s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3430.5M, EPOCH TIME: 1754074002.629509
[08/01 11:46:42    698s] Found 0 hard placement blockage before merging.
[08/01 11:46:42    698s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3430.5M, EPOCH TIME: 1754074002.630022
[08/01 11:46:42    699s] ** GigaOpt Global Opt WNS Slack -0.028  TNS Slack -2.731 
[08/01 11:46:43    699s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:46:43    699s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:46:43    699s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:46:43    699s] |  -0.028|  -2.731|   70.39%|   0:00:01.0| 3430.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[7]97/D    |
[08/01 11:46:44    700s] |  -0.020|  -1.584|   70.40%|   0:00:01.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]105/D  |
[08/01 11:46:44    700s] |  -0.018|  -1.156|   70.40%|   0:00:00.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
[08/01 11:46:45    701s] |  -0.018|  -0.693|   70.41%|   0:00:01.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
[08/01 11:46:45    701s] |  -0.005|  -0.064|   70.42%|   0:00:00.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
[08/01 11:46:46    702s] |  -0.005|  -0.060|   70.42%|   0:00:01.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
[08/01 11:46:46    702s] |  -0.005|  -0.060|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
[08/01 11:46:46    702s] |  -0.005|  -0.031|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
[08/01 11:46:46    702s] |  -0.004|  -0.010|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
[08/01 11:46:46    702s] |  -0.004|  -0.010|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
[08/01 11:46:46    702s] |  -0.004|  -0.010|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
[08/01 11:46:46    702s] |  -0.004|  -0.009|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
[08/01 11:46:46    702s] |  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:47    703s] |  -0.002|  -0.003|   70.42%|   0:00:01.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:47    703s] |  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:47    703s] |  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:47    703s] |  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:47    703s] |  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:47    703s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:46:47    703s] 
[08/01 11:46:47    703s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=3481.0M) ***
[08/01 11:46:47    703s] 
[08/01 11:46:47    703s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=3481.0M) ***
[08/01 11:46:47    704s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:46:47    704s] Finished writing unified metrics of routing constraints.
[08/01 11:46:47    704s] Bottom Preferred Layer:
[08/01 11:46:47    704s] +---------------+------------+------------+----------+
[08/01 11:46:47    704s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:46:47    704s] +---------------+------------+------------+----------+
[08/01 11:46:47    704s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:46:47    704s] | metal4 (z=4)  |         36 |          0 | default  |
[08/01 11:46:47    704s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:46:47    704s] +---------------+------------+------------+----------+
[08/01 11:46:47    704s] Via Pillar Rule:
[08/01 11:46:47    704s]     None
[08/01 11:46:47    704s] ** GigaOpt Global Opt End WNS Slack -0.002  TNS Slack -0.003 
[08/01 11:46:47    704s] Total-nets :: 57661, Stn-nets :: 357, ratio :: 0.619136 %, Total-len 580169, Stn-len 4334.29
[08/01 11:46:47    704s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3461.9M, EPOCH TIME: 1754074007.925393
[08/01 11:46:47    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47042).
[08/01 11:46:47    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:48    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:48    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:48    704s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.114, REAL:0.115, MEM:3376.9M, EPOCH TIME: 1754074008.040250
[08/01 11:46:48    704s] TotalInstCnt at PhyDesignMc Destruction: 47042
[08/01 11:46:48    704s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.20
[08/01 11:46:48    704s] 
[08/01 11:46:48    704s] =============================================================================================
[08/01 11:46:48    704s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.18-s099_1
[08/01 11:46:48    704s] =============================================================================================
[08/01 11:46:48    704s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:48    704s] ---------------------------------------------------------------------------------------------
[08/01 11:46:48    704s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:48    704s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:48    704s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:48    704s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:48    704s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:46:48    704s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:48    704s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:48    704s] [ BottleneckAnalyzerInit ]      5   0:00:02.2  (  35.1 % )     0:00:02.2 /  0:00:02.2    1.0
[08/01 11:46:48    704s] [ TransformInit          ]      1   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:46:48    704s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.1 % )     0:00:02.4 /  0:00:02.4    1.0
[08/01 11:46:48    704s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:48    704s] [ OptEval                ]     17   0:00:01.4  (  22.9 % )     0:00:01.4 /  0:00:01.5    1.0
[08/01 11:46:48    704s] [ OptCommit              ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.3
[08/01 11:46:48    704s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.1
[08/01 11:46:48    704s] [ IncrDelayCalc          ]     37   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.2    1.0
[08/01 11:46:48    704s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:46:48    704s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[08/01 11:46:48    704s] [ SetupOptSlackGraph     ]     17   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    0.9
[08/01 11:46:48    704s] [ IncrTimingUpdate       ]     10   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.3    0.9
[08/01 11:46:48    704s] [ MISC                   ]          0:00:00.5  (   8.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 11:46:48    704s] ---------------------------------------------------------------------------------------------
[08/01 11:46:48    704s]  GlobalOpt #1 TOTAL                 0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.2    1.0
[08/01 11:46:48    704s] ---------------------------------------------------------------------------------------------
[08/01 11:46:48    704s] 
[08/01 11:46:48    704s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.2/0:00:06.3 (1.0), totSession cpu/real = 0:11:44.2/0:51:41.3 (0.2), mem = 3376.9M
[08/01 11:46:48    704s] End: GigaOpt Global Optimization
[08/01 11:46:48    704s] *** Timing NOT met, worst failing slack is -0.002
[08/01 11:46:48    704s] *** Check timing (0:00:00.0)
[08/01 11:46:48    704s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:46:48    704s] Deleting Lib Analyzer.
[08/01 11:46:48    704s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:46:48    704s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:46:48    704s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:48    704s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:46:48    704s] ### Creating LA Mngr. totSessionCpu=0:11:44 mem=3376.9M
[08/01 11:46:48    704s] ### Creating LA Mngr, finished. totSessionCpu=0:11:44 mem=3376.9M
[08/01 11:46:48    704s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:46:48    704s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3376.9M, EPOCH TIME: 1754074008.183639
[08/01 11:46:48    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:48    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:48    704s] 
[08/01 11:46:48    704s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:48    704s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3376.9M, EPOCH TIME: 1754074008.196446
[08/01 11:46:48    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:48    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:48    705s] Begin: GigaOpt Optimization in WNS mode
[08/01 11:46:48    705s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 11:46:48    705s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/01 11:46:48    705s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:49    705s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:46:49    705s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:45.1/0:51:42.3 (0.2), mem = 3374.9M
[08/01 11:46:49    705s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.21
[08/01 11:46:49    705s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:46:49    705s] ### Creating PhyDesignMc. totSessionCpu=0:11:45 mem=3374.9M
[08/01 11:46:49    705s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:46:49    705s] OPERPROF: Starting DPlace-Init at level 1, MEM:3374.9M, EPOCH TIME: 1754074009.004384
[08/01 11:46:49    705s] Processing tracks to init pin-track alignment.
[08/01 11:46:49    705s] z: 2, totalTracks: 1
[08/01 11:46:49    705s] z: 4, totalTracks: 1
[08/01 11:46:49    705s] z: 6, totalTracks: 1
[08/01 11:46:49    705s] z: 8, totalTracks: 1
[08/01 11:46:49    705s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:49    705s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3374.9M, EPOCH TIME: 1754074009.022948
[08/01 11:46:49    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:49    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:49    705s] 
[08/01 11:46:49    705s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:49    705s] 
[08/01 11:46:49    705s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:46:49    705s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3374.9M, EPOCH TIME: 1754074009.035835
[08/01 11:46:49    705s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3374.9M, EPOCH TIME: 1754074009.035882
[08/01 11:46:49    705s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3374.9M, EPOCH TIME: 1754074009.036296
[08/01 11:46:49    705s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3374.9MB).
[08/01 11:46:49    705s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3374.9M, EPOCH TIME: 1754074009.039831
[08/01 11:46:49    705s] TotalInstCnt at PhyDesignMc Initialization: 47042
[08/01 11:46:49    705s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:45 mem=3374.9M
[08/01 11:46:49    705s] ### Creating RouteCongInterface, started
[08/01 11:46:49    705s] 
[08/01 11:46:49    705s] Creating Lib Analyzer ...
[08/01 11:46:49    705s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:46:49    705s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:46:49    705s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:46:49    705s] 
[08/01 11:46:49    705s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:49    705s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:46 mem=3378.9M
[08/01 11:46:49    705s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:46 mem=3378.9M
[08/01 11:46:49    705s] Creating Lib Analyzer, finished. 
[08/01 11:46:49    705s] 
[08/01 11:46:49    705s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/01 11:46:49    705s] 
[08/01 11:46:49    705s] #optDebug: {0, 1.000}
[08/01 11:46:49    705s] ### Creating RouteCongInterface, finished
[08/01 11:46:49    705s] {MG  {4 0 1 0.122278}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:46:49    705s] ### Creating LA Mngr. totSessionCpu=0:11:46 mem=3378.9M
[08/01 11:46:49    705s] ### Creating LA Mngr, finished. totSessionCpu=0:11:46 mem=3378.9M
[08/01 11:46:49    705s] *info: 70 clock nets excluded
[08/01 11:46:49    705s] *info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:49    706s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2496899.3
[08/01 11:46:49    706s] PathGroup :  reg2reg  TargetSlack : 0.0085 
[08/01 11:46:50    706s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.003 Density 70.42
[08/01 11:46:50    706s] Optimizer WNS Pass 0
[08/01 11:46:50    706s] OptDebug: Start of Optimizer WNS Pass 0:
[08/01 11:46:50    706s] +----------+------+------+
[08/01 11:46:50    706s] |Path Group|   WNS|   TNS|
[08/01 11:46:50    706s] +----------+------+------+
[08/01 11:46:50    706s] |default   | 0.738| 0.000|
[08/01 11:46:50    706s] |reg2reg   |-0.002|-0.003|
[08/01 11:46:50    706s] |HEPG      |-0.002|-0.003|
[08/01 11:46:50    706s] |All Paths |-0.002|-0.003|
[08/01 11:46:50    706s] +----------+------+------+
[08/01 11:46:50    706s] 
[08/01 11:46:50    706s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.002ns TNS -0.003ns; HEPG WNS -0.002ns TNS -0.003ns; all paths WNS -0.002ns TNS -0.003ns; Real time 0:01:33
[08/01 11:46:50    706s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3436.2M, EPOCH TIME: 1754074010.163838
[08/01 11:46:50    706s] Found 0 hard placement blockage before merging.
[08/01 11:46:50    706s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3436.2M, EPOCH TIME: 1754074010.164413
[08/01 11:46:50    706s] Active Path Group: reg2reg  
[08/01 11:46:50    706s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:46:50    706s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:46:50    706s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:46:50    706s] |  -0.002|   -0.002|  -0.003|   -0.003|   70.42%|   0:00:00.0| 3436.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
[08/01 11:46:51    707s] |   0.002|    0.002|   0.000|    0.000|   70.43%|   0:00:01.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]67/D    |
[08/01 11:46:52    708s] |   0.004|    0.004|   0.000|    0.000|   70.48%|   0:00:01.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]130/D   |
[08/01 11:46:53    709s] |   0.006|    0.006|   0.000|    0.000|   70.51%|   0:00:01.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]30/D    |
[08/01 11:46:53    709s] |   0.010|    0.010|   0.000|    0.000|   70.53%|   0:00:00.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]74/D    |
[08/01 11:46:53    709s] |   0.010|    0.010|   0.000|    0.000|   70.53%|   0:00:00.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]74/D    |
[08/01 11:46:53    709s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:46:53    709s] 
[08/01 11:46:53    709s] *** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=3612.4M) ***
[08/01 11:46:53    710s] 
[08/01 11:46:53    710s] *** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=3612.4M) ***
[08/01 11:46:53    710s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:46:53    710s] OptDebug: End of Optimizer WNS Pass 0:
[08/01 11:46:53    710s] +----------+-----+-----+
[08/01 11:46:53    710s] |Path Group|  WNS|  TNS|
[08/01 11:46:53    710s] +----------+-----+-----+
[08/01 11:46:53    710s] |default   |0.738|0.000|
[08/01 11:46:53    710s] |reg2reg   |0.010|0.000|
[08/01 11:46:53    710s] |HEPG      |0.010|0.000|
[08/01 11:46:53    710s] |All Paths |0.010|0.000|
[08/01 11:46:53    710s] +----------+-----+-----+
[08/01 11:46:53    710s] 
[08/01 11:46:53    710s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.010ns TNS 0.000ns; HEPG WNS 0.010ns TNS 0.000ns; all paths WNS 0.010ns TNS 0.000ns; Real time 0:01:36
[08/01 11:46:53    710s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.53
[08/01 11:46:53    710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2496899.3
[08/01 11:46:53    710s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3612.4M, EPOCH TIME: 1754074013.928046
[08/01 11:46:53    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47210).
[08/01 11:46:53    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:54    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:54    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:54    710s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.101, REAL:0.102, MEM:3462.4M, EPOCH TIME: 1754074014.029835
[08/01 11:46:54    710s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3462.4M, EPOCH TIME: 1754074014.034460
[08/01 11:46:54    710s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3462.4M, EPOCH TIME: 1754074014.034509
[08/01 11:46:54    710s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3462.4M, EPOCH TIME: 1754074014.050174
[08/01 11:46:54    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:54    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:54    710s] 
[08/01 11:46:54    710s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:54    710s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3462.4M, EPOCH TIME: 1754074014.060009
[08/01 11:46:54    710s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3462.4M, EPOCH TIME: 1754074014.060057
[08/01 11:46:54    710s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3462.4M, EPOCH TIME: 1754074014.060429
[08/01 11:46:54    710s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.029, MEM:3462.4M, EPOCH TIME: 1754074014.063293
[08/01 11:46:54    710s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.029, MEM:3462.4M, EPOCH TIME: 1754074014.063312
[08/01 11:46:54    710s] TDRefine: refinePlace mode is spiral
[08/01 11:46:54    710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.13
[08/01 11:46:54    710s] OPERPROF: Starting RefinePlace at level 1, MEM:3462.4M, EPOCH TIME: 1754074014.063350
[08/01 11:46:54    710s] *** Starting place_detail (0:11:50 mem=3462.4M) ***
[08/01 11:46:54    710s] Total net bbox length = 5.353e+05 (2.692e+05 2.660e+05) (ext = 9.608e+04)
[08/01 11:46:54    710s] 
[08/01 11:46:54    710s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:54    710s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:46:54    710s] (I)      Default pattern map key = top_default.
[08/01 11:46:54    710s] (I)      Default pattern map key = top_default.
[08/01 11:46:54    710s] User Input Parameters:
[08/01 11:46:54    710s] - Congestion Driven    : Off
[08/01 11:46:54    710s] - Timing Driven        : Off
[08/01 11:46:54    710s] - Area-Violation Based : Off
[08/01 11:46:54    710s] 
[08/01 11:46:54    710s] Starting Small incrNP...
[08/01 11:46:54    710s] - Start Rollback Level : -5
[08/01 11:46:54    710s] - Legalized            : On
[08/01 11:46:54    710s] - Window Based         : Off
[08/01 11:46:54    710s] - eDen incr mode       : Off
[08/01 11:46:54    710s] - Small incr mode      : On
[08/01 11:46:54    710s] 
[08/01 11:46:54    710s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3462.4M, EPOCH TIME: 1754074014.094181
[08/01 11:46:54    710s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3462.4M, EPOCH TIME: 1754074014.097698
[08/01 11:46:54    710s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.007, REAL:0.007, MEM:3462.4M, EPOCH TIME: 1754074014.104272
[08/01 11:46:54    710s] default core: bins with density > 0.750 = 27.02 % ( 197 / 729 )
[08/01 11:46:54    710s] Density distribution unevenness ratio (U70) = 3.729%
[08/01 11:46:54    710s] Density distribution unevenness ratio (U80) = 0.095%
[08/01 11:46:54    710s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:46:54    710s] Density distribution unevenness ratio = 3.729%
[08/01 11:46:54    710s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:3462.4M, EPOCH TIME: 1754074014.104351
[08/01 11:46:54    710s] cost 0.847297, thresh 1.000000
[08/01 11:46:54    710s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3462.4M)
[08/01 11:46:54    710s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:46:54    710s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3462.4M, EPOCH TIME: 1754074014.105067
[08/01 11:46:54    710s] Starting refinePlace ...
[08/01 11:46:54    710s] (I)      Default pattern map key = top_default.
[08/01 11:46:54    710s] One DDP V2 for no tweak run.
[08/01 11:46:54    710s] (I)      Default pattern map key = top_default.
[08/01 11:46:54    710s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3465.6M, EPOCH TIME: 1754074014.151674
[08/01 11:46:54    710s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:46:54    710s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3465.6M, EPOCH TIME: 1754074014.151731
[08/01 11:46:54    710s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3465.6M, EPOCH TIME: 1754074014.151971
[08/01 11:46:54    710s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3465.6M, EPOCH TIME: 1754074014.151990
[08/01 11:46:54    710s] DDP markSite nrRow 266 nrJob 266
[08/01 11:46:54    710s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3465.6M, EPOCH TIME: 1754074014.152765
[08/01 11:46:54    710s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3465.6M, EPOCH TIME: 1754074014.152833
[08/01 11:46:54    710s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/01 11:46:54    710s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3472.1M, EPOCH TIME: 1754074014.171789
[08/01 11:46:54    710s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3472.1M, EPOCH TIME: 1754074014.171825
[08/01 11:46:54    710s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3472.1M, EPOCH TIME: 1754074014.175965
[08/01 11:46:54    710s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:46:54    710s]  ** Cut row section real time 0:00:00.0.
[08/01 11:46:54    710s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3472.1M, EPOCH TIME: 1754074014.176055
[08/01 11:46:54    710s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 11:46:54    710s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3472.1MB) @(0:11:50 - 0:11:51).
[08/01 11:46:54    710s] Move report: preRPlace moves 488 insts, mean move: 0.64 um, max move: 2.73 um 
[08/01 11:46:54    710s] 	Max move on inst (FE_RC_445_0): (207.48, 18.48) --> (208.81, 17.08)
[08/01 11:46:54    710s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[08/01 11:46:54    710s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:46:54    710s] 
[08/01 11:46:54    710s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:46:55    711s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:46:55    711s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:46:55    711s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:46:55    711s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[08/01 11:46:55    711s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:46:55    711s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3456.1MB) @(0:11:51 - 0:11:51).
[08/01 11:46:55    711s] Move report: Detail placement moves 488 insts, mean move: 0.64 um, max move: 2.73 um 
[08/01 11:46:55    711s] 	Max move on inst (FE_RC_445_0): (207.48, 18.48) --> (208.81, 17.08)
[08/01 11:46:55    711s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3456.1MB
[08/01 11:46:55    711s] Statistics of distance of Instance movement in refine placement:
[08/01 11:46:55    711s]   maximum (X+Y) =         2.73 um
[08/01 11:46:55    711s]   inst (FE_RC_445_0) with max move: (207.48, 18.48) -> (208.81, 17.08)
[08/01 11:46:55    711s]   mean    (X+Y) =         0.64 um
[08/01 11:46:55    711s] Summary Report:
[08/01 11:46:55    711s] Instances move: 488 (out of 47141 movable)
[08/01 11:46:55    711s] Instances flipped: 0
[08/01 11:46:55    711s] Mean displacement: 0.64 um
[08/01 11:46:55    711s] Max displacement: 2.73 um [08/01 11:46:55    711s] Total instances moved : 488
(Instance: FE_RC_445_0) (207.48, 18.48) -> (208.81, 17.08)
[08/01 11:46:55    711s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[08/01 11:46:55    711s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.282, REAL:1.284, MEM:3456.1M, EPOCH TIME: 1754074015.389365
[08/01 11:46:55    711s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3456.1MB) @(0:11:50 - 0:11:52).
[08/01 11:46:55    711s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.13
[08/01 11:46:55    711s] OPERPROF: Finished RefinePlace at level 1, CPU:1.335, REAL:1.337, MEM:3456.1M, EPOCH TIME: 1754074015.400661
[08/01 11:46:55    711s] Total net bbox length = 5.356e+05 (2.695e+05 2.662e+05) (ext = 9.608e+04)
[08/01 11:46:55    711s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3456.1MB
[08/01 11:46:55    711s] *** Finished place_detail (0:11:52 mem=3456.1M) ***
[08/01 11:46:55    711s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3456.1M, EPOCH TIME: 1754074015.597497
[08/01 11:46:55    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47210).
[08/01 11:46:55    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:55    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:55    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:55    711s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.112, REAL:0.113, MEM:3447.1M, EPOCH TIME: 1754074015.710544
[08/01 11:46:55    711s] *** maximum move = 2.73 um ***
[08/01 11:46:55    711s] *** Finished re-routing un-routed nets (3447.1M) ***
[08/01 11:46:55    711s] OPERPROF: Starting DPlace-Init at level 1, MEM:3447.1M, EPOCH TIME: 1754074015.763899
[08/01 11:46:55    711s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3447.1M, EPOCH TIME: 1754074015.781630
[08/01 11:46:55    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:55    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:55    711s] 
[08/01 11:46:55    711s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:55    711s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3447.1M, EPOCH TIME: 1754074015.793638
[08/01 11:46:55    711s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3447.1M, EPOCH TIME: 1754074015.793683
[08/01 11:46:55    711s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3463.1M, EPOCH TIME: 1754074015.794180
[08/01 11:46:55    711s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.034, MEM:3463.1M, EPOCH TIME: 1754074015.797462
[08/01 11:46:55    712s] 
[08/01 11:46:55    712s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=3463.1M) ***
[08/01 11:46:55    712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2496899.3
[08/01 11:46:56    712s] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.53
[08/01 11:46:56    712s] OptDebug: End of Setup Fixing:
[08/01 11:46:56    712s] +----------+-----+-----+
[08/01 11:46:56    712s] |Path Group|  WNS|  TNS|
[08/01 11:46:56    712s] +----------+-----+-----+
[08/01 11:46:56    712s] |default   |0.738|0.000|
[08/01 11:46:56    712s] |reg2reg   |0.010|0.000|
[08/01 11:46:56    712s] |HEPG      |0.010|0.000|
[08/01 11:46:56    712s] |All Paths |0.010|0.000|
[08/01 11:46:56    712s] +----------+-----+-----+
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s] Bottom Preferred Layer:
[08/01 11:46:56    712s] +---------------+------------+------------+----------+
[08/01 11:46:56    712s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:46:56    712s] +---------------+------------+------------+----------+
[08/01 11:46:56    712s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:46:56    712s] | metal4 (z=4)  |         41 |          0 | default  |
[08/01 11:46:56    712s] | metal7 (z=7)  |          3 |          0 | default  |
[08/01 11:46:56    712s] +---------------+------------+------------+----------+
[08/01 11:46:56    712s] Via Pillar Rule:
[08/01 11:46:56    712s]     None
[08/01 11:46:56    712s] Finished writing unified metrics of routing constraints.
[08/01 11:46:56    712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2496899.3
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:07.0 mem=3463.1M) ***
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s] Total-nets :: 57815, Stn-nets :: 727, ratio :: 1.25746 %, Total-len 580172, Stn-len 10426
[08/01 11:46:56    712s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3444.0M, EPOCH TIME: 1754074016.232437
[08/01 11:46:56    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:46:56    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:56    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:56    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:56    712s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.106, REAL:0.106, MEM:3377.0M, EPOCH TIME: 1754074016.338916
[08/01 11:46:56    712s] TotalInstCnt at PhyDesignMc Destruction: 47210
[08/01 11:46:56    712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.21
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s] =============================================================================================
[08/01 11:46:56    712s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.18-s099_1
[08/01 11:46:56    712s] =============================================================================================
[08/01 11:46:56    712s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:46:56    712s] ---------------------------------------------------------------------------------------------
[08/01 11:46:56    712s] [ SlackTraversorInit     ]      2   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:46:56    712s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:56    712s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:56    712s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:56    712s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:46:56    712s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:46:56    712s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:56    712s] [ TransformInit          ]      1   0:00:00.4  (   5.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:46:56    712s] [ OptimizationStep       ]      1   0:00:00.1  (   1.4 % )     0:00:03.6 /  0:00:03.6    1.0
[08/01 11:46:56    712s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:03.5 /  0:00:03.5    1.0
[08/01 11:46:56    712s] [ OptGetWeight           ]      4   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:46:56    712s] [ OptEval                ]      4   0:00:02.4  (  32.9 % )     0:00:02.4 /  0:00:02.4    1.0
[08/01 11:46:56    712s] [ OptCommit              ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.1
[08/01 11:46:56    712s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:56    712s] [ IncrDelayCalc          ]     26   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:56    712s] [ SetupOptGetWorkingSet  ]     12   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:46:56    712s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:46:56    712s] [ SetupOptSlackGraph     ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:46:56    712s] [ RefinePlace            ]      1   0:00:02.0  (  27.2 % )     0:00:02.0 /  0:00:02.0    1.0
[08/01 11:46:56    712s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:46:56    712s] [ IncrTimingUpdate       ]      8   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:46:56    712s] [ MISC                   ]          0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:46:56    712s] ---------------------------------------------------------------------------------------------
[08/01 11:46:56    712s]  WnsOpt #1 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.3    1.0
[08/01 11:46:56    712s] ---------------------------------------------------------------------------------------------
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:11:52.5/0:51:49.6 (0.2), mem = 3377.0M
[08/01 11:46:56    712s] End: GigaOpt Optimization in WNS mode
[08/01 11:46:56    712s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:46:56    712s] Deleting Lib Analyzer.
[08/01 11:46:56    712s] **INFO: Flow update: Design timing is met.
[08/01 11:46:56    712s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:46:56    712s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:46:56    712s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:46:56    712s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:46:56    712s] ### Creating LA Mngr. totSessionCpu=0:11:53 mem=3375.0M
[08/01 11:46:56    712s] ### Creating LA Mngr, finished. totSessionCpu=0:11:53 mem=3375.0M
[08/01 11:46:56    712s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:46:56    712s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:46:56    712s] ### Creating PhyDesignMc. totSessionCpu=0:11:53 mem=3432.3M
[08/01 11:46:56    712s] OPERPROF: Starting DPlace-Init at level 1, MEM:3432.3M, EPOCH TIME: 1754074016.683466
[08/01 11:46:56    712s] Processing tracks to init pin-track alignment.
[08/01 11:46:56    712s] z: 2, totalTracks: 1
[08/01 11:46:56    712s] z: 4, totalTracks: 1
[08/01 11:46:56    712s] z: 6, totalTracks: 1
[08/01 11:46:56    712s] z: 8, totalTracks: 1
[08/01 11:46:56    712s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:46:56    712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3432.3M, EPOCH TIME: 1754074016.702946
[08/01 11:46:56    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:56    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:46:56    712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3432.3M, EPOCH TIME: 1754074016.715594
[08/01 11:46:56    712s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3432.3M, EPOCH TIME: 1754074016.715645
[08/01 11:46:56    712s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3432.3M, EPOCH TIME: 1754074016.716003
[08/01 11:46:56    712s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3432.3MB).
[08/01 11:46:56    712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3432.3M, EPOCH TIME: 1754074016.719450
[08/01 11:46:56    712s] TotalInstCnt at PhyDesignMc Initialization: 47210
[08/01 11:46:56    712s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:53 mem=3432.3M
[08/01 11:46:56    712s] 
[08/01 11:46:56    712s] Creating Lib Analyzer ...
[08/01 11:46:56    712s] Begin: Area Reclaim Optimization
[08/01 11:46:56    712s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:53.0/0:51:50.2 (0.2), mem = 3432.3M
[08/01 11:46:56    713s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:46:56    713s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:46:56    713s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:46:56    713s] 
[08/01 11:46:56    713s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:46:57    713s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:53 mem=3436.3M
[08/01 11:46:57    713s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:53 mem=3436.3M
[08/01 11:46:57    713s] Creating Lib Analyzer, finished. 
[08/01 11:46:57    713s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.22
[08/01 11:46:57    713s] ### Creating RouteCongInterface, started
[08/01 11:46:57    713s] 
[08/01 11:46:57    713s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:46:57    713s] 
[08/01 11:46:57    713s] #optDebug: {0, 1.000}
[08/01 11:46:57    713s] ### Creating RouteCongInterface, finished
[08/01 11:46:57    713s] {MG  {4 0 1 0.122278}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:46:57    713s] ### Creating LA Mngr. totSessionCpu=0:11:53 mem=3436.3M
[08/01 11:46:57    713s] ### Creating LA Mngr, finished. totSessionCpu=0:11:53 mem=3436.3M
[08/01 11:46:57    713s] Usable buffer cells for single buffer setup transform:
[08/01 11:46:57    713s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/01 11:46:57    713s] Number of usable buffer cells above: 9
[08/01 11:46:57    713s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3436.3M, EPOCH TIME: 1754074017.260207
[08/01 11:46:57    713s] Found 0 hard placement blockage before merging.
[08/01 11:46:57    713s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3436.3M, EPOCH TIME: 1754074017.260695
[08/01 11:46:57    713s] Reclaim Optimization WNS Slack 0.010  TNS Slack 0.000 Density 70.53
[08/01 11:46:57    713s] +---------+---------+--------+--------+------------+--------+
[08/01 11:46:57    713s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:46:57    713s] +---------+---------+--------+--------+------------+--------+
[08/01 11:46:57    713s] |   70.53%|        -|   0.010|   0.000|   0:00:00.0| 3436.3M|
[08/01 11:46:58    714s] |   70.53%|        0|   0.010|   0.000|   0:00:01.0| 3436.3M|
[08/01 11:46:58    714s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:46:59    715s] |   70.53%|       14|   0.010|   0.000|   0:00:01.0| 3459.9M|
[08/01 11:47:00    716s] |   70.52%|       21|   0.010|   0.000|   0:00:01.0| 3459.9M|
[08/01 11:47:01    717s] |   70.48%|       73|   0.010|   0.000|   0:00:01.0| 3459.9M|
[08/01 11:47:01    717s] |   70.48%|        4|   0.010|   0.000|   0:00:00.0| 3459.9M|
[08/01 11:47:01    717s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:47:01    717s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/01 11:47:01    717s] |   70.48%|        0|   0.010|   0.000|   0:00:00.0| 3459.9M|
[08/01 11:47:01    718s] |   70.48%|        3|   0.010|   0.000|   0:00:00.0| 3459.9M|
[08/01 11:47:02    718s] +---------+---------+--------+--------+------------+--------+
[08/01 11:47:02    718s] Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 70.48
[08/01 11:47:02    718s] 
[08/01 11:47:02    718s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 16 Resize = 77 **
[08/01 11:47:02    718s] --------------------------------------------------------------
[08/01 11:47:02    718s] |                                   | Total     | Sequential |
[08/01 11:47:02    718s] --------------------------------------------------------------
[08/01 11:47:02    718s] | Num insts resized                 |      74  |       0    |
[08/01 11:47:02    718s] | Num insts undone                  |       0  |       0    |
[08/01 11:47:02    718s] | Num insts Downsized               |      74  |       0    |
[08/01 11:47:02    718s] | Num insts Samesized               |       0  |       0    |
[08/01 11:47:02    718s] | Num insts Upsized                 |       0  |       0    |
[08/01 11:47:02    718s] | Num multiple commits+uncommits    |       3  |       -    |
[08/01 11:47:02    718s] --------------------------------------------------------------
[08/01 11:47:02    718s] Bottom Preferred Layer:
[08/01 11:47:02    718s] +---------------+------------+------------+----------+
[08/01 11:47:02    718s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:47:02    718s] +---------------+------------+------------+----------+
[08/01 11:47:02    718s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:47:02    718s] | metal4 (z=4)  |         24 |          0 | default  |
[08/01 11:47:02    718s] | metal7 (z=7)  |          3 |          0 | default  |
[08/01 11:47:02    718s] +---------------+------------+------------+----------+
[08/01 11:47:02    718s] Via Pillar Rule:
[08/01 11:47:02    718s]     None
[08/01 11:47:02    718s] Finished writing unified metrics of routing constraints.
[08/01 11:47:02    718s] 
[08/01 11:47:02    718s] Number of times islegalLocAvaiable called = 141 skipped = 0, called in commitmove = 77, skipped in commitmove = 0
[08/01 11:47:02    718s] End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:06.0) **
[08/01 11:47:02    718s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3459.9M, EPOCH TIME: 1754074022.037984
[08/01 11:47:02    718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47189).
[08/01 11:47:02    718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:02    718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:02    718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:02    718s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.112, REAL:0.112, MEM:3459.9M, EPOCH TIME: 1754074022.150285
[08/01 11:47:02    718s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3459.9M, EPOCH TIME: 1754074022.159029
[08/01 11:47:02    718s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3459.9M, EPOCH TIME: 1754074022.159085
[08/01 11:47:02    718s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3459.9M, EPOCH TIME: 1754074022.176548
[08/01 11:47:02    718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:02    718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:02    718s] 
[08/01 11:47:02    718s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:02    718s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.012, MEM:3459.9M, EPOCH TIME: 1754074022.188089
[08/01 11:47:02    718s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3459.9M, EPOCH TIME: 1754074022.188138
[08/01 11:47:02    718s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3459.9M, EPOCH TIME: 1754074022.188527
[08/01 11:47:02    718s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3459.9M, EPOCH TIME: 1754074022.191686
[08/01 11:47:02    718s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3459.9M, EPOCH TIME: 1754074022.192175
[08/01 11:47:02    718s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.033, MEM:3459.9M, EPOCH TIME: 1754074022.192219
[08/01 11:47:02    718s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.033, MEM:3459.9M, EPOCH TIME: 1754074022.192235
[08/01 11:47:02    718s] TDRefine: refinePlace mode is spiral
[08/01 11:47:02    718s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.14
[08/01 11:47:02    718s] OPERPROF: Starting RefinePlace at level 1, MEM:3459.9M, EPOCH TIME: 1754074022.192278
[08/01 11:47:02    718s] *** Starting place_detail (0:11:58 mem=3459.9M) ***
[08/01 11:47:02    718s] Total net bbox length = 5.356e+05 (2.694e+05 2.661e+05) (ext = 9.608e+04)
[08/01 11:47:02    718s] 
[08/01 11:47:02    718s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:02    718s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:47:02    718s] (I)      Default pattern map key = top_default.
[08/01 11:47:02    718s] (I)      Default pattern map key = top_default.
[08/01 11:47:02    718s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3459.9M, EPOCH TIME: 1754074022.224949
[08/01 11:47:02    718s] Starting refinePlace ...
[08/01 11:47:02    718s] (I)      Default pattern map key = top_default.
[08/01 11:47:02    718s] One DDP V2 for no tweak run.
[08/01 11:47:02    718s] 
[08/01 11:47:02    718s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:47:02    718s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:47:02    718s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:47:02    718s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:47:02    718s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[08/01 11:47:02    718s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:47:02    718s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3443.9MB) @(0:11:58 - 0:11:59).
[08/01 11:47:02    718s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:47:02    718s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3443.9MB
[08/01 11:47:02    718s] Statistics of distance of Instance movement in refine placement:
[08/01 11:47:02    718s]   maximum (X+Y) =         0.00 um
[08/01 11:47:02    718s]   mean    (X+Y) =         0.00 um
[08/01 11:47:02    718s] Total instances moved : 0
[08/01 11:47:02    718s] Summary Report:
[08/01 11:47:02    718s] Instances move: 0 (out of 47120 movable)
[08/01 11:47:02    718s] Instances flipped: 0
[08/01 11:47:02    718s] Mean displacement: 0.00 um
[08/01 11:47:02    718s] Max displacement: 0.00 um 
[08/01 11:47:02    718s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.688, REAL:0.687, MEM:3443.9M, EPOCH TIME: 1754074022.911502
[08/01 11:47:02    719s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=3443.9MB) @(0:11:58 - 0:11:59).
[08/01 11:47:02    719s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.14
[08/01 11:47:02    719s] OPERPROF: Finished RefinePlace at level 1, CPU:0.731, REAL:0.730, MEM:3443.9M, EPOCH TIME: 1754074022.922535
[08/01 11:47:02    719s] Total net bbox length = 5.356e+05 (2.694e+05 2.661e+05) (ext = 9.608e+04)
[08/01 11:47:02    719s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3443.9MB
[08/01 11:47:02    719s] *** Finished place_detail (0:11:59 mem=3443.9M) ***
[08/01 11:47:03    719s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3443.9M, EPOCH TIME: 1754074023.115099
[08/01 11:47:03    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47189).
[08/01 11:47:03    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.113, REAL:0.113, MEM:3443.9M, EPOCH TIME: 1754074023.228594
[08/01 11:47:03    719s] *** maximum move = 0.00 um ***
[08/01 11:47:03    719s] *** Finished re-routing un-routed nets (3443.9M) ***
[08/01 11:47:03    719s] OPERPROF: Starting DPlace-Init at level 1, MEM:3443.9M, EPOCH TIME: 1754074023.284167
[08/01 11:47:03    719s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3443.9M, EPOCH TIME: 1754074023.300691
[08/01 11:47:03    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:03    719s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3443.9M, EPOCH TIME: 1754074023.311563
[08/01 11:47:03    719s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3443.9M, EPOCH TIME: 1754074023.311611
[08/01 11:47:03    719s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3459.9M, EPOCH TIME: 1754074023.312174
[08/01 11:47:03    719s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3459.9M, EPOCH TIME: 1754074023.315180
[08/01 11:47:03    719s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3459.9M, EPOCH TIME: 1754074023.315493
[08/01 11:47:03    719s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3459.9M, EPOCH TIME: 1754074023.315538
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3459.9M) ***
[08/01 11:47:03    719s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:47:03    719s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.22
[08/01 11:47:03    719s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:11:59.5/0:51:56.7 (0.2), mem = 3459.9M
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s] =============================================================================================
[08/01 11:47:03    719s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.18-s099_1
[08/01 11:47:03    719s] =============================================================================================
[08/01 11:47:03    719s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:47:03    719s] ---------------------------------------------------------------------------------------------
[08/01 11:47:03    719s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:03    719s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:03    719s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:03    719s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:47:03    719s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    1.0
[08/01 11:47:03    719s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:03    719s] [ OptimizationStep       ]      1   0:00:00.7  (  10.3 % )     0:00:04.5 /  0:00:04.4    1.0
[08/01 11:47:03    719s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.9 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 11:47:03    719s] [ OptGetWeight           ]    187   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:03    719s] [ OptEval                ]    187   0:00:02.9  (  43.6 % )     0:00:02.9 /  0:00:02.9    1.0
[08/01 11:47:03    719s] [ OptCommit              ]    187   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:03    719s] [ PostCommitDelayUpdate  ]    187   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.1
[08/01 11:47:03    719s] [ IncrDelayCalc          ]    140   0:00:00.5  (   7.1 % )     0:00:00.5 /  0:00:00.5    1.1
[08/01 11:47:03    719s] [ RefinePlace            ]      1   0:00:01.4  (  21.2 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:47:03    719s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:47:03    719s] [ IncrTimingUpdate       ]     41   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.2    0.9
[08/01 11:47:03    719s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:47:03    719s] ---------------------------------------------------------------------------------------------
[08/01 11:47:03    719s]  AreaOpt #1 TOTAL                   0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 11:47:03    719s] ---------------------------------------------------------------------------------------------
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3440.8M, EPOCH TIME: 1754074023.467496
[08/01 11:47:03    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:03    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.089, REAL:0.090, MEM:3379.8M, EPOCH TIME: 1754074023.557265
[08/01 11:47:03    719s] TotalInstCnt at PhyDesignMc Destruction: 47189
[08/01 11:47:03    719s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=3379.82M, totSessionCpu=0:12:00).
[08/01 11:47:03    719s] postCtsLateCongRepair #1 0
[08/01 11:47:03    719s] postCtsLateCongRepair #1 0
[08/01 11:47:03    719s] postCtsLateCongRepair #1 0
[08/01 11:47:03    719s] postCtsLateCongRepair #1 0
[08/01 11:47:03    719s] Starting local wire reclaim
[08/01 11:47:03    719s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3379.8M, EPOCH TIME: 1754074023.575860
[08/01 11:47:03    719s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3379.8M, EPOCH TIME: 1754074023.575923
[08/01 11:47:03    719s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3379.8M, EPOCH TIME: 1754074023.575953
[08/01 11:47:03    719s] Processing tracks to init pin-track alignment.
[08/01 11:47:03    719s] z: 2, totalTracks: 1
[08/01 11:47:03    719s] z: 4, totalTracks: 1
[08/01 11:47:03    719s] z: 6, totalTracks: 1
[08/01 11:47:03    719s] z: 8, totalTracks: 1
[08/01 11:47:03    719s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:47:03    719s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3379.8M, EPOCH TIME: 1754074023.594820
[08/01 11:47:03    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:47:03    719s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:3379.8M, EPOCH TIME: 1754074023.606935
[08/01 11:47:03    719s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3379.8M, EPOCH TIME: 1754074023.606992
[08/01 11:47:03    719s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3379.8M, EPOCH TIME: 1754074023.607385
[08/01 11:47:03    719s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3379.8MB).
[08/01 11:47:03    719s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.035, MEM:3379.8M, EPOCH TIME: 1754074023.610802
[08/01 11:47:03    719s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.035, MEM:3379.8M, EPOCH TIME: 1754074023.610821
[08/01 11:47:03    719s] TDRefine: refinePlace mode is spiral
[08/01 11:47:03    719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.15
[08/01 11:47:03    719s] OPERPROF:   Starting RefinePlace at level 2, MEM:3379.8M, EPOCH TIME: 1754074023.610863
[08/01 11:47:03    719s] *** Starting place_detail (0:12:00 mem=3379.8M) ***
[08/01 11:47:03    719s] Total net bbox length = 5.356e+05 (2.694e+05 2.661e+05) (ext = 9.608e+04)
[08/01 11:47:03    719s] 
[08/01 11:47:03    719s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:03    719s] (I)      Default pattern map key = top_default.
[08/01 11:47:03    719s] (I)      Default pattern map key = top_default.
[08/01 11:47:03    719s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3379.8M, EPOCH TIME: 1754074023.645980
[08/01 11:47:03    719s] Starting refinePlace ...
[08/01 11:47:03    719s] (I)      Default pattern map key = top_default.
[08/01 11:47:03    719s] One DDP V2 for no tweak run.
[08/01 11:47:03    719s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3379.8M, EPOCH TIME: 1754074023.655756
[08/01 11:47:03    719s] OPERPROF:         Starting spMPad at level 5, MEM:3416.7M, EPOCH TIME: 1754074023.713163
[08/01 11:47:03    719s] OPERPROF:           Starting spContextMPad at level 6, MEM:3416.7M, EPOCH TIME: 1754074023.714271
[08/01 11:47:03    719s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3416.7M, EPOCH TIME: 1754074023.714307
[08/01 11:47:03    719s] MP Top (47120): mp=1.050. U=0.704.
[08/01 11:47:03    719s] OPERPROF:         Finished spMPad at level 5, CPU:0.008, REAL:0.008, MEM:3416.7M, EPOCH TIME: 1754074023.721484
[08/01 11:47:03    719s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3416.7M, EPOCH TIME: 1754074023.725459
[08/01 11:47:03    719s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3416.7M, EPOCH TIME: 1754074023.725490
[08/01 11:47:03    719s] OPERPROF:             Starting InitSKP at level 7, MEM:3416.7M, EPOCH TIME: 1754074023.725676
[08/01 11:47:03    719s] no activity file in design. spp won't run.
[08/01 11:47:03    719s] no activity file in design. spp won't run.
[08/01 11:47:04    720s] **WARN: [IO pin not placed] clk
[08/01 11:47:04    720s] **WARN: [IO pin not placed] rst_n
[08/01 11:47:04    720s] **WARN: [IO pin not placed] start
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_valid
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_addr[7]
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_addr[6]
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_addr[5]
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_addr[4]
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_addr[3]
[08/01 11:47:04    720s] **WARN: [IO pin not placed] preload_addr[2]
[08/01 11:47:04    720s] **WARN: [IO pin not placed] ...
[08/01 11:47:04    720s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 324 / 324 = 100.00%
[08/01 11:47:05    721s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[08/01 11:47:05    721s] OPERPROF:             Finished InitSKP at level 7, CPU:2.088, REAL:2.094, MEM:3535.9M, EPOCH TIME: 1754074025.819434
[08/01 11:47:06    722s] Timing cost in AAE based: 12986867.6736236624419689
[08/01 11:47:06    722s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:2.646, REAL:2.653, MEM:3564.4M, EPOCH TIME: 1754074026.378797
[08/01 11:47:06    722s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:2.650, REAL:2.657, MEM:3564.4M, EPOCH TIME: 1754074026.382899
[08/01 11:47:06    722s] SKP cleared!
[08/01 11:47:06    722s] AAE Timing clean up.
[08/01 11:47:06    722s] Tweakage: fix icg 1, fix clk 0.
[08/01 11:47:06    722s] Tweakage: density cost 1, scale 0.4.
[08/01 11:47:06    722s] Tweakage: activity cost 0, scale 1.0.
[08/01 11:47:06    722s] Tweakage: timing cost on, scale 1.0.
[08/01 11:47:06    722s] OPERPROF:         Starting CoreOperation at level 5, MEM:3564.4M, EPOCH TIME: 1754074026.411376
[08/01 11:47:06    722s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3564.4M, EPOCH TIME: 1754074026.441753
[08/01 11:47:07    723s] Tweakage swap 1123 pairs.
[08/01 11:47:07    723s] Tweakage swap 590 pairs.
[08/01 11:47:08    724s] Tweakage swap 673 pairs.
[08/01 11:47:09    725s] Tweakage swap 300 pairs.
[08/01 11:47:09    725s] Tweakage swap 39 pairs.
[08/01 11:47:10    726s] Tweakage swap 26 pairs.
[08/01 11:47:11    727s] Tweakage swap 44 pairs.
[08/01 11:47:11    728s] Tweakage swap 24 pairs.
[08/01 11:47:12    728s] Tweakage swap 5 pairs.
[08/01 11:47:13    729s] Tweakage swap 5 pairs.
[08/01 11:47:13    729s] Tweakage swap 8 pairs.
[08/01 11:47:14    730s] Tweakage swap 8 pairs.
[08/01 11:47:15    731s] Tweakage swap 446 pairs.
[08/01 11:47:15    731s] Tweakage swap 196 pairs.
[08/01 11:47:15    731s] Tweakage swap 224 pairs.
[08/01 11:47:16    732s] Tweakage swap 121 pairs.
[08/01 11:47:16    732s] Tweakage swap 47 pairs.
[08/01 11:47:16    732s] Tweakage swap 21 pairs.
[08/01 11:47:17    733s] Tweakage swap 29 pairs.
[08/01 11:47:17    733s] Tweakage swap 9 pairs.
[08/01 11:47:18    734s] Tweakage swap 13 pairs.
[08/01 11:47:18    734s] Tweakage swap 6 pairs.
[08/01 11:47:18    734s] Tweakage swap 5 pairs.
[08/01 11:47:19    735s] Tweakage swap 1 pairs.
[08/01 11:47:19    735s] Tweakage move 2302 insts.
[08/01 11:47:19    735s] Tweakage move 540 insts.
[08/01 11:47:19    735s] Tweakage move 141 insts.
[08/01 11:47:19    735s] Tweakage move 33 insts.
[08/01 11:47:19    735s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:13.132, REAL:13.172, MEM:3564.4M, EPOCH TIME: 1754074039.613452
[08/01 11:47:19    735s] OPERPROF:         Finished CoreOperation at level 5, CPU:13.166, REAL:13.205, MEM:3564.4M, EPOCH TIME: 1754074039.616675
[08/01 11:47:19    735s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:15.923, REAL:15.971, MEM:3564.4M, EPOCH TIME: 1754074039.626350
[08/01 11:47:19    735s] Move report: Congestion aware Tweak moves 7289 insts, mean move: 1.58 um, max move: 27.06 um 
[08/01 11:47:19    735s] 	Max move on inst (FE_RC_298_0): (199.50, 294.28) --> (189.24, 311.08)
[08/01 11:47:19    735s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:15.9, real=0:00:16.0, mem=3564.4mb) @(0:12:00 - 0:12:16).
[08/01 11:47:19    735s] 
[08/01 11:47:19    735s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:47:20    736s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:47:20    736s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:47:20    736s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:47:20    736s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[08/01 11:47:20    736s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:47:20    736s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3532.4MB) @(0:12:16 - 0:12:16).
[08/01 11:47:20    736s] Move report: Detail placement moves 7289 insts, mean move: 1.58 um, max move: 27.06 um 
[08/01 11:47:20    736s] 	Max move on inst (FE_RC_298_0): (199.50, 294.28) --> (189.24, 311.08)
[08/01 11:47:20    736s] 	Runtime: CPU: 0:00:16.6 REAL: 0:00:17.0 MEM: 3532.4MB
[08/01 11:47:20    736s] Statistics of distance of Instance movement in refine placement:
[08/01 11:47:20    736s]   maximum (X+Y) =        27.06 um
[08/01 11:47:20    736s]   inst (FE_RC_298_0) with max move: (199.5, 294.28) -> (189.24, 311.08)
[08/01 11:47:20    736s]   mean    (X+Y) =         1.58 um
[08/01 11:47:20    736s] Total instances moved : 7289
[08/01 11:47:20    736s] Summary Report:
[08/01 11:47:20    736s] Instances move: 7289 (out of 47120 movable)
[08/01 11:47:20    736s] Instances flipped: 0
[08/01 11:47:20    736s] Mean displacement: 1.58 um
[08/01 11:47:20    736s] Max displacement: 27.06 um (Instance: FE_RC_298_0) (199.5, 294.28) -> (189.24, 311.08)
[08/01 11:47:20    736s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/01 11:47:20    736s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:16.595, REAL:16.642, MEM:3532.4M, EPOCH TIME: 1754074040.287845
[08/01 11:47:20    736s] Total net bbox length = 5.343e+05 (2.681e+05 2.662e+05) (ext = 9.610e+04)
[08/01 11:47:20    736s] Runtime: CPU: 0:00:16.6 REAL: 0:00:17.0 MEM: 3532.4MB
[08/01 11:47:20    736s] [CPU] RefinePlace/total (cpu=0:00:16.6, real=0:00:17.0, mem=3532.4MB) @(0:12:00 - 0:12:16).
[08/01 11:47:20    736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.15
[08/01 11:47:20    736s] *** Finished place_detail (0:12:16 mem=3532.4M) ***
[08/01 11:47:20    736s] OPERPROF:   Finished RefinePlace at level 2, CPU:16.641, REAL:16.689, MEM:3532.4M, EPOCH TIME: 1754074040.299380
[08/01 11:47:20    736s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3532.4M, EPOCH TIME: 1754074040.299403
[08/01 11:47:20    736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47189).
[08/01 11:47:20    736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:20    736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:20    736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:20    736s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.122, REAL:0.123, MEM:3366.4M, EPOCH TIME: 1754074040.422346
[08/01 11:47:20    736s] OPERPROF: Finished RefinePlace2 at level 1, CPU:16.799, REAL:16.847, MEM:3366.4M, EPOCH TIME: 1754074040.422411
[08/01 11:47:20    736s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:47:20    736s] #################################################################################
[08/01 11:47:20    736s] # Design Stage: PreRoute
[08/01 11:47:20    736s] # Design Name: top
[08/01 11:47:20    736s] # Design Mode: 45nm
[08/01 11:47:20    736s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:47:20    736s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:47:20    736s] # Signoff Settings: SI Off 
[08/01 11:47:20    736s] #################################################################################
[08/01 11:47:21    737s] Calculate delays in BcWc mode...
[08/01 11:47:21    737s] Topological Sorting (REAL = 0:00:00.0, MEM = 3354.9M, InitMEM = 3354.9M)
[08/01 11:47:21    737s] Start delay calculation (fullDC) (1 T). (MEM=3354.93)
[08/01 11:47:22    738s] End AAE Lib Interpolated Model. (MEM=3366.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:47:27    743s] Total number of fetched objects 60321
[08/01 11:47:27    743s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:47:27    743s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:47:27    743s] End delay calculation. (MEM=3414.14 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 11:47:27    743s] End delay calculation (fullDC). (MEM=3414.14 CPU=0:00:05.8 REAL=0:00:06.0)
[08/01 11:47:27    743s] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 3414.1M) ***
[08/01 11:47:29    745s] eGR doReRoute: optGuide
[08/01 11:47:29    745s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3414.1M, EPOCH TIME: 1754074049.345998
[08/01 11:47:29    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:29    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:29    745s] All LLGs are deleted
[08/01 11:47:29    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:29    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:29    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3414.1M, EPOCH TIME: 1754074049.346072
[08/01 11:47:29    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3414.1M, EPOCH TIME: 1754074049.346101
[08/01 11:47:29    745s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3361.1M, EPOCH TIME: 1754074049.346899
[08/01 11:47:29    745s] {MMLU 0 70 57794}
[08/01 11:47:29    745s] ### Creating LA Mngr. totSessionCpu=0:12:25 mem=3361.1M
[08/01 11:47:29    745s] ### Creating LA Mngr, finished. totSessionCpu=0:12:25 mem=3361.1M
[08/01 11:47:29    745s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3361.14 MB )
[08/01 11:47:29    745s] (I)      ==================== Layers =====================
[08/01 11:47:29    745s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:29    745s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:47:29    745s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:29    745s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:47:29    745s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:47:29    745s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:29    745s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:47:29    745s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:47:29    745s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:47:29    745s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:29    745s] (I)      Started Import and model ( Curr Mem: 3361.14 MB )
[08/01 11:47:29    745s] (I)      Default pattern map key = top_default.
[08/01 11:47:29    745s] (I)      == Non-default Options ==
[08/01 11:47:29    745s] (I)      Maximum routing layer                              : 10
[08/01 11:47:29    745s] (I)      Number of threads                                  : 1
[08/01 11:47:29    745s] (I)      Method to set GCell size                           : row
[08/01 11:47:29    745s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:47:29    745s] (I)      Use row-based GCell size
[08/01 11:47:29    745s] (I)      Use row-based GCell align
[08/01 11:47:29    745s] (I)      layer 0 area = 0
[08/01 11:47:29    745s] (I)      layer 1 area = 0
[08/01 11:47:29    745s] (I)      layer 2 area = 0
[08/01 11:47:29    745s] (I)      layer 3 area = 0
[08/01 11:47:29    745s] (I)      layer 4 area = 0
[08/01 11:47:29    745s] (I)      layer 5 area = 0
[08/01 11:47:29    745s] (I)      layer 6 area = 0
[08/01 11:47:29    745s] (I)      layer 7 area = 0
[08/01 11:47:29    745s] (I)      layer 8 area = 0
[08/01 11:47:29    745s] (I)      layer 9 area = 0
[08/01 11:47:29    745s] (I)      GCell unit size   : 2800
[08/01 11:47:29    745s] (I)      GCell multiplier  : 1
[08/01 11:47:29    745s] (I)      GCell row height  : 2800
[08/01 11:47:29    745s] (I)      Actual row height : 2800
[08/01 11:47:29    745s] (I)      GCell align ref   : 20140 20160
[08/01 11:47:29    745s] [NR-eGR] Track table information for default rule: 
[08/01 11:47:29    745s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:47:29    745s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:47:29    745s] (I)      ============== Default via ===============
[08/01 11:47:29    745s] (I)      +---+------------------+-----------------+
[08/01 11:47:29    745s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:47:29    745s] (I)      +---+------------------+-----------------+
[08/01 11:47:29    745s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:47:29    745s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:47:29    745s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:47:29    745s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:47:29    745s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:47:29    745s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:47:29    745s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:47:29    745s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:47:29    745s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:47:29    745s] (I)      +---+------------------+-----------------+
[08/01 11:47:29    745s] [NR-eGR] Read 81886 PG shapes
[08/01 11:47:29    745s] [NR-eGR] Read 0 clock shapes
[08/01 11:47:29    745s] [NR-eGR] Read 0 other shapes
[08/01 11:47:29    745s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:47:29    745s] [NR-eGR] #Instance Blockages : 0
[08/01 11:47:29    745s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:47:29    745s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:47:29    745s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:47:29    745s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:47:29    745s] [NR-eGR] #Other Blockages    : 0
[08/01 11:47:29    745s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:47:29    745s] [NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 20600
[08/01 11:47:29    745s] [NR-eGR] Read 57542 nets ( ignored 70 )
[08/01 11:47:29    745s] (I)      early_global_route_priority property id does not exist.
[08/01 11:47:29    745s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20600  Num CS=0
[08/01 11:47:29    745s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10162
[08/01 11:47:29    745s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 9048
[08/01 11:47:29    745s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1295
[08/01 11:47:29    745s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 93
[08/01 11:47:29    745s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 2
[08/01 11:47:29    745s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:47:29    745s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:47:29    745s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:47:29    745s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:47:29    745s] (I)      Number of ignored nets                =     70
[08/01 11:47:29    745s] (I)      Number of connected nets              =      0
[08/01 11:47:29    745s] (I)      Number of fixed nets                  =     70.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:47:29    745s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:47:29    745s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:47:29    745s] (I)      Ndr track 0 does not exist
[08/01 11:47:29    745s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:47:29    745s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:47:29    745s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:47:29    745s] (I)      Site width          :   380  (dbu)
[08/01 11:47:29    745s] (I)      Row height          :  2800  (dbu)
[08/01 11:47:29    745s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:47:29    745s] (I)      GCell width         :  2800  (dbu)
[08/01 11:47:29    745s] (I)      GCell height        :  2800  (dbu)
[08/01 11:47:29    745s] (I)      Grid                :   281   281    10
[08/01 11:47:29    745s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:47:29    745s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:47:29    745s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:47:29    745s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:47:29    745s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:47:29    745s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:47:29    745s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:47:29    745s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:47:29    745s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:47:29    745s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:47:29    745s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:47:29    745s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:47:29    745s] (I)      --------------------------------------------------------
[08/01 11:47:29    745s] 
[08/01 11:47:29    745s] [NR-eGR] ============ Routing rule table ============
[08/01 11:47:29    745s] [NR-eGR] Rule id: 0  Nets: 57472
[08/01 11:47:29    745s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:47:29    745s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:47:29    745s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:47:29    745s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:47:29    745s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:47:29    745s] [NR-eGR] ========================================
[08/01 11:47:29    745s] [NR-eGR] 
[08/01 11:47:29    745s] (I)      =============== Blocked Tracks ===============
[08/01 11:47:29    745s] (I)      +-------+---------+----------+---------------+
[08/01 11:47:29    745s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:47:29    745s] (I)      +-------+---------+----------+---------------+
[08/01 11:47:29    745s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:47:29    745s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:47:29    745s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:47:29    745s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:47:29    745s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:47:29    745s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:47:29    745s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:47:29    745s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:47:29    745s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:47:29    745s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:47:29    745s] (I)      +-------+---------+----------+---------------+
[08/01 11:47:29    745s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.24 sec, Curr Mem: 3405.55 MB )
[08/01 11:47:29    745s] (I)      Reset routing kernel
[08/01 11:47:29    745s] (I)      Started Global Routing ( Curr Mem: 3405.55 MB )
[08/01 11:47:29    745s] (I)      totalPins=185081  totalGlobalPin=175302 (94.72%)
[08/01 11:47:29    745s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] (I)      ============  Phase 1a Route ============
[08/01 11:47:29    745s] [NR-eGR] Layer group 1: route 57472 net(s) in layer range [2, 10]
[08/01 11:47:29    745s] (I)      Usage: 367333 = (188135 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] (I)      ============  Phase 1b Route ============
[08/01 11:47:29    745s] (I)      Usage: 367333 = (188135 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:47:29    745s] (I)      Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.142662e+05um
[08/01 11:47:29    745s] (I)      Congestion metric : 0.00%H 0.08%V, 0.09%HV
[08/01 11:47:29    745s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] (I)      ============  Phase 1c Route ============
[08/01 11:47:29    745s] (I)      Usage: 367333 = (188135 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] (I)      ============  Phase 1d Route ============
[08/01 11:47:29    745s] (I)      Usage: 367333 = (188135 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] (I)      ============  Phase 1e Route ============
[08/01 11:47:29    745s] (I)      Usage: 367333 = (188135 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.142662e+05um
[08/01 11:47:29    745s] (I)      ============  Phase 1l Route ============
[08/01 11:47:29    745s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:47:29    745s] (I)      Layer  2:     548601    171905       223           0      579747    ( 0.00%) 
[08/01 11:47:29    745s] (I)      Layer  3:     766621    208097         8           0      786800    ( 0.00%) 
[08/01 11:47:29    745s] (I)      Layer  4:     368097     98082        44           0      393400    ( 0.00%) 
[08/01 11:47:29    745s] (I)      Layer  5:     372635     38684         3           0      393400    ( 0.00%) 
[08/01 11:47:29    745s] (I)      Layer  6:     359227     35227        10           0      393400    ( 0.00%) 
[08/01 11:47:29    745s] (I)      Layer  7:     107890       494         5       11407      119727    ( 8.70%) 
[08/01 11:47:29    745s] (I)      Layer  8:      96318       977         0       29803      101330    (22.73%) 
[08/01 11:47:29    745s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:47:29    745s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:47:29    745s] (I)      Total:       2706173    553466       293       99811     2843611    ( 3.39%) 
[08/01 11:47:29    745s] (I)      
[08/01 11:47:29    745s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:47:29    745s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:47:29    745s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:47:29    745s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:47:29    745s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:47:29    745s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:47:29    745s] [NR-eGR]  metal2 ( 2)       189( 0.24%)         3( 0.00%)   ( 0.24%) 
[08/01 11:47:29    745s] [NR-eGR]  metal3 ( 3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:47:29    745s] [NR-eGR]  metal4 ( 4)        41( 0.05%)         0( 0.00%)   ( 0.05%) 
[08/01 11:47:29    745s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:47:29    745s] [NR-eGR]  metal6 ( 6)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:47:29    745s] [NR-eGR]  metal7 ( 7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:47:29    745s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:47:29    745s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:47:29    745s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:47:29    745s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:47:29    745s] [NR-eGR]        Total       255( 0.04%)         3( 0.00%)   ( 0.04%) 
[08/01 11:47:29    745s] [NR-eGR] 
[08/01 11:47:29    745s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3425.55 MB )
[08/01 11:47:29    745s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:47:29    745s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:47:29    746s] (I)      ============= Track Assignment ============
[08/01 11:47:30    746s] (I)      Started Track Assignment (1T) ( Curr Mem: 3425.55 MB )
[08/01 11:47:30    746s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:47:30    746s] (I)      Run Multi-thread track assignment
[08/01 11:47:30    746s] (I)      Finished Track Assignment (1T) ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3425.55 MB )
[08/01 11:47:30    746s] (I)      Started Export ( Curr Mem: 3425.55 MB )
[08/01 11:47:30    746s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:47:30    746s] [NR-eGR] -------------------------------------
[08/01 11:47:30    746s] [NR-eGR]  metal1   (1H)             1  190793 
[08/01 11:47:30    746s] [NR-eGR]  metal2   (2V)        136126  232103 
[08/01 11:47:30    746s] [NR-eGR]  metal3   (3H)        236929   76541 
[08/01 11:47:30    746s] [NR-eGR]  metal4   (4V)        107534   12055 
[08/01 11:47:30    746s] [NR-eGR]  metal5   (5H)         47983    9524 
[08/01 11:47:30    746s] [NR-eGR]  metal6   (6V)         49464     216 
[08/01 11:47:30    746s] [NR-eGR]  metal7   (7H)           629     126 
[08/01 11:47:30    746s] [NR-eGR]  metal8   (8V)          1377       4 
[08/01 11:47:30    746s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:47:30    746s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:47:30    746s] [NR-eGR] -------------------------------------
[08/01 11:47:30    746s] [NR-eGR]           Total       580044  521362 
[08/01 11:47:30    746s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:47:30    746s] [NR-eGR] Total half perimeter of net bounding box: 534311um
[08/01 11:47:30    746s] [NR-eGR] Total length: 580044um, number of vias: 521362
[08/01 11:47:30    746s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:47:30    746s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:47:30    746s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:47:30    746s] (I)      Finished Export ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 3416.03 MB )
[08/01 11:47:30    746s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:47:30    746s] (I)       Step                                         %        Start [08/01 11:47:30    746s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.57 sec, Curr Mem: 3416.03 MB )
      Finish      Real       CPU 
[08/01 11:47:30    746s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:47:30    746s] (I)       Early Global Route kernel              100.00%  1362.62 sec  1364.20 sec  1.57 sec  1.54 sec 
[08/01 11:47:30    746s] (I)       +-Import and model                      14.99%  1362.63 sec  1362.86 sec  0.24 sec  0.22 sec 
[08/01 11:47:30    746s] (I)       | +-Create place DB                      6.18%  1362.63 sec  1362.72 sec  0.10 sec  0.10 sec 
[08/01 11:47:30    746s] (I)       | | +-Import place data                  6.18%  1362.63 sec  1362.72 sec  0.10 sec  0.10 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read instances and placement     1.34%  1362.63 sec  1362.65 sec  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read nets                        4.83%  1362.65 sec  1362.72 sec  0.08 sec  0.08 sec 
[08/01 11:47:30    746s] (I)       | +-Create route DB                      7.95%  1362.72 sec  1362.85 sec  0.12 sec  0.11 sec 
[08/01 11:47:30    746s] (I)       | | +-Import route data (1T)             7.94%  1362.72 sec  1362.85 sec  0.12 sec  0.11 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.05%  1362.74 sec  1362.76 sec  0.02 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read routing blockages         0.00%  1362.74 sec  1362.74 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read instance blockages        0.31%  1362.74 sec  1362.75 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read PG blockages              0.44%  1362.75 sec  1362.75 sec  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read clock blockages           0.03%  1362.75 sec  1362.75 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read other blockages           0.03%  1362.75 sec  1362.76 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read halo blockages            0.03%  1362.76 sec  1362.76 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Read boundary cut boxes        0.00%  1362.76 sec  1362.76 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read blackboxes                  0.00%  1362.76 sec  1362.76 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read prerouted                   2.48%  1362.76 sec  1362.80 sec  0.04 sec  0.04 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read unlegalized nets            0.26%  1362.80 sec  1362.80 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | +-Read nets                        0.67%  1362.80 sec  1362.81 sec  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       | | | +-Set up via pillars               0.04%  1362.82 sec  1362.82 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | +-Initialize 3D grid graph         0.09%  1362.82 sec  1362.82 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | +-Model blockage capacity          1.35%  1362.82 sec  1362.85 sec  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)       | | | | +-Initialize 3D capacity         1.24%  1362.82 sec  1362.84 sec  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)       | +-Read aux data                        0.00%  1362.85 sec  1362.85 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | +-Others data preparation              0.18%  1362.85 sec  1362.85 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | +-Create route kernel                  0.41%  1362.85 sec  1362.86 sec  0.01 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       +-Global Routing                        20.91%  1362.86 sec  1363.19 sec  0.33 sec  0.32 sec 
[08/01 11:47:30    746s] (I)       | +-Initialization                       0.86%  1362.86 sec  1362.88 sec  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       | +-Net group 1                         18.38%  1362.88 sec  1363.17 sec  0.29 sec  0.29 sec 
[08/01 11:47:30    746s] (I)       | | +-Generate topology                  1.97%  1362.88 sec  1362.91 sec  0.03 sec  0.03 sec 
[08/01 11:47:30    746s] (I)       | | +-Phase 1a                           5.33%  1362.91 sec  1363.00 sec  0.08 sec  0.08 sec 
[08/01 11:47:30    746s] (I)       | | | +-Pattern routing (1T)             4.35%  1362.91 sec  1362.98 sec  0.07 sec  0.07 sec 
[08/01 11:47:30    746s] (I)       | | | +-Add via demand to 2D             0.93%  1362.98 sec  1363.00 sec  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       | | +-Phase 1b                           0.03%  1363.00 sec  1363.00 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | +-Phase 1c                           0.00%  1363.00 sec  1363.00 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | +-Phase 1d                           0.00%  1363.00 sec  1363.00 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | +-Phase 1e                           0.01%  1363.00 sec  1363.00 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | | +-Route legalization               0.00%  1363.00 sec  1363.00 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | | +-Phase 1l                          10.58%  1363.00 sec  1363.17 sec  0.17 sec  0.17 sec 
[08/01 11:47:30    746s] (I)       | | | +-Layer assignment (1T)           10.37%  1363.00 sec  1363.17 sec  0.16 sec  0.16 sec 
[08/01 11:47:30    746s] (I)       | +-Clean cong LA                        0.00%  1363.17 sec  1363.17 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       +-Export 3D cong map                     0.74%  1363.19 sec  1363.20 sec  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       | +-Export 2D cong map                   0.11%  1363.20 sec  1363.20 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       +-Extract Global 3D Wires                0.42%  1363.27 sec  1363.27 sec  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)       +-Track Assignment (1T)                 22.67%  1363.27 sec  1363.63 sec  0.36 sec  0.35 sec 
[08/01 11:47:30    746s] (I)       | +-Initialization                       0.12%  1363.27 sec  1363.27 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       | +-Track Assignment Kernel             22.00%  1363.27 sec  1363.62 sec  0.35 sec  0.34 sec 
[08/01 11:47:30    746s] (I)       | +-Free Memory                          0.01%  1363.63 sec  1363.63 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)       +-Export                                35.56%  1363.63 sec  1364.19 sec  0.56 sec  0.56 sec 
[08/01 11:47:30    746s] (I)       | +-Export DB wires                     12.93%  1363.63 sec  1363.83 sec  0.20 sec  0.20 sec 
[08/01 11:47:30    746s] (I)       | | +-Export all nets                    8.57%  1363.64 sec  1363.77 sec  0.13 sec  0.13 sec 
[08/01 11:47:30    746s] (I)       | | +-Set wire vias                      3.86%  1363.77 sec  1363.83 sec  0.06 sec  0.06 sec 
[08/01 11:47:30    746s] (I)       | +-Report wirelength                    5.24%  1363.83 sec  1363.91 sec  0.08 sec  0.08 sec 
[08/01 11:47:30    746s] (I)       | +-Update net boxes                     5.77%  1363.91 sec  1364.00 sec  0.09 sec  0.09 sec 
[08/01 11:47:30    746s] (I)       | +-Update timing                       11.60%  1364.00 sec  1364.19 sec  0.18 sec  0.18 sec 
[08/01 11:47:30    746s] (I)       +-Postprocess design                     0.02%  1364.19 sec  1364.19 sec  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)      ===================== Summary by functions =====================
[08/01 11:47:30    746s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:47:30    746s] (I)      ----------------------------------------------------------------
[08/01 11:47:30    746s] (I)        0  Early Global Route kernel      100.00%  1.57 sec  1.54 sec 
[08/01 11:47:30    746s] (I)        1  Export                          35.56%  0.56 sec  0.56 sec 
[08/01 11:47:30    746s] (I)        1  Track Assignment (1T)           22.67%  0.36 sec  0.35 sec 
[08/01 11:47:30    746s] (I)        1  Global Routing                  20.91%  0.33 sec  0.32 sec 
[08/01 11:47:30    746s] (I)        1  Import and model                14.99%  0.24 sec  0.22 sec 
[08/01 11:47:30    746s] (I)        1  Export 3D cong map               0.74%  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)        1  Extract Global 3D Wires          0.42%  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)        1  Postprocess design               0.02%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        2  Track Assignment Kernel         22.00%  0.35 sec  0.34 sec 
[08/01 11:47:30    746s] (I)        2  Net group 1                     18.38%  0.29 sec  0.29 sec 
[08/01 11:47:30    746s] (I)        2  Export DB wires                 12.93%  0.20 sec  0.20 sec 
[08/01 11:47:30    746s] (I)        2  Update timing                   11.60%  0.18 sec  0.18 sec 
[08/01 11:47:30    746s] (I)        2  Create route DB                  7.95%  0.12 sec  0.11 sec 
[08/01 11:47:30    746s] (I)        2  Create place DB                  6.18%  0.10 sec  0.10 sec 
[08/01 11:47:30    746s] (I)        2  Update net boxes                 5.77%  0.09 sec  0.09 sec 
[08/01 11:47:30    746s] (I)        2  Report wirelength                5.24%  0.08 sec  0.08 sec 
[08/01 11:47:30    746s] (I)        2  Initialization                   0.98%  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)        2  Create route kernel              0.41%  0.01 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        2  Others data preparation          0.18%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        2  Export 2D cong map               0.11%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        3  Phase 1l                        10.58%  0.17 sec  0.17 sec 
[08/01 11:47:30    746s] (I)        3  Export all nets                  8.57%  0.13 sec  0.13 sec 
[08/01 11:47:30    746s] (I)        3  Import route data (1T)           7.94%  0.12 sec  0.11 sec 
[08/01 11:47:30    746s] (I)        3  Import place data                6.18%  0.10 sec  0.10 sec 
[08/01 11:47:30    746s] (I)        3  Phase 1a                         5.33%  0.08 sec  0.08 sec 
[08/01 11:47:30    746s] (I)        3  Set wire vias                    3.86%  0.06 sec  0.06 sec 
[08/01 11:47:30    746s] (I)        3  Generate topology                1.97%  0.03 sec  0.03 sec 
[08/01 11:47:30    746s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        4  Layer assignment (1T)           10.37%  0.16 sec  0.16 sec 
[08/01 11:47:30    746s] (I)        4  Read nets                        5.50%  0.09 sec  0.09 sec 
[08/01 11:47:30    746s] (I)        4  Pattern routing (1T)             4.35%  0.07 sec  0.07 sec 
[08/01 11:47:30    746s] (I)        4  Read prerouted                   2.48%  0.04 sec  0.04 sec 
[08/01 11:47:30    746s] (I)        4  Model blockage capacity          1.35%  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)        4  Read instances and placement     1.34%  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)        4  Read blockages ( Layer 2-10 )    1.05%  0.02 sec  0.01 sec 
[08/01 11:47:30    746s] (I)        4  Add via demand to 2D             0.93%  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)        4  Read unlegalized nets            0.26%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        5  Initialize 3D capacity           1.24%  0.02 sec  0.02 sec 
[08/01 11:47:30    746s] (I)        5  Read PG blockages                0.44%  0.01 sec  0.01 sec 
[08/01 11:47:30    746s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:47:30    746s] Extraction called for design 'top' of instances=47189 and nets=57796 using extraction engine 'pre_route' .
[08/01 11:47:30    746s] pre_route RC Extraction called for design top.
[08/01 11:47:30    746s] RC Extraction called in multi-corner(1) mode.
[08/01 11:47:30    746s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:47:30    746s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:47:30    746s] RCMode: PreRoute
[08/01 11:47:30    746s]       RC Corner Indexes            0   
[08/01 11:47:30    746s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:47:30    746s] Resistance Scaling Factor    : 1.00000 
[08/01 11:47:30    746s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:47:30    746s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:47:30    746s] Shrink Factor                : 1.00000
[08/01 11:47:30    746s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:47:30    746s] 
[08/01 11:47:30    746s] Trim Metal Layers:
[08/01 11:47:31    747s] LayerId::1 widthSet size::1
[08/01 11:47:31    747s] LayerId::2 widthSet size::1
[08/01 11:47:31    747s] LayerId::3 widthSet size::1
[08/01 11:47:31    747s] LayerId::4 widthSet size::1
[08/01 11:47:31    747s] LayerId::5 widthSet size::1
[08/01 11:47:31    747s] LayerId::6 widthSet size::1
[08/01 11:47:31    747s] LayerId::7 widthSet size::1
[08/01 11:47:31    747s] LayerId::8 widthSet size::1
[08/01 11:47:31    747s] LayerId::9 widthSet size::1
[08/01 11:47:31    747s] LayerId::10 widthSet size::1
[08/01 11:47:31    747s] eee: pegSigSF::1.070000
[08/01 11:47:31    747s] Updating RC grid for preRoute extraction ...
[08/01 11:47:31    747s] Initializing multi-corner resistance tables ...
[08/01 11:47:31    747s] eee: l::1 avDens::0.093333 usedTrk::7317.275001 availTrk::78400.000000 sigTrk::7317.275001
[08/01 11:47:31    747s] eee: l::2 avDens::0.169178 usedTrk::9723.260346 availTrk::57473.684211 sigTrk::9723.260346
[08/01 11:47:31    747s] eee: l::3 avDens::0.216968 usedTrk::16923.465015 availTrk::78000.000000 sigTrk::16923.465015
[08/01 11:47:31    747s] eee: l::4 avDens::0.196949 usedTrk::7681.000716 availTrk::39000.000000 sigTrk::7681.000716
[08/01 11:47:31    747s] eee: l::5 avDens::0.091641 usedTrk::3427.368214 availTrk::37400.000000 sigTrk::3427.368214
[08/01 11:47:31    747s] eee: l::6 avDens::0.097331 usedTrk::3533.107500 availTrk::36300.000000 sigTrk::3533.107500
[08/01 11:47:31    747s] eee: l::7 avDens::0.018727 usedTrk::44.945714 availTrk::2400.000000 sigTrk::44.945714
[08/01 11:47:31    747s] eee: l::8 avDens::0.049587 usedTrk::98.347857 availTrk::1983.333333 sigTrk::98.347857
[08/01 11:47:31    747s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:47:31    747s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:47:31    747s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:47:31    747s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247854 uaWl=0.985767 uaWlH=0.338618 aWlH=0.013820 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.377947 siPrev=0 viaL=0.000000 crit=0.025798 shortMod=0.128988 fMod=0.006449 
[08/01 11:47:31    747s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3416.031M)
[08/01 11:47:32    748s] Compute RC Scale Done ...
[08/01 11:47:32    748s] OPERPROF: Starting HotSpotCal at level 1, MEM:3435.1M, EPOCH TIME: 1754074052.067690
[08/01 11:47:32    748s] [hotspot] +------------+---------------+---------------+
[08/01 11:47:32    748s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:47:32    748s] [hotspot] +------------+---------------+---------------+
[08/01 11:47:32    748s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:47:32    748s] [hotspot] +------------+---------------+---------------+
[08/01 11:47:32    748s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:47:32    748s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:47:32    748s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3451.1M, EPOCH TIME: 1754074052.073425
[08/01 11:47:32    748s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/01 11:47:32    748s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/01 11:47:32    748s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 11:47:32    748s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.23
[08/01 11:47:32    748s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:28.1/0:52:25.4 (0.2), mem = 3451.1M
[08/01 11:47:32    748s] ### Creating RouteCongInterface, started
[08/01 11:47:32    748s] 
[08/01 11:47:32    748s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:47:32    748s] 
[08/01 11:47:32    748s] #optDebug: {0, 1.000}
[08/01 11:47:32    748s] ### Creating RouteCongInterface, finished
[08/01 11:47:32    748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.23
[08/01 11:47:32    748s] Updated routing constraints on 1 nets.
[08/01 11:47:32    748s] Finished writing unified metrics of routing constraints.
[08/01 11:47:32    748s] 
[08/01 11:47:32    748s] =============================================================================================
[08/01 11:47:32    748s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.18-s099_1
[08/01 11:47:32    748s] =============================================================================================
[08/01 11:47:32    748s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:47:32    748s] ---------------------------------------------------------------------------------------------
[08/01 11:47:32    748s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  84.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:47:32    748s] [ MISC                   ]          0:00:00.0  (  15.9 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:47:32    748s] ---------------------------------------------------------------------------------------------
[08/01 11:47:32    748s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:32    748s] ---------------------------------------------------------------------------------------------
[08/01 11:47:32    748s] 
[08/01 11:47:32    748s] Bottom Preferred Layer:
[08/01 11:47:32    748s] +---------------+------------+------------+----------+
[08/01 11:47:32    748s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:47:32    748s] +---------------+------------+------------+----------+
[08/01 11:47:32    748s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:47:32    748s] | metal4 (z=4)  |         25 |          0 | default  |
[08/01 11:47:32    748s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:47:32    748s] +---------------+------------+------------+----------+
[08/01 11:47:32    748s] Via Pillar Rule:
[08/01 11:47:32    748s]     None
[08/01 11:47:32    748s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:28.2/0:52:25.5 (0.2), mem = 3451.1M
[08/01 11:47:32    748s] End: GigaOpt Route Type Constraints Refinement
[08/01 11:47:32    748s] skip EGR on cluster skew clock nets.
[08/01 11:47:32    748s] OPTC: user 20.0
[08/01 11:47:32    748s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:47:32    748s] #################################################################################
[08/01 11:47:32    748s] # Design Stage: PreRoute
[08/01 11:47:32    748s] # Design Name: top
[08/01 11:47:32    748s] # Design Mode: 45nm
[08/01 11:47:32    748s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:47:32    748s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:47:32    748s] # Signoff Settings: SI Off 
[08/01 11:47:32    748s] #################################################################################
[08/01 11:47:33    749s] Calculate delays in BcWc mode...
[08/01 11:47:33    749s] Topological Sorting (REAL = 0:00:00.0, MEM = 3449.1M, InitMEM = 3449.1M)
[08/01 11:47:33    749s] Start delay calculation (fullDC) (1 T). (MEM=3449.11)
[08/01 11:47:33    749s] End AAE Lib Interpolated Model. (MEM=3460.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:47:39    755s] Total number of fetched objects 60321
[08/01 11:47:39    755s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:47:39    755s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:47:39    755s] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 3455.7M) ***
[08/01 11:47:39    755s] End delay calculation. (MEM=3455.7 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 11:47:39    755s] End delay calculation (fullDC). (MEM=3455.7 CPU=0:00:05.9 REAL=0:00:06.0)
[08/01 11:47:40    756s] Begin: GigaOpt postEco DRV Optimization
[08/01 11:47:40    756s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[08/01 11:47:40    756s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[08/01 11:47:40    756s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:36.1/0:52:33.4 (0.2), mem = 3455.7M
[08/01 11:47:40    756s] Info: 70 nets with fixed/cover wires excluded.
[08/01 11:47:40    756s] Info: 70 clock nets excluded from IPO operation.
[08/01 11:47:40    756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.24
[08/01 11:47:40    756s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:47:40    756s] ### Creating PhyDesignMc. totSessionCpu=0:12:36 mem=3455.7M
[08/01 11:47:40    756s] OPERPROF: Starting DPlace-Init at level 1, MEM:3455.7M, EPOCH TIME: 1754074060.225793
[08/01 11:47:40    756s] Processing tracks to init pin-track alignment.
[08/01 11:47:40    756s] z: 2, totalTracks: 1
[08/01 11:47:40    756s] z: 4, totalTracks: 1
[08/01 11:47:40    756s] z: 6, totalTracks: 1
[08/01 11:47:40    756s] z: 8, totalTracks: 1
[08/01 11:47:40    756s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:47:40    756s] All LLGs are deleted
[08/01 11:47:40    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:40    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:40    756s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3455.7M, EPOCH TIME: 1754074060.235334
[08/01 11:47:40    756s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3455.7M, EPOCH TIME: 1754074060.235390
[08/01 11:47:40    756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3455.7M, EPOCH TIME: 1754074060.242114
[08/01 11:47:40    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:40    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:40    756s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3455.7M, EPOCH TIME: 1754074060.242748
[08/01 11:47:40    756s] Max number of tech site patterns supported in site array is 256.
[08/01 11:47:40    756s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:47:40    756s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3455.7M, EPOCH TIME: 1754074060.245931
[08/01 11:47:40    756s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:47:40    756s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:47:40    756s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.008, MEM:3455.7M, EPOCH TIME: 1754074060.254082
[08/01 11:47:40    756s] Fast DP-INIT is on for default
[08/01 11:47:40    756s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:47:40    756s] Atter site array init, number of instance map data is 0.
[08/01 11:47:40    756s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:3455.7M, EPOCH TIME: 1754074060.260612
[08/01 11:47:40    756s] 
[08/01 11:47:40    756s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:40    756s] 
[08/01 11:47:40    756s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:47:40    756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3455.7M, EPOCH TIME: 1754074060.266495
[08/01 11:47:40    756s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3455.7M, EPOCH TIME: 1754074060.266535
[08/01 11:47:40    756s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3471.7M, EPOCH TIME: 1754074060.267058
[08/01 11:47:40    756s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3471.7MB).
[08/01 11:47:40    756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:3471.7M, EPOCH TIME: 1754074060.270263
[08/01 11:47:40    756s] TotalInstCnt at PhyDesignMc Initialization: 47189
[08/01 11:47:40    756s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:36 mem=3471.7M
[08/01 11:47:40    756s] ### Creating RouteCongInterface, started
[08/01 11:47:40    756s] 
[08/01 11:47:40    756s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:47:40    756s] 
[08/01 11:47:40    756s] #optDebug: {0, 1.000}
[08/01 11:47:40    756s] ### Creating RouteCongInterface, finished
[08/01 11:47:40    756s] {MG  {4 0 1 0.122278}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:47:40    756s] ### Creating LA Mngr. totSessionCpu=0:12:37 mem=3471.7M
[08/01 11:47:40    756s] ### Creating LA Mngr, finished. totSessionCpu=0:12:37 mem=3471.7M
[08/01 11:47:41    757s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:47:41    757s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:47:41    757s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 11:47:41    757s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:47:41    757s] [GPS-DRV] All active and enabled setup views
[08/01 11:47:41    757s] [GPS-DRV]     nangate_view_setup
[08/01 11:47:41    757s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:47:41    757s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:47:41    757s] [GPS-DRV] maxFanoutLoad on
[08/01 11:47:41    757s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:47:41    757s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 11:47:41    757s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:47:41    757s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3490.8M, EPOCH TIME: 1754074061.315425
[08/01 11:47:41    757s] Found 0 hard placement blockage before merging.
[08/01 11:47:41    757s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3490.8M, EPOCH TIME: 1754074061.315929
[08/01 11:47:42    758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:47:42    758s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 11:47:42    758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:47:42    758s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 11:47:42    758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:47:42    758s] Info: violation cost 81.220802 (cap = 0.220803, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:47:42    758s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.48%|          |         |
[08/01 11:47:42    758s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:47:42    758s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       4|       0|       1| 70.48%| 0:00:00.0|  3525.9M|
[08/01 11:47:42    758s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:47:42    758s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.48%| 0:00:00.0|  3525.9M|
[08/01 11:47:42    758s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] ###############################################################################
[08/01 11:47:42    758s] #
[08/01 11:47:42    758s] #  Large fanout net report:  
[08/01 11:47:42    758s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/01 11:47:42    758s] #     - current density: 70.48
[08/01 11:47:42    758s] #
[08/01 11:47:42    758s] #  List of high fanout nets:
[08/01 11:47:42    758s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:47:42    758s] #        Net(2):  preload_data[7]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(3):  preload_data[6]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(4):  preload_data[5]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(5):  preload_data[4]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(6):  preload_data[3]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(7):  preload_data[2]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(8):  preload_data[1]: (fanouts = 168)
[08/01 11:47:42    758s] #        Net(9):  preload_data[0]: (fanouts = 168)
[08/01 11:47:42    758s] #
[08/01 11:47:42    758s] ###############################################################################
[08/01 11:47:42    758s] Finished writing unified metrics of routing constraints.
[08/01 11:47:42    758s] Bottom Preferred Layer:
[08/01 11:47:42    758s] +---------------+------------+------------+----------+
[08/01 11:47:42    758s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:47:42    758s] +---------------+------------+------------+----------+
[08/01 11:47:42    758s] | metal3 (z=3)  |          0 |         70 | default  |
[08/01 11:47:42    758s] | metal4 (z=4)  |         25 |          0 | default  |
[08/01 11:47:42    758s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:47:42    758s] +---------------+------------+------------+----------+
[08/01 11:47:42    758s] Via Pillar Rule:
[08/01 11:47:42    758s]     None
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] =======================================================================
[08/01 11:47:42    758s]                 Reasons for remaining drv violations
[08/01 11:47:42    758s] =======================================================================
[08/01 11:47:42    758s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] MultiBuffering failure reasons
[08/01 11:47:42    758s] ------------------------------------------------
[08/01 11:47:42    758s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3525.9M) ***
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:47:42    758s] Total-nets :: 57798, Stn-nets :: 252, ratio :: 0.436001 %, Total-len 580044, Stn-len 0
[08/01 11:47:42    758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3506.8M, EPOCH TIME: 1754074062.593680
[08/01 11:47:42    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47193).
[08/01 11:47:42    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:42    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:42    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:42    758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.114, REAL:0.115, MEM:3397.8M, EPOCH TIME: 1754074062.708270
[08/01 11:47:42    758s] TotalInstCnt at PhyDesignMc Destruction: 47193
[08/01 11:47:42    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.24
[08/01 11:47:42    758s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:12:38.7/0:52:36.0 (0.2), mem = 3397.8M
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] =============================================================================================
[08/01 11:47:42    758s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.18-s099_1
[08/01 11:47:42    758s] =============================================================================================
[08/01 11:47:42    758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:47:42    758s] ---------------------------------------------------------------------------------------------
[08/01 11:47:42    758s] [ SlackTraversorInit     ]      1   0:00:00.8  (  32.2 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 11:47:42    758s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:42    758s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:42    758s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:47:42    758s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:42    758s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:42    758s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:47:42    758s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:47:42    758s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:42    758s] [ OptEval                ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:47:42    758s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:42    758s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:47:42    758s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:47:42    758s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:42    758s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:47:42    758s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:47:42    758s] [ MISC                   ]          0:00:01.0  (  39.2 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:47:42    758s] ---------------------------------------------------------------------------------------------
[08/01 11:47:42    758s]  DrvOpt #2 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[08/01 11:47:42    758s] ---------------------------------------------------------------------------------------------
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] End: GigaOpt postEco DRV Optimization
[08/01 11:47:42    758s] **INFO: Flow update: Design timing is met.
[08/01 11:47:42    758s] Running refinePlace -preserveRouting true -hardFence false
[08/01 11:47:42    758s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3397.8M, EPOCH TIME: 1754074062.717297
[08/01 11:47:42    758s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3397.8M, EPOCH TIME: 1754074062.717340
[08/01 11:47:42    758s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3397.8M, EPOCH TIME: 1754074062.717369
[08/01 11:47:42    758s] Processing tracks to init pin-track alignment.
[08/01 11:47:42    758s] z: 2, totalTracks: 1
[08/01 11:47:42    758s] z: 4, totalTracks: 1
[08/01 11:47:42    758s] z: 6, totalTracks: 1
[08/01 11:47:42    758s] z: 8, totalTracks: 1
[08/01 11:47:42    758s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:47:42    758s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3397.8M, EPOCH TIME: 1754074062.736216
[08/01 11:47:42    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:42    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:47:42    758s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:3397.8M, EPOCH TIME: 1754074062.749038
[08/01 11:47:42    758s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3397.8M, EPOCH TIME: 1754074062.749083
[08/01 11:47:42    758s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3397.8M, EPOCH TIME: 1754074062.749578
[08/01 11:47:42    758s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3397.8MB).
[08/01 11:47:42    758s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.036, MEM:3397.8M, EPOCH TIME: 1754074062.752928
[08/01 11:47:42    758s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.036, MEM:3397.8M, EPOCH TIME: 1754074062.752944
[08/01 11:47:42    758s] TDRefine: refinePlace mode is spiral
[08/01 11:47:42    758s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.16
[08/01 11:47:42    758s] OPERPROF:   Starting RefinePlace at level 2, MEM:3397.8M, EPOCH TIME: 1754074062.752981
[08/01 11:47:42    758s] *** Starting place_detail (0:12:39 mem=3397.8M) ***
[08/01 11:47:42    758s] Total net bbox length = 5.343e+05 (2.681e+05 2.662e+05) (ext = 9.610e+04)
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:42    758s] (I)      Default pattern map key = top_default.
[08/01 11:47:42    758s] (I)      Default pattern map key = top_default.
[08/01 11:47:42    758s] User Input Parameters:
[08/01 11:47:42    758s] - Congestion Driven    : Off
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] Starting Small incrNP...
[08/01 11:47:42    758s] - Timing Driven        : Off
[08/01 11:47:42    758s] - Area-Violation Based : Off
[08/01 11:47:42    758s] - Start Rollback Level : -5
[08/01 11:47:42    758s] - Legalized            : On
[08/01 11:47:42    758s] - Window Based         : Off
[08/01 11:47:42    758s] - eDen incr mode       : Off
[08/01 11:47:42    758s] - Small incr mode      : On
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3397.8M, EPOCH TIME: 1754074062.786606
[08/01 11:47:42    758s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3397.8M, EPOCH TIME: 1754074062.790709
[08/01 11:47:42    758s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.006, REAL:0.006, MEM:3397.8M, EPOCH TIME: 1754074062.796723
[08/01 11:47:42    758s] default core: bins with density > 0.750 = 26.75 % ( 195 / 729 )
[08/01 11:47:42    758s] Density distribution unevenness ratio (U70) = 3.710%
[08/01 11:47:42    758s] Density distribution unevenness ratio (U80) = 0.096%
[08/01 11:47:42    758s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:47:42    758s] Density distribution unevenness ratio = 3.710%
[08/01 11:47:42    758s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:3397.8M, EPOCH TIME: 1754074062.796808
[08/01 11:47:42    758s] cost 0.847297, thresh 1.000000
[08/01 11:47:42    758s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3397.8M)
[08/01 11:47:42    758s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:47:42    758s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3397.8M, EPOCH TIME: 1754074062.797546
[08/01 11:47:42    758s] Starting refinePlace ...
[08/01 11:47:42    758s] (I)      Default pattern map key = top_default.
[08/01 11:47:42    758s] One DDP V2 for no tweak run.
[08/01 11:47:42    758s] (I)      Default pattern map key = top_default.
[08/01 11:47:42    758s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3401.0M, EPOCH TIME: 1754074062.848001
[08/01 11:47:42    758s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:47:42    758s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3401.0M, EPOCH TIME: 1754074062.848048
[08/01 11:47:42    758s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3401.0M, EPOCH TIME: 1754074062.848294
[08/01 11:47:42    758s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3401.0M, EPOCH TIME: 1754074062.848310
[08/01 11:47:42    758s] DDP markSite nrRow 266 nrJob 266
[08/01 11:47:42    758s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3401.0M, EPOCH TIME: 1754074062.849003
[08/01 11:47:42    758s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3401.0M, EPOCH TIME: 1754074062.849018
[08/01 11:47:42    758s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:47:42    758s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3407.5MB) @(0:12:39 - 0:12:39).
[08/01 11:47:42    758s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:47:42    758s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:47:42    758s] 
[08/01 11:47:42    758s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:47:43    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:47:43    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:47:43    759s] Move report: legalization moves 5 insts, mean move: 0.80 um, max move: 1.90 um spiral
[08/01 11:47:43    759s] 	Max move on inst (FE_OFC751_n33475): (380.19, 319.48) --> (382.09, 319.48)
[08/01 11:47:43    759s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:47:43    759s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:47:43    759s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=3375.5MB) @(0:12:39 - 0:12:40).
[08/01 11:47:43    759s] Move report: Detail placement moves 5 insts, mean move: 0.80 um, max move: 1.90 um 
[08/01 11:47:43    759s] 	Max move on inst (FE_OFC751_n33475): (380.19, 319.48) --> (382.09, 319.48)
[08/01 11:47:43    759s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3375.5MB
[08/01 11:47:43    759s] Statistics of distance of Instance movement in refine placement:
[08/01 11:47:43    759s]   maximum (X+Y) =         1.90 um
[08/01 11:47:43    759s]   inst (FE_OFC751_n33475) with max move: (380.19, 319.48) -> (382.09, 319.48)
[08/01 11:47:43    759s]   mean    (X+Y) =         0.80 um
[08/01 11:47:43    759s] Summary Report:
[08/01 11:47:43    759s] Instances move: 5 (out of 47124 movable)
[08/01 11:47:43    759s] Instances flipped: 0
[08/01 11:47:43    759s] Mean displacement: 0.80 um
[08/01 11:47:43    759s] Total instances moved : 5
[08/01 11:47:43    759s] Max displacement: 1.90 um (Instance: FE_OFC751_n33475) (380.19, 319.48) -> (382.09, 319.48)
[08/01 11:47:43    759s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/01 11:47:43    759s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.763, REAL:0.762, MEM:3375.5M, EPOCH TIME: 1754074063.559609
[08/01 11:47:43    759s] Total net bbox length = 5.343e+05 (2.681e+05 2.662e+05) (ext = 9.610e+04)
[08/01 11:47:43    759s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3375.5MB) @(0:12:39 - 0:12:40).
[08/01 11:47:43    759s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.16
[08/01 11:47:43    759s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.818, REAL:0.818, MEM:3375.5M, EPOCH TIME: 1754074063.570591
[08/01 11:47:43    759s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3375.5M, EPOCH TIME: 1754074063.570611
[08/01 11:47:43    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47193).
[08/01 11:47:43    759s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3375.5MB
[08/01 11:47:43    759s] *** Finished place_detail (0:12:40 mem=3375.5M) ***
[08/01 11:47:43    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:43    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:43    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:43    759s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.116, REAL:0.116, MEM:3366.5M, EPOCH TIME: 1754074063.686691
[08/01 11:47:43    759s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.969, REAL:0.969, MEM:3366.5M, EPOCH TIME: 1754074063.686751
[08/01 11:47:43    759s] **INFO: Flow update: Design timing is met.
[08/01 11:47:43    759s] **INFO: Flow update: Design timing is met.
[08/01 11:47:43    759s] **INFO: Flow update: Design timing is met.
[08/01 11:47:43    759s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:47:43    759s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:47:43    759s] Register exp ratio and priority group on 27 nets on 57798 nets : 
[08/01 11:47:43    759s] z=4 : 25 nets
[08/01 11:47:43    759s] z=7 : 2 nets
[08/01 11:47:44    760s] 
[08/01 11:47:44    760s] Active setup views:
[08/01 11:47:44    760s]  nangate_view_setup
[08/01 11:47:44    760s]   Dominating endpoints: 0
[08/01 11:47:44    760s]   Dominating TNS: -0.000
[08/01 11:47:44    760s] 
[08/01 11:47:44    760s] Extraction called for design 'top' of instances=47193 and nets=57800 using extraction engine 'pre_route' .
[08/01 11:47:44    760s] pre_route RC Extraction called for design top.
[08/01 11:47:44    760s] RC Extraction called in multi-corner(1) mode.
[08/01 11:47:44    760s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:47:44    760s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:47:44    760s] RCMode: PreRoute
[08/01 11:47:44    760s]       RC Corner Indexes            0   
[08/01 11:47:44    760s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:47:44    760s] Resistance Scaling Factor    : 1.00000 
[08/01 11:47:44    760s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:47:44    760s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:47:44    760s] Shrink Factor                : 1.00000
[08/01 11:47:44    760s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:47:44    760s] 
[08/01 11:47:44    760s] Trim Metal Layers:
[08/01 11:47:44    760s] LayerId::1 widthSet size::1
[08/01 11:47:44    760s] LayerId::2 widthSet size::1
[08/01 11:47:44    760s] LayerId::3 widthSet size::1
[08/01 11:47:44    760s] LayerId::4 widthSet size::1
[08/01 11:47:44    760s] LayerId::5 widthSet size::1
[08/01 11:47:44    760s] LayerId::6 widthSet size::1
[08/01 11:47:44    760s] LayerId::7 widthSet size::1
[08/01 11:47:44    760s] LayerId::8 widthSet size::1
[08/01 11:47:44    760s] LayerId::9 widthSet size::1
[08/01 11:47:44    760s] LayerId::10 widthSet size::1
[08/01 11:47:44    760s] eee: pegSigSF::1.070000
[08/01 11:47:44    760s] Updating RC grid for preRoute extraction ...
[08/01 11:47:44    760s] Initializing multi-corner resistance tables ...
[08/01 11:47:44    760s] eee: l::1 avDens::0.093333 usedTrk::7317.275001 availTrk::78400.000000 sigTrk::7317.275001
[08/01 11:47:44    760s] eee: l::2 avDens::0.169178 usedTrk::9723.260348 availTrk::57473.684211 sigTrk::9723.260348
[08/01 11:47:44    760s] eee: l::3 avDens::0.216968 usedTrk::16923.470012 availTrk::78000.000000 sigTrk::16923.470012
[08/01 11:47:44    760s] eee: l::4 avDens::0.196949 usedTrk::7681.000716 availTrk::39000.000000 sigTrk::7681.000716
[08/01 11:47:44    760s] eee: l::5 avDens::0.091641 usedTrk::3427.368214 availTrk::37400.000000 sigTrk::3427.368214
[08/01 11:47:44    760s] eee: l::6 avDens::0.097331 usedTrk::3533.107500 availTrk::36300.000000 sigTrk::3533.107500
[08/01 11:47:44    760s] eee: l::7 avDens::0.018727 usedTrk::44.945714 availTrk::2400.000000 sigTrk::44.945714
[08/01 11:47:44    760s] eee: l::8 avDens::0.049587 usedTrk::98.347857 availTrk::1983.333333 sigTrk::98.347857
[08/01 11:47:44    760s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:47:44    760s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:47:44    760s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:47:44    760s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247854 uaWl=0.985767 uaWlH=0.338618 aWlH=0.013820 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.377947 siPrev=0 viaL=0.000000 crit=0.025798 shortMod=0.128988 fMod=0.006449 
[08/01 11:47:44    760s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3427.141M)
[08/01 11:47:44    760s] Starting delay calculation for Setup views
[08/01 11:47:44    760s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:47:44    760s] #################################################################################
[08/01 11:47:44    760s] # Design Stage: PreRoute
[08/01 11:47:44    760s] # Design Name: top
[08/01 11:47:44    760s] # Design Mode: 45nm
[08/01 11:47:44    760s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:47:44    760s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:47:44    760s] # Signoff Settings: SI Off 
[08/01 11:47:44    760s] #################################################################################
[08/01 11:47:45    761s] Calculate delays in BcWc mode...
[08/01 11:47:45    761s] Topological Sorting (REAL = 0:00:00.0, MEM = 3425.1M, InitMEM = 3425.1M)
[08/01 11:47:45    761s] Start delay calculation (fullDC) (1 T). (MEM=3425.14)
[08/01 11:47:46    762s] End AAE Lib Interpolated Model. (MEM=3436.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:47:51    767s] Total number of fetched objects 60325
[08/01 11:47:51    767s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:47:51    767s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:47:51    767s] End delay calculation. (MEM=3409.18 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 11:47:51    767s] End delay calculation (fullDC). (MEM=3409.18 CPU=0:00:05.8 REAL=0:00:06.0)
[08/01 11:47:51    767s] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 3409.2M) ***
[08/01 11:47:52    768s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:12:48 mem=3409.2M)
[08/01 11:47:52    768s] OPTC: user 20.0
[08/01 11:47:52    768s] Reported timing to dir ./timingReports
[08/01 11:47:52    768s] **opt_design ... cpu = 0:01:27, real = 0:01:27, mem = 2611.9M, totSessionCpu=0:12:48 **
[08/01 11:47:52    768s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3367.2M, EPOCH TIME: 1754074072.446840
[08/01 11:47:52    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:52    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:52    768s] 
[08/01 11:47:52    768s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:52    768s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3367.2M, EPOCH TIME: 1754074072.457364
[08/01 11:47:52    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:52    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s] ------------------------------------------------------------------
[08/01 11:47:55    770s]      opt_design Final Summary
[08/01 11:47:55    770s] ------------------------------------------------------------------
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s] Setup views included:
[08/01 11:47:55    770s]  nangate_view_setup 
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s] +--------------------+---------+---------+---------+
[08/01 11:47:55    770s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:47:55    770s] +--------------------+---------+---------+---------+
[08/01 11:47:55    770s] |           WNS (ns):|  0.002  |  0.002  |  0.738  |
[08/01 11:47:55    770s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 11:47:55    770s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 11:47:55    770s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:47:55    770s] +--------------------+---------+---------+---------+
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s] +----------------+-------------------------------+------------------+
[08/01 11:47:55    770s] |                |              Real             |       Total      |
[08/01 11:47:55    770s] |    DRVs        +------------------+------------+------------------|
[08/01 11:47:55    770s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:47:55    770s] +----------------+------------------+------------+------------------+
[08/01 11:47:55    770s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:47:55    770s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:47:55    770s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:47:55    770s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:47:55    770s] +----------------+------------------+------------+------------------+
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3383.4M, EPOCH TIME: 1754074075.027366
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:55    770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3383.4M, EPOCH TIME: 1754074075.040580
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] Density: 70.483%
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s] Routing Overflow: 0.00% H and 0.01% V
[08/01 11:47:55    770s] ------------------------------------------------------------------
[08/01 11:47:55    770s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3383.4M, EPOCH TIME: 1754074075.066859
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] 
[08/01 11:47:55    770s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:55    770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3383.4M, EPOCH TIME: 1754074075.077035
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] **opt_design ... cpu = 0:01:29, real = 0:01:30, mem = 2612.7M, totSessionCpu=0:12:50 **
[08/01 11:47:55    770s] *** Finished opt_design ***
[08/01 11:47:55    770s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:47:55    770s] UM:*                                       0.000 ns          0.002 ns  final
[08/01 11:47:55    770s] UM: Running design category ...
[08/01 11:47:55    770s] All LLGs are deleted
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3383.4M, EPOCH TIME: 1754074075.134012
[08/01 11:47:55    770s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3383.4M, EPOCH TIME: 1754074075.134076
[08/01 11:47:55    770s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3383.4M, EPOCH TIME: 1754074075.134650
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3383.4M, EPOCH TIME: 1754074075.135325
[08/01 11:47:55    770s] Max number of tech site patterns supported in site array is 256.
[08/01 11:47:55    770s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:47:55    770s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3383.4M, EPOCH TIME: 1754074075.138563
[08/01 11:47:55    770s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:47:55    770s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:47:55    770s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3383.4M, EPOCH TIME: 1754074075.149949
[08/01 11:47:55    770s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:47:55    770s] SiteArray: use 2,723,840 bytes
[08/01 11:47:55    770s] SiteArray: current memory after site array memory allocation 3383.4M
[08/01 11:47:55    770s] SiteArray: FP blocked sites are writable
[08/01 11:47:55    770s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3383.4M, EPOCH TIME: 1754074075.156265
[08/01 11:47:55    770s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.030, MEM:3383.4M, EPOCH TIME: 1754074075.186176
[08/01 11:47:55    770s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:47:55    770s] Atter site array init, number of instance map data is 0.
[08/01 11:47:55    770s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:3383.4M, EPOCH TIME: 1754074075.190575
[08/01 11:47:55    770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.057, REAL:0.057, MEM:3383.4M, EPOCH TIME: 1754074075.192147
[08/01 11:47:55    770s] All LLGs are deleted
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3383.4M, EPOCH TIME: 1754074075.206670
[08/01 11:47:55    770s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3383.4M, EPOCH TIME: 1754074075.206738
[08/01 11:47:55    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] 	Current design flip-flop statistics
[08/01 11:47:55    771s] 
[08/01 11:47:55    771s] Single-Bit FF Count          :         5575
[08/01 11:47:55    771s] Multi-Bit FF Count           :            0
[08/01 11:47:55    771s] Total Bit Count              :         5575
[08/01 11:47:55    771s] Total FF Count               :         5575
[08/01 11:47:55    771s] Bits Per Flop                :        1.000
[08/01 11:47:55    771s] Total Clock Pin Cap(FF)      :     5000.215
[08/01 11:47:55    771s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s]             Multi-bit cell usage statistics
[08/01 11:47:55    771s] 
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] ============================================================
[08/01 11:47:55    771s] Sequential Multibit cells usage statistics
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] 
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] Total 0
[08/01 11:47:55    771s] ============================================================
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] Category            Num of Insts Rejected     Reasons
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:55    771s] ------------------------------------------------------------
[08/01 11:47:56    771s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:47:56    771s] UM:          89.69             91          0.000 ns          0.002 ns  opt_design_postcts
[08/01 11:47:56    771s] 
[08/01 11:47:56    771s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:43 real=  0:01:44)
[08/01 11:47:56    771s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.3 real=0:00:06.4)
[08/01 11:47:56    771s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.1 real=0:00:07.1)
[08/01 11:47:56    771s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:07.4 real=0:00:07.4)
[08/01 11:47:56    771s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:11.5 real=0:00:11.5)
[08/01 11:47:56    771s] Deleting Lib Analyzer.
[08/01 11:47:56    771s] Info: Destroy the CCOpt slew target map.
[08/01 11:47:56    771s] clean pInstBBox. size 0
[08/01 11:47:56    771s] 
[08/01 11:47:56    771s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:47:56    771s] 
[08/01 11:47:56    771s] TimeStamp Deleting Cell Server End ...
[08/01 11:47:56    771s] Set place::cacheFPlanSiteMark to 0
[08/01 11:47:56    771s] All LLGs are deleted
[08/01 11:47:56    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3383.4M, EPOCH TIME: 1754074076.145425
[08/01 11:47:56    771s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3383.4M, EPOCH TIME: 1754074076.145484
[08/01 11:47:56    771s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:47:56    771s] (ccopt_design): dumping clock statistics to metric
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
[08/01 11:47:56    771s] End AAE Lib Interpolated Model. (MEM=3383.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:47:56    771s] (I)      Initializing Steiner engine. 
[08/01 11:47:56    771s] (I)      ==================== Layers =====================
[08/01 11:47:56    771s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:56    771s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:47:56    771s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:56    771s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:47:56    771s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:47:56    771s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:56    771s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:47:56    771s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:47:56    771s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:47:56    771s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
[08/01 11:47:56    771s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:47:56    771s] Clock DAG hash : 14889573233237822724 9970788746175516829
[08/01 11:47:56    771s] CTS services accumulated run-time stats :
[08/01 11:47:56    771s]   delay calculator: calls=22534, total_wall_time=3.880s, mean_wall_time=0.172ms
[08/01 11:47:56    771s]   legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:47:56    771s]   steiner router: calls=18248, total_wall_time=3.288s, mean_wall_time=0.180ms
[08/01 11:47:56    771s] UM: Running design category ...
[08/01 11:47:56    771s] All LLGs are deleted
[08/01 11:47:56    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3421.5M, EPOCH TIME: 1754074076.713720
[08/01 11:47:56    771s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3421.5M, EPOCH TIME: 1754074076.713800
[08/01 11:47:56    771s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3421.5M, EPOCH TIME: 1754074076.714475
[08/01 11:47:56    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3421.5M, EPOCH TIME: 1754074076.715364
[08/01 11:47:56    771s] Max number of tech site patterns supported in site array is 256.
[08/01 11:47:56    771s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:47:56    771s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3421.5M, EPOCH TIME: 1754074076.719578
[08/01 11:47:56    771s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:47:56    771s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:47:56    771s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.012, MEM:3421.5M, EPOCH TIME: 1754074076.731097
[08/01 11:47:56    771s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:47:56    771s] SiteArray: use 2,723,840 bytes
[08/01 11:47:56    771s] SiteArray: current memory after site array memory allocation 3421.5M
[08/01 11:47:56    771s] SiteArray: FP blocked sites are writable
[08/01 11:47:56    771s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3421.5M, EPOCH TIME: 1754074076.737790
[08/01 11:47:56    771s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.032, REAL:0.032, MEM:3421.5M, EPOCH TIME: 1754074076.769509
[08/01 11:47:56    771s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:47:56    771s] Atter site array init, number of instance map data is 0.
[08/01 11:47:56    771s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.058, REAL:0.059, MEM:3421.5M, EPOCH TIME: 1754074076.774393
[08/01 11:47:56    771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.062, MEM:3421.5M, EPOCH TIME: 1754074076.776020
[08/01 11:47:56    771s] All LLGs are deleted
[08/01 11:47:56    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:56    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3421.5M, EPOCH TIME: 1754074076.791050
[08/01 11:47:56    771s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3421.5M, EPOCH TIME: 1754074076.791109
[08/01 11:47:56    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:56    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:57    772s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:47:57    772s] Summary for sequential cells identification: 
[08/01 11:47:57    772s]   Identified SBFF number: 16
[08/01 11:47:57    772s]   Identified MBFF number: 0
[08/01 11:47:57    772s]   Identified SB Latch number: 0
[08/01 11:47:57    772s]   Identified MB Latch number: 0
[08/01 11:47:57    772s]   Not identified SBFF number: 0
[08/01 11:47:57    772s]   Not identified MBFF number: 0
[08/01 11:47:57    772s]   Not identified SB Latch number: 0
[08/01 11:47:57    772s]   Not identified MB Latch number: 0
[08/01 11:47:57    772s]   Number of sequential cells which are not FFs: 13
[08/01 11:47:57    772s]  Visiting view : nangate_view_setup
[08/01 11:47:57    772s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:47:57    772s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:47:57    772s]  Visiting view : nangate_view_hold
[08/01 11:47:57    772s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:47:57    772s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:47:57    772s] TLC MultiMap info (StdDelay):
[08/01 11:47:57    772s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:47:57    772s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:47:57    772s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:47:57    772s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:47:57    772s]  Setting StdDelay to: 8.5ps
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] 	Current design flip-flop statistics
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] Single-Bit FF Count          :         5575
[08/01 11:47:57    772s] Multi-Bit FF Count           :            0
[08/01 11:47:57    772s] Total Bit Count              :         5575
[08/01 11:47:57    772s] Total FF Count               :         5575
[08/01 11:47:57    772s] Bits Per Flop                :        1.000
[08/01 11:47:57    772s] Total Clock Pin Cap(FF)      :     5000.215
[08/01 11:47:57    772s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s]             Multi-bit cell usage statistics
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] ============================================================
[08/01 11:47:57    772s] Sequential Multibit cells usage statistics
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] Total 0
[08/01 11:47:57    772s] ============================================================
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] Category            Num of Insts Rejected     Reasons
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s] ------------------------------------------------------------
[08/01 11:47:57    772s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:47:57    772s] UM:         151.05            152          0.000 ns          0.002 ns  ccopt_design
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] *** Summary of all messages that are not suppressed in this session:
[08/01 11:47:57    772s] Severity  ID               Count  Summary                                  
[08/01 11:47:57    772s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[08/01 11:47:57    772s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[08/01 11:47:57    772s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[08/01 11:47:57    772s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/01 11:47:57    772s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 11:47:57    772s] WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
[08/01 11:47:57    772s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[08/01 11:47:57    772s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[08/01 11:47:57    772s] *** Message Summary: 355 warning(s), 0 error(s)
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] *** ccopt_design #1 [finish] : cpu/real = 0:02:38.9/0:02:40.2 (1.0), totSession cpu/real = 0:12:52.9/0:52:51.0 (0.2), mem = 3421.5M
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] =============================================================================================
[08/01 11:47:57    772s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[08/01 11:47:57    772s] =============================================================================================
[08/01 11:47:57    772s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:47:57    772s] ---------------------------------------------------------------------------------------------
[08/01 11:47:57    772s] [ InitOpt                ]      1   0:00:03.1  (   2.0 % )     0:00:10.9 /  0:00:10.9    1.0
[08/01 11:47:57    772s] [ WnsOpt                 ]      1   0:00:05.3  (   3.3 % )     0:00:07.3 /  0:00:07.3    1.0
[08/01 11:47:57    772s] [ GlobalOpt              ]      1   0:00:06.3  (   3.9 % )     0:00:06.3 /  0:00:06.2    1.0
[08/01 11:47:57    772s] [ DrvOpt                 ]      2   0:00:04.2  (   2.6 % )     0:00:04.2 /  0:00:04.2    1.0
[08/01 11:47:57    772s] [ SimplifyNetlist        ]      1   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:47:57    772s] [ AreaOpt                ]      1   0:00:05.2  (   3.2 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 11:47:57    772s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:47:57    772s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:10.4 /  0:00:09.6    0.9
[08/01 11:47:57    772s] [ DrvReport              ]      2   0:00:02.0  (   1.3 % )     0:00:02.0 /  0:00:01.3    0.6
[08/01 11:47:57    772s] [ CongRefineRouteType    ]      2   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.6    1.0
[08/01 11:47:57    772s] [ SlackTraversorInit     ]      4   0:00:01.5  (   0.9 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 11:47:57    772s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:57    772s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:57    772s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:57    772s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:47:57    772s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:47:57    772s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:47:57    772s] [ ReportFanoutViolation  ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:47:57    772s] [ IncrReplace            ]      1   0:00:01.3  (   0.8 % )     0:00:01.3 /  0:00:01.3    1.0
[08/01 11:47:57    772s] [ RefinePlace            ]      3   0:00:04.4  (   2.7 % )     0:00:04.4 /  0:00:04.4    1.0
[08/01 11:47:57    772s] [ CTS                    ]      1   0:00:49.3  (  30.8 % )     0:01:00.0 /  0:00:59.8    1.0
[08/01 11:47:57    772s] [ EarlyGlobalRoute       ]      6   0:00:06.2  (   3.9 % )     0:00:06.2 /  0:00:06.1    1.0
[08/01 11:47:57    772s] [ ExtractRC              ]      5   0:00:01.6  (   1.0 % )     0:00:01.6 /  0:00:01.6    1.0
[08/01 11:47:57    772s] [ TimingUpdate           ]     25   0:00:04.4  (   2.8 % )     0:00:17.7 /  0:00:17.7    1.0
[08/01 11:47:57    772s] [ FullDelayCalc          ]      5   0:00:31.3  (  19.5 % )     0:00:31.3 /  0:00:31.3    1.0
[08/01 11:47:57    772s] [ TimingReport           ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:47:57    772s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:47:57    772s] [ MISC                   ]          0:00:30.5  (  19.1 % )     0:00:30.5 /  0:00:30.4    1.0
[08/01 11:47:57    772s] ---------------------------------------------------------------------------------------------
[08/01 11:47:57    772s]  ccopt_design #1 TOTAL              0:02:40.2  ( 100.0 % )     0:02:40.2 /  0:02:38.9    1.0
[08/01 11:47:57    772s] ---------------------------------------------------------------------------------------------
[08/01 11:47:57    772s] 
[08/01 11:47:57    772s] #% End ccopt_design (date=08/01 11:47:57, total cpu=0:02:39, real=0:02:40, peak res=2796.3M, current mem=2514.2M)
[08/01 11:47:57    772s] @@file 5: time_design -post_cts
[08/01 11:47:57    772s] *** time_design #2 [begin] : totSession cpu/real = 0:12:52.9/0:52:51.0 (0.2), mem = 3300.5M
[08/01 11:47:57    772s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3300.5M, EPOCH TIME: 1754074077.772626
[08/01 11:47:57    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:57    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:57    772s] All LLGs are deleted
[08/01 11:47:57    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:57    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:57    772s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3300.5M, EPOCH TIME: 1754074077.772685
[08/01 11:47:57    772s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3300.5M, EPOCH TIME: 1754074077.772709
[08/01 11:47:57    772s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3300.5M, EPOCH TIME: 1754074077.772799
[08/01 11:47:57    772s] Start to check current routing status for nets...
[08/01 11:47:57    773s] All nets are already routed correctly.
[08/01 11:47:57    773s] End to check current routing status for nets (mem=3300.5M)
[08/01 11:47:57    773s] Effort level <high> specified for reg2reg path_group
[08/01 11:47:58    773s] All LLGs are deleted
[08/01 11:47:58    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:58    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:58    773s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3302.5M, EPOCH TIME: 1754074078.475187
[08/01 11:47:58    773s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3302.5M, EPOCH TIME: 1754074078.475248
[08/01 11:47:58    773s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3302.5M, EPOCH TIME: 1754074078.484068
[08/01 11:47:58    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:58    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:58    773s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3302.5M, EPOCH TIME: 1754074078.484271
[08/01 11:47:58    773s] Max number of tech site patterns supported in site array is 256.
[08/01 11:47:58    773s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:47:58    773s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3302.5M, EPOCH TIME: 1754074078.488483
[08/01 11:47:58    773s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:47:58    773s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:47:58    773s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:3302.5M, EPOCH TIME: 1754074078.498436
[08/01 11:47:58    773s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:47:58    773s] SiteArray: use 2,723,840 bytes
[08/01 11:47:58    773s] SiteArray: current memory after site array memory allocation 3302.5M
[08/01 11:47:58    773s] SiteArray: FP blocked sites are writable
[08/01 11:47:58    773s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3302.5M, EPOCH TIME: 1754074078.505155
[08/01 11:47:58    773s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.031, REAL:0.031, MEM:3302.5M, EPOCH TIME: 1754074078.536189
[08/01 11:47:58    773s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:47:58    773s] Atter site array init, number of instance map data is 0.
[08/01 11:47:58    773s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.056, REAL:0.056, MEM:3302.5M, EPOCH TIME: 1754074078.540493
[08/01 11:47:58    773s] 
[08/01 11:47:58    773s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:47:58    773s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.062, MEM:3302.5M, EPOCH TIME: 1754074078.545678
[08/01 11:47:58    773s] All LLGs are deleted
[08/01 11:47:58    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:47:58    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:47:58    773s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3302.5M, EPOCH TIME: 1754074078.555740
[08/01 11:47:58    773s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3302.5M, EPOCH TIME: 1754074078.555785
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] ------------------------------------------------------------------
[08/01 11:48:01    775s]          time_design Summary
[08/01 11:48:01    775s] ------------------------------------------------------------------
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] Setup views included:
[08/01 11:48:01    775s]  nangate_view_setup 
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] +--------------------+---------+---------+---------+
[08/01 11:48:01    775s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:48:01    775s] +--------------------+---------+---------+---------+
[08/01 11:48:01    775s] |           WNS (ns):|  0.002  |  0.002  |  0.738  |
[08/01 11:48:01    775s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 11:48:01    775s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 11:48:01    775s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:48:01    775s] +--------------------+---------+---------+---------+
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] +----------------+-------------------------------+------------------+
[08/01 11:48:01    775s] |                |              Real             |       Total      |
[08/01 11:48:01    775s] |    DRVs        +------------------+------------+------------------|
[08/01 11:48:01    775s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:48:01    775s] +----------------+------------------+------------+------------------+
[08/01 11:48:01    775s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:48:01    775s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:48:01    775s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:48:01    775s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:48:01    775s] +----------------+------------------+------------+------------------+
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:48:01    775s] All LLGs are deleted
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3300.7M, EPOCH TIME: 1754074081.123357
[08/01 11:48:01    775s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3300.7M, EPOCH TIME: 1754074081.123424
[08/01 11:48:01    775s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3300.7M, EPOCH TIME: 1754074081.132217
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3300.7M, EPOCH TIME: 1754074081.132420
[08/01 11:48:01    775s] Max number of tech site patterns supported in site array is 256.
[08/01 11:48:01    775s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:48:01    775s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3300.7M, EPOCH TIME: 1754074081.136711
[08/01 11:48:01    775s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:48:01    775s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:48:01    775s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:3300.7M, EPOCH TIME: 1754074081.146507
[08/01 11:48:01    775s] Fast DP-INIT is on for default
[08/01 11:48:01    775s] Atter site array init, number of instance map data is 0.
[08/01 11:48:01    775s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3300.7M, EPOCH TIME: 1754074081.153188
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:48:01    775s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3300.7M, EPOCH TIME: 1754074081.158260
[08/01 11:48:01    775s] All LLGs are deleted
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3300.7M, EPOCH TIME: 1754074081.168786
[08/01 11:48:01    775s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3300.7M, EPOCH TIME: 1754074081.168845
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] Density: 70.483%
[08/01 11:48:01    775s] Routing Overflow: 0.00% H and 0.01% V
[08/01 11:48:01    775s] ------------------------------------------------------------------
[08/01 11:48:01    775s] All LLGs are deleted
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3300.7M, EPOCH TIME: 1754074081.180428
[08/01 11:48:01    775s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3300.7M, EPOCH TIME: 1754074081.180475
[08/01 11:48:01    775s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3300.7M, EPOCH TIME: 1754074081.188362
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3300.7M, EPOCH TIME: 1754074081.188542
[08/01 11:48:01    775s] Max number of tech site patterns supported in site array is 256.
[08/01 11:48:01    775s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:48:01    775s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3300.7M, EPOCH TIME: 1754074081.192368
[08/01 11:48:01    775s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:48:01    775s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:48:01    775s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:3300.7M, EPOCH TIME: 1754074081.201241
[08/01 11:48:01    775s] Fast DP-INIT is on for default
[08/01 11:48:01    775s] Atter site array init, number of instance map data is 0.
[08/01 11:48:01    775s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3300.7M, EPOCH TIME: 1754074081.207437
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:48:01    775s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.024, MEM:3300.7M, EPOCH TIME: 1754074081.211867
[08/01 11:48:01    775s] All LLGs are deleted
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3300.7M, EPOCH TIME: 1754074081.221526
[08/01 11:48:01    775s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3300.7M, EPOCH TIME: 1754074081.221569
[08/01 11:48:01    775s] Reported timing to dir ./timingReports
[08/01 11:48:01    775s] Total CPU time: 2.77 sec
[08/01 11:48:01    775s] Total Real time: 4.0 sec
[08/01 11:48:01    775s] Total Memory Usage: 3300.710938 Mbytes
[08/01 11:48:01    775s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:48:01    775s] *** time_design #2 [finish] : cpu/real = 0:00:02.8/0:00:03.5 (0.8), totSession cpu/real = 0:12:55.7/0:52:54.6 (0.2), mem = 3300.7M
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] =============================================================================================
[08/01 11:48:01    775s]  Final TAT Report : time_design #2                                              21.18-s099_1
[08/01 11:48:01    775s] =============================================================================================
[08/01 11:48:01    775s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:48:01    775s] ---------------------------------------------------------------------------------------------
[08/01 11:48:01    775s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:48:01    775s] [ OptSummaryReport       ]      1   0:00:00.2  (   6.0 % )     0:00:02.8 /  0:00:02.0    0.7
[08/01 11:48:01    775s] [ DrvReport              ]      1   0:00:01.6  (  46.5 % )     0:00:01.6 /  0:00:00.9    0.5
[08/01 11:48:01    775s] [ TimingUpdate           ]      1   0:00:00.7  (  19.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 11:48:01    775s] [ TimingReport           ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:48:01    775s] [ GenerateReports        ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:48:01    775s] [ MISC                   ]          0:00:00.8  (  21.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 11:48:01    775s] ---------------------------------------------------------------------------------------------
[08/01 11:48:01    775s]  time_design #2 TOTAL               0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:02.8    0.8
[08/01 11:48:01    775s] ---------------------------------------------------------------------------------------------
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] @@file 6: time_design -post_cts -hold
[08/01 11:48:01    775s] *** time_design #3 [begin] : totSession cpu/real = 0:12:55.7/0:52:54.6 (0.2), mem = 3300.7M
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:48:01    775s] 
[08/01 11:48:01    775s] TimeStamp Deleting Cell Server End ...
[08/01 11:48:01    775s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3281.2M, EPOCH TIME: 1754074081.491261
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] All LLGs are deleted
[08/01 11:48:01    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:01    775s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3281.2M, EPOCH TIME: 1754074081.491332
[08/01 11:48:01    775s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3281.2M, EPOCH TIME: 1754074081.491355
[08/01 11:48:01    775s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3281.2M, EPOCH TIME: 1754074081.491471
[08/01 11:48:01    775s] Start to check current routing status for nets...
[08/01 11:48:01    776s] All nets are already routed correctly.
[08/01 11:48:01    776s] End to check current routing status for nets (mem=3281.2M)
[08/01 11:48:01    776s] Effort level <high> specified for reg2reg path_group
[08/01 11:48:02    777s] All LLGs are deleted
[08/01 11:48:02    777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:02    777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:02    777s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3293.2M, EPOCH TIME: 1754074082.776889
[08/01 11:48:02    777s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3293.2M, EPOCH TIME: 1754074082.777087
[08/01 11:48:02    777s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3293.2M, EPOCH TIME: 1754074082.785299
[08/01 11:48:02    777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:02    777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:02    777s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3293.2M, EPOCH TIME: 1754074082.785495
[08/01 11:48:02    777s] Max number of tech site patterns supported in site array is 256.
[08/01 11:48:02    777s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:48:02    777s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3293.2M, EPOCH TIME: 1754074082.788996
[08/01 11:48:02    777s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:48:02    777s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:48:02    777s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:3293.2M, EPOCH TIME: 1754074082.798356
[08/01 11:48:02    777s] Fast DP-INIT is on for default
[08/01 11:48:02    777s] Atter site array init, number of instance map data is 0.
[08/01 11:48:02    777s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.020, MEM:3293.2M, EPOCH TIME: 1754074082.805020
[08/01 11:48:02    777s] 
[08/01 11:48:02    777s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:48:02    777s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3293.2M, EPOCH TIME: 1754074082.809791
[08/01 11:48:02    777s] All LLGs are deleted
[08/01 11:48:02    777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:48:02    777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:02    777s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3293.2M, EPOCH TIME: 1754074082.820717
[08/01 11:48:02    777s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3293.2M, EPOCH TIME: 1754074082.820763
[08/01 11:48:02    777s] OPTC: user 20.0
[08/01 11:48:02    777s] Starting delay calculation for Hold views
[08/01 11:48:02    777s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:48:02    777s] #################################################################################
[08/01 11:48:02    777s] # Design Stage: PreRoute
[08/01 11:48:02    777s] # Design Name: top
[08/01 11:48:02    777s] # Design Mode: 45nm
[08/01 11:48:02    777s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:48:02    777s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:48:02    777s] # Signoff Settings: SI Off 
[08/01 11:48:02    777s] #################################################################################
[08/01 11:48:03    777s] Calculate delays in BcWc mode...
[08/01 11:48:03    777s] Topological Sorting (REAL = 0:00:00.0, MEM = 3291.2M, InitMEM = 3291.2M)
[08/01 11:48:03    777s] Start delay calculation (fullDC) (1 T). (MEM=3291.23)
[08/01 11:48:03    777s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 11:48:03    777s] End AAE Lib Interpolated Model. (MEM=3302.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:48:04    778s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:48:04    778s] **WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:48:08    783s] Total number of fetched objects 60325
[08/01 11:48:08    783s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:48:08    783s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:48:08    783s] End delay calculation. (MEM=3334.45 CPU=0:00:04.8 REAL=0:00:04.0)
[08/01 11:48:08    783s] End delay calculation (fullDC). (MEM=3334.45 CPU=0:00:05.8 REAL=0:00:05.0)
[08/01 11:48:08    783s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 3334.4M) ***
[08/01 11:48:09    783s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:13:04 mem=3334.4M)
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s] ------------------------------------------------------------------
[08/01 11:48:09    784s]          time_design Summary
[08/01 11:48:09    784s] ------------------------------------------------------------------
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s] Hold views included:
[08/01 11:48:09    784s]  nangate_view_hold 
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s] +--------------------+---------+---------+---------+
[08/01 11:48:09    784s] |     Hold mode      |   all   | reg2reg | default |
[08/01 11:48:09    784s] +--------------------+---------+---------+---------+
[08/01 11:48:09    784s] |           WNS (ns):| -0.116  | -0.041  | -0.116  |
[08/01 11:48:09    784s] |           TNS (ns):|-609.542 | -36.365 |-573.177 |
[08/01 11:48:09    784s] |    Violating Paths:|  7997   |  2204   |  5793   |
[08/01 11:48:09    784s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:48:09    784s] +--------------------+---------+---------+---------+
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:48:09    784s] All LLGs are deleted
[08/01 11:48:09    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3286.5M, EPOCH TIME: 1754074089.752412
[08/01 11:48:09    784s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3286.5M, EPOCH TIME: 1754074089.752469
[08/01 11:48:09    784s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3286.5M, EPOCH TIME: 1754074089.760312
[08/01 11:48:09    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3286.5M, EPOCH TIME: 1754074089.760492
[08/01 11:48:09    784s] Max number of tech site patterns supported in site array is 256.
[08/01 11:48:09    784s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:48:09    784s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3286.5M, EPOCH TIME: 1754074089.764401
[08/01 11:48:09    784s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:48:09    784s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:48:09    784s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3286.5M, EPOCH TIME: 1754074089.775597
[08/01 11:48:09    784s] Fast DP-INIT is on for default
[08/01 11:48:09    784s] Atter site array init, number of instance map data is 0.
[08/01 11:48:09    784s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.022, MEM:3286.5M, EPOCH TIME: 1754074089.782268
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:48:09    784s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.027, MEM:3286.5M, EPOCH TIME: 1754074089.787214
[08/01 11:48:09    784s] All LLGs are deleted
[08/01 11:48:09    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:48:09    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3286.5M, EPOCH TIME: 1754074089.798437
[08/01 11:48:09    784s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3286.5M, EPOCH TIME: 1754074089.798481
[08/01 11:48:09    784s] Density: 70.483%
[08/01 11:48:09    784s] Routing Overflow: 0.00% H and 0.01% V
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s] ------------------------------------------------------------------
[08/01 11:48:09    784s] All LLGs are deleted
[08/01 11:48:09    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3286.5M, EPOCH TIME: 1754074089.809682
[08/01 11:48:09    784s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3286.5M, EPOCH TIME: 1754074089.809729
[08/01 11:48:09    784s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3286.5M, EPOCH TIME: 1754074089.816814
[08/01 11:48:09    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3286.5M, EPOCH TIME: 1754074089.816971
[08/01 11:48:09    784s] Max number of tech site patterns supported in site array is 256.
[08/01 11:48:09    784s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:48:09    784s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3286.5M, EPOCH TIME: 1754074089.820732
[08/01 11:48:09    784s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:48:09    784s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:48:09    784s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:3286.5M, EPOCH TIME: 1754074089.829798
[08/01 11:48:09    784s] Fast DP-INIT is on for default
[08/01 11:48:09    784s] Atter site array init, number of instance map data is 0.
[08/01 11:48:09    784s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3286.5M, EPOCH TIME: 1754074089.836256
[08/01 11:48:09    784s] 
[08/01 11:48:09    784s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:48:09    784s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3286.5M, EPOCH TIME: 1754074089.841070
[08/01 11:48:09    784s] All LLGs are deleted
[08/01 11:48:09    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:69).
[08/01 11:48:09    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:48:09    784s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3286.5M, EPOCH TIME: 1754074089.850100
[08/01 11:48:09    784s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3286.5M, EPOCH TIME: 1754074089.850145
[08/01 11:48:10    784s] Reported timing to dir ./timingReports
[08/01 11:48:10    784s] Total CPU time: 8.76 sec
[08/01 11:48:10    784s] Total Real time: 9.0 sec
[08/01 11:48:10    784s] Total Memory Usage: 3264.953125 Mbytes
[08/01 11:48:10    784s] *** time_design #3 [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 0:13:04.5/0:53:03.3 (0.2), mem = 3265.0M
[08/01 11:48:10    784s] 
[08/01 11:48:10    784s] =============================================================================================
[08/01 11:48:10    784s]  Final TAT Report : time_design #3                                              21.18-s099_1
[08/01 11:48:10    784s] =============================================================================================
[08/01 11:48:10    784s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:48:10    784s] ---------------------------------------------------------------------------------------------
[08/01 11:48:10    784s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:48:10    784s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.9 % )     0:00:07.1 /  0:00:07.1    1.0
[08/01 11:48:10    784s] [ TimingUpdate           ]      1   0:00:00.8  (   9.0 % )     0:00:06.7 /  0:00:06.7    1.0
[08/01 11:48:10    784s] [ FullDelayCalc          ]      1   0:00:05.9  (  67.0 % )     0:00:05.9 /  0:00:05.9    1.0
[08/01 11:48:10    784s] [ TimingReport           ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:48:10    784s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:48:10    784s] [ MISC                   ]          0:00:01.7  (  19.2 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 11:48:10    784s] ---------------------------------------------------------------------------------------------
[08/01 11:48:10    784s]  time_design #3 TOTAL               0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.8    1.0
[08/01 11:48:10    784s] ---------------------------------------------------------------------------------------------
[08/01 11:48:10    784s] 
[08/01 11:48:10    784s] @file 7:
[08/01 11:48:10    784s] #@ End verbose source: _5_CTS.tcl
[08/01 11:48:10    784s] 0
[08/01 11:48:10    784s] @innovus 61> set_layer_preference node_track -is_visible 1
[08/01 11:54:23    794s] @innovus 62> set_layer_preference node_overlay -is_visible 1
[08/01 11:54:24    794s] gui_set_power_rail_display -plot none
[08/01 11:54:24    794s] 
[08/01 11:54:24    794s] 
[08/01 11:54:24    794s] 
[08/01 11:54:24    794s] 
[08/01 11:54:24    794s] 
[08/01 11:54:24    794s] 
[08/01 11:54:24    794s] @innovus 63> set_layer_preference node_power -is_visible 1
[08/01 11:54:25    794s] @innovus 64> set_layer_preference node_partition -is_visible 0
[08/01 11:54:27    794s] @innovus 65> set_layer_preference node_partition -is_visible 1
[08/01 11:54:27    794s] @innovus 66> set_layer_preference node_floorplan -is_visible 1
[08/01 11:54:28    794s] @innovus 67> set_layer_preference node_row -is_visible 1
[08/01 11:54:29    795s] @innovus 68> set_layer_preference node_row -is_visible 0
[08/01 11:54:29    795s] @innovus 69> set_layer_preference node_overlay -is_visible 0
[08/01 11:54:31    795s] @innovus 70> set_layer_preference node_cell -is_visible 1
[08/01 11:54:35    795s] @innovus 71> set_layer_preference node_cell -is_visible 0
[08/01 11:54:35    795s] @innovus 72> set_layer_preference node_cell -is_visible 1
[08/01 11:54:36    795s] @innovus 73> set_layer_preference node_row -is_visible 1
[08/01 11:54:37    795s] @innovus 74> source _5_CTS.tcl 
#@ Begin verbose source (pre): source _5_CTS.tcl 
[08/01 11:55:05    796s] @@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/01 11:55:05    796s] @@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[08/01 11:55:05    796s] @@file 3: create_clock_tree_spec -out_file top.spec
[08/01 11:55:05    796s] Creating clock tree spec for modes (timing configs): nangate_constraint_mode
[08/01 11:55:05    796s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/01 11:55:05    796s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..
[08/01 11:55:05    796s] **ERROR: (IMPSE-110):	File '_5_CTS.tcl' line 3: errors out.
[08/01 11:55:05    796s] #@ End verbose source _5_CTS.tcl
[08/01 11:55:05    796s] 
[08/01 11:55:05    796s] 
[08/01 11:55:05    796s] @innovus 75> source _5_CTS.tcl 
#@ Begin verbose source (pre): source _5_CTS.tcl 
[08/01 11:55:35    797s] @@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/01 11:55:35    797s] @@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
[08/01 11:55:35    797s] @@file 3: ccopt_design
[08/01 11:55:35    797s] #% Begin ccopt_design (date=08/01 11:55:35, mem=2487.6M)
[08/01 11:55:35    797s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:13:17.2/1:00:28.4 (0.2), mem = 3271.1M
[08/01 11:55:35    797s] Runtime...
[08/01 11:55:35    797s] **INFO: User's settings:
[08/01 11:55:40    802s] delaycal_enable_high_fanout                                    true
[08/01 11:55:40    802s] delaycal_ignore_net_load                                       false
[08/01 11:55:40    802s] delaycal_socv_accuracy_mode                                    low
[08/01 11:55:40    802s] setAnalysisMode -cts                                           postCTS
[08/01 11:55:40    802s] setAnalysisMode -skew                                          true
[08/01 11:55:40    802s] setDelayCalMode -engine                                        aae
[08/01 11:55:40    802s] design_process_node                                            45
[08/01 11:55:40    802s] extract_rc_coupling_cap_threshold                              0.1
[08/01 11:55:40    802s] extract_rc_engine                                              pre_route
[08/01 11:55:40    802s] extract_rc_relative_cap_threshold                              1.0
[08/01 11:55:40    802s] extract_rc_total_cap_threshold                                 0.0
[08/01 11:55:40    802s] opt_drv_fix_max_cap                                            true
[08/01 11:55:40    802s] opt_drv_fix_max_tran                                           true
[08/01 11:55:40    802s] opt_drv_margin                                                 0.0
[08/01 11:55:40    802s] opt_fix_drv                                                    true
[08/01 11:55:40    802s] opt_fix_fanout_load                                            true
[08/01 11:55:40    802s] opt_preserve_all_sequential                                    true
[08/01 11:55:40    802s] opt_resize_flip_flops                                          true
[08/01 11:55:40    802s] opt_setup_target_slack                                         0.0
[08/01 11:55:40    802s] opt_useful_skew_eco_route                                      false
[08/01 11:55:40    802s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 11:55:40    802s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 11:55:40    802s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 11:55:40    802s] route_design_extract_third_party_compatible                    false
[08/01 11:55:40    802s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 11:55:40    802s] route_early_global_bottom_routing_layer                        2
[08/01 11:55:40    802s] route_early_global_honor_partition_pin_guide                   true
[08/01 11:55:40    802s] route_early_global_honor_power_domain                          false
[08/01 11:55:40    802s] route_early_global_top_routing_layer                           10
[08/01 11:55:40    802s] getAnalysisMode -cts                                           postCTS
[08/01 11:55:40    802s] getAnalysisMode -skew                                          true
[08/01 11:55:40    802s] getDelayCalMode -engine                                        aae
[08/01 11:55:40    802s] get_power_analysis_mode -report_power_quiet                    false
[08/01 11:55:40    802s] getAnalysisMode -cts                                           postCTS
[08/01 11:55:40    802s] getAnalysisMode -skew                                          true
[08/01 11:55:40    802s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[08/01 11:55:40    802s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[08/01 11:55:40    802s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[08/01 11:55:40    802s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[08/01 11:55:40    802s] Set place::cacheFPlanSiteMark to 1
[08/01 11:55:40    802s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/01 11:55:40    802s] Using CCOpt effort standard.
[08/01 11:55:40    802s] CCOpt::Phase::Initialization...
[08/01 11:55:40    802s] Check Prerequisites...
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_42' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_17' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_16' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5046):	Net 'CTS_41' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 11:55:40    802s] **WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
[08/01 11:55:40    802s] To increase the message display limit, refer to the product command reference manual.
[08/01 11:55:40    802s] **WARN: (IMPCCOPT-5047):	Found 70 clock net(s) with existing routing that will be removed by CCOpt.
[08/01 11:55:40    802s] Type 'man IMPCCOPT-5047' for more detail.
[08/01 11:55:40    802s] Leaving CCOpt scope - CheckPlace...
[08/01 11:55:40    802s] OPERPROF: Starting checkPlace at level 1, MEM:3271.1M, EPOCH TIME: 1754074540.619361
[08/01 11:55:40    802s] Processing tracks to init pin-track alignment.
[08/01 11:55:40    802s] z: 2, totalTracks: 1
[08/01 11:55:40    802s] z: 4, totalTracks: 1
[08/01 11:55:40    802s] z: 6, totalTracks: 1
[08/01 11:55:40    802s] z: 8, totalTracks: 1
[08/01 11:55:40    802s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:40    802s] All LLGs are deleted
[08/01 11:55:40    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    802s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3271.1M, EPOCH TIME: 1754074540.631868
[08/01 11:55:40    802s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3271.1M, EPOCH TIME: 1754074540.631924
[08/01 11:55:40    802s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3271.1M, EPOCH TIME: 1754074540.632640
[08/01 11:55:40    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    802s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3271.1M, EPOCH TIME: 1754074540.633383
[08/01 11:55:40    802s] Max number of tech site patterns supported in site array is 256.
[08/01 11:55:40    802s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:55:40    802s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3271.1M, EPOCH TIME: 1754074540.634754
[08/01 11:55:40    802s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:55:40    802s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:55:40    802s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3271.1M, EPOCH TIME: 1754074540.645989
[08/01 11:55:40    802s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:55:40    802s] SiteArray: use 2,723,840 bytes
[08/01 11:55:40    802s] SiteArray: current memory after site array memory allocation 3271.1M
[08/01 11:55:40    802s] SiteArray: FP blocked sites are writable
[08/01 11:55:40    802s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:55:40    802s] Atter site array init, number of instance map data is 0.
[08/01 11:55:40    802s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.024, MEM:3271.1M, EPOCH TIME: 1754074540.656891
[08/01 11:55:40    802s] 
[08/01 11:55:40    802s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:40    802s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3271.1M, EPOCH TIME: 1754074540.658693
[08/01 11:55:40    802s] Begin checking placement ... (start mem=3271.1M, init mem=3271.1M)
[08/01 11:55:40    802s] Begin checking exclusive groups violation ...
[08/01 11:55:40    802s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 11:55:40    802s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 11:55:40    802s] 
[08/01 11:55:40    802s] Running CheckPlace using 1 thread in normal mode...
[08/01 11:55:40    803s] 
[08/01 11:55:40    803s] ...checkPlace normal is done!
[08/01 11:55:40    803s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3271.1M, EPOCH TIME: 1754074540.904417
[08/01 11:55:40    803s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.014, REAL:0.014, MEM:3271.1M, EPOCH TIME: 1754074540.918315
[08/01 11:55:40    803s] *info: Placed = 47193          (Fixed = 69)
[08/01 11:55:40    803s] *info: Unplaced = 0           
[08/01 11:55:40    803s] Placement Density:70.48%(97947/138965)
[08/01 11:55:40    803s] Placement Density (including fixed std cells):70.48%(97947/138965)
[08/01 11:55:40    803s] All LLGs are deleted
[08/01 11:55:40    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47193).
[08/01 11:55:40    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    803s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3271.1M, EPOCH TIME: 1754074540.929516
[08/01 11:55:40    803s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3271.1M, EPOCH TIME: 1754074540.929592
[08/01 11:55:40    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:40    803s] Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3271.1M)
[08/01 11:55:40    803s] OPERPROF: Finished checkPlace at level 1, CPU:0.309, REAL:0.311, MEM:3271.1M, EPOCH TIME: 1754074540.930103
[08/01 11:55:40    803s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:55:40    803s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/01 11:55:40    803s]  * There are 2 clocks in propagated mode.
[08/01 11:55:40    803s] 
[08/01 11:55:40    803s] 
[08/01 11:55:40    803s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/01 11:55:40    803s] 
[08/01 11:55:40    803s] 
[08/01 11:55:40    803s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:55:40    803s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:40    803s] UM:*                                                                   Check Prerequisites
[08/01 11:55:40    803s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:55:41    803s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:41    803s] UM:*                                                                   CCOpt::Phase::Initialization
[08/01 11:55:41    803s] Info: 1 threads available for lower-level modules during optimization.
[08/01 11:55:41    803s] Executing ccopt post-processing.
[08/01 11:55:41    803s] Synthesizing clock trees with CCOpt...
[08/01 11:55:41    803s] *** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:13:23.1/1:00:34.3 (0.2), mem = 3271.1M
[08/01 11:55:41    803s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 11:55:41    803s] CCOpt::Phase::PreparingToBalance...
[08/01 11:55:41    803s] Leaving CCOpt scope - Initializing power interface...
[08/01 11:55:41    803s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:41    803s] 
[08/01 11:55:41    803s] Positive (advancing) pin insertion delays
[08/01 11:55:41    803s] =========================================
[08/01 11:55:41    803s] 
[08/01 11:55:41    803s] 
[08/01 11:55:41    803s] Negative (delaying) pin insertion delays
[08/01 11:55:41    803s] Found 0 advancing pin insertion delay (0.000% of 5575 clock tree sinks)
[08/01 11:55:41    803s] ========================================
[08/01 11:55:41    803s] 
[08/01 11:55:41    803s] Found 0 delaying pin insertion delay (0.000% of 5575 clock tree sinks)
[08/01 11:55:41    803s] Notify start of optimization...
[08/01 11:55:41    803s] Notify start of optimization done.
[08/01 11:55:41    803s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/01 11:55:41    803s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3271.1M, EPOCH TIME: 1754074541.050321
[08/01 11:55:41    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:41    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:41    803s] All LLGs are deleted
[08/01 11:55:41    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:41    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:41    803s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3271.1M, EPOCH TIME: 1754074541.050392
[08/01 11:55:41    803s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3271.1M, EPOCH TIME: 1754074541.050414
[08/01 11:55:41    803s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3271.1M, EPOCH TIME: 1754074541.051076
[08/01 11:55:41    803s] ### Creating LA Mngr. totSessionCpu=0:13:23 mem=3271.1M
[08/01 11:55:41    803s] ### Creating LA Mngr, finished. totSessionCpu=0:13:23 mem=3271.1M
[08/01 11:55:41    803s] (I)      Started Import and model ( Curr Mem: 3271.13 MB )
[08/01 11:55:41    803s] (I)      Default pattern map key = top_default.
[08/01 11:55:41    803s] (I)      == Non-default Options ==
[08/01 11:55:41    803s] (I)      Maximum routing layer                              : 10
[08/01 11:55:41    803s] (I)      Number of threads                                  : 1
[08/01 11:55:41    803s] (I)      Method to set GCell size                           : row
[08/01 11:55:41    803s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:55:41    803s] (I)      Use row-based GCell size
[08/01 11:55:41    803s] (I)      Use row-based GCell align
[08/01 11:55:41    803s] (I)      layer 0 area = 0
[08/01 11:55:41    803s] (I)      layer 1 area = 0
[08/01 11:55:41    803s] (I)      layer 2 area = 0
[08/01 11:55:41    803s] (I)      layer 3 area = 0
[08/01 11:55:41    803s] (I)      layer 4 area = 0
[08/01 11:55:41    803s] (I)      layer 5 area = 0
[08/01 11:55:41    803s] (I)      layer 6 area = 0
[08/01 11:55:41    803s] (I)      layer 7 area = 0
[08/01 11:55:41    803s] (I)      layer 8 area = 0
[08/01 11:55:41    803s] (I)      layer 9 area = 0
[08/01 11:55:41    803s] (I)      GCell unit size   : 2800
[08/01 11:55:41    803s] (I)      GCell multiplier  : 1
[08/01 11:55:41    803s] (I)      GCell row height  : 2800
[08/01 11:55:41    803s] (I)      Actual row height : 2800
[08/01 11:55:41    803s] (I)      GCell align ref   : 20140 20160
[08/01 11:55:41    803s] [NR-eGR] Track table information for default rule: 
[08/01 11:55:41    803s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:55:41    803s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:55:41    803s] (I)      ============== Default via ===============
[08/01 11:55:41    803s] (I)      +---+------------------+-----------------+
[08/01 11:55:41    803s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:55:41    803s] (I)      +---+------------------+-----------------+
[08/01 11:55:41    803s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:55:41    803s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:55:41    803s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:55:41    803s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:55:41    803s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:55:41    803s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:55:41    803s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:55:41    803s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:55:41    803s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:55:41    803s] (I)      +---+------------------+-----------------+
[08/01 11:55:41    803s] [NR-eGR] Read 81886 PG shapes
[08/01 11:55:41    803s] [NR-eGR] Read 0 clock shapes
[08/01 11:55:41    803s] [NR-eGR] Read 0 other shapes
[08/01 11:55:41    803s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:55:41    803s] [NR-eGR] #Instance Blockages : 0
[08/01 11:55:41    803s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:55:41    803s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:55:41    803s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:55:41    803s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:55:41    803s] [NR-eGR] #Other Blockages    : 0
[08/01 11:55:41    803s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:55:41    803s] [NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 20600
[08/01 11:55:41    803s] [NR-eGR] Read 57546 nets ( ignored 70 )
[08/01 11:55:41    803s] (I)      early_global_route_priority property id does not exist.
[08/01 11:55:41    803s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20600  Num CS=0
[08/01 11:55:41    803s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10162
[08/01 11:55:41    803s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 9048
[08/01 11:55:41    803s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1295
[08/01 11:55:41    803s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 93
[08/01 11:55:41    803s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 2
[08/01 11:55:41    803s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:55:41    803s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:55:41    803s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:55:41    803s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:55:41    803s] (I)      Number of ignored nets                =     70
[08/01 11:55:41    803s] (I)      Number of connected nets              =      0
[08/01 11:55:41    803s] (I)      Number of fixed nets                  =     70.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 11:55:41    803s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:55:41    803s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:55:41    803s] (I)      Ndr track 0 does not exist
[08/01 11:55:41    803s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:55:41    803s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:55:41    803s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:55:41    803s] (I)      Site width          :   380  (dbu)
[08/01 11:55:41    803s] (I)      Row height          :  2800  (dbu)
[08/01 11:55:41    803s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:55:41    803s] (I)      GCell width         :  2800  (dbu)
[08/01 11:55:41    803s] (I)      GCell height        :  2800  (dbu)
[08/01 11:55:41    803s] (I)      Grid                :   281   281    10
[08/01 11:55:41    803s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:55:41    803s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:55:41    803s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:55:41    803s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:55:41    803s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:55:41    803s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:55:41    803s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:55:41    803s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:55:41    803s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:55:41    803s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:55:41    803s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:55:41    803s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:55:41    803s] (I)      --------------------------------------------------------
[08/01 11:55:41    803s] 
[08/01 11:55:41    803s] [NR-eGR] ============ Routing rule table ============
[08/01 11:55:41    803s] [NR-eGR] Rule id: 0  Nets: 57476
[08/01 11:55:41    803s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:55:41    803s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:55:41    803s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:55:41    803s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:55:41    803s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:55:41    803s] [NR-eGR] ========================================
[08/01 11:55:41    803s] [NR-eGR] 
[08/01 11:55:41    803s] (I)      =============== Blocked Tracks ===============
[08/01 11:55:41    803s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:41    803s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:55:41    803s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:41    803s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:55:41    803s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:55:41    803s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:55:41    803s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:55:41    803s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:55:41    803s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:55:41    803s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:55:41    803s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:55:41    803s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:55:41    803s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:55:41    803s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:41    803s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3315.55 MB )
[08/01 11:55:41    803s] (I)      Reset routing kernel
[08/01 11:55:41    803s] (I)      Started Global Routing ( Curr Mem: 3315.55 MB )
[08/01 11:55:41    803s] (I)      totalPins=185089  totalGlobalPin=175304 (94.71%)
[08/01 11:55:41    803s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] (I)      ============  Phase 1a Route ============
[08/01 11:55:41    803s] [NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[08/01 11:55:41    803s] (I)      Usage: 367339 = (188141 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] (I)      ============  Phase 1b Route ============
[08/01 11:55:41    803s] (I)      Usage: 367339 = (188141 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:55:41    803s] (I)      Overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.142746e+05um
[08/01 11:55:41    803s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[08/01 11:55:41    803s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] (I)      ============  Phase 1c Route ============
[08/01 11:55:41    803s] (I)      Usage: 367339 = (188141 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] (I)      ============  Phase 1d Route ============
[08/01 11:55:41    803s] (I)      Usage: 367339 = (188141 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] (I)      ============  Phase 1e Route ============
[08/01 11:55:41    803s] (I)      Usage: 367339 = (188141 H, 179198 V) = (14.60% H, 12.72% V) = (2.634e+05um H, 2.509e+05um V)
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] (I)      ============  Phase 1l Route ============
[08/01 11:55:41    803s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.142746e+05um
[08/01 11:55:41    803s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:55:41    803s] (I)      Layer  2:     548601    171813       224           0      579747    ( 0.00%) 
[08/01 11:55:41    803s] (I)      Layer  3:     766621    208236         6           0      786800    ( 0.00%) 
[08/01 11:55:41    803s] (I)      Layer  4:     368097     98102        48           0      393400    ( 0.00%) 
[08/01 11:55:41    803s] (I)      Layer  5:     372635     38591         3           0      393400    ( 0.00%) 
[08/01 11:55:41    803s] (I)      Layer  6:     359227     35293         8           0      393400    ( 0.00%) 
[08/01 11:55:41    803s] (I)      Layer  7:     107890       449         4       11407      119727    ( 8.70%) 
[08/01 11:55:41    803s] (I)      Layer  8:      96318       964         0       29803      101330    (22.73%) 
[08/01 11:55:41    803s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:55:41    803s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:55:41    803s] (I)      Total:       2706173    553448       293       99811     2843611    ( 3.39%) 
[08/01 11:55:41    803s] (I)      
[08/01 11:55:41    803s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:55:41    803s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:55:41    803s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:55:41    803s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:55:41    803s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:55:41    803s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:41    803s] [NR-eGR]  metal2 ( 2)       188( 0.24%)         3( 0.00%)   ( 0.24%) 
[08/01 11:55:41    803s] [NR-eGR]  metal3 ( 3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:55:41    803s] [NR-eGR]  metal4 ( 4)        45( 0.06%)         0( 0.00%)   ( 0.06%) 
[08/01 11:55:41    803s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:41    803s] [NR-eGR]  metal6 ( 6)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:55:41    803s] [NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:55:41    803s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:41    803s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:41    803s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:41    803s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:55:41    803s] [NR-eGR]        Total       254( 0.04%)         3( 0.00%)   ( 0.04%) 
[08/01 11:55:41    803s] [NR-eGR] 
[08/01 11:55:41    803s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3335.55 MB )
[08/01 11:55:41    803s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:55:41    803s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:55:41    803s] (I)      ============= Track Assignment ============
[08/01 11:55:41    803s] (I)      Started Track Assignment (1T) ( Curr Mem: 3335.55 MB )
[08/01 11:55:41    803s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:55:41    803s] (I)      Run Multi-thread track assignment
[08/01 11:55:42    804s] (I)      Finished Track Assignment (1T) ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 3335.55 MB )
[08/01 11:55:42    804s] (I)      Started Export ( Curr Mem: 3335.55 MB )
[08/01 11:55:42    804s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:55:42    804s] [NR-eGR] -------------------------------------
[08/01 11:55:42    804s] [NR-eGR]  metal1   (1H)             1  190801 
[08/01 11:55:42    804s] [NR-eGR]  metal2   (2V)        135973  232058 
[08/01 11:55:42    804s] [NR-eGR]  metal3   (3H)        237138   76618 
[08/01 11:55:42    804s] [NR-eGR]  metal4   (4V)        107635   12061 
[08/01 11:55:42    804s] [NR-eGR]  metal5   (5H)         47845    9492 
[08/01 11:55:42    804s] [NR-eGR]  metal6   (6V)         49567     203 
[08/01 11:55:42    804s] [NR-eGR]  metal7   (7H)           562     118 
[08/01 11:55:42    804s] [NR-eGR]  metal8   (8V)          1362       4 
[08/01 11:55:42    804s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:55:42    804s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:55:42    804s] [NR-eGR] -------------------------------------
[08/01 11:55:42    804s] [NR-eGR]           Total       580086  521355 
[08/01 11:55:42    804s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:42    804s] [NR-eGR] Total half perimeter of net bounding box: 534321um
[08/01 11:55:42    804s] [NR-eGR] Total length: 580086um, number of vias: 521355
[08/01 11:55:42    804s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:42    804s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:55:42    804s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:42    804s] (I)      Finished Export ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 3335.55 MB )
[08/01 11:55:42    804s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:55:42    804s] (I)       Step                                         %        Start       Finish      Real       CPU [08/01 11:55:42    804s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.26 sec, Curr Mem: 3335.55 MB )

[08/01 11:55:42    804s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:55:42    804s] (I)       Early Global Route kernel              100.00%  1854.47 sec  1855.73 sec  1.26 sec  1.24 sec 
[08/01 11:55:42    804s] (I)       +-Import and model                      14.25%  1854.47 sec  1854.65 sec  0.18 sec  0.17 sec 
[08/01 11:55:42    804s] (I)       | +-Create place DB                      6.87%  1854.47 sec  1854.56 sec  0.09 sec  0.09 sec 
[08/01 11:55:42    804s] (I)       | | +-Import place data                  6.87%  1854.47 sec  1854.56 sec  0.09 sec  0.09 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read instances and placement     1.67%  1854.47 sec  1854.49 sec  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read nets                        5.19%  1854.49 sec  1854.56 sec  0.07 sec  0.07 sec 
[08/01 11:55:42    804s] (I)       | +-Create route DB                      6.31%  1854.56 sec  1854.64 sec  0.08 sec  0.07 sec 
[08/01 11:55:42    804s] (I)       | | +-Import route data (1T)             6.30%  1854.56 sec  1854.64 sec  0.08 sec  0.07 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.10%  1854.57 sec  1854.58 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read routing blockages         0.00%  1854.57 sec  1854.57 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read instance blockages        0.34%  1854.57 sec  1854.57 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read PG blockages              0.47%  1854.57 sec  1854.58 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read clock blockages           0.02%  1854.58 sec  1854.58 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read other blockages           0.02%  1854.58 sec  1854.58 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read halo blockages            0.03%  1854.58 sec  1854.58 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Read boundary cut boxes        0.00%  1854.58 sec  1854.58 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read blackboxes                  0.00%  1854.58 sec  1854.58 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read prerouted                   0.34%  1854.58 sec  1854.59 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read unlegalized nets            0.31%  1854.59 sec  1854.59 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Read nets                        0.78%  1854.59 sec  1854.60 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       | | | +-Set up via pillars               0.05%  1854.60 sec  1854.61 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Initialize 3D grid graph         0.13%  1854.61 sec  1854.61 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Model blockage capacity          1.66%  1854.61 sec  1854.63 sec  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)       | | | | +-Initialize 3D capacity         1.52%  1854.61 sec  1854.63 sec  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)       | +-Read aux data                        0.00%  1854.64 sec  1854.64 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | +-Others data preparation              0.22%  1854.64 sec  1854.64 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | +-Create route kernel                  0.52%  1854.64 sec  1854.65 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       +-Global Routing                        26.53%  1854.65 sec  1854.98 sec  0.33 sec  0.32 sec 
[08/01 11:55:42    804s] (I)       | +-Initialization                       1.13%  1854.65 sec  1854.66 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       | +-Net group 1                         23.50%  1854.66 sec  1854.96 sec  0.30 sec  0.30 sec 
[08/01 11:55:42    804s] (I)       | | +-Generate topology                  2.48%  1854.66 sec  1854.70 sec  0.03 sec  0.03 sec 
[08/01 11:55:42    804s] (I)       | | +-Phase 1a                           7.08%  1854.70 sec  1854.79 sec  0.09 sec  0.09 sec 
[08/01 11:55:42    804s] (I)       | | | +-Pattern routing (1T)             5.84%  1854.70 sec  1854.78 sec  0.07 sec  0.07 sec 
[08/01 11:55:42    804s] (I)       | | | +-Add via demand to 2D             1.17%  1854.78 sec  1854.79 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       | | +-Phase 1b                           0.04%  1854.79 sec  1854.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | +-Phase 1c                           0.00%  1854.79 sec  1854.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | +-Phase 1d                           0.00%  1854.79 sec  1854.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | +-Phase 1e                           0.02%  1854.79 sec  1854.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | | +-Route legalization               0.00%  1854.79 sec  1854.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | | +-Phase 1l                          13.31%  1854.79 sec  1854.96 sec  0.17 sec  0.17 sec 
[08/01 11:55:42    804s] (I)       | | | +-Layer assignment (1T)           13.07%  1854.80 sec  1854.96 sec  0.16 sec  0.16 sec 
[08/01 11:55:42    804s] (I)       | +-Clean cong LA                        0.00%  1854.96 sec  1854.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       +-Export 3D cong map                     0.91%  1854.98 sec  1854.99 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       | +-Export 2D cong map                   0.09%  1854.99 sec  1854.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       +-Extract Global 3D Wires                0.51%  1855.00 sec  1855.00 sec  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)       +-Track Assignment (1T)                 28.33%  1855.00 sec  1855.36 sec  0.36 sec  0.36 sec 
[08/01 11:55:42    804s] (I)       | +-Initialization                       0.16%  1855.00 sec  1855.00 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       | +-Track Assignment Kernel             27.42%  1855.00 sec  1855.35 sec  0.35 sec  0.34 sec 
[08/01 11:55:42    804s] (I)       | +-Free Memory                          0.01%  1855.36 sec  1855.36 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       +-Export                                28.63%  1855.36 sec  1855.72 sec  0.36 sec  0.36 sec 
[08/01 11:55:42    804s] (I)       | +-Export DB wires                     15.20%  1855.36 sec  1855.55 sec  0.19 sec  0.19 sec 
[08/01 11:55:42    804s] (I)       | | +-Export all nets                    9.98%  1855.37 sec  1855.49 sec  0.13 sec  0.13 sec 
[08/01 11:55:42    804s] (I)       | | +-Set wire vias                      4.57%  1855.49 sec  1855.55 sec  0.06 sec  0.06 sec 
[08/01 11:55:42    804s] (I)       | +-Report wirelength                    6.74%  1855.55 sec  1855.64 sec  0.08 sec  0.08 sec 
[08/01 11:55:42    804s] (I)       | +-Update net boxes                     6.68%  1855.64 sec  1855.72 sec  0.08 sec  0.08 sec 
[08/01 11:55:42    804s] (I)       | +-Update timing                        0.00%  1855.72 sec  1855.72 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)       +-Postprocess design                     0.02%  1855.72 sec  1855.72 sec  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)      ===================== Summary by functions =====================
[08/01 11:55:42    804s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:55:42    804s] (I)      ----------------------------------------------------------------
[08/01 11:55:42    804s] (I)        0  Early Global Route kernel      100.00%  1.26 sec  1.24 sec 
[08/01 11:55:42    804s] (I)        1  Export                          28.63%  0.36 sec  0.36 sec 
[08/01 11:55:42    804s] (I)        1  Track Assignment (1T)           28.33%  0.36 sec  0.36 sec 
[08/01 11:55:42    804s] (I)        1  Global Routing                  26.53%  0.33 sec  0.32 sec 
[08/01 11:55:42    804s] (I)        1  Import and model                14.25%  0.18 sec  0.17 sec 
[08/01 11:55:42    804s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)        1  Extract Global 3D Wires          0.51%  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)        1  Postprocess design               0.02%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        2  Track Assignment Kernel         27.42%  0.35 sec  0.34 sec 
[08/01 11:55:42    804s] (I)        2  Net group 1                     23.50%  0.30 sec  0.30 sec 
[08/01 11:55:42    804s] (I)        2  Export DB wires                 15.20%  0.19 sec  0.19 sec 
[08/01 11:55:42    804s] (I)        2  Create place DB                  6.87%  0.09 sec  0.09 sec 
[08/01 11:55:42    804s] (I)        2  Report wirelength                6.74%  0.08 sec  0.08 sec 
[08/01 11:55:42    804s] (I)        2  Update net boxes                 6.68%  0.08 sec  0.08 sec 
[08/01 11:55:42    804s] (I)        2  Create route DB                  6.31%  0.08 sec  0.07 sec 
[08/01 11:55:42    804s] (I)        2  Initialization                   1.29%  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)        2  Create route kernel              0.52%  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        3  Phase 1l                        13.31%  0.17 sec  0.17 sec 
[08/01 11:55:42    804s] (I)        3  Export all nets                  9.98%  0.13 sec  0.13 sec 
[08/01 11:55:42    804s] (I)        3  Phase 1a                         7.08%  0.09 sec  0.09 sec 
[08/01 11:55:42    804s] (I)        3  Import place data                6.87%  0.09 sec  0.09 sec 
[08/01 11:55:42    804s] (I)        3  Import route data (1T)           6.30%  0.08 sec  0.07 sec 
[08/01 11:55:42    804s] (I)        3  Set wire vias                    4.57%  0.06 sec  0.06 sec 
[08/01 11:55:42    804s] (I)        3  Generate topology                2.48%  0.03 sec  0.03 sec 
[08/01 11:55:42    804s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        4  Layer assignment (1T)           13.07%  0.16 sec  0.16 sec 
[08/01 11:55:42    804s] (I)        4  Read nets                        5.97%  0.08 sec  0.07 sec 
[08/01 11:55:42    804s] (I)        4  Pattern routing (1T)             5.84%  0.07 sec  0.07 sec 
[08/01 11:55:42    804s] (I)        4  Read instances and placement     1.67%  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)        4  Model blockage capacity          1.66%  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)        4  Add via demand to 2D             1.17%  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)        4  Read blockages ( Layer 2-10 )    1.10%  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        4  Read unlegalized nets            0.31%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        5  Initialize 3D capacity           1.52%  0.02 sec  0.02 sec 
[08/01 11:55:42    804s] (I)        5  Read PG blockages                0.47%  0.01 sec  0.01 sec 
[08/01 11:55:42    804s] (I)        5  Read instance blockages          0.34%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:55:42    804s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:55:42    804s] Legalization setup...
[08/01 11:55:42    804s] Using cell based legalization.
[08/01 11:55:42    804s] Leaving CCOpt scope - Initializing placement interface...
[08/01 11:55:42    804s] OPERPROF: Starting DPlace-Init at level 1, MEM:3335.5M, EPOCH TIME: 1754074542.474765
[08/01 11:55:42    804s] Processing tracks to init pin-track alignment.
[08/01 11:55:42    804s] z: 2, totalTracks: 1
[08/01 11:55:42    804s] z: 4, totalTracks: 1
[08/01 11:55:42    804s] z: 6, totalTracks: 1
[08/01 11:55:42    804s] z: 8, totalTracks: 1
[08/01 11:55:42    804s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:42    804s] All LLGs are deleted
[08/01 11:55:42    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:42    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:42    804s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3335.5M, EPOCH TIME: 1754074542.486491
[08/01 11:55:42    804s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3335.5M, EPOCH TIME: 1754074542.486548
[08/01 11:55:42    804s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3335.5M, EPOCH TIME: 1754074542.493616
[08/01 11:55:42    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:42    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:42    804s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3335.5M, EPOCH TIME: 1754074542.494338
[08/01 11:55:42    804s] Max number of tech site patterns supported in site array is 256.
[08/01 11:55:42    804s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:55:42    804s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3335.5M, EPOCH TIME: 1754074542.498042
[08/01 11:55:42    804s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:55:42    804s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:55:42    804s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3335.5M, EPOCH TIME: 1754074542.508797
[08/01 11:55:42    804s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:55:42    804s] SiteArray: use 2,723,840 bytes
[08/01 11:55:42    804s] SiteArray: current memory after site array memory allocation 3335.5M
[08/01 11:55:42    804s] SiteArray: FP blocked sites are writable
[08/01 11:55:42    804s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:55:42    804s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3335.5M, EPOCH TIME: 1754074542.514933
[08/01 11:55:42    804s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.027, REAL:0.027, MEM:3335.5M, EPOCH TIME: 1754074542.542301
[08/01 11:55:42    804s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:55:42    804s] Atter site array init, number of instance map data is 0.
[08/01 11:55:42    804s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.052, REAL:0.052, MEM:3335.5M, EPOCH TIME: 1754074542.546606
[08/01 11:55:42    804s] 
[08/01 11:55:42    804s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:42    804s] OPERPROF:     Starting CMU at level 3, MEM:3335.5M, EPOCH TIME: 1754074542.548936
[08/01 11:55:42    804s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3335.5M, EPOCH TIME: 1754074542.549958
[08/01 11:55:42    804s] 
[08/01 11:55:42    804s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:55:42    804s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:3335.5M, EPOCH TIME: 1754074542.551922
[08/01 11:55:42    804s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3335.5M, EPOCH TIME: 1754074542.551954
[08/01 11:55:42    804s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3351.5M, EPOCH TIME: 1754074542.552776
[08/01 11:55:42    804s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3351.5MB).
[08/01 11:55:42    804s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:3351.5M, EPOCH TIME: 1754074542.555681
[08/01 11:55:42    804s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:42    804s] (I)      Default pattern map key = top_default.
[08/01 11:55:42    804s] (I)      Load db... (mem=3351.5M)
[08/01 11:55:42    804s] (I)      Read data from FE... (mem=3351.5M)
[08/01 11:55:42    804s] (I)      Number of ignored instance 0
[08/01 11:55:42    804s] (I)      Number of inbound cells 0
[08/01 11:55:42    804s] (I)      Number of opened ILM blockages 0
[08/01 11:55:42    804s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 11:55:42    804s] (I)      numMoveCells=47193, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 11:55:42    804s] (I)      cell height: 2800, count: 47193
[08/01 11:55:42    804s] (I)      Read rows... (mem=3351.5M)
[08/01 11:55:42    804s] (I)      Done Read rows (cpu=0.000s, mem=3351.5M)
[08/01 11:55:42    804s] (I)      Done Read data from FE (cpu=0.019s, mem=3351.5M)
[08/01 11:55:42    804s] (I)      Done Load db (cpu=0.019s, mem=3351.5M)
[08/01 11:55:42    804s] (I)      Constructing placeable region... (mem=3351.5M)
[08/01 11:55:42    804s] (I)      Constructing bin map
[08/01 11:55:42    804s] (I)      Initialize bin information with width=28000 height=28000
[08/01 11:55:42    804s] (I)      Done constructing bin map
[08/01 11:55:42    804s] (I)      Compute region effective width... (mem=3351.5M)
[08/01 11:55:42    804s] (I)      Done Compute region effective width (cpu=0.000s, mem=3351.5M)
[08/01 11:55:42    804s] (I)      Done Constructing placeable region (cpu=0.007s, mem=3351.5M)
[08/01 11:55:42    804s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:42    804s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:42    804s] UM:*                                                                   Legalization setup
[08/01 11:55:42    804s] Validating CTS configuration...
[08/01 11:55:42    804s] Checking module port directions...
[08/01 11:55:42    804s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:42    804s] Non-default attributes:
[08/01 11:55:42    804s]   Public non-default attributes:
[08/01 11:55:42    804s]     cts_buffer_cells is set for at least one object
[08/01 11:55:42    804s]     cts_inverter_cells is set for at least one object
[08/01 11:55:42    804s]     cts_merge_clock_gates is set for at least one object
[08/01 11:55:42    804s]     cts_merge_clock_logic is set for at least one object
[08/01 11:55:42    804s]     cts_route_type is set for at least one object
[08/01 11:55:42    804s]     cts_skew_group_target_insertion_delay is set for at least one object
[08/01 11:55:42    804s]     cts_target_skew is set for at least one object
[08/01 11:55:42    804s]     cts_target_skew_wire is set for at least one object
[08/01 11:55:42    804s]   Private non-default attributes:
[08/01 11:55:42    804s]     cts_clock_nets_detailed_routed: true (default: false)
[08/01 11:55:42    804s]     cts_exp_use_early_global_min_max_route_layers: false (default: true)
[08/01 11:55:42    804s] Route type trimming info:
[08/01 11:55:42    804s]   No route type modifications were made.
[08/01 11:55:42    804s] 
[08/01 11:55:42    804s] Trim Metal Layers:
[08/01 11:55:42    804s] LayerId::1 widthSet size::1
[08/01 11:55:42    804s] LayerId::2 widthSet size::1
[08/01 11:55:42    804s] LayerId::3 widthSet size::1
[08/01 11:55:42    804s] LayerId::4 widthSet size::1
[08/01 11:55:42    804s] LayerId::5 widthSet size::1
[08/01 11:55:42    804s] LayerId::6 widthSet size::1
[08/01 11:55:42    804s] LayerId::7 widthSet size::1
[08/01 11:55:42    804s] LayerId::8 widthSet size::1
[08/01 11:55:42    804s] LayerId::9 widthSet size::1
[08/01 11:55:42    804s] LayerId::10 widthSet size::1
[08/01 11:55:42    804s] eee: pegSigSF::1.070000
[08/01 11:55:42    804s] Updating RC grid for preRoute extraction ...
[08/01 11:55:42    804s] Initializing multi-corner resistance tables ...
[08/01 11:55:42    804s] eee: l::1 avDens::0.093333 usedTrk::7317.275001 availTrk::78400.000000 sigTrk::7317.275001
[08/01 11:55:42    804s] eee: l::2 avDens::0.168988 usedTrk::9712.371776 availTrk::57473.684211 sigTrk::9712.371776
[08/01 11:55:42    804s] eee: l::3 avDens::0.217160 usedTrk::16938.452849 availTrk::78000.000000 sigTrk::16938.452849
[08/01 11:55:42    804s] eee: l::4 avDens::0.197133 usedTrk::7688.196780 availTrk::39000.000000 sigTrk::7688.196780
[08/01 11:55:42    804s] eee: l::5 avDens::0.091255 usedTrk::3417.505354 availTrk::37450.000000 sigTrk::3417.505354
[08/01 11:55:42    804s] eee: l::6 avDens::0.097670 usedTrk::3540.519998 availTrk::36250.000000 sigTrk::3540.519998
[08/01 11:55:42    804s] eee: l::7 avDens::0.016951 usedTrk::40.118214 availTrk::2366.666667 sigTrk::40.118214
[08/01 11:55:42    804s] eee: l::8 avDens::0.049062 usedTrk::97.305357 availTrk::1983.333333 sigTrk::97.305357
[08/01 11:55:42    804s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:55:42    804s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:55:42    804s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:55:42    804s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249136 uaWl=0.985780 uaWlH=0.338577 aWlH=0.013806 lMod=0 pMax=0.862600 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.377908 siPrev=0 viaL=0.000000 crit=0.025772 shortMod=0.128859 fMod=0.006443 
[08/01 11:55:42    805s] End AAE Lib Interpolated Model. (MEM=3351.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000299
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000307
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000312
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000316
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000319
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000363
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000367
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.00037
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000373
[08/01 11:55:42    805s] (I)      Initializing Steiner engine. 
[08/01 11:55:42    805s] (I)      ==================== Layers =====================
[08/01 11:55:42    805s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:42    805s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:55:42    805s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:42    805s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:55:42    805s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:55:42    805s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:42    805s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:55:42    805s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:55:42    805s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:55:42    805s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:42    805s] Library trimming buffers in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 1 of 9 cells
[08/01 11:55:42    805s] Original list had 9 cells:
[08/01 11:55:42    805s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 CLKBUF_X2 BUF_X1 CLKBUF_X1 
[08/01 11:55:42    805s] New trimmed list has 8 cells:
[08/01 11:55:42    805s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1 
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000412
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000419
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000429
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000433
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000437
[08/01 11:55:42    805s] Accumulated time to calculate placeable region: 0.000441
[08/01 11:55:43    805s] Library trimming inverters in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 0 of 6 cells
[08/01 11:55:43    805s] Original list had 6 cells:
[08/01 11:55:43    805s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 11:55:43    805s] Library trimming was not able to trim any cells:
[08/01 11:55:43    805s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000466
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000475
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000481
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000487
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000494
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000499
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000504
[08/01 11:55:43    805s] Accumulated time to calculate placeable region: 0.000509
[08/01 11:55:43    805s] Clock tree balancer configuration for clock_tree clk:
[08/01 11:55:43    805s] Non-default attributes:
[08/01 11:55:43    805s]   Public non-default attributes:
[08/01 11:55:43    805s]     cts_merge_clock_gates: true (default: false)
[08/01 11:55:43    805s]     cts_merge_clock_logic: true (default: false)
[08/01 11:55:43    805s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[08/01 11:55:43    805s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[08/01 11:55:43    805s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[08/01 11:55:43    805s]   No private non-default attributes
[08/01 11:55:43    805s] For power domain auto-default:
[08/01 11:55:43    805s]   Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
[08/01 11:55:43    805s]   Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 11:55:43    805s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[08/01 11:55:43    805s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[08/01 11:55:43    805s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 138964.784um^2
[08/01 11:55:43    805s] Top Routing info:
[08/01 11:55:43    805s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:55:43    805s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:55:43    805s] Trunk Routing info:
[08/01 11:55:43    805s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:55:43    805s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:55:43    805s] Leaf Routing info:
[08/01 11:55:43    805s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:55:43    805s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:55:43    805s] For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
[08/01 11:55:43    805s]   Slew time target (leaf):    0.071ns
[08/01 11:55:43    805s]   Slew time target (trunk):   0.071ns
[08/01 11:55:43    805s]   Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
[08/01 11:55:43    805s]   Buffer unit delay: 0.040ns
[08/01 11:55:43    805s]   Buffer max distance: 518.605um
[08/01 11:55:43    805s] Fastest wire driving cells and distances:
[08/01 11:55:43    805s]   Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
[08/01 11:55:43    805s]   Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
[08/01 11:55:43    805s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
[08/01 11:55:43    805s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}
[08/01 11:55:43    805s] 
[08/01 11:55:43    805s] 
[08/01 11:55:43    805s] Logic Sizing Table:
[08/01 11:55:43    805s] 
[08/01 11:55:43    805s] ----------------------------------------------------------
[08/01 11:55:43    805s] Cell    Instance count    Source    Eligible library cells
[08/01 11:55:43    805s] ----------------------------------------------------------
[08/01 11:55:43    805s]   (empty table)
[08/01 11:55:43    805s] ----------------------------------------------------------
[08/01 11:55:43    805s] 
[08/01 11:55:43    805s] 
[08/01 11:55:43    805s] Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
[08/01 11:55:43    805s]   Sources:                     pin clk
[08/01 11:55:43    805s]   Total number of sinks:       5575
[08/01 11:55:43    805s]   Delay constrained sinks:     5575
[08/01 11:55:43    805s]   Constrains:                  default
[08/01 11:55:43    805s]   Non-leaf sinks:              0
[08/01 11:55:43    805s]   Ignore pins:                 0
[08/01 11:55:43    805s]  Timing corner nangate_delay_corner_worst:setup.late:
[08/01 11:55:43    805s]   Skew target:                 0.040ns
[08/01 11:55:43    805s] Primary reporting skew groups are:
[08/01 11:55:43    805s] skew_group clk/nangate_constraint_mode with 5575 clock sinks
[08/01 11:55:43    805s] 
[08/01 11:55:43    806s] Clock DAG stats initial state:
[08/01 11:55:43    806s]   cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 11:55:43    806s]   sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:43    806s]   misc counts      : r=1, pp=0
[08/01 11:55:43    806s]   cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
[08/01 11:55:43    806s]   hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.550um, total=7453.360um
[08/01 11:55:43    806s] Clock DAG library cell distribution initial state {count}:
[08/01 11:55:43    806s]    Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
[08/01 11:55:43    806s] Clock DAG hash initial state: 14889573233237822724 9970788746175516829
[08/01 11:55:43    806s] CTS services accumulated run-time stats initial state:
[08/01 11:55:43    806s]   delay calculator: calls=31843, total_wall_time=4.214s, mean_wall_time=0.132ms
[08/01 11:55:43    806s]   legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:55:43    806s]   steiner router: calls=25738, total_wall_time=3.313s, mean_wall_time=0.129ms
[08/01 11:55:43    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:43    806s] UM:*                                                                   InitialState
[08/01 11:55:43    806s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:55:43    806s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Layer information for route type default_route_type_leaf:
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 11:55:43    806s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] metal1     N            H          5.429         0.162         0.881
[08/01 11:55:43    806s] metal2     N            V          3.571         0.143         0.511
[08/01 11:55:43    806s] metal3     Y            H          3.571         0.165         0.588
[08/01 11:55:43    806s] metal4     Y            V          1.500         0.171         0.256
[08/01 11:55:43    806s] metal5     N            H          1.500         0.171         0.256
[08/01 11:55:43    806s] metal6     N            V          1.500         0.171         0.256
[08/01 11:55:43    806s] metal7     N            H          0.188         0.196         0.037
[08/01 11:55:43    806s] metal8     N            V          0.188         0.196         0.037
[08/01 11:55:43    806s] metal9     N            H          0.037         0.265         0.010
[08/01 11:55:43    806s] metal10    N            V          0.037         0.216         0.008
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:55:43    806s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Layer information for route type default_route_type_nonleaf:
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 11:55:43    806s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] metal1     N            H          5.429         0.249         1.353
[08/01 11:55:43    806s] metal2     N            V          3.571         0.220         0.786
[08/01 11:55:43    806s] metal3     Y            H          3.571         0.251         0.896
[08/01 11:55:43    806s] metal4     Y            V          1.500         0.255         0.383
[08/01 11:55:43    806s] metal5     N            H          1.500         0.255         0.383
[08/01 11:55:43    806s] metal6     N            V          1.500         0.255         0.383
[08/01 11:55:43    806s] metal7     N            H          0.188         0.269         0.050
[08/01 11:55:43    806s] metal8     N            V          0.188         0.269         0.050
[08/01 11:55:43    806s] metal9     N            H          0.037         0.341         0.013
[08/01 11:55:43    806s] metal10    N            V          0.037         0.326         0.012
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 11:55:43    806s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Layer information for route type default_route_type_nonleaf:
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 11:55:43    806s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] metal1     N            H          5.429         0.162         0.881
[08/01 11:55:43    806s] metal2     N            V          3.571         0.143         0.511
[08/01 11:55:43    806s] metal3     Y            H          3.571         0.165         0.588
[08/01 11:55:43    806s] metal4     Y            V          1.500         0.171         0.256
[08/01 11:55:43    806s] metal5     N            H          1.500         0.171         0.256
[08/01 11:55:43    806s] metal6     N            V          1.500         0.171         0.256
[08/01 11:55:43    806s] metal7     N            H          0.188         0.196         0.037
[08/01 11:55:43    806s] metal8     N            V          0.188         0.196         0.037
[08/01 11:55:43    806s] metal9     N            H          0.037         0.265         0.010
[08/01 11:55:43    806s] metal10    N            V          0.037         0.216         0.008
[08/01 11:55:43    806s] ----------------------------------------------------------------------
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Via selection for estimated routes (rule default):
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] ---------------------------------------------------------------------
[08/01 11:55:43    806s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[08/01 11:55:43    806s] Range                         (Ohm)    (fF)     (fs)     Only
[08/01 11:55:43    806s] ---------------------------------------------------------------------
[08/01 11:55:43    806s] metal1-metal2     via1_7      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal2-metal3     via2_5      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[08/01 11:55:43    806s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[08/01 11:55:43    806s] ---------------------------------------------------------------------
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] No ideal or dont_touch nets found in the clock tree
[08/01 11:55:43    806s] No dont_touch hnets found in the clock tree
[08/01 11:55:43    806s] No dont_touch hpins found in the clock network.
[08/01 11:55:43    806s] Checking for illegal sizes of clock logic instances...
[08/01 11:55:43    806s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] Filtering reasons for cell type: buffer
[08/01 11:55:43    806s] =======================================
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] ----------------------------------------------------------------
[08/01 11:55:43    806s] Clock trees    Power domain    Reason              Library cells
[08/01 11:55:43    806s] ----------------------------------------------------------------
[08/01 11:55:43    806s] all            auto-default    Library trimming    { CLKBUF_X2 }
[08/01 11:55:43    806s] ----------------------------------------------------------------
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s] 
[08/01 11:55:43    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:43    806s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[08/01 11:55:43    806s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)
[08/01 11:55:43    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:43    806s] UM:*                                                                   Validating CTS configuration
[08/01 11:55:43    806s] CCOpt configuration status: all checks passed.
[08/01 11:55:43    806s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[08/01 11:55:43    806s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/01 11:55:43    806s]   No exclusion drivers are needed.
[08/01 11:55:43    806s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[08/01 11:55:43    806s] Antenna diode management...
[08/01 11:55:43    806s]   Found 0 antenna diodes in the clock trees.
[08/01 11:55:43    806s]   
[08/01 11:55:43    806s] Antenna diode management done.
[08/01 11:55:44    806s] Adding driver cells for primary IOs...
[08/01 11:55:44    806s]   
[08/01 11:55:44    806s]   ----------------------------------------------------------------------------------------------
[08/01 11:55:44    806s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/01 11:55:44    806s]   ----------------------------------------------------------------------------------------------
[08/01 11:55:44    806s]     (empty table)
[08/01 11:55:44    806s]   ----------------------------------------------------------------------------------------------
[08/01 11:55:44    806s]   
[08/01 11:55:44    806s]   
[08/01 11:55:44    806s] Adding driver cells for primary IOs done.
[08/01 11:55:44    806s] Adding driver cell for primary IO roots...
[08/01 11:55:44    806s] Adding driver cell for primary IO roots done.
[08/01 11:55:44    806s] Maximizing clock DAG abstraction...
[08/01 11:55:44    806s]   Removing clock DAG drivers
[08/01 11:55:44    806s] Maximizing clock DAG abstraction done.
[08/01 11:55:44    806s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.0 real=0:00:03.0)
[08/01 11:55:44    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:44    806s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[08/01 11:55:44    806s] Synthesizing clock trees...
[08/01 11:55:44    806s]   Preparing To Balance...
[08/01 11:55:44    806s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:55:44    806s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3399.2M, EPOCH TIME: 1754074544.057178
[08/01 11:55:44    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:44    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:44    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:44    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:44    806s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.111, REAL:0.111, MEM:3356.2M, EPOCH TIME: 1754074544.168452
[08/01 11:55:44    806s] OPERPROF: Starting DPlace-Init at level 1, MEM:3346.7M, EPOCH TIME: 1754074544.168618
[08/01 11:55:44    806s] Processing tracks to init pin-track alignment.
[08/01 11:55:44    806s] z: 2, totalTracks: 1
[08/01 11:55:44    806s] z: 4, totalTracks: 1
[08/01 11:55:44    806s] z: 6, totalTracks: 1
[08/01 11:55:44    806s] z: 8, totalTracks: 1
[08/01 11:55:44    806s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:44    806s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 11:55:44    806s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:44    806s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3346.7M, EPOCH TIME: 1754074544.187002
[08/01 11:55:44    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:44    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:44    806s] 
[08/01 11:55:44    806s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:44    806s] OPERPROF:     Starting CMU at level 3, MEM:3346.7M, EPOCH TIME: 1754074544.197029
[08/01 11:55:44    806s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3346.7M, EPOCH TIME: 1754074544.198477
[08/01 11:55:44    806s] 
[08/01 11:55:44    806s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:55:44    806s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:3346.7M, EPOCH TIME: 1754074544.200954
[08/01 11:55:44    806s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3346.7M, EPOCH TIME: 1754074544.200987
[08/01 11:55:44    806s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3346.7M, EPOCH TIME: 1754074544.201395
[08/01 11:55:44    806s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3346.7MB).
[08/01 11:55:44    806s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:3346.7M, EPOCH TIME: 1754074544.205199
[08/01 11:55:44    806s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:44    806s]   Merging duplicate siblings in DAG...
[08/01 11:55:44    806s]     Clock DAG stats before merging:
[08/01 11:55:44    806s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 11:55:44    806s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:44    806s]       misc counts      : r=1, pp=0
[08/01 11:55:44    806s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 11:55:44    806s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 11:55:44    806s]     Clock DAG hash before merging: 10892449128746216169 13612822568543101275
[08/01 11:55:44    806s]     CTS services accumulated run-time stats before merging:
[08/01 11:55:44    806s]       delay calculator: calls=31843, total_wall_time=4.214s, mean_wall_time=0.132ms
[08/01 11:55:44    806s]       legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:55:44    806s]       steiner router: calls=25738, total_wall_time=3.313s, mean_wall_time=0.129ms
[08/01 11:55:44    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:44    806s] UM:*                                                                   before merging
[08/01 11:55:44    806s]     Resynthesising clock tree into netlist...
[08/01 11:55:44    806s]       Reset timing graph...
[08/01 11:55:44    806s] Ignoring AAE DB Resetting ...
[08/01 11:55:44    806s]       Reset timing graph done.
[08/01 11:55:44    806s]     Resynthesising clock tree into netlist done.
[08/01 11:55:44    806s]     Merging duplicate clock dag driver clones in DAG...
[08/01 11:55:44    806s]     Merging duplicate clock dag driver clones in DAG done.
[08/01 11:55:44    806s]     
[08/01 11:55:44    806s]     Disconnecting clock tree from netlist...
[08/01 11:55:44    806s]     Disconnecting clock tree from netlist done.
[08/01 11:55:44    806s]   Merging duplicate siblings in DAG done.
[08/01 11:55:44    806s]   Applying movement limits...
[08/01 11:55:44    806s]   Applying movement limits done.
[08/01 11:55:44    806s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:55:44    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:44    806s] UM:*                                                                   Preparing To Balance
[08/01 11:55:44    806s]   CCOpt::Phase::Construction...
[08/01 11:55:44    806s]   Stage::Clustering...
[08/01 11:55:44    806s]   Clustering...
[08/01 11:55:44    806s]     Clock DAG hash before 'Clustering': 10892449128746216169 13612822568543101275
[08/01 11:55:44    806s]     CTS services accumulated run-time stats before 'Clustering':
[08/01 11:55:44    806s]       delay calculator: calls=31843, total_wall_time=4.214s, mean_wall_time=0.132ms
[08/01 11:55:44    806s]       legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:55:44    806s]       steiner router: calls=25738, total_wall_time=3.313s, mean_wall_time=0.129ms
[08/01 11:55:44    806s]     Initialize for clustering...
[08/01 11:55:44    806s]     Clock DAG stats before clustering:
[08/01 11:55:44    806s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 11:55:44    806s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:44    806s]       misc counts      : r=1, pp=0
[08/01 11:55:44    806s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 11:55:44    806s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 11:55:44    806s]     Clock DAG hash before clustering: 10892449128746216169 13612822568543101275
[08/01 11:55:44    806s]     CTS services accumulated run-time stats before clustering:
[08/01 11:55:44    806s]       delay calculator: calls=31843, total_wall_time=4.214s, mean_wall_time=0.132ms
[08/01 11:55:44    806s]       legalizer: calls=7649, total_wall_time=0.142s, mean_wall_time=0.019ms
[08/01 11:55:44    806s]       steiner router: calls=25738, total_wall_time=3.313s, mean_wall_time=0.129ms
[08/01 11:55:44    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:44    806s] UM:*                                                                   before clustering
[08/01 11:55:44    806s]     Computing max distances from locked parents...
[08/01 11:55:44    806s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/01 11:55:44    806s]     Computing max distances from locked parents done.
[08/01 11:55:44    806s]     Computing optimal clock node locations...
[08/01 11:55:44    806s]     : ...20% ...40% ...60% ...80% ..[08/01 11:55:44    806s]     Optimal path computation stats:
.100% 
[08/01 11:55:44    806s]       Successful          : 5
[08/01 11:55:44    806s]       Unsuccessful        : 0
[08/01 11:55:44    806s]       Immovable           : 139745350909953
[08/01 11:55:44    806s]       lockedParentLocation: 0
[08/01 11:55:44    806s]       Region hash         : e4d0d11cb7a6f7ec
[08/01 11:55:44    806s]     Unsuccessful details:
[08/01 11:55:44    806s]     
[08/01 11:55:44    806s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:44    806s] End AAE Lib Interpolated Model. (MEM=3346.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:55:44    806s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:44    806s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:44    806s] UM:*                                                                   Initialize for clustering
[08/01 11:55:44    806s]     Bottom-up phase...
[08/01 11:55:44    806s]     Clustering bottom-up starting from leaves...
[08/01 11:55:44    806s]       Clustering clock_tree clk...
[08/01 11:55:45    807s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:55:45    807s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:45    807s]       Clustering clock_tree clk done.
[08/01 11:55:45    807s]     Clustering bottom-up starting from leaves done.
[08/01 11:55:45    807s]     Rebuilding the clock tree after clustering...
[08/01 11:55:45    807s]     Rebuilding the clock tree after clustering done.
[08/01 11:55:45    807s]     Clock DAG stats after bottom-up phase:
[08/01 11:55:45    807s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:45    807s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:45    807s]       misc counts      : r=1, pp=0
[08/01 11:55:45    807s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:45    807s]       hp wire lengths  : top=0.000um, trunk=1559.110um, leaf=5659.705um, total=7218.815um
[08/01 11:55:45    807s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/01 11:55:45    807s]        Bufs: BUF_X32: 66 
[08/01 11:55:45    807s]     Clock DAG hash after bottom-up phase: 12431892470356773598 9501252103742990583
[08/01 11:55:45    807s]     CTS services accumulated run-time stats after bottom-up phase:
[08/01 11:55:45    807s]       delay calculator: calls=32344, total_wall_time=4.393s, mean_wall_time=0.136ms
[08/01 11:55:45    807s]       legalizer: calls=8784, total_wall_time=0.156s, mean_wall_time=0.018ms
[08/01 11:55:45    807s]       steiner router: calls=26198, total_wall_time=3.537s, mean_wall_time=0.135ms
[08/01 11:55:45    807s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:45    807s] UM:*                                                                   after bottom-up phase
[08/01 11:55:45    807s]     Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/01 11:55:45    807s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:45    807s] UM:*                                                                   Bottom-up phase
[08/01 11:55:45    807s]     Legalizing clock trees...
[08/01 11:55:45    807s]     Resynthesising clock tree into netlist...
[08/01 11:55:45    807s]       Reset timing graph...
[08/01 11:55:45    807s] Ignoring AAE DB Resetting ...
[08/01 11:55:45    807s]       Reset timing graph done.
[08/01 11:55:45    807s]     Resynthesising clock tree into netlist done.
[08/01 11:55:45    807s]     Commiting net attributes....
[08/01 11:55:45    807s]     Commiting net attributes. done.
[08/01 11:55:45    807s]     Leaving CCOpt scope - ClockRefiner...
[08/01 11:55:45    807s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3350.7M, EPOCH TIME: 1754074545.870810
[08/01 11:55:45    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:45    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:45    808s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:45    808s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:45    808s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.091, REAL:0.091, MEM:3312.7M, EPOCH TIME: 1754074545.961776
[08/01 11:55:45    808s]     Assigned high priority to 66 instances.
[08/01 11:55:45    808s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[08/01 11:55:45    808s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3312.7M, EPOCH TIME: 1754074545.964959
[08/01 11:55:45    808s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[08/01 11:55:45    808s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3312.7M, EPOCH TIME: 1754074545.965368
[08/01 11:55:45    808s] Processing tracks to init pin-track alignment.
[08/01 11:55:45    808s] z: 2, totalTracks: 1
[08/01 11:55:45    808s] z: 4, totalTracks: 1
[08/01 11:55:45    808s] z: 6, totalTracks: 1
[08/01 11:55:45    808s] z: 8, totalTracks: 1
[08/01 11:55:45    808s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:45    808s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3312.7M, EPOCH TIME: 1754074545.983131
[08/01 11:55:45    808s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:45    808s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:45    808s] 
[08/01 11:55:45    808s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:45    808s] OPERPROF:       Starting CMU at level 4, MEM:3312.7M, EPOCH TIME: 1754074545.991673
[08/01 11:55:45    808s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3312.7M, EPOCH TIME: 1754074545.992847
[08/01 11:55:45    808s] 
[08/01 11:55:45    808s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:55:45    808s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:3312.7M, EPOCH TIME: 1754074545.995064
[08/01 11:55:45    808s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3312.7M, EPOCH TIME: 1754074545.995099
[08/01 11:55:45    808s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3312.7M, EPOCH TIME: 1754074545.995593
[08/01 11:55:45    808s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3312.7MB).
[08/01 11:55:45    808s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.033, MEM:3312.7M, EPOCH TIME: 1754074545.998667
[08/01 11:55:45    808s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.034, MEM:3312.7M, EPOCH TIME: 1754074545.998684
[08/01 11:55:45    808s] TDRefine: refinePlace mode is spiral
[08/01 11:55:45    808s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.17
[08/01 11:55:45    808s] OPERPROF: Starting RefinePlace at level 1, MEM:3312.7M, EPOCH TIME: 1754074545.998727
[08/01 11:55:45    808s] *** Starting place_detail (0:13:28 mem=3312.7M) ***
[08/01 11:55:46    808s] 
[08/01 11:55:46    808s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:46    808s] Total net bbox length = 5.340e+05 (2.681e+05 2.660e+05) (ext = 9.604e+04)
[08/01 11:55:46    808s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:55:46    808s] (I)      Default pattern map key = top_default.
[08/01 11:55:46    808s] (I)      Default pattern map key = top_default.
[08/01 11:55:46    808s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3312.7M, EPOCH TIME: 1754074546.032584
[08/01 11:55:46    808s] Starting refinePlace ...
[08/01 11:55:46    808s] (I)      Default pattern map key = top_default.
[08/01 11:55:46    808s] One DDP V2 for no tweak run.
[08/01 11:55:46    808s] (I)      Default pattern map key = top_default.
[08/01 11:55:46    808s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3319.0M, EPOCH TIME: 1754074546.082474
[08/01 11:55:46    808s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:55:46    808s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3319.0M, EPOCH TIME: 1754074546.082532
[08/01 11:55:46    808s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3319.0M, EPOCH TIME: 1754074546.082775
[08/01 11:55:46    808s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3319.0M, EPOCH TIME: 1754074546.082791
[08/01 11:55:46    808s] DDP markSite nrRow 266 nrJob 266
[08/01 11:55:46    808s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3319.0M, EPOCH TIME: 1754074546.083482
[08/01 11:55:46    808s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3319.0M, EPOCH TIME: 1754074546.083497
[08/01 11:55:46    808s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3325.5M, EPOCH TIME: 1754074546.090372
[08/01 11:55:46    808s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3325.5M, EPOCH TIME: 1754074546.090407
[08/01 11:55:46    808s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3325.5M, EPOCH TIME: 1754074546.094090
[08/01 11:55:46    808s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:55:46    808s]  ** Cut row section real time 0:00:00.0.
[08/01 11:55:46    808s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3325.5M, EPOCH TIME: 1754074546.094148
[08/01 11:55:46    808s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 11:55:46    808s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3325.5MB) @(0:13:28 - 0:13:29).
[08/01 11:55:46    808s] Move report: preRPlace moves 945 insts, mean move: 0.97 um, max move: 5.60 um 
[08/01 11:55:46    808s] 	Max move on inst (CTS_ccl_a_buf_00091): (94.05, 131.88) --> (94.05, 126.28)
[08/01 11:55:46    808s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/01 11:55:46    808s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:55:46    808s] 
[08/01 11:55:46    808s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:55:47    809s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:55:47    809s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:55:47    809s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:55:47    809s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[08/01 11:55:47    809s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:55:47    809s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=3301.5MB) @(0:13:29 - 0:13:29).
[08/01 11:55:47    809s] Move report: Detail placement moves 945 insts, mean move: 0.97 um, max move: 5.60 um 
[08/01 11:55:47    809s] 	Max move on inst (CTS_ccl_a_buf_00091): (94.05, 131.88) --> (94.05, 126.28)
[08/01 11:55:47    809s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3301.5MB
[08/01 11:55:47    809s] Statistics of distance of Instance movement in refine placement:
[08/01 11:55:47    809s]   maximum (X+Y) =         5.60 um
[08/01 11:55:47    809s]   inst (CTS_ccl_a_buf_00091) with max move: (94.05, 131.88) -> (94.05, 126.28)
[08/01 11:55:47    809s]   mean    (X+Y) =         0.97 um
[08/01 11:55:47    809s] Summary Report:
[08/01 11:55:47    809s] Instances move: 945 (out of 47190 movable)
[08/01 11:55:47    809s] Instances flipped: 0
[08/01 11:55:47    809s] Mean displacement: 0.97 um
[08/01 11:55:47    809s] Total instances moved : 945
[08/01 11:55:47    809s] Max displacement: 5.60 um (Instance: CTS_ccl_a_buf_00091) (94.05, 131.88) -> (94.05, 126.28)
[08/01 11:55:47    809s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/01 11:55:47    809s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.257, REAL:1.259, MEM:3301.5M, EPOCH TIME: 1754074547.291490
[08/01 11:55:47    809s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=3301.5MB) @(0:13:28 - 0:13:29).
[08/01 11:55:47    809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.17
[08/01 11:55:47    809s] OPERPROF: Finished RefinePlace at level 1, CPU:1.302, REAL:1.304, MEM:3301.5M, EPOCH TIME: 1754074547.302861
[08/01 11:55:47    809s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3301.5M, EPOCH TIME: 1754074547.302884
[08/01 11:55:47    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:55:47    809s] Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.603e+04)
[08/01 11:55:47    809s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3301.5MB
[08/01 11:55:47    809s] *** Finished place_detail (0:13:29 mem=3301.5M) ***
[08/01 11:55:47    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.121, REAL:0.122, MEM:3288.5M, EPOCH TIME: 1754074547.424618
[08/01 11:55:47    809s]     ClockRefiner summary
[08/01 11:55:47    809s]     All clock instances: Moved 161, flipped 47 and cell swapped 0 (out of a total of 5641).
[08/01 11:55:47    809s]     Non-sink clock instances: Moved 11, flipped 0 and cell swapped 0 (out of a total of 66).
[08/01 11:55:47    809s]     The largest move was 5.6 um for CTS_ccl_a_buf_00143.
[08/01 11:55:47    809s]     The largest move was 5.6 um for CTS_ccl_a_buf_00143.
[08/01 11:55:47    809s]     Clock sinks: Moved 150, flipped 47 and cell swapped 0 (out of a total of 5575).
[08/01 11:55:47    809s]     The largest move was 4.06 um for x_reg_out_reg[2]72.
[08/01 11:55:47    809s]     Revert refine place priority changes on 0 instances.
[08/01 11:55:47    809s] OPERPROF: Starting DPlace-Init at level 1, MEM:3288.5M, EPOCH TIME: 1754074547.430414
[08/01 11:55:47    809s] Processing tracks to init pin-track alignment.
[08/01 11:55:47    809s] z: 2, totalTracks: 1
[08/01 11:55:47    809s] z: 4, totalTracks: 1
[08/01 11:55:47    809s] z: 6, totalTracks: 1
[08/01 11:55:47    809s] z: 8, totalTracks: 1
[08/01 11:55:47    809s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:47    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3288.5M, EPOCH TIME: 1754074547.448603
[08/01 11:55:47    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] 
[08/01 11:55:47    809s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:47    809s] OPERPROF:     Starting CMU at level 3, MEM:3288.5M, EPOCH TIME: 1754074547.457660
[08/01 11:55:47    809s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3288.5M, EPOCH TIME: 1754074547.459005
[08/01 11:55:47    809s] 
[08/01 11:55:47    809s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:55:47    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:3288.5M, EPOCH TIME: 1754074547.461249
[08/01 11:55:47    809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3288.5M, EPOCH TIME: 1754074547.461284
[08/01 11:55:47    809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3304.5M, EPOCH TIME: 1754074547.461778
[08/01 11:55:47    809s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3304.5MB).
[08/01 11:55:47    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.035, MEM:3304.5M, EPOCH TIME: 1754074547.464994
[08/01 11:55:47    809s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/01 11:55:47    809s]     Disconnecting clock tree from netlist...
[08/01 11:55:47    809s]     Disconnecting clock tree from netlist done.
[08/01 11:55:47    809s]     Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:55:47    809s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3304.5M, EPOCH TIME: 1754074547.471187
[08/01 11:55:47    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.102, REAL:0.102, MEM:3304.5M, EPOCH TIME: 1754074547.573665
[08/01 11:55:47    809s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:47    809s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 11:55:47    809s] OPERPROF: Starting DPlace-Init at level 1, MEM:3304.5M, EPOCH TIME: 1754074547.574280
[08/01 11:55:47    809s] Processing tracks to init pin-track alignment.
[08/01 11:55:47    809s] z: 2, totalTracks: 1
[08/01 11:55:47    809s] z: 4, totalTracks: 1
[08/01 11:55:47    809s] z: 6, totalTracks: 1
[08/01 11:55:47    809s] z: 8, totalTracks: 1
[08/01 11:55:47    809s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:47    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3304.5M, EPOCH TIME: 1754074547.591972
[08/01 11:55:47    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:47    809s] 
[08/01 11:55:47    809s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:47    809s] OPERPROF:     Starting CMU at level 3, MEM:3304.5M, EPOCH TIME: 1754074547.606193
[08/01 11:55:47    809s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3304.5M, EPOCH TIME: 1754074547.607656
[08/01 11:55:47    809s] 
[08/01 11:55:47    809s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:55:47    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3304.5M, EPOCH TIME: 1754074547.610369
[08/01 11:55:47    809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3304.5M, EPOCH TIME: 1754074547.610407
[08/01 11:55:47    809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3304.5M, EPOCH TIME: 1754074547.610651
[08/01 11:55:47    809s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3304.5MB).
[08/01 11:55:47    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.040, MEM:3304.5M, EPOCH TIME: 1754074547.613781
[08/01 11:55:47    809s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:47    809s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:55:47    809s] End AAE Lib Interpolated Model. (MEM=3304.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:55:47    809s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:47    809s]     
[08/01 11:55:47    809s]     Clock tree legalization - Histogram:
[08/01 11:55:47    809s]     ====================================
[08/01 11:55:47    809s]     
[08/01 11:55:47    809s]     ---------------------------------
[08/01 11:55:47    809s]     Movement (um)     Number of cells
[08/01 11:55:47    809s]     ---------------------------------
[08/01 11:55:47    809s]     [0.19,1.5425)            2
[08/01 11:55:47    809s]     [1.5425,2.895)           7
[08/01 11:55:47    809s]     [2.895,4.2475)           0
[08/01 11:55:47    809s]     [4.2475,5.6)             2
[08/01 11:55:47    809s]     ---------------------------------
[08/01 11:55:47    809s]     
[08/01 11:55:47    809s]     
[08/01 11:55:47    809s]     Clock tree legalization - Top 10 Movements:
[08/01 11:55:47    809s]     ===========================================
[08/01 11:55:47    809s]     
[08/01 11:55:47    809s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:55:47    809s]     Movement (um)    Desired              Achieved             Node
[08/01 11:55:47    809s]                      location             location             
[08/01 11:55:47    809s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:55:47    809s]         5.6          (94.050,131.880)     (94.050,126.280)     CTS_ccl_a_buf_00091 (a lib_cell BUF_X32) at (94.050,126.280), in power domain auto-default
[08/01 11:55:47    809s]         5.6          (92.530,134.680)     (92.530,129.080)     CTS_ccl_a_buf_00143 (a lib_cell BUF_X32) at (92.530,129.080), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (201.970,134.680)    (201.970,131.880)    CTS_ccl_a_buf_00114 (a lib_cell BUF_X32) at (201.970,131.880), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (313.310,148.680)    (313.310,151.480)    CTS_ccl_a_buf_00117 (a lib_cell BUF_X32) at (313.310,151.480), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (92.530,134.680)     (92.530,137.480)     CTS_ccl_a_buf_00139 (a lib_cell BUF_X32) at (92.530,137.480), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (92.530,134.680)     (92.530,131.880)     CTS_ccl_a_buf_00135 (a lib_cell BUF_X32) at (92.530,131.880), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (226.290,193.480)    (226.290,190.680)    CTS_ccl_a_buf_00138 (a lib_cell BUF_X32) at (226.290,190.680), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (226.290,322.280)    (226.290,319.480)    CTS_ccl_a_buf_00137 (a lib_cell BUF_X32) at (226.290,319.480), in power domain auto-default
[08/01 11:55:47    809s]         2.8          (310.650,148.680)    (310.650,145.880)    CTS_ccl_a_buf_00136 (a lib_cell BUF_X32) at (310.650,145.880), in power domain auto-default
[08/01 11:55:47    809s]         1.14         (103.930,257.880)    (105.070,257.880)    CTS_ccl_a_buf_00133 (a lib_cell BUF_X32) at (105.070,257.880), in power domain auto-default
[08/01 11:55:47    809s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:55:47    809s]     
[08/01 11:55:47    809s]     Legalizing clock trees done. (took cpu=0:00:01.9 real=0:00:01.9)
[08/01 11:55:47    809s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:47    809s] UM:*                                                                   Legalizing clock trees
[08/01 11:55:47    809s]     Clock DAG stats after 'Clustering':
[08/01 11:55:47    809s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:47    809s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:47    809s]       misc counts      : r=1, pp=0
[08/01 11:55:47    809s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:47    809s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:47    809s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:47    809s]       wire capacitance : top=0.000fF, trunk=227.536fF, leaf=1996.226fF, total=2223.762fF
[08/01 11:55:47    809s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:47    809s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:47    809s]     Clock DAG net violations after 'Clustering': none
[08/01 11:55:47    809s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/01 11:55:47    809s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:47    809s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.012ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:47    809s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/01 11:55:47    809s]        Bufs: BUF_X32: 66 
[08/01 11:55:47    809s]     Clock DAG hash after 'Clustering': 10566464481917503543 11397194560027188118
[08/01 11:55:47    809s]     CTS services accumulated run-time stats after 'Clustering':
[08/01 11:55:47    809s]       delay calculator: calls=32411, total_wall_time=4.422s, mean_wall_time=0.136ms
[08/01 11:55:47    809s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:47    809s]       steiner router: calls=26265, total_wall_time=3.580s, mean_wall_time=0.136ms
[08/01 11:55:47    809s]     Primary reporting skew groups after 'Clustering':
[08/01 11:55:47    809s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.146, avg=0.119, sd=0.014], skew [0.063 vs 0.040*], 87.7% {0.099, 0.138} (wid=0.061 ws=0.049) (gid=0.088 gs=0.017)
[08/01 11:55:47    809s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:47    809s]           max path sink: acc_reg_out_reg[15]158/CK
[08/01 11:55:47    810s]     Skew group summary after 'Clustering':
[08/01 11:55:47    810s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.146, avg=0.119, sd=0.014], skew [0.063 vs 0.040*], 87.7% {0.099, 0.138} (wid=0.061 ws=0.049) (gid=0.088 gs=0.017)
[08/01 11:55:47    810s]     Legalizer API calls during this step: 1333 succeeded with high effort: 1333 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:47    810s]   Clustering done. (took cpu=0:00:03.6 real=0:00:03.6)
[08/01 11:55:47    810s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:47    810s] UM:*                                                                   Clustering
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Post-Clustering Statistics Report
[08/01 11:55:47    810s]   =================================
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Fanout Statistics:
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   ---------------------------------------------------------------------------------------------------------
[08/01 11:55:47    810s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/01 11:55:47    810s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/01 11:55:47    810s]   ---------------------------------------------------------------------------------------------------------
[08/01 11:55:47    810s]   Trunk        12       5.583       1         9        2.392      {2 <= 2, 2 <= 4, 3 <= 6, 4 <= 8, 1 <= 10}
[08/01 11:55:47    810s]   Leaf         56      99.554      95       100        0.893      {1 <= 96, 3 <= 98, 52 <= 100}
[08/01 11:55:47    810s]   ---------------------------------------------------------------------------------------------------------
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Clustering Failure Statistics:
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   ----------------------------------------------------------
[08/01 11:55:47    810s]   Net Type    Clusters    Clusters    Net Skew    Transition
[08/01 11:55:47    810s]               Tried       Failed      Failures    Failures
[08/01 11:55:47    810s]   ----------------------------------------------------------
[08/01 11:55:47    810s]   Trunk          84          38          38           18
[08/01 11:55:47    810s]   Leaf           56           0           0            0
[08/01 11:55:47    810s]   ----------------------------------------------------------
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Clustering Partition Statistics:
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   --------------------------------------------------------------------------------------
[08/01 11:55:47    810s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[08/01 11:55:47    810s]               Fraction    Fraction    Count        Size        Size    Size    Size
[08/01 11:55:47    810s]   --------------------------------------------------------------------------------------
[08/01 11:55:47    810s]   Trunk        0.000       1.000          2          32.000       8      56     33.941
[08/01 11:55:47    810s]   Leaf         0.000       1.000          1        5575.000    5575    5575      0.000
[08/01 11:55:47    810s]   --------------------------------------------------------------------------------------
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Longest 5 runtime clustering solutions:
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   ----------------------------------------------------------------------------
[08/01 11:55:47    810s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[08/01 11:55:47    810s]   ----------------------------------------------------------------------------
[08/01 11:55:47    810s]     1.410       5575        0                  0          clk           clk
[08/01 11:55:47    810s]   ----------------------------------------------------------------------------
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Bottom-up runtime statistics:
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   --------------------------------------------
[08/01 11:55:47    810s]   Mean     Min      Max      Std. Dev    Count
[08/01 11:55:47    810s]   --------------------------------------------
[08/01 11:55:47    810s]   1.410    1.410    1.410     0.000         1
[08/01 11:55:47    810s]   --------------------------------------------
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   
[08/01 11:55:47    810s]   Looking for fanout violations...
[08/01 11:55:47    810s]   Looking for fanout violations done.
[08/01 11:55:47    810s]   CongRepair After Initial Clustering...
[08/01 11:55:47    810s]   Reset timing graph...
[08/01 11:55:47    810s] Ignoring AAE DB Resetting ...
[08/01 11:55:47    810s]   Reset timing graph done.
[08/01 11:55:47    810s]   Leaving CCOpt scope - Early Global Route...
[08/01 11:55:47    810s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3342.6M, EPOCH TIME: 1754074547.957346
[08/01 11:55:47    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 11:55:47    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:48    810s] All LLGs are deleted
[08/01 11:55:48    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:48    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:48    810s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3342.6M, EPOCH TIME: 1754074548.075855
[08/01 11:55:48    810s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3342.6M, EPOCH TIME: 1754074548.075936
[08/01 11:55:48    810s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.119, REAL:0.119, MEM:3304.6M, EPOCH TIME: 1754074548.076647
[08/01 11:55:48    810s]   Clock implementation routing...
[08/01 11:55:48    810s] Net route status summary:
[08/01 11:55:48    810s]   Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:55:48    810s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:55:48    810s]     Routing using eGR only...
[08/01 11:55:48    810s]       Early Global Route - eGR only step...
[08/01 11:55:48    810s] (ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
[08/01 11:55:48    810s] (ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
[08/01 11:55:48    810s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:55:48    810s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:55:48    810s] (ccopt eGR): Start to route 67 all nets
[08/01 11:55:48    810s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3304.63 MB )
[08/01 11:55:48    810s] (I)      ==================== Layers =====================
[08/01 11:55:48    810s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:48    810s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:55:48    810s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:48    810s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:55:48    810s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:55:48    810s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:48    810s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:55:48    810s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:55:48    810s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:55:48    810s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:48    810s] (I)      Started Import and model ( Curr Mem: 3304.63 MB )
[08/01 11:55:48    810s] (I)      Default pattern map key = top_default.
[08/01 11:55:48    810s] (I)      == Non-default Options ==
[08/01 11:55:48    810s] (I)      Clean congestion better                            : true
[08/01 11:55:48    810s] (I)      Estimate vias on DPT layer                         : true
[08/01 11:55:48    810s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 11:55:48    810s] (I)      Layer constraints as soft constraints              : true
[08/01 11:55:48    810s] (I)      Soft top layer                                     : true
[08/01 11:55:48    810s] (I)      Skip prospective layer relax nets                  : true
[08/01 11:55:48    810s] (I)      Better NDR handling                                : true
[08/01 11:55:48    810s] (I)      Improved NDR modeling in LA                        : true
[08/01 11:55:48    810s] (I)      Routing cost fix for NDR handling                  : true
[08/01 11:55:48    810s] (I)      Block tracks for preroutes                         : true
[08/01 11:55:48    810s] (I)      Assign IRoute by net group key                     : true
[08/01 11:55:48    810s] (I)      Block unroutable channels                          : true
[08/01 11:55:48    810s] (I)      Block unroutable channels 3D                       : true
[08/01 11:55:48    810s] (I)      Bound layer relaxed segment wl                     : true
[08/01 11:55:48    810s] (I)      Blocked pin reach length threshold                 : 2
[08/01 11:55:48    810s] (I)      Check blockage within NDR space in TA              : true
[08/01 11:55:48    810s] (I)      Skip must join for term with via pillar            : true
[08/01 11:55:48    810s] (I)      Model find APA for IO pin                          : true
[08/01 11:55:48    810s] (I)      On pin location for off pin term                   : true
[08/01 11:55:48    810s] (I)      Handle EOL spacing                                 : true
[08/01 11:55:48    810s] (I)      Merge PG vias by gap                               : true
[08/01 11:55:48    810s] (I)      Maximum routing layer                              : 10
[08/01 11:55:48    810s] (I)      Route selected nets only                           : true
[08/01 11:55:48    810s] (I)      Refine MST                                         : true
[08/01 11:55:48    810s] (I)      Honor PRL                                          : true
[08/01 11:55:48    810s] (I)      Strong congestion aware                            : true
[08/01 11:55:48    810s] (I)      Improved initial location for IRoutes              : true
[08/01 11:55:48    810s] (I)      Multi panel TA                                     : true
[08/01 11:55:48    810s] (I)      Penalize wire overlap                              : true
[08/01 11:55:48    810s] (I)      Expand small instance blockage                     : true
[08/01 11:55:48    810s] (I)      Reduce via in TA                                   : true
[08/01 11:55:48    810s] (I)      SS-aware routing                                   : true
[08/01 11:55:48    810s] (I)      Improve tree edge sharing                          : true
[08/01 11:55:48    810s] (I)      Improve 2D via estimation                          : true
[08/01 11:55:48    810s] (I)      Refine Steiner tree                                : true
[08/01 11:55:48    810s] (I)      Build spine tree                                   : true
[08/01 11:55:48    810s] (I)      Model pass through capacity                        : true
[08/01 11:55:48    810s] (I)      Extend blockages by a half GCell                   : true
[08/01 11:55:48    810s] (I)      Consider pin shapes                                : true
[08/01 11:55:48    810s] (I)      Consider pin shapes for all nodes                  : true
[08/01 11:55:48    810s] (I)      Consider NR APA                                    : true
[08/01 11:55:48    810s] (I)      Consider IO pin shape                              : true
[08/01 11:55:48    810s] (I)      Fix pin connection bug                             : true
[08/01 11:55:48    810s] (I)      Consider layer RC for local wires                  : true
[08/01 11:55:48    810s] (I)      Route to clock mesh pin                            : true
[08/01 11:55:48    810s] (I)      LA-aware pin escape length                         : 2
[08/01 11:55:48    810s] (I)      Connect multiple ports                             : true
[08/01 11:55:48    810s] (I)      Split for must join                                : true
[08/01 11:55:48    810s] (I)      Number of threads                                  : 1
[08/01 11:55:48    810s] (I)      Routing effort level                               : 10000
[08/01 11:55:48    810s] (I)      Prefer layer length threshold                      : 8
[08/01 11:55:48    810s] (I)      Overflow penalty cost                              : 10
[08/01 11:55:48    810s] (I)      A-star cost                                        : 0.300000
[08/01 11:55:48    810s] (I)      Misalignment cost                                  : 10.000000
[08/01 11:55:48    810s] (I)      Threshold for short IRoute                         : 6
[08/01 11:55:48    810s] (I)      Via cost during post routing                       : 1.000000
[08/01 11:55:48    810s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 11:55:48    810s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:55:48    810s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 11:55:48    810s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 11:55:48    810s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 11:55:48    810s] (I)      PG-aware similar topology routing                  : true
[08/01 11:55:48    810s] (I)      Maze routing via cost fix                          : true
[08/01 11:55:48    810s] (I)      Apply PRL on PG terms                              : true
[08/01 11:55:48    810s] (I)      Apply PRL on obs objects                           : true
[08/01 11:55:48    810s] (I)      Handle range-type spacing rules                    : true
[08/01 11:55:48    810s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 11:55:48    810s] (I)      Parallel spacing query fix                         : true
[08/01 11:55:48    810s] (I)      Force source to root IR                            : true
[08/01 11:55:48    810s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 11:55:48    810s] (I)      Do not relax to DPT layer                          : true
[08/01 11:55:48    810s] (I)      No DPT in post routing                             : true
[08/01 11:55:48    810s] (I)      Modeling PG via merging fix                        : true
[08/01 11:55:48    810s] (I)      Shield aware TA                                    : true
[08/01 11:55:48    810s] (I)      Strong shield aware TA                             : true
[08/01 11:55:48    810s] (I)      Overflow calculation fix in LA                     : true
[08/01 11:55:48    810s] (I)      Post routing fix                                   : true
[08/01 11:55:48    810s] (I)      Strong post routing                                : true
[08/01 11:55:48    810s] (I)      NDR via pillar fix                                 : true
[08/01 11:55:48    810s] (I)      Violation on path threshold                        : 1
[08/01 11:55:48    810s] (I)      Pass through capacity modeling                     : true
[08/01 11:55:48    810s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 11:55:48    810s] (I)      Select term pin box for io pin                     : true
[08/01 11:55:48    810s] (I)      Penalize NDR sharing                               : true
[08/01 11:55:48    810s] (I)      Enable special modeling                            : false
[08/01 11:55:48    810s] (I)      Keep fixed segments                                : true
[08/01 11:55:48    810s] (I)      Reorder net groups by key                          : true
[08/01 11:55:48    810s] (I)      Increase net scenic ratio                          : true
[08/01 11:55:48    810s] (I)      Method to set GCell size                           : row
[08/01 11:55:48    810s] (I)      Connect multiple ports and must join fix           : true
[08/01 11:55:48    810s] (I)      Avoid high resistance layers                       : true
[08/01 11:55:48    810s] (I)      Model find APA for IO pin fix                      : true
[08/01 11:55:48    810s] (I)      Avoid connecting non-metal layers                  : true
[08/01 11:55:48    810s] (I)      Use track pitch for NDR                            : true
[08/01 11:55:48    810s] (I)      Enable layer relax to lower layer                  : true
[08/01 11:55:48    810s] (I)      Enable layer relax to upper layer                  : true
[08/01 11:55:48    810s] (I)      Top layer relaxation fix                           : true
[08/01 11:55:48    810s] (I)      Handle non-default track width                     : false
[08/01 11:55:48    810s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:55:48    810s] (I)      Use row-based GCell size
[08/01 11:55:48    810s] (I)      Use row-based GCell align
[08/01 11:55:48    810s] (I)      layer 0 area = 0
[08/01 11:55:48    810s] (I)      layer 1 area = 0
[08/01 11:55:48    810s] (I)      layer 2 area = 0
[08/01 11:55:48    810s] (I)      layer 3 area = 0
[08/01 11:55:48    810s] (I)      layer 4 area = 0
[08/01 11:55:48    810s] (I)      layer 5 area = 0
[08/01 11:55:48    810s] (I)      layer 6 area = 0
[08/01 11:55:48    810s] (I)      layer 7 area = 0
[08/01 11:55:48    810s] (I)      layer 8 area = 0
[08/01 11:55:48    810s] (I)      layer 9 area = 0
[08/01 11:55:48    810s] (I)      GCell unit size   : 2800
[08/01 11:55:48    810s] (I)      GCell multiplier  : 1
[08/01 11:55:48    810s] (I)      GCell row height  : 2800
[08/01 11:55:48    810s] (I)      Actual row height : 2800
[08/01 11:55:48    810s] (I)      GCell align ref   : 20140 20160
[08/01 11:55:48    810s] [NR-eGR] Track table information for default rule: 
[08/01 11:55:48    810s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:55:48    810s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:55:48    810s] (I)      ============== Default via ===============
[08/01 11:55:48    810s] (I)      +---+------------------+-----------------+
[08/01 11:55:48    810s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:55:48    810s] (I)      +---+------------------+-----------------+
[08/01 11:55:48    810s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:55:48    810s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:55:48    810s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:55:48    810s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:55:48    810s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:55:48    810s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:55:48    810s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:55:48    810s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:55:48    810s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:55:48    810s] (I)      +---+------------------+-----------------+
[08/01 11:55:48    810s] [NR-eGR] Read 177722 PG shapes
[08/01 11:55:48    810s] [NR-eGR] Read 0 clock shapes
[08/01 11:55:48    810s] [NR-eGR] Read 0 other shapes
[08/01 11:55:48    810s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:55:48    810s] [NR-eGR] #Instance Blockages : 0
[08/01 11:55:48    810s] [NR-eGR] #PG Blockages       : 177722
[08/01 11:55:48    810s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:55:48    810s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:55:48    810s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:55:48    810s] [NR-eGR] #Other Blockages    : 0
[08/01 11:55:48    810s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:55:48    810s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:55:48    810s] [NR-eGR] Read 57543 nets ( ignored 57476 )
[08/01 11:55:48    810s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 11:55:48    810s] (I)      early_global_route_priority property id does not exist.
[08/01 11:55:48    810s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 11:55:48    810s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 11:55:48    810s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 11:55:48    810s] (I)      Moved 0 terms for better access 
[08/01 11:55:48    810s] (I)      Number of ignored nets                =      0
[08/01 11:55:48    810s] (I)      Number of connected nets              =      0
[08/01 11:55:48    810s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:55:48    810s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:55:48    810s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:55:48    810s] (I)      Ndr track 0 does not exist
[08/01 11:55:48    810s] [NR-eGR] There are 67 clock nets ( 67 with NDR ).
[08/01 11:55:48    810s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:55:48    810s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:55:48    810s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:55:48    810s] (I)      Site width          :   380  (dbu)
[08/01 11:55:48    810s] (I)      Row height          :  2800  (dbu)
[08/01 11:55:48    810s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:55:48    810s] (I)      GCell width         :  2800  (dbu)
[08/01 11:55:48    810s] (I)      GCell height        :  2800  (dbu)
[08/01 11:55:48    810s] (I)      Grid                :   281   281    10
[08/01 11:55:48    810s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:55:48    810s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:55:48    810s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:55:48    810s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:55:48    810s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:55:48    810s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:55:48    810s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:55:48    810s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:55:48    810s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:55:48    810s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:55:48    810s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:55:48    810s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:55:48    810s] (I)      --------------------------------------------------------
[08/01 11:55:48    810s] 
[08/01 11:55:48    810s] [NR-eGR] ============ Routing rule table ============
[08/01 11:55:48    810s] [NR-eGR] Rule id: 0  Nets: 67
[08/01 11:55:48    810s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 11:55:48    810s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 11:55:48    810s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 11:55:48    810s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 11:55:48    810s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 11:55:48    810s] [NR-eGR] ========================================
[08/01 11:55:48    810s] [NR-eGR] 
[08/01 11:55:48    810s] (I)      =============== Blocked Tracks ===============
[08/01 11:55:48    810s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:48    810s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:55:48    810s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:48    810s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:55:48    810s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 11:55:48    810s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:55:48    810s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:55:48    810s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:55:48    810s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 11:55:48    810s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:55:48    810s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:55:48    810s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 11:55:48    810s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 11:55:48    810s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:48    810s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3335.01 MB )
[08/01 11:55:48    810s] (I)      Reset routing kernel
[08/01 11:55:48    810s] (I)      Started Global Routing ( Curr Mem: 3335.01 MB )
[08/01 11:55:48    810s] (I)      totalPins=5707  totalGlobalPin=5574 (97.67%)
[08/01 11:55:48    810s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1a Route ============
[08/01 11:55:48    810s] [NR-eGR] Layer group 1: route 67 net(s) in layer range [3, 4]
[08/01 11:55:48    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 137
[08/01 11:55:48    810s] (I)      Usage: 14204 = (6598 H, 7606 V) = (0.86% H, 2.18% V) = (9.237e+03um H, 1.065e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1b Route ============
[08/01 11:55:48    810s] (I)      Usage: 14203 = (6597 H, 7606 V) = (0.86% H, 2.18% V) = (9.236e+03um H, 1.065e+04um V)
[08/01 11:55:48    810s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.988420e+04um
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1c Route ============
[08/01 11:55:48    810s] (I)      Level2 Grid: 57 x 57
[08/01 11:55:48    810s] (I)      Usage: 14203 = (6597 H, 7606 V) = (0.86% H, 2.18% V) = (9.236e+03um H, 1.065e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1d Route ============
[08/01 11:55:48    810s] (I)      Usage: 14289 = (6674 H, 7615 V) = (0.87% H, 2.18% V) = (9.344e+03um H, 1.066e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1e Route ============
[08/01 11:55:48    810s] (I)      Usage: 14289 = (6674 H, 7615 V) = (0.87% H, 2.18% V) = (9.344e+03um H, 1.066e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1f Route ============
[08/01 11:55:48    810s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000460e+04um
[08/01 11:55:48    810s] (I)      Usage: 14308 = (6698 H, 7610 V) = (0.87% H, 2.18% V) = (9.377e+03um H, 1.065e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1g Route ============
[08/01 11:55:48    810s] (I)      Usage: 13390 = (6309 H, 7081 V) = (0.82% H, 2.03% V) = (8.833e+03um H, 9.913e+03um V)
[08/01 11:55:48    810s] (I)      #Nets         : 67
[08/01 11:55:48    810s] (I)      #Relaxed nets : 54
[08/01 11:55:48    810s] (I)      Wire length   : 1956
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1h Route ============
[08/01 11:55:48    810s] [NR-eGR] Create a new net group with 54 nets and layer range [3, 6]
[08/01 11:55:48    810s] (I)      Usage: 13389 = (6309 H, 7080 V) = (0.82% H, 2.03% V) = (8.833e+03um H, 9.912e+03um V)
[08/01 11:55:48    810s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1a Route ============
[08/01 11:55:48    810s] [NR-eGR] Layer group 2: route 54 net(s) in layer range [3, 6]
[08/01 11:55:48    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 135
[08/01 11:55:48    810s] (I)      Usage: 25639 = (12101 H, 13538 V) = (1.06% H, 1.93% V) = (1.694e+04um H, 1.895e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1b Route ============
[08/01 11:55:48    810s] (I)      Usage: 25639 = (12101 H, 13538 V) = (1.06% H, 1.93% V) = (1.694e+04um H, 1.895e+04um V)
[08/01 11:55:48    810s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.589460e+04um
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1c Route ============
[08/01 11:55:48    810s] (I)      Level2 Grid: 57 x 57
[08/01 11:55:48    810s] (I)      Usage: 25639 = (12101 H, 13538 V) = (1.06% H, 1.93% V) = (1.694e+04um H, 1.895e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1d Route ============
[08/01 11:55:48    810s] (I)      Usage: 25642 = (12103 H, 13539 V) = (1.06% H, 1.93% V) = (1.694e+04um H, 1.895e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1e Route ============
[08/01 11:55:48    810s] (I)      Usage: 25642 = (12103 H, 13539 V) = (1.06% H, 1.93% V) = (1.694e+04um H, 1.895e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1f Route ============
[08/01 11:55:48    810s] (I)      Usage: 25642 = (12103 H, 13539 V) = (1.06% H, 1.93% V) = (1.694e+04um H, 1.895e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1g Route ============
[08/01 11:55:48    810s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.589880e+04um
[08/01 11:55:48    810s] (I)      Usage: 25031 = (11856 H, 13175 V) = (1.04% H, 1.88% V) = (1.660e+04um H, 1.844e+04um V)
[08/01 11:55:48    810s] (I)      #Nets         : 54
[08/01 11:55:48    810s] (I)      #Relaxed nets : 47
[08/01 11:55:48    810s] (I)      Wire length   : 1575
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[08/01 11:55:48    810s] (I)      ============  Phase 1h Route ============
[08/01 11:55:48    810s] (I)      Usage: 25035 = (11860 H, 13175 V) = (1.04% H, 1.88% V) = (1.660e+04um H, 1.844e+04um V)
[08/01 11:55:48    810s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1a Route ============
[08/01 11:55:48    810s] [NR-eGR] Layer group 3: route 47 net(s) in layer range [3, 8]
[08/01 11:55:48    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 131
[08/01 11:55:48    810s] (I)      Usage: 35705 = (16896 H, 18809 V) = (1.36% H, 2.36% V) = (2.365e+04um H, 2.633e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1b Route ============
[08/01 11:55:48    810s] (I)      Usage: 35705 = (16896 H, 18809 V) = (1.36% H, 2.36% V) = (2.365e+04um H, 2.633e+04um V)
[08/01 11:55:48    810s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.998700e+04um
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1c Route ============
[08/01 11:55:48    810s] (I)      Level2 Grid: 57 x 57
[08/01 11:55:48    810s] (I)      Usage: 35705 = (16896 H, 18809 V) = (1.36% H, 2.36% V) = (2.365e+04um H, 2.633e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1d Route ============
[08/01 11:55:48    810s] (I)      Usage: 35706 = (16897 H, 18809 V) = (1.36% H, 2.36% V) = (2.366e+04um H, 2.633e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1e Route ============
[08/01 11:55:48    810s] (I)      Usage: 35706 = (16897 H, 18809 V) = (1.36% H, 2.36% V) = (2.366e+04um H, 2.633e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1f Route ============
[08/01 11:55:48    810s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.998840e+04um
[08/01 11:55:48    810s] (I)      Usage: 35706 = (16897 H, 18809 V) = (1.36% H, 2.36% V) = (2.366e+04um H, 2.633e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1g Route ============
[08/01 11:55:48    810s] (I)      Usage: 35098 = (16652 H, 18446 V) = (1.34% H, 2.31% V) = (2.331e+04um H, 2.582e+04um V)
[08/01 11:55:48    810s] (I)      #Nets         : 47
[08/01 11:55:48    810s] (I)      #Relaxed nets : 47
[08/01 11:55:48    810s] (I)      Wire length   : 0
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      [08/01 11:55:48    810s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
============  Phase 1h Route ============
[08/01 11:55:48    810s] (I)      Usage: 35098 = (16652 H, 18446 V) = (1.34% H, 2.31% V) = (2.331e+04um H, 2.582e+04um V)
[08/01 11:55:48    810s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1a Route ============
[08/01 11:55:48    810s] [NR-eGR] Layer group 4: route 47 net(s) in layer range [3, 10]
[08/01 11:55:48    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 131
[08/01 11:55:48    810s] (I)      Usage: 45768 = (21688 H, 24080 V) = (1.68% H, 2.87% V) = (3.036e+04um H, 3.371e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1b Route ============
[08/01 11:55:48    810s] (I)      Usage: 45768 = (21688 H, 24080 V) = (1.68% H, 2.87% V) = (3.036e+04um H, 3.371e+04um V)
[08/01 11:55:48    810s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.407520e+04um
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1c Route ============
[08/01 11:55:48    810s] (I)      Level2 Grid: 57 x 57
[08/01 11:55:48    810s] (I)      Usage: 45768 = (21688 H, 24080 V) = (1.68% H, 2.87% V) = (3.036e+04um H, 3.371e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1d Route ============
[08/01 11:55:48    810s] (I)      Usage: 45769 = (21689 H, 24080 V) = (1.68% H, 2.87% V) = (3.036e+04um H, 3.371e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1e Route ============
[08/01 11:55:48    810s] (I)      Usage: 45769 = (21689 H, 24080 V) = (1.68% H, 2.87% V) = (3.036e+04um H, 3.371e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1f Route ============
[08/01 11:55:48    810s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.407660e+04um
[08/01 11:55:48    810s] (I)      Usage: 45769 = (21689 H, 24080 V) = (1.68% H, 2.87% V) = (3.036e+04um H, 3.371e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1g Route ============
[08/01 11:55:48    810s] (I)      Usage: 45140 = (21428 H, 23712 V) = (1.66% H, 2.82% V) = (3.000e+04um H, 3.320e+04um V)
[08/01 11:55:48    810s] (I)      #Nets         : 47
[08/01 11:55:48    810s] (I)      #Relaxed nets : 47
[08/01 11:55:48    810s] (I)      Wire length   : 0
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      [08/01 11:55:48    810s] [NR-eGR] Create a new net group with 47 nets and layer range [2, 10]
============  Phase 1h Route ============
[08/01 11:55:48    810s] (I)      Usage: 45140 = (21428 H, 23712 V) = (1.66% H, 2.82% V) = (3.000e+04um H, 3.320e+04um V)
[08/01 11:55:48    810s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1a Route ============
[08/01 11:55:48    810s] [NR-eGR] Layer group 5: route 47 net(s) in layer range [2, 10]
[08/01 11:55:48    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 159
[08/01 11:55:48    810s] (I)      Usage: 66019 = (31360 H, 34659 V) = (2.43% H, 2.51% V) = (4.390e+04um H, 4.852e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1b Route ============
[08/01 11:55:48    810s] (I)      Usage: 66019 = (31360 H, 34659 V) = (2.43% H, 2.51% V) = (4.390e+04um H, 4.852e+04um V)
[08/01 11:55:48    810s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.242660e+04um
[08/01 11:55:48    810s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 11:55:48    810s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1c Route ============
[08/01 11:55:48    810s] (I)      Level2 Grid: 57 x 57
[08/01 11:55:48    810s] (I)      Usage: 66019 = (31360 H, 34659 V) = (2.43% H, 2.51% V) = (4.390e+04um H, 4.852e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1d Route ============
[08/01 11:55:48    810s] (I)      Usage: 66097 = (31450 H, 34647 V) = (2.44% H, 2.51% V) = (4.403e+04um H, 4.851e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1e Route ============
[08/01 11:55:48    810s] (I)      Usage: 66097 = (31450 H, 34647 V) = (2.44% H, 2.51% V) = (4.403e+04um H, 4.851e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1f Route ============
[08/01 11:55:48    810s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.253580e+04um
[08/01 11:55:48    810s] (I)      Usage: 66118 = (31475 H, 34643 V) = (2.44% H, 2.51% V) = (4.406e+04um H, 4.850e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1g Route ============
[08/01 11:55:48    810s] (I)      Usage: 65955 = (31332 H, 34623 V) = (2.43% H, 2.50% V) = (4.386e+04um H, 4.847e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] (I)      ============  Phase 1h Route ============
[08/01 11:55:48    810s] (I)      Usage: 65957 = (31340 H, 34617 V) = (2.43% H, 2.50% V) = (4.388e+04um H, 4.846e+04um V)
[08/01 11:55:48    810s] (I)      
[08/01 11:55:48    810s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:55:48    810s] [NR-eGR]                        OverCon            
[08/01 11:55:48    810s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:55:48    810s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 11:55:48    810s] [NR-eGR] ----------------------------------------------
[08/01 11:55:48    810s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR] ----------------------------------------------
[08/01 11:55:48    810s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 11:55:48    810s] [NR-eGR] 
[08/01 11:55:48    810s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.31 sec, Curr Mem: 3335.01 MB )
[08/01 11:55:48    810s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 11:55:48    810s] (I)      ============= Track Assignment ============
[08/01 11:55:48    810s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:55:48    810s] (I)      Started Track Assignment (1T) ( Curr Mem: 3335.01 MB )
[08/01 11:55:48    810s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:55:48    810s] (I)      Run Multi-thread track assignment
[08/01 11:55:48    810s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3335.01 MB )
[08/01 11:55:48    810s] (I)      Started Export ( Curr Mem: 3335.01 MB )
[08/01 11:55:48    810s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:55:48    810s] [NR-eGR] -------------------------------------
[08/01 11:55:48    810s] [NR-eGR]  metal1   (1H)             0  190796 
[08/01 11:55:48    810s] [NR-eGR]  metal2   (2V)        138316  232892 
[08/01 11:55:48    810s] [NR-eGR]  metal3   (3H)        236213   76071 
[08/01 11:55:48    810s] [NR-eGR]  metal4   (4V)        106208   12105 
[08/01 11:55:48    810s] [NR-eGR]  metal5   (5H)         47867    9487 
[08/01 11:55:48    810s] [NR-eGR]  metal6   (6V)         49542     203 
[08/01 11:55:48    810s] [NR-eGR]  metal7   (7H)           562     118 
[08/01 11:55:48    810s] [NR-eGR]  metal8   (8V)          1362       4 
[08/01 11:55:48    810s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:55:48    810s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:55:48    810s] [NR-eGR] -------------------------------------
[08/01 11:55:48    810s] [NR-eGR]           Total       580071  521676 
[08/01 11:55:48    810s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:48    810s] [NR-eGR] Total half perimeter of net bounding box: 534547um
[08/01 11:55:48    810s] [NR-eGR] Total length: 580071um, number of vias: 521676
[08/01 11:55:48    810s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:48    810s] [NR-eGR] Total eGR-routed clock nets wire length: 21216um, number of vias: 16481
[08/01 11:55:48    810s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:48    811s] [NR-eGR] Report for selected net(s) only.
[08/01 11:55:48    811s] [NR-eGR]                  Length (um)   Vias 
[08/01 11:55:48    811s] [NR-eGR] ------------------------------------
[08/01 11:55:48    811s] [NR-eGR]  metal1   (1H)             0   5707 
[08/01 11:55:48    811s] [NR-eGR]  metal2   (2V)          3767   6415 
[08/01 11:55:48    811s] [NR-eGR]  metal3   (3H)          8837   4112 
[08/01 11:55:48    811s] [NR-eGR]  metal4   (4V)          7740    245 
[08/01 11:55:48    811s] [NR-eGR]  metal5   (5H)           871      2 
[08/01 11:55:48    811s] [NR-eGR]  metal6   (6V)             0      0 
[08/01 11:55:48    811s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 11:55:48    811s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 11:55:48    811s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 11:55:48    811s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 11:55:48    811s] [NR-eGR] ------------------------------------
[08/01 11:55:48    811s] [NR-eGR]           Total        21216  16481 
[08/01 11:55:48    811s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:48    811s] [NR-eGR] Total half perimeter of net bounding box: 7429um
[08/01 11:55:48    811s] [NR-eGR] Total length: 21216um, number of vias: 16481
[08/01 11:55:48    811s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:48    811s] [NR-eGR] Total routed clock nets wire length: 21216um, number of vias: 16481
[08/01 11:55:48    811s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:49    811s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3335.01 MB )
[08/01 11:55:49    811s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.79 sec, Curr Mem: 3335.01 MB )
[08/01 11:55:49    811s] (I)      ========================================= Runtime Summary =========================================
[08/01 11:55:49    811s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 11:55:49    811s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 11:55:49    811s] (I)       Early Global Route kernel                   100.00%  1861.52 sec  1862.31 sec  0.79 sec  0.76 sec 
[08/01 11:55:49    811s] (I)       +-Import and model                           26.89%  1861.52 sec  1861.74 sec  0.21 sec  0.20 sec 
[08/01 11:55:49    811s] (I)       | +-Create place DB                          11.53%  1861.52 sec  1861.62 sec  0.09 sec  0.09 sec 
[08/01 11:55:49    811s] (I)       | | +-Import place data                      11.52%  1861.52 sec  1861.62 sec  0.09 sec  0.09 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read instances and placement          2.52%  1861.52 sec  1861.54 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read nets                             8.99%  1861.54 sec  1861.62 sec  0.07 sec  0.07 sec 
[08/01 11:55:49    811s] (I)       | +-Create route DB                          13.93%  1861.62 sec  1861.72 sec  0.11 sec  0.10 sec 
[08/01 11:55:49    811s] (I)       | | +-Import route data (1T)                 13.83%  1861.62 sec  1861.72 sec  0.11 sec  0.10 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.16%  1861.63 sec  1861.65 sec  0.02 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read routing blockages              0.00%  1861.63 sec  1861.63 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read instance blockages             0.56%  1861.63 sec  1861.63 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read PG blockages                   1.15%  1861.63 sec  1861.64 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read clock blockages                0.03%  1861.64 sec  1861.64 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read other blockages                0.03%  1861.64 sec  1861.64 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read halo blockages                 0.06%  1861.64 sec  1861.64 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Read boundary cut boxes             0.00%  1861.64 sec  1861.64 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read blackboxes                       0.00%  1861.65 sec  1861.65 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read prerouted                        4.72%  1861.65 sec  1861.68 sec  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read unlegalized nets                 0.55%  1861.68 sec  1861.69 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Read nets                             0.07%  1861.69 sec  1861.69 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Set up via pillars                    0.00%  1861.69 sec  1861.69 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Initialize 3D grid graph              0.40%  1861.69 sec  1861.69 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Model blockage capacity               3.90%  1861.69 sec  1861.72 sec  0.03 sec  0.03 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Initialize 3D capacity              3.56%  1861.69 sec  1861.72 sec  0.03 sec  0.03 sec 
[08/01 11:55:49    811s] (I)       | | | +-Move terms for access (1T)            0.11%  1861.72 sec  1861.72 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Read aux data                             0.00%  1861.72 sec  1861.72 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Others data preparation                   0.01%  1861.72 sec  1861.72 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Create route kernel                       0.91%  1861.72 sec  1861.73 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       +-Global Routing                             38.93%  1861.74 sec  1862.04 sec  0.31 sec  0.29 sec 
[08/01 11:55:49    811s] (I)       | +-Initialization                            0.07%  1861.74 sec  1861.74 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Net group 1                              10.24%  1861.74 sec  1861.82 sec  0.08 sec  0.08 sec 
[08/01 11:55:49    811s] (I)       | | +-Generate topology                       3.35%  1861.74 sec  1861.76 sec  0.03 sec  0.03 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1a                                0.60%  1861.77 sec  1861.77 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern routing (1T)                  0.16%  1861.77 sec  1861.77 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  1861.77 sec  1861.77 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1b                                0.36%  1861.77 sec  1861.77 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Monotonic routing (1T)                0.19%  1861.77 sec  1861.77 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1c                                0.18%  1861.77 sec  1861.78 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Two level Routing                     0.17%  1861.77 sec  1861.78 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  1861.77 sec  1861.77 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1861.78 sec  1861.78 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1d                                2.02%  1861.78 sec  1861.79 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | | +-Detoured routing (1T)                 2.01%  1861.78 sec  1861.79 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1e                                0.06%  1861.79 sec  1861.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Route legalization                    0.04%  1861.79 sec  1861.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1861.79 sec  1861.79 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1f                                0.48%  1861.79 sec  1861.80 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Congestion clean                      0.48%  1861.79 sec  1861.80 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1g                                2.09%  1861.80 sec  1861.81 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          2.08%  1861.80 sec  1861.81 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1h                                0.34%  1861.81 sec  1861.82 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          0.34%  1861.81 sec  1861.82 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Layer assignment (1T)                   0.18%  1861.82 sec  1861.82 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Net group 2                               7.49%  1861.82 sec  1861.88 sec  0.06 sec  0.06 sec 
[08/01 11:55:49    811s] (I)       | | +-Generate topology                       3.15%  1861.82 sec  1861.84 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1a                                0.42%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern routing (1T)                  0.12%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1b                                0.26%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Monotonic routing (1T)                0.13%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1c                                0.16%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Two level Routing                     0.15%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1861.85 sec  1861.85 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1d                                0.77%  1861.85 sec  1861.86 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Detoured routing (1T)                 0.75%  1861.85 sec  1861.86 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1e                                0.08%  1861.86 sec  1861.86 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Route legalization                    0.06%  1861.86 sec  1861.86 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Legalize Blockage Violations        0.06%  1861.86 sec  1861.86 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1f                                0.00%  1861.86 sec  1861.86 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1g                                1.68%  1861.86 sec  1861.87 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          1.67%  1861.86 sec  1861.87 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1h                                0.16%  1861.87 sec  1861.87 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          0.15%  1861.87 sec  1861.87 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Layer assignment (1T)                   0.17%  1861.87 sec  1861.88 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Net group 3                               6.39%  1861.88 sec  1861.93 sec  0.05 sec  0.05 sec 
[08/01 11:55:49    811s] (I)       | | +-Generate topology                       2.64%  1861.88 sec  1861.90 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1a                                0.38%  1861.90 sec  1861.90 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern routing (1T)                  0.10%  1861.90 sec  1861.90 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  1861.90 sec  1861.90 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1b                                0.25%  1861.90 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Monotonic routing (1T)                0.12%  1861.90 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1c                                0.16%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Two level Routing                     0.15%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1d                                0.77%  1861.91 sec  1861.91 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Detoured routing (1T)                 0.76%  1861.91 sec  1861.91 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1e                                0.05%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Route legalization                    0.03%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1f                                0.00%  1861.91 sec  1861.91 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1g                                1.37%  1861.91 sec  1861.93 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          1.37%  1861.91 sec  1861.93 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1h                                0.04%  1861.93 sec  1861.93 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          0.03%  1861.93 sec  1861.93 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Net group 4                               6.66%  1861.93 sec  1861.98 sec  0.05 sec  0.05 sec 
[08/01 11:55:49    811s] (I)       | | +-Generate topology                       2.67%  1861.93 sec  1861.95 sec  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1a                                0.38%  1861.95 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern routing (1T)                  0.10%  1861.95 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1b                                0.24%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Monotonic routing (1T)                0.11%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1c                                0.16%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Two level Routing                     0.15%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1861.96 sec  1861.96 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1d                                0.80%  1861.96 sec  1861.97 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Detoured routing (1T)                 0.79%  1861.96 sec  1861.97 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1e                                0.06%  1861.97 sec  1861.97 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Route legalization                    0.04%  1861.97 sec  1861.97 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1861.97 sec  1861.97 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1f                                0.00%  1861.97 sec  1861.97 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1g                                1.50%  1861.97 sec  1861.98 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          1.49%  1861.97 sec  1861.98 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1h                                0.04%  1861.98 sec  1861.98 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          0.04%  1861.98 sec  1861.98 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Net group 5                               5.72%  1861.98 sec  1862.02 sec  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)       | | +-Generate topology                       0.00%  1861.98 sec  1861.98 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1a                                0.27%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern routing (1T)                  0.07%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Add via demand to 2D                  0.06%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1b                                0.21%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Monotonic routing (1T)                0.07%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1c                                0.15%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Two level Routing                     0.14%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1861.99 sec  1861.99 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1d                                1.21%  1861.99 sec  1862.00 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | | +-Detoured routing (1T)                 1.20%  1861.99 sec  1862.00 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1e                                0.03%  1862.00 sec  1862.00 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Route legalization                    0.01%  1862.00 sec  1862.00 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1862.00 sec  1862.00 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1f                                0.20%  1862.00 sec  1862.00 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Congestion clean                      0.19%  1862.00 sec  1862.00 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1g                                0.21%  1862.00 sec  1862.01 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          0.20%  1862.00 sec  1862.01 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Phase 1h                                0.18%  1862.01 sec  1862.01 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | | +-Post Routing                          0.17%  1862.01 sec  1862.01 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Layer assignment (1T)                   1.51%  1862.01 sec  1862.02 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       +-Export 3D cong map                          1.41%  1862.04 sec  1862.05 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | +-Export 2D cong map                        0.13%  1862.05 sec  1862.05 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       +-Extract Global 3D Wires                     0.02%  1862.05 sec  1862.05 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       +-Track Assignment (1T)                       4.77%  1862.05 sec  1862.09 sec  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)       | +-Initialization                            0.00%  1862.05 sec  1862.05 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Track Assignment Kernel                   4.74%  1862.05 sec  1862.09 sec  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)       | +-Free Memory                               0.00%  1862.09 sec  1862.09 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       +-Export                                     27.49%  1862.09 sec  1862.31 sec  0.22 sec  0.22 sec 
[08/01 11:55:49    811s] (I)       | +-Export DB wires                           0.70%  1862.09 sec  1862.10 sec  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)       | | +-Export all nets                         0.53%  1862.09 sec  1862.10 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | | +-Set wire vias                           0.13%  1862.10 sec  1862.10 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       | +-Report wirelength                        12.75%  1862.10 sec  1862.20 sec  0.10 sec  0.10 sec 
[08/01 11:55:49    811s] (I)       | +-Update net boxes                         14.01%  1862.20 sec  1862.31 sec  0.11 sec  0.11 sec 
[08/01 11:55:49    811s] (I)       | +-Update timing                             0.00%  1862.31 sec  1862.31 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)       +-Postprocess design                          0.02%  1862.31 sec  1862.31 sec  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)      ======================= Summary by functions ========================
[08/01 11:55:49    811s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 11:55:49    811s] (I)      ---------------------------------------------------------------------
[08/01 11:55:49    811s] (I)        0  Early Global Route kernel           100.00%  0.79 sec  0.76 sec 
[08/01 11:55:49    811s] (I)        1  Global Routing                       38.93%  0.31 sec  0.29 sec 
[08/01 11:55:49    811s] (I)        1  Export                               27.49%  0.22 sec  0.22 sec 
[08/01 11:55:49    811s] (I)        1  Import and model                     26.89%  0.21 sec  0.20 sec 
[08/01 11:55:49    811s] (I)        1  Track Assignment (1T)                 4.77%  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)        1  Export 3D cong map                    1.41%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        1  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        2  Update net boxes                     14.01%  0.11 sec  0.11 sec 
[08/01 11:55:49    811s] (I)        2  Create route DB                      13.93%  0.11 sec  0.10 sec 
[08/01 11:55:49    811s] (I)        2  Report wirelength                    12.75%  0.10 sec  0.10 sec 
[08/01 11:55:49    811s] (I)        2  Create place DB                      11.53%  0.09 sec  0.09 sec 
[08/01 11:55:49    811s] (I)        2  Net group 1                          10.24%  0.08 sec  0.08 sec 
[08/01 11:55:49    811s] (I)        2  Net group 2                           7.49%  0.06 sec  0.06 sec 
[08/01 11:55:49    811s] (I)        2  Net group 4                           6.66%  0.05 sec  0.05 sec 
[08/01 11:55:49    811s] (I)        2  Net group 3                           6.39%  0.05 sec  0.05 sec 
[08/01 11:55:49    811s] (I)        2  Net group 5                           5.72%  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)        2  Track Assignment Kernel               4.74%  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)        2  Create route kernel                   0.91%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        2  Export DB wires                       0.70%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        2  Export 2D cong map                    0.13%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        3  Import route data (1T)               13.83%  0.11 sec  0.10 sec 
[08/01 11:55:49    811s] (I)        3  Generate topology                    11.82%  0.09 sec  0.09 sec 
[08/01 11:55:49    811s] (I)        3  Import place data                    11.52%  0.09 sec  0.09 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1g                              6.85%  0.05 sec  0.05 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1d                              5.56%  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1a                              2.04%  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)        3  Layer assignment (1T)                 1.87%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1b                              1.33%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1c                              0.81%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1h                              0.76%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1f                              0.69%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        3  Export all nets                       0.53%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        3  Phase 1e                              0.30%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        3  Set wire vias                         0.13%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Read nets                             9.05%  0.07 sec  0.07 sec 
[08/01 11:55:49    811s] (I)        4  Post Routing                          7.53%  0.06 sec  0.06 sec 
[08/01 11:55:49    811s] (I)        4  Detoured routing (1T)                 5.51%  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)        4  Read prerouted                        4.72%  0.04 sec  0.04 sec 
[08/01 11:55:49    811s] (I)        4  Model blockage capacity               3.90%  0.03 sec  0.03 sec 
[08/01 11:55:49    811s] (I)        4  Read instances and placement          2.52%  0.02 sec  0.02 sec 
[08/01 11:55:49    811s] (I)        4  Read blockages ( Layer 2-10 )         2.16%  0.02 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        4  Two level Routing                     0.77%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        4  Congestion clean                      0.67%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        4  Monotonic routing (1T)                0.62%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Pattern Routing Avoiding Blockages    0.59%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Pattern routing (1T)                  0.55%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Read unlegalized nets                 0.55%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Initialize 3D grid graph              0.40%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Route legalization                    0.18%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Move terms for access (1T)            0.11%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Add via demand to 2D                  0.06%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Initialize 3D capacity                3.56%  0.03 sec  0.03 sec 
[08/01 11:55:49    811s] (I)        5  Read PG blockages                     1.15%  0.01 sec  0.01 sec 
[08/01 11:55:49    811s] (I)        5  Read instance blockages               0.56%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Two Level Routing (Regular)           0.30%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Two Level Routing (Strong)            0.19%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 11:55:49    811s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:55:49    811s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:55:49    811s]       Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/01 11:55:49    811s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:49    811s] UM:*                                                                   Early Global Route - eGR only step
[08/01 11:55:49    811s]     Routing using eGR only done.
[08/01 11:55:49    811s] Net route status summary:
[08/01 11:55:49    811s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:55:49    811s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:55:49    811s] 
[08/01 11:55:49    811s] CCOPT: Done with clock implementation routing.
[08/01 11:55:49    811s] 
[08/01 11:55:49    811s]   Clock implementation routing done.
[08/01 11:55:49    811s]   Fixed 67 wires.
[08/01 11:55:49    811s]   CCOpt: Starting congestion repair using flow wrapper...
[08/01 11:55:49    811s]     Congestion Repair...
[08/01 11:55:49    811s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:13:31.3/1:00:42.5 (0.2), mem = 3335.0M
[08/01 11:55:49    811s] Info: Disable timing driven in postCTS congRepair.
[08/01 11:55:49    811s] User Input Parameters:
[08/01 11:55:49    811s] 
[08/01 11:55:49    811s] Starting congRepair ...
[08/01 11:55:49    811s] - Congestion Driven    : On
[08/01 11:55:49    811s] - Timing Driven        : Off
[08/01 11:55:49    811s] - Area-Violation Based : On
[08/01 11:55:49    811s] - Start Rollback Level : -5
[08/01 11:55:49    811s] - Legalized            : On
[08/01 11:55:49    811s] - Window Based         : Off
[08/01 11:55:49    811s] - eDen incr mode       : Off
[08/01 11:55:49    811s] - Small incr mode      : Off
[08/01 11:55:49    811s] 
[08/01 11:55:49    811s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3335.0M, EPOCH TIME: 1754074549.193842
[08/01 11:55:49    811s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:3335.0M, EPOCH TIME: 1754074549.202778
[08/01 11:55:49    811s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3335.0M, EPOCH TIME: 1754074549.202832
[08/01 11:55:49    811s] Starting Early Global Route congestion estimation: mem = 3335.0M
[08/01 11:55:49    811s] (I)      ==================== Layers =====================
[08/01 11:55:49    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:49    811s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:55:49    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:49    811s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:55:49    811s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:55:49    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:49    811s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:55:49    811s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:55:49    811s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:55:49    811s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:55:49    811s] (I)      Started Import and model ( Curr Mem: 3335.01 MB )
[08/01 11:55:49    811s] (I)      Default pattern map key = top_default.
[08/01 11:55:49    811s] (I)      == Non-default Options ==
[08/01 11:55:49    811s] (I)      Maximum routing layer                              : 10
[08/01 11:55:49    811s] (I)      Number of threads                                  : 1
[08/01 11:55:49    811s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 11:55:49    811s] (I)      Method to set GCell size                           : row
[08/01 11:55:49    811s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:55:49    811s] (I)      Use row-based GCell size
[08/01 11:55:49    811s] (I)      Use row-based GCell align
[08/01 11:55:49    811s] (I)      layer 0 area = 0
[08/01 11:55:49    811s] (I)      layer 1 area = 0
[08/01 11:55:49    811s] (I)      layer 2 area = 0
[08/01 11:55:49    811s] (I)      layer 3 area = 0
[08/01 11:55:49    811s] (I)      layer 4 area = 0
[08/01 11:55:49    811s] (I)      layer 5 area = 0
[08/01 11:55:49    811s] (I)      layer 6 area = 0
[08/01 11:55:49    811s] (I)      layer 7 area = 0
[08/01 11:55:49    811s] (I)      layer 8 area = 0
[08/01 11:55:49    811s] (I)      layer 9 area = 0
[08/01 11:55:49    811s] (I)      GCell unit size   : 2800
[08/01 11:55:49    811s] (I)      GCell multiplier  : 1
[08/01 11:55:49    811s] (I)      GCell row height  : 2800
[08/01 11:55:49    811s] (I)      Actual row height : 2800
[08/01 11:55:49    811s] (I)      GCell align ref   : 20140 20160
[08/01 11:55:49    811s] [NR-eGR] Track table information for default rule: 
[08/01 11:55:49    811s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:55:49    811s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:55:49    811s] (I)      ============== Default via ===============
[08/01 11:55:49    811s] (I)      +---+------------------+-----------------+
[08/01 11:55:49    811s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:55:49    811s] (I)      +---+------------------+-----------------+
[08/01 11:55:49    811s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:55:49    811s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:55:49    811s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:55:49    811s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:55:49    811s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:55:49    811s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:55:49    811s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:55:49    811s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:55:49    811s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:55:49    811s] (I)      +---+------------------+-----------------+
[08/01 11:55:49    811s] [NR-eGR] Read 81886 PG shapes
[08/01 11:55:49    811s] [NR-eGR] Read 0 clock shapes
[08/01 11:55:49    811s] [NR-eGR] Read 0 other shapes
[08/01 11:55:49    811s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:55:49    811s] [NR-eGR] #Instance Blockages : 0
[08/01 11:55:49    811s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:55:49    811s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:55:49    811s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:55:49    811s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:55:49    811s] [NR-eGR] #Other Blockages    : 0
[08/01 11:55:49    811s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:55:49    811s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 24570
[08/01 11:55:49    811s] [NR-eGR] Read 57543 nets ( ignored 67 )
[08/01 11:55:49    811s] (I)      early_global_route_priority property id does not exist.
[08/01 11:55:49    811s] (I)      Read Num Blocks=81886  Num Prerouted Wires=24570  Num CS=0
[08/01 11:55:49    811s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 14796
[08/01 11:55:49    811s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8179
[08/01 11:55:49    811s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1505
[08/01 11:55:49    811s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 89
[08/01 11:55:49    811s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 1
[08/01 11:55:49    811s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:55:49    811s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:55:49    811s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:55:49    811s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:55:49    811s] (I)      Number of ignored nets                =     67
[08/01 11:55:49    811s] (I)      Number of connected nets              =      0
[08/01 11:55:49    811s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:55:49    811s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:55:49    811s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:55:49    811s] (I)      Ndr track 0 does not exist
[08/01 11:55:49    811s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:55:49    811s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:55:49    811s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:55:49    811s] (I)      Site width          :   380  (dbu)
[08/01 11:55:49    811s] (I)      Row height          :  2800  (dbu)
[08/01 11:55:49    811s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:55:49    811s] (I)      GCell width         :  2800  (dbu)
[08/01 11:55:49    811s] (I)      GCell height        :  2800  (dbu)
[08/01 11:55:49    811s] (I)      Grid                :   281   281    10
[08/01 11:55:49    811s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:55:49    811s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:55:49    811s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:55:49    811s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:55:49    811s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:55:49    811s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:55:49    811s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:55:49    811s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:55:49    811s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:55:49    811s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:55:49    811s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:55:49    811s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:55:49    811s] (I)      --------------------------------------------------------
[08/01 11:55:49    811s] 
[08/01 11:55:49    811s] [NR-eGR] ============ Routing rule table ============
[08/01 11:55:49    811s] [NR-eGR] Rule id: 1  Nets: 57476
[08/01 11:55:49    811s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:55:49    811s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:55:49    811s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:55:49    811s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:55:49    811s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:55:49    811s] [NR-eGR] ========================================
[08/01 11:55:49    811s] [NR-eGR] 
[08/01 11:55:49    811s] (I)      =============== Blocked Tracks ===============
[08/01 11:55:49    811s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:49    811s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:55:49    811s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:49    811s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:55:49    811s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:55:49    811s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:55:49    811s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:55:49    811s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:55:49    811s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:55:49    811s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:55:49    811s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:55:49    811s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:55:49    811s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:55:49    811s] (I)      +-------+---------+----------+---------------+
[08/01 11:55:49    811s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 3349.05 MB )
[08/01 11:55:49    811s] (I)      Reset routing kernel
[08/01 11:55:49    811s] (I)      Started Global Routing ( Curr Mem: 3349.05 MB )
[08/01 11:55:49    811s] (I)      totalPins=185089  totalGlobalPin=175186 (94.65%)
[08/01 11:55:49    811s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] (I)      ============  Phase 1a Route ============
[08/01 11:55:49    811s] [NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[08/01 11:55:49    811s] (I)      Usage: 367740 = (188327 H, 179413 V) = (14.61% H, 12.73% V) = (2.637e+05um H, 2.512e+05um V)
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] (I)      ============  Phase 1b Route ============
[08/01 11:55:49    811s] (I)      Usage: 367740 = (188327 H, 179413 V) = (14.61% H, 12.73% V) = (2.637e+05um H, 2.512e+05um V)
[08/01 11:55:49    811s] (I)      Overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.148360e+05um
[08/01 11:55:49    811s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[08/01 11:55:49    811s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] (I)      ============  Phase 1c Route ============
[08/01 11:55:49    811s] (I)      Usage: 367740 = (188327 H, 179413 V) = (14.61% H, 12.73% V) = (2.637e+05um H, 2.512e+05um V)
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] (I)      ============  Phase 1d Route ============
[08/01 11:55:49    811s] (I)      Usage: 367740 = (188327 H, 179413 V) = (14.61% H, 12.73% V) = (2.637e+05um H, 2.512e+05um V)
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] (I)      ============  Phase 1e Route ============
[08/01 11:55:49    811s] (I)      Usage: 367740 = (188327 H, 179413 V) = (14.61% H, 12.73% V) = (2.637e+05um H, 2.512e+05um V)
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] (I)      ============  Phase 1l Route ============
[08/01 11:55:49    811s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.148360e+05um
[08/01 11:55:49    811s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:55:49    811s] (I)      Layer  2:     548601    176086       280           0      579747    ( 0.00%) 
[08/01 11:55:49    811s] (I)      Layer  3:     766621    207730         7           0      786800    ( 0.00%) 
[08/01 11:55:49    811s] (I)      Layer  4:     368097     95940        59           0      393400    ( 0.00%) 
[08/01 11:55:49    811s] (I)      Layer  5:     372635     37468         3           0      393400    ( 0.00%) 
[08/01 11:55:49    811s] (I)      Layer  6:     359227     35867         9           0      393400    ( 0.00%) 
[08/01 11:55:49    811s] (I)      Layer  7:     107890       462         4       11407      119727    ( 8.70%) 
[08/01 11:55:49    811s] (I)      Layer  8:      96318       893         0       29803      101330    (22.73%) 
[08/01 11:55:49    811s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:55:49    811s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:55:49    811s] (I)      Total:       2706173    554446       362       99811     2843611    ( 3.39%) 
[08/01 11:55:49    811s] (I)      
[08/01 11:55:49    811s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:55:49    811s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:55:49    811s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:55:49    811s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:55:49    811s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:55:49    811s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:49    811s] [NR-eGR]  metal2 ( 2)       231( 0.29%)         6( 0.01%)   ( 0.30%) 
[08/01 11:55:49    811s] [NR-eGR]  metal3 ( 3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:55:49    811s] [NR-eGR]  metal4 ( 4)        53( 0.07%)         0( 0.00%)   ( 0.07%) 
[08/01 11:55:49    811s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:49    811s] [NR-eGR]  metal6 ( 6)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:55:49    811s] [NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:55:49    811s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:49    811s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:49    811s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:55:49    811s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:55:49    811s] [NR-eGR]        Total       306( 0.05%)         6( 0.00%)   ( 0.05%) 
[08/01 11:55:49    811s] [NR-eGR] 
[08/01 11:55:49    811s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3361.05 MB )
[08/01 11:55:49    811s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:55:49    811s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.540, REAL:0.566, MEM:3361.0M, EPOCH TIME: 1754074549.768873
[08/01 11:55:49    811s] OPERPROF: Starting HotSpotCal at level 1, MEM:3361.0M, EPOCH TIME: 1754074549.768897
[08/01 11:55:49    811s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:55:49    811s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 3361.0M
[08/01 11:55:49    811s] [hotspot] +------------+---------------+---------------+
[08/01 11:55:49    811s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:55:49    811s] [hotspot] +------------+---------------+---------------+
[08/01 11:55:49    811s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:55:49    811s] [hotspot] +------------+---------------+---------------+
[08/01 11:55:49    811s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:55:49    811s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:55:49    811s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.006, MEM:3361.0M, EPOCH TIME: 1754074549.774514
[08/01 11:55:49    811s] Skipped repairing congestion.
[08/01 11:55:49    811s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3361.0M, EPOCH TIME: 1754074549.774558
[08/01 11:55:49    811s] Starting Early Global Route wiring: mem = 3361.0M
[08/01 11:55:49    811s] (I)      ============= Track Assignment ============
[08/01 11:55:49    811s] (I)      Started Track Assignment (1T) ( Curr Mem: 3361.05 MB )
[08/01 11:55:49    811s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:55:49    811s] (I)      Run Multi-thread track assignment
[08/01 11:55:50    812s] (I)      Finished Track Assignment (1T) ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3361.05 MB )
[08/01 11:55:50    812s] (I)      Started Export ( Curr Mem: 3361.05 MB )
[08/01 11:55:50    812s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:55:50    812s] [NR-eGR] -------------------------------------
[08/01 11:55:50    812s] [NR-eGR]  metal1   (1H)             0  190796 
[08/01 11:55:50    812s] [NR-eGR]  metal2   (2V)        136875  232662 
[08/01 11:55:50    812s] [NR-eGR]  metal3   (3H)        238296   76944 
[08/01 11:55:50    812s] [NR-eGR]  metal4   (4V)        107132   12183 
[08/01 11:55:50    812s] [NR-eGR]  metal5   (5H)         46066    9640 
[08/01 11:55:50    812s] [NR-eGR]  metal6   (6V)         50538     202 
[08/01 11:55:50    812s] [NR-eGR]  metal7   (7H)           571     110 
[08/01 11:55:50    812s] [NR-eGR]  metal8   (8V)          1262       6 
[08/01 11:55:50    812s] [NR-eGR]  metal9   (9H)             3       0 
[08/01 11:55:50    812s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:55:50    812s] [NR-eGR] -------------------------------------
[08/01 11:55:50    812s] [NR-eGR]           Total       580742  522543 
[08/01 11:55:50    812s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:50    812s] [NR-eGR] Total half perimeter of net bounding box: 534547um
[08/01 11:55:50    812s] [NR-eGR] Total length: 580742um, number of vias: 522543
[08/01 11:55:50    812s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:50    812s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:55:50    812s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:55:50    812s] (I)      Finished Export ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 3361.05 MB )
[08/01 11:55:50    812s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.786, REAL:0.788, MEM:3361.0M, EPOCH TIME: 1754074550.562527
[08/01 11:55:50    812s] Early Global Route wiring runtime: 0.79 seconds, mem = 3361.0M
[08/01 11:55:50    812s] Tdgp not successfully inited but do clear! skip clearing
[08/01 11:55:50    812s] End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
[08/01 11:55:50    812s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:13:32.6/1:00:43.9 (0.2), mem = 3361.0M
[08/01 11:55:50    812s] 
[08/01 11:55:50    812s] =============================================================================================
[08/01 11:55:50    812s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #2                    21.18-s099_1
[08/01 11:55:50    812s] =============================================================================================
[08/01 11:55:50    812s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:55:50    812s] ---------------------------------------------------------------------------------------------
[08/01 11:55:50    812s] [ MISC                   ]          0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:55:50    812s] ---------------------------------------------------------------------------------------------
[08/01 11:55:50    812s]  IncrReplace #1 TOTAL               0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:55:50    812s] ---------------------------------------------------------------------------------------------
[08/01 11:55:50    812s] 
[08/01 11:55:50    812s]     Congestion Repair done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:55:50    812s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:50    812s] UM:*                                                                   Congestion Repair
[08/01 11:55:50    812s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/01 11:55:50    812s] OPERPROF: Starting DPlace-Init at level 1, MEM:3361.0M, EPOCH TIME: 1754074550.623634
[08/01 11:55:50    812s] Processing tracks to init pin-track alignment.
[08/01 11:55:50    812s] z: 2, totalTracks: 1
[08/01 11:55:50    812s] z: 4, totalTracks: 1
[08/01 11:55:50    812s] z: 6, totalTracks: 1
[08/01 11:55:50    812s] z: 8, totalTracks: 1
[08/01 11:55:50    812s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:55:50    812s] All LLGs are deleted
[08/01 11:55:50    812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:50    812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:50    812s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3361.0M, EPOCH TIME: 1754074550.636095
[08/01 11:55:50    812s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3361.0M, EPOCH TIME: 1754074550.636149
[08/01 11:55:50    812s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3361.0M, EPOCH TIME: 1754074550.643983
[08/01 11:55:50    812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:50    812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:55:50    812s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3361.0M, EPOCH TIME: 1754074550.644755
[08/01 11:55:50    812s] Max number of tech site patterns supported in site array is 256.
[08/01 11:55:50    812s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:55:50    812s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3361.0M, EPOCH TIME: 1754074550.648520
[08/01 11:55:50    812s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:55:50    812s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:55:50    812s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:3361.0M, EPOCH TIME: 1754074550.658984
[08/01 11:55:50    812s] Fast DP-INIT is on for default
[08/01 11:55:50    812s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:55:50    812s] Atter site array init, number of instance map data is 0.
[08/01 11:55:50    812s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.021, MEM:3361.0M, EPOCH TIME: 1754074550.665500
[08/01 11:55:50    812s] 
[08/01 11:55:50    812s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:55:50    812s] OPERPROF:     Starting CMU at level 3, MEM:3361.0M, EPOCH TIME: 1754074550.674105
[08/01 11:55:50    812s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3361.0M, EPOCH TIME: 1754074550.675577
[08/01 11:55:50    812s] 
[08/01 11:55:50    812s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:55:50    812s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.034, MEM:3361.0M, EPOCH TIME: 1754074550.678015
[08/01 11:55:50    812s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3361.0M, EPOCH TIME: 1754074550.678052
[08/01 11:55:50    812s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3361.0M, EPOCH TIME: 1754074550.678402
[08/01 11:55:50    812s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3361.0MB).
[08/01 11:55:50    812s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.058, MEM:3361.0M, EPOCH TIME: 1754074550.681556
[08/01 11:55:50    812s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.7 real=0:00:02.7)
[08/01 11:55:50    812s]   Leaving CCOpt scope - extractRC...
[08/01 11:55:50    812s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 11:55:50    812s] Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
[08/01 11:55:50    812s] pre_route RC Extraction called for design top.
[08/01 11:55:50    812s] RC Extraction called in multi-corner(1) mode.
[08/01 11:55:50    812s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:55:50    812s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:55:50    812s] RCMode: PreRoute
[08/01 11:55:50    812s]       RC Corner Indexes            0   
[08/01 11:55:50    812s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:55:50    812s] Resistance Scaling Factor    : 1.00000 
[08/01 11:55:50    812s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:55:50    812s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:55:50    812s] Shrink Factor                : 1.00000
[08/01 11:55:50    812s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:55:50    812s] 
[08/01 11:55:50    812s] Trim Metal Layers:
[08/01 11:55:50    812s] LayerId::1 widthSet size::1
[08/01 11:55:50    812s] LayerId::2 widthSet size::1
[08/01 11:55:50    812s] LayerId::3 widthSet size::1
[08/01 11:55:50    812s] LayerId::4 widthSet size::1
[08/01 11:55:50    812s] LayerId::5 widthSet size::1
[08/01 11:55:50    812s] LayerId::6 widthSet size::1
[08/01 11:55:50    812s] LayerId::7 widthSet size::1
[08/01 11:55:50    812s] LayerId::8 widthSet size::1
[08/01 11:55:50    812s] LayerId::9 widthSet size::1
[08/01 11:55:50    812s] LayerId::10 widthSet size::1
[08/01 11:55:50    812s] eee: pegSigSF::1.070000
[08/01 11:55:50    812s] Updating RC grid for preRoute extraction ...
[08/01 11:55:50    812s] Initializing multi-corner resistance tables ...
[08/01 11:55:50    812s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:55:50    812s] eee: l::2 avDens::0.170109 usedTrk::9776.766797 availTrk::57473.684211 sigTrk::9776.766797
[08/01 11:55:50    812s] eee: l::3 avDens::0.218219 usedTrk::17021.111772 availTrk::78000.000000 sigTrk::17021.111772
[08/01 11:55:50    812s] eee: l::4 avDens::0.196213 usedTrk::7652.308218 availTrk::39000.000000 sigTrk::7652.308218
[08/01 11:55:50    812s] eee: l::5 avDens::0.088098 usedTrk::3290.451070 availTrk::37350.000000 sigTrk::3290.451070
[08/01 11:55:50    812s] eee: l::6 avDens::0.098765 usedTrk::3609.871077 availTrk::36550.000000 sigTrk::3609.871077
[08/01 11:55:50    812s] eee: l::7 avDens::0.018397 usedTrk::40.780357 availTrk::2216.666667 sigTrk::40.780357
[08/01 11:55:50    812s] eee: l::8 avDens::0.047434 usedTrk::90.125357 availTrk::1900.000000 sigTrk::90.125357
[08/01 11:55:50    812s] eee: l::9 avDens::0.212682 usedTrk::109.797143 availTrk::516.250000 sigTrk::109.797143
[08/01 11:55:50    812s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:55:50    812s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:55:50    812s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248002 uaWl=0.985793 uaWlH=0.338211 aWlH=0.013802 lMod=0 pMax=0.862500 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.377897 siPrev=0 viaL=0.000000 crit=0.025764 shortMod=0.128821 fMod=0.006441 
[08/01 11:55:51    813s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 3361.047M)
[08/01 11:55:51    813s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 11:55:51    813s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:55:51    813s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:55:51    813s] End AAE Lib Interpolated Model. (MEM=3361.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:55:51    813s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.2)
[08/01 11:55:51    813s]   Clock DAG stats after clustering cong repair call:
[08/01 11:55:51    813s]     cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:51    813s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:51    813s]     misc counts      : r=1, pp=0
[08/01 11:55:51    813s]     cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:51    813s]     cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:51    813s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:51    813s]     wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:51    813s]     wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:51    813s]     hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:51    813s]   Clock DAG net violations after clustering cong repair call: none
[08/01 11:55:51    813s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/01 11:55:51    813s]     Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]     Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/01 11:55:51    813s]      Bufs: BUF_X32: 66 
[08/01 11:55:51    813s]   Clock DAG hash after clustering cong repair call: 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]   CTS services accumulated run-time stats after clustering cong repair call:
[08/01 11:55:51    813s]     delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]     legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]     steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]   Primary reporting skew groups after clustering cong repair call:
[08/01 11:55:51    813s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
[08/01 11:55:51    813s]         min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:51    813s]         max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:51    813s]   Skew group summary after clustering cong repair call:
[08/01 11:55:51    813s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
[08/01 11:55:51    813s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.3 real=0:00:03.3)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   CongRepair After Initial Clustering
[08/01 11:55:51    813s]   Stage::Clustering done. (took cpu=0:00:07.0 real=0:00:07.0)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Stage::Clustering
[08/01 11:55:51    813s]   Stage::DRV Fixing...
[08/01 11:55:51    813s]   Fixing clock tree slew time and max cap violations...
[08/01 11:55:51    813s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:55:51    813s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/01 11:55:51    813s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:51    813s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:51    813s]       misc counts      : r=1, pp=0
[08/01 11:55:51    813s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:51    813s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:51    813s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:51    813s]       wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:51    813s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:51    813s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:51    813s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/01 11:55:51    813s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/01 11:55:51    813s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/01 11:55:51    813s]        Bufs: BUF_X32: 66 
[08/01 11:55:51    813s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:51    813s]           max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:51    813s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:51    813s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[08/01 11:55:51    813s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/01 11:55:51    813s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:55:51    813s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:55:51    813s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:51    813s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:51    813s]       misc counts      : r=1, pp=0
[08/01 11:55:51    813s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:51    813s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:51    813s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:51    813s]       wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:51    813s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:51    813s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:51    813s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/01 11:55:51    813s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:55:51    813s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/01 11:55:51    813s]        Bufs: BUF_X32: 66 
[08/01 11:55:51    813s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
[08/01 11:55:51    813s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:51    813s]           max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:51    813s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
[08/01 11:55:51    813s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:51    813s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[08/01 11:55:51    813s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Stage::DRV Fixing
[08/01 11:55:51    813s]   Stage::Insertion Delay Reduction...
[08/01 11:55:51    813s]   Removing unnecessary root buffering...
[08/01 11:55:51    813s]     Clock DAG hash before 'Removing unnecessary root buffering': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/01 11:55:51    813s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:51    813s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:51    813s]       misc counts      : r=1, pp=0
[08/01 11:55:51    813s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:51    813s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:51    813s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:51    813s]       wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:51    813s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:51    813s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:51    813s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/01 11:55:51    813s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/01 11:55:51    813s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/01 11:55:51    813s]        Bufs: BUF_X32: 66 
[08/01 11:55:51    813s]     Clock DAG hash after 'Removing unnecessary root buffering': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:51    813s]           max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:51    813s]     Skew group summary after 'Removing unnecessary root buffering':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:51    813s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Removing unnecessary root buffering
[08/01 11:55:51    813s]   Removing unconstrained drivers...
[08/01 11:55:51    813s]     Clock DAG hash before 'Removing unconstrained drivers': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/01 11:55:51    813s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:51    813s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:51    813s]       misc counts      : r=1, pp=0
[08/01 11:55:51    813s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:51    813s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:51    813s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:51    813s]       wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:51    813s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:51    813s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:51    813s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/01 11:55:51    813s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/01 11:55:51    813s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/01 11:55:51    813s]        Bufs: BUF_X32: 66 
[08/01 11:55:51    813s]     Clock DAG hash after 'Removing unconstrained drivers': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:51    813s]           max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:51    813s]     Skew group summary after 'Removing unconstrained drivers':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:51    813s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Removing unconstrained drivers
[08/01 11:55:51    813s]   Reducing insertion delay 1...
[08/01 11:55:51    813s]     Clock DAG hash before 'Reducing insertion delay 1': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[08/01 11:55:51    813s]       delay calculator: calls=32478, total_wall_time=4.451s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8982, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26399, total_wall_time=3.664s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/01 11:55:51    813s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:51    813s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:51    813s]       misc counts      : r=1, pp=0
[08/01 11:55:51    813s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:51    813s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:51    813s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:51    813s]       wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:51    813s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:51    813s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:51    813s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/01 11:55:51    813s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/01 11:55:51    813s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:51    813s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/01 11:55:51    813s]        Bufs: BUF_X32: 66 
[08/01 11:55:51    813s]     Clock DAG hash after 'Reducing insertion delay 1': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[08/01 11:55:51    813s]       delay calculator: calls=32535, total_wall_time=4.455s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8990, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26416, total_wall_time=3.666s, mean_wall_time=0.139ms
[08/01 11:55:51    813s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:51    813s]           max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:51    813s]     Skew group summary after 'Reducing insertion delay 1':
[08/01 11:55:51    813s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:51    813s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:51    813s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:51    813s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:51    813s] UM:*                                                                   Reducing insertion delay 1
[08/01 11:55:51    813s]   Removing longest path buffering...
[08/01 11:55:51    813s]     Clock DAG hash before 'Removing longest path buffering': 10566464481917503543 11397194560027188118
[08/01 11:55:51    813s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[08/01 11:55:51    813s]       delay calculator: calls=32535, total_wall_time=4.455s, mean_wall_time=0.137ms
[08/01 11:55:51    813s]       legalizer: calls=8990, total_wall_time=0.158s, mean_wall_time=0.018ms
[08/01 11:55:51    813s]       steiner router: calls=26416, total_wall_time=3.666s, mean_wall_time=0.139ms
[08/01 11:55:52    814s]     Clock DAG stats after 'Removing longest path buffering':
[08/01 11:55:52    814s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:52    814s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:52    814s]       misc counts      : r=1, pp=0
[08/01 11:55:52    814s]       cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
[08/01 11:55:52    814s]       cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
[08/01 11:55:52    814s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:52    814s]       wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
[08/01 11:55:52    814s]       wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
[08/01 11:55:52    814s]       hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
[08/01 11:55:52    814s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/01 11:55:52    814s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/01 11:55:52    814s]       Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:52    814s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:52    814s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/01 11:55:52    814s]        Bufs: BUF_X32: 66 
[08/01 11:55:52    814s]     Clock DAG hash after 'Removing longest path buffering': 10566464481917503543 11397194560027188118
[08/01 11:55:52    814s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[08/01 11:55:52    814s]       delay calculator: calls=33007, total_wall_time=4.591s, mean_wall_time=0.139ms
[08/01 11:55:52    814s]       legalizer: calls=9026, total_wall_time=0.159s, mean_wall_time=0.018ms
[08/01 11:55:52    814s]       steiner router: calls=26512, total_wall_time=3.685s, mean_wall_time=0.139ms
[08/01 11:55:52    814s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/01 11:55:52    814s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:52    814s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:52    814s]           max path sink: result_reg_reg[11><14]/CK
[08/01 11:55:52    814s]     Skew group summary after 'Removing longest path buffering':
[08/01 11:55:52    814s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
[08/01 11:55:52    814s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:52    814s]   Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:55:52    814s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:52    814s] UM:*                                                                   Removing longest path buffering
[08/01 11:55:52    814s]   Reducing insertion delay 2...
[08/01 11:55:52    814s]     Clock DAG hash before 'Reducing insertion delay 2': 10566464481917503543 11397194560027188118
[08/01 11:55:52    814s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[08/01 11:55:52    814s]       delay calculator: calls=33007, total_wall_time=4.591s, mean_wall_time=0.139ms
[08/01 11:55:52    814s]       legalizer: calls=9026, total_wall_time=0.159s, mean_wall_time=0.018ms
[08/01 11:55:52    814s]       steiner router: calls=26512, total_wall_time=3.685s, mean_wall_time=0.139ms
[08/01 11:55:53    815s]     Path optimization required 646 stage delay updates 
[08/01 11:55:53    815s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/01 11:55:53    815s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:53    815s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:53    815s]       misc counts      : r=1, pp=0
[08/01 11:55:53    815s]       cell areas       : b=847.476um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=847.476um^2
[08/01 11:55:53    815s]       cell capacitance : b=1566.548fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1566.548fF
[08/01 11:55:53    815s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:53    815s]       wire capacitance : top=0.000fF, trunk=230.585fF, leaf=1995.206fF, total=2225.792fF
[08/01 11:55:53    815s]       wire lengths     : top=0.000um, trunk=2090.535um, leaf=18477.635um, total=20568.169um
[08/01 11:55:53    815s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:53    815s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/01 11:55:53    815s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/01 11:55:53    815s]       Trunk : target=0.071ns count=11 avg=0.024ns sd=0.005ns min=0.013ns max=0.032ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:53    815s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:53    815s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/01 11:55:53    815s]        Bufs: BUF_X32: 64 BUF_X16: 2 
[08/01 11:55:53    815s]     Clock DAG hash after 'Reducing insertion delay 2': 7984448751189821940 8541561071388127365
[08/01 11:55:53    815s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[08/01 11:55:53    815s]       delay calculator: calls=34477, total_wall_time=5.006s, mean_wall_time=0.145ms
[08/01 11:55:53    815s]       legalizer: calls=9306, total_wall_time=0.168s, mean_wall_time=0.018ms
[08/01 11:55:53    815s]       steiner router: calls=27160, total_wall_time=3.850s, mean_wall_time=0.142ms
[08/01 11:55:53    815s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/01 11:55:53    815s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141, avg=0.118, sd=0.013], skew [0.057 vs 0.040*], 91.7% {0.101, 0.140} (wid=0.060 ws=0.048) (gid=0.092 gs=0.023)
[08/01 11:55:53    815s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:53    815s]           max path sink: acc_reg_out_reg[14]158/CK
[08/01 11:55:53    815s]     Skew group summary after 'Reducing insertion delay 2':
[08/01 11:55:53    815s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141, avg=0.118, sd=0.013], skew [0.057 vs 0.040*], 91.7% {0.101, 0.140} (wid=0.060 ws=0.048) (gid=0.092 gs=0.023)
[08/01 11:55:53    815s]     Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:53    815s]   Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/01 11:55:53    815s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:53    815s] UM:*                                                                   Reducing insertion delay 2
[08/01 11:55:53    815s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.2 real=0:00:02.2)
[08/01 11:55:53    815s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:53    815s] UM:*                                                                   Stage::Insertion Delay Reduction
[08/01 11:55:53    815s]   CCOpt::Phase::Construction done. (took cpu=0:00:09.4 real=0:00:09.5)
[08/01 11:55:53    815s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:53    815s] UM:*                                                                   CCOpt::Phase::Construction
[08/01 11:55:53    815s]   CCOpt::Phase::Implementation...
[08/01 11:55:53    815s]   Stage::Reducing Power...
[08/01 11:55:53    815s]   Improving clock tree routing...
[08/01 11:55:53    815s]     Clock DAG hash before 'Improving clock tree routing': 7984448751189821940 8541561071388127365
[08/01 11:55:53    815s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[08/01 11:55:53    815s]       delay calculator: calls=34477, total_wall_time=5.006s, mean_wall_time=0.145ms
[08/01 11:55:53    815s]       legalizer: calls=9306, total_wall_time=0.168s, mean_wall_time=0.018ms
[08/01 11:55:53    815s]       steiner router: calls=27160, total_wall_time=3.850s, mean_wall_time=0.142ms
[08/01 11:55:53    815s]     Iteration 1...
[08/01 11:55:53    815s]     Iteration 1 done.
[08/01 11:55:53    815s]     Clock DAG stats after 'Improving clock tree routing':
[08/01 11:55:53    815s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:53    815s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:53    815s]       misc counts      : r=1, pp=0
[08/01 11:55:53    815s]       cell areas       : b=847.476um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=847.476um^2
[08/01 11:55:53    815s]       cell capacitance : b=1566.548fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1566.548fF
[08/01 11:55:53    815s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:53    815s]       wire capacitance : top=0.000fF, trunk=230.585fF, leaf=1995.206fF, total=2225.792fF
[08/01 11:55:53    815s]       wire lengths     : top=0.000um, trunk=2090.535um, leaf=18477.635um, total=20568.169um
[08/01 11:55:53    815s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:53    815s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/01 11:55:53    815s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/01 11:55:53    815s]       Trunk : target=0.071ns count=11 avg=0.024ns sd=0.005ns min=0.013ns max=0.032ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:53    815s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:53    815s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/01 11:55:53    815s]        Bufs: BUF_X32: 64 BUF_X16: 2 
[08/01 11:55:53    815s]     Clock DAG hash after 'Improving clock tree routing': 7984448751189821940 8541561071388127365
[08/01 11:55:53    815s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[08/01 11:55:53    815s]       delay calculator: calls=34523, total_wall_time=5.017s, mean_wall_time=0.145ms
[08/01 11:55:53    815s]       legalizer: calls=9338, total_wall_time=0.169s, mean_wall_time=0.018ms
[08/01 11:55:53    815s]       steiner router: calls=27196, total_wall_time=3.855s, mean_wall_time=0.142ms
[08/01 11:55:53    815s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/01 11:55:53    815s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141], skew [0.057 vs 0.040*]
[08/01 11:55:53    815s]           min path sink: acc_reg_out_reg[3]89/CK
[08/01 11:55:53    815s]           max path sink: acc_reg_out_reg[14]158/CK
[08/01 11:55:53    815s]     Skew group summary after 'Improving clock tree routing':
[08/01 11:55:53    815s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141], skew [0.057 vs 0.040*]
[08/01 11:55:53    815s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:53    815s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:53    815s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:53    815s] UM:*                                                                   Improving clock tree routing
[08/01 11:55:53    815s]   Reducing clock tree power 1...
[08/01 11:55:53    815s]     Clock DAG hash before 'Reducing clock tree power 1': 7984448751189821940 8541561071388127365
[08/01 11:55:53    815s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[08/01 11:55:53    815s]       delay calculator: calls=34523, total_wall_time=5.017s, mean_wall_time=0.145ms
[08/01 11:55:53    815s]       legalizer: calls=9338, total_wall_time=0.169s, mean_wall_time=0.018ms
[08/01 11:55:53    815s]       steiner router: calls=27196, total_wall_time=3.855s, mean_wall_time=0.142ms
[08/01 11:55:53    815s]     Resizing gates: [08/01 11:55:53    815s] 
[08/01 11:55:53    815s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:55:55    817s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:55    817s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:55    817s] UM:*                                                                   Legalizing clock trees
[08/01 11:55:55    817s]     100% 
[08/01 11:55:55    817s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[08/01 11:55:55    817s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:55    817s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:55    817s]       misc counts      : r=1, pp=0
[08/01 11:55:55    817s]       cell areas       : b=454.860um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.860um^2
[08/01 11:55:55    817s]       cell capacitance : b=810.457fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=810.457fF
[08/01 11:55:55    817s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:55    817s]       wire capacitance : top=0.000fF, trunk=230.276fF, leaf=1982.102fF, total=2212.378fF
[08/01 11:55:55    817s]       wire lengths     : top=0.000um, trunk=2087.505um, leaf=18348.421um, total=20435.926um
[08/01 11:55:55    817s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:55    817s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[08/01 11:55:55    817s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[08/01 11:55:55    817s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.008ns min=0.008ns max=0.033ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:55    817s]       Leaf  : target=0.071ns count=56 avg=0.030ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:55    817s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[08/01 11:55:55    817s]        Bufs: BUF_X32: 18 BUF_X16: 17 BUF_X8: 31 
[08/01 11:55:55    817s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4621357528770693147 18410975733612197234
[08/01 11:55:55    817s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[08/01 11:55:55    817s]       delay calculator: calls=35509, total_wall_time=5.375s, mean_wall_time=0.151ms
[08/01 11:55:55    817s]       legalizer: calls=9575, total_wall_time=0.174s, mean_wall_time=0.018ms
[08/01 11:55:55    817s]       steiner router: calls=27481, total_wall_time=3.969s, mean_wall_time=0.144ms
[08/01 11:55:55    817s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[08/01 11:55:55    817s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.088, max=0.137], skew [0.049 vs 0.040*]
[08/01 11:55:55    817s]           min path sink: x_reg_out_reg[4]147/CK
[08/01 11:55:55    817s]           max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:55:55    817s] 
[08/01 11:55:55    817s]     Legalizer releasing space for clock trees
[08/01 11:55:55    817s]     Skew group summary after reducing clock tree power 1 iteration 1:
[08/01 11:55:55    817s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.088, max=0.137], skew [0.049 vs 0.040*]
[08/01 11:55:55    817s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:55:56    818s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:56    818s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:56    818s] UM:*                                                                   Legalizing clock trees
[08/01 11:55:56    818s]     100% 
[08/01 11:55:56    818s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[08/01 11:55:56    818s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:56    818s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:56    818s]       misc counts      : r=1, pp=0
[08/01 11:55:56    818s]       cell areas       : b=365.484um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=365.484um^2
[08/01 11:55:56    818s]       cell capacitance : b=648.977fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=648.977fF
[08/01 11:55:56    818s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:56    818s]       wire capacitance : top=0.000fF, trunk=230.324fF, leaf=1981.261fF, total=2211.585fF
[08/01 11:55:56    818s]       wire lengths     : top=0.000um, trunk=2088.285um, leaf=18338.186um, total=20426.471um
[08/01 11:55:56    818s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:56    818s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[08/01 11:55:56    818s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[08/01 11:55:56    818s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.007ns min=0.008ns max=0.033ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:56    818s]       Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:56    818s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[08/01 11:55:56    818s]        Bufs: BUF_X32: 12 BUF_X16: 7 BUF_X8: 47 
[08/01 11:55:56    818s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 2273459966634754215 13875232795185341334
[08/01 11:55:56    818s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[08/01 11:55:56    818s]       delay calculator: calls=36337, total_wall_time=5.657s, mean_wall_time=0.156ms
[08/01 11:55:56    818s]       legalizer: calls=9784, total_wall_time=0.177s, mean_wall_time=0.018ms
[08/01 11:55:56    818s]       steiner router: calls=27723, total_wall_time=4.058s, mean_wall_time=0.146ms
[08/01 11:55:56    818s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[08/01 11:55:56    818s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
[08/01 11:55:56    818s]           min path sink: x_reg_out_reg[4]147/CK
[08/01 11:55:56    818s]           max path sink: x_reg_out_reg[0]114/CK
[08/01 11:55:56    818s] 
[08/01 11:55:56    818s]     Legalizer releasing space for clock trees
[08/01 11:55:56    818s]     Skew group summary after reducing clock tree power 1 iteration 2:
[08/01 11:55:56    818s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
[08/01 11:55:56    818s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:55:57    819s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:57    819s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:57    819s] UM:*                                                                   Legalizing clock trees
[08/01 11:55:57    819s]     100% 
[08/01 11:55:57    819s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/01 11:55:57    819s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:57    819s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:57    819s]       misc counts      : r=1, pp=0
[08/01 11:55:57    819s]       cell areas       : b=359.100um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=359.100um^2
[08/01 11:55:57    819s]       cell capacitance : b=636.083fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=636.083fF
[08/01 11:55:57    819s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:57    819s]       wire capacitance : top=0.000fF, trunk=230.328fF, leaf=1981.258fF, total=2211.586fF
[08/01 11:55:57    819s]       wire lengths     : top=0.000um, trunk=2088.325um, leaf=18338.757um, total=20427.082um
[08/01 11:55:57    819s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:57    819s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/01 11:55:57    819s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/01 11:55:57    819s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.006ns min=0.008ns max=0.029ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:57    819s]       Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:57    819s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/01 11:55:57    819s]        Bufs: BUF_X32: 11 BUF_X16: 8 BUF_X8: 47 
[08/01 11:55:57    819s]     Clock DAG hash after 'Reducing clock tree power 1': 3758946196429967478 2087974254863035535
[08/01 11:55:57    819s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[08/01 11:55:57    819s]       delay calculator: calls=37130, total_wall_time=5.918s, mean_wall_time=0.159ms
[08/01 11:55:57    819s]       legalizer: calls=9979, total_wall_time=0.180s, mean_wall_time=0.018ms
[08/01 11:55:57    819s]       steiner router: calls=27953, total_wall_time=4.143s, mean_wall_time=0.148ms
[08/01 11:55:57    819s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/01 11:55:57    819s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
[08/01 11:55:57    819s]           min path sink: weight_reg_reg[3]90/CK
[08/01 11:55:57    819s]           max path sink: acc_reg_out_reg[14]164/CK
[08/01 11:55:57    819s]     Skew group summary after 'Reducing clock tree power 1':
[08/01 11:55:57    819s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
[08/01 11:55:57    819s]     Legalizer API calls during this step: 641 succeeded with high effort: 641 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:57    819s]   Reducing clock tree power 1 done. (took cpu=0:00:03.6 real=0:00:03.6)
[08/01 11:55:57    819s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:57    819s] UM:*                                                                   Reducing clock tree power 1
[08/01 11:55:57    819s]   Reducing clock tree power 2...
[08/01 11:55:57    819s]     Clock DAG hash before 'Reducing clock tree power 2': 3758946196429967478 2087974254863035535
[08/01 11:55:57    819s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[08/01 11:55:57    819s]       delay calculator: calls=37130, total_wall_time=5.918s, mean_wall_time=0.159ms
[08/01 11:55:57    819s]       legalizer: calls=9979, total_wall_time=0.180s, mean_wall_time=0.018ms
[08/01 11:55:57    819s]       steiner router: calls=27953, total_wall_time=4.143s, mean_wall_time=0.148ms
[08/01 11:55:57    819s]     Path optimization required 50 stage delay updates 
[08/01 11:55:57    819s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/01 11:55:57    819s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:57    819s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:57    819s]       misc counts      : r=1, pp=0
[08/01 11:55:57    819s]       cell areas       : b=359.100um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=359.100um^2
[08/01 11:55:57    819s]       cell capacitance : b=636.083fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=636.083fF
[08/01 11:55:57    819s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:57    819s]       wire capacitance : top=0.000fF, trunk=231.110fF, leaf=1979.162fF, total=2210.272fF
[08/01 11:55:57    819s]       wire lengths     : top=0.000um, trunk=2096.725um, leaf=18318.288um, total=20415.012um
[08/01 11:55:57    819s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:57    819s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/01 11:55:57    819s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/01 11:55:57    819s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.006ns min=0.008ns max=0.029ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:57    819s]       Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:57    819s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/01 11:55:57    819s]        Bufs: BUF_X32: 11 BUF_X16: 8 BUF_X8: 47 
[08/01 11:55:57    819s]     Clock DAG hash after 'Reducing clock tree power 2': 12706214988874498513 18294813329761462472
[08/01 11:55:57    819s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[08/01 11:55:57    819s]       delay calculator: calls=37271, total_wall_time=5.961s, mean_wall_time=0.160ms
[08/01 11:55:57    819s]       legalizer: calls=10001, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:57    819s]       steiner router: calls=28004, total_wall_time=4.156s, mean_wall_time=0.148ms
[08/01 11:55:57    819s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/01 11:55:57    819s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134, avg=0.119, sd=0.008], skew [0.039 vs 0.040], 100% {0.094, 0.134} (wid=0.054 ws=0.044) (gid=0.104 gs=0.030)
[08/01 11:55:57    819s]           min path sink: x_reg_out_reg[4]147/CK
[08/01 11:55:57    819s]           max path sink: acc_reg_out_reg[14]164/CK
[08/01 11:55:57    819s]     Skew group summary after 'Reducing clock tree power 2':
[08/01 11:55:57    819s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134, avg=0.119, sd=0.008], skew [0.039 vs 0.040], 100% {0.094, 0.134} (wid=0.054 ws=0.044) (gid=0.104 gs=0.030)
[08/01 11:55:57    819s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:57    819s]   Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:55:57    819s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:57    819s] UM:*                                                                   Reducing clock tree power 2
[08/01 11:55:57    819s]   Stage::Reducing Power done. (took cpu=0:00:04.0 real=0:00:04.0)
[08/01 11:55:57    819s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:57    819s] UM:*                                                                   Stage::Reducing Power
[08/01 11:55:57    819s]   Stage::Balancing...
[08/01 11:55:57    819s]   Approximately balancing fragments step...
[08/01 11:55:57    819s]     Clock DAG hash before 'Approximately balancing fragments step': 12706214988874498513 18294813329761462472
[08/01 11:55:57    819s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[08/01 11:55:57    819s]       delay calculator: calls=37271, total_wall_time=5.961s, mean_wall_time=0.160ms
[08/01 11:55:57    819s]       legalizer: calls=10001, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:57    819s]       steiner router: calls=28004, total_wall_time=4.156s, mean_wall_time=0.148ms
[08/01 11:55:57    819s]     Resolve constraints - Approximately balancing fragments...
[08/01 11:55:57    819s]     Resolving skew group constraints...
[08/01 11:55:57    819s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 11:55:57    819s]     Resolving skew group constraints done.
[08/01 11:55:57    819s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:55:57    819s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:57    819s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[08/01 11:55:57    819s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/01 11:55:58    820s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[08/01 11:55:58    820s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:58    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:58    820s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 11:55:58    820s]     Approximately balancing fragments...
[08/01 11:55:58    820s]       Moving gates to improve sub-tree skew...
[08/01 11:55:58    820s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 12706214988874498513 18294813329761462472
[08/01 11:55:58    820s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[08/01 11:55:58    820s]           delay calculator: calls=37303, total_wall_time=5.963s, mean_wall_time=0.160ms
[08/01 11:55:58    820s]           legalizer: calls=10001, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]           steiner router: calls=28036, total_wall_time=4.156s, mean_wall_time=0.148ms
[08/01 11:55:58    820s]         Tried: 68 Succeeded: 0
[08/01 11:55:58    820s]         Topology Tried: 0 Succeeded: 0
[08/01 11:55:58    820s]         0 Succeeded with SS ratio
[08/01 11:55:58    820s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/01 11:55:58    820s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/01 11:55:58    820s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/01 11:55:58    820s]           cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:58    820s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:58    820s]           misc counts      : r=1, pp=0
[08/01 11:55:58    820s]           cell areas       : b=359.100um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=359.100um^2
[08/01 11:55:58    820s]           cell capacitance : b=636.083fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=636.083fF
[08/01 11:55:58    820s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:58    820s]           wire capacitance : top=0.000fF, trunk=231.110fF, leaf=1979.162fF, total=2210.272fF
[08/01 11:55:58    820s]           wire lengths     : top=0.000um, trunk=2096.725um, leaf=18318.288um, total=20415.012um
[08/01 11:55:58    820s]           hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:58    820s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/01 11:55:58    820s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/01 11:55:58    820s]           Trunk : target=0.071ns count=11 avg=0.016ns sd=0.006ns min=0.008ns max=0.029ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]           Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/01 11:55:58    820s]            Bufs: BUF_X32: 11 BUF_X16: 8 BUF_X8: 47 
[08/01 11:55:58    820s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 12706214988874498513 18294813329761462472
[08/01 11:55:58    820s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[08/01 11:55:58    820s]           delay calculator: calls=37303, total_wall_time=5.963s, mean_wall_time=0.160ms
[08/01 11:55:58    820s]           legalizer: calls=10001, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]           steiner router: calls=28036, total_wall_time=4.156s, mean_wall_time=0.148ms
[08/01 11:55:58    820s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:58    820s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:58    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:58    820s] UM:*                                                                   Moving gates to improve sub-tree skew
[08/01 11:55:58    820s]       Approximately balancing fragments bottom up...
[08/01 11:55:58    820s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 12706214988874498513 18294813329761462472
[08/01 11:55:58    820s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[08/01 11:55:58    820s]           delay calculator: calls=37303, total_wall_time=5.963s, mean_wall_time=0.160ms
[08/01 11:55:58    820s]           legalizer: calls=10001, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]           steiner router: calls=28036, total_wall_time=4.156s, mean_wall_time=0.148ms
[08/01 11:55:58    820s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:55:58    820s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/01 11:55:58    820s]           cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:58    820s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:58    820s]           misc counts      : r=1, pp=0
[08/01 11:55:58    820s]           cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:58    820s]           cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:58    820s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:58    820s]           wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:58    820s]           wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:58    820s]           hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:58    820s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/01 11:55:58    820s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/01 11:55:58    820s]           Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]           Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/01 11:55:58    820s]            Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:58    820s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[08/01 11:55:58    820s]           delay calculator: calls=37883, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]           legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]           steiner router: calls=28086, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]         Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:58    820s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/01 11:55:58    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:58    820s] UM:*                                                                   Approximately balancing fragments bottom up
[08/01 11:55:58    820s]       Approximately balancing fragments, wire and cell delays...
[08/01 11:55:58    820s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/01 11:55:58    820s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 11:55:58    820s]           cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:58    820s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:58    820s]           misc counts      : r=1, pp=0
[08/01 11:55:58    820s]           cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:58    820s]           cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:58    820s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:58    820s]           wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:58    820s]           wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:58    820s]           hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:58    820s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/01 11:55:58    820s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 11:55:58    820s]           Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]           Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/01 11:55:58    820s]            Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:58    820s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 11:55:58    820s]           delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]           legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]           steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/01 11:55:58    820s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:58    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:58    820s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[08/01 11:55:58    820s]     Approximately balancing fragments done.
[08/01 11:55:58    820s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/01 11:55:58    820s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:58    820s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:58    820s]       misc counts      : r=1, pp=0
[08/01 11:55:58    820s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:58    820s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:58    820s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:58    820s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:58    820s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:58    820s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:58    820s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/01 11:55:58    820s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/01 11:55:58    820s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/01 11:55:58    820s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:58    820s]     Clock DAG hash after 'Approximately balancing fragments step': 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[08/01 11:55:58    820s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:58    820s]   Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 11:55:58    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:58    820s] UM:*                                                                   Approximately balancing fragments step
[08/01 11:55:58    820s]   Clock DAG stats after Approximately balancing fragments:
[08/01 11:55:58    820s]     cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:58    820s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:58    820s]     misc counts      : r=1, pp=0
[08/01 11:55:58    820s]     cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:58    820s]     cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:58    820s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:58    820s]     wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:58    820s]     wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:58    820s]     hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:58    820s]   Clock DAG net violations after Approximately balancing fragments: none
[08/01 11:55:58    820s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/01 11:55:58    820s]     Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]     Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/01 11:55:58    820s]      Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:58    820s]   Clock DAG hash after Approximately balancing fragments: 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[08/01 11:55:58    820s]     delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]     legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]     steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]   Primary reporting skew groups after Approximately balancing fragments:
[08/01 11:55:58    820s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:58    820s]         min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:58    820s]         max path sink: weight_reg_reg[0]21/CK
[08/01 11:55:58    820s]   Skew group summary after Approximately balancing fragments:
[08/01 11:55:58    820s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:58    820s]   Improving fragments clock skew...
[08/01 11:55:58    820s]     Clock DAG hash before 'Improving fragments clock skew': 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[08/01 11:55:58    820s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]     Clock DAG stats after 'Improving fragments clock skew':
[08/01 11:55:58    820s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:58    820s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:58    820s]       misc counts      : r=1, pp=0
[08/01 11:55:58    820s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:58    820s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:58    820s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:58    820s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:58    820s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:58    820s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:58    820s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/01 11:55:58    820s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/01 11:55:58    820s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:58    820s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/01 11:55:58    820s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:58    820s]     Clock DAG hash after 'Improving fragments clock skew': 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[08/01 11:55:58    820s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/01 11:55:58    820s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:58    820s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:58    820s]           max path sink: weight_reg_reg[0]21/CK
[08/01 11:55:58    820s]     Skew group summary after 'Improving fragments clock skew':
[08/01 11:55:58    820s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:58    820s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:58    820s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:58    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:58    820s] UM:*                                                                   Improving fragments clock skew
[08/01 11:55:58    820s]   Approximately balancing step...
[08/01 11:55:58    820s]     Clock DAG hash before 'Approximately balancing step': 11304494975526484756 4089694089192555453
[08/01 11:55:58    820s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[08/01 11:55:58    820s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:58    820s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:58    820s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:58    820s]     Resolve constraints - Approximately balancing...
[08/01 11:55:58    820s]     Resolving skew group constraints...
[08/01 11:55:59    821s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 11:55:59    821s]     Resolving skew group constraints done.
[08/01 11:55:59    821s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Resolve constraints - Approximately balancing
[08/01 11:55:59    821s]     Approximately balancing...
[08/01 11:55:59    821s]       Approximately balancing, wire and cell delays...
[08/01 11:55:59    821s]       Approximately balancing, wire and cell delays, iteration 1...
[08/01 11:55:59    821s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 11:55:59    821s]           cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]           misc counts      : r=1, pp=0
[08/01 11:55:59    821s]           cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]           cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]           wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]           wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]           hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/01 11:55:59    821s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/01 11:55:59    821s]           Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]           Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/01 11:55:59    821s]            Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 11:55:59    821s]           delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:59    821s]           legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]           steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:59    821s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/01 11:55:59    821s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Approximately balancing, wire and cell delays
[08/01 11:55:59    821s]     Approximately balancing done.
[08/01 11:55:59    821s]     Clock DAG stats after 'Approximately balancing step':
[08/01 11:55:59    821s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]       misc counts      : r=1, pp=0
[08/01 11:55:59    821s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]     Clock DAG net violations after 'Approximately balancing step': none
[08/01 11:55:59    821s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/01 11:55:59    821s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/01 11:55:59    821s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]     Clock DAG hash after 'Approximately balancing step': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[08/01 11:55:59    821s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:59    821s]     Primary reporting skew groups after 'Approximately balancing step':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:59    821s]           max path sink: weight_reg_reg[0]21/CK
[08/01 11:55:59    821s]     Skew group summary after 'Approximately balancing step':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:59    821s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Approximately balancing step
[08/01 11:55:59    821s]   Fixing clock tree overload...
[08/01 11:55:59    821s]     Clock DAG hash before 'Fixing clock tree overload': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[08/01 11:55:59    821s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:59    821s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:55:59    821s]     Clock DAG stats after 'Fixing clock tree overload':
[08/01 11:55:59    821s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]       misc counts      : r=1, pp=0
[08/01 11:55:59    821s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/01 11:55:59    821s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/01 11:55:59    821s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/01 11:55:59    821s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]     Clock DAG hash after 'Fixing clock tree overload': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[08/01 11:55:59    821s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:59    821s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:59    821s]           max path sink: weight_reg_reg[0]21/CK
[08/01 11:55:59    821s]     Skew group summary after 'Fixing clock tree overload':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:59    821s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Fixing clock tree overload
[08/01 11:55:59    821s]   Approximately balancing paths...
[08/01 11:55:59    821s]     Clock DAG hash before 'Approximately balancing paths': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[08/01 11:55:59    821s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:59    821s]     Added 0 buffers.
[08/01 11:55:59    821s]     Clock DAG stats after 'Approximately balancing paths':
[08/01 11:55:59    821s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]       misc counts      : r=1, pp=0
[08/01 11:55:59    821s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/01 11:55:59    821s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/01 11:55:59    821s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/01 11:55:59    821s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]     Clock DAG hash after 'Approximately balancing paths': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[08/01 11:55:59    821s]       delay calculator: calls=37885, total_wall_time=6.153s, mean_wall_time=0.162ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28088, total_wall_time=4.172s, mean_wall_time=0.149ms
[08/01 11:55:59    821s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
[08/01 11:55:59    821s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:59    821s]           max path sink: weight_reg_reg[0]21/CK
[08/01 11:55:59    821s]     Skew group summary after 'Approximately balancing paths':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
[08/01 11:55:59    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:59    821s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Approximately balancing paths
[08/01 11:55:59    821s]   Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Stage::Balancing
[08/01 11:55:59    821s]   Stage::Polishing...
[08/01 11:55:59    821s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:55:59    821s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:59    821s]   Clock DAG stats before polishing:
[08/01 11:55:59    821s]     cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]     misc counts      : r=1, pp=0
[08/01 11:55:59    821s]     cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]     cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]     wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]     wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]     hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]   Clock DAG net violations before polishing: none
[08/01 11:55:59    821s]   Clock DAG primary half-corner transition distribution before polishing:
[08/01 11:55:59    821s]     Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]     Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]   Clock DAG library cell distribution before polishing {count}:
[08/01 11:55:59    821s]      Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]   Clock DAG hash before polishing: 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]   CTS services accumulated run-time stats before polishing:
[08/01 11:55:59    821s]     delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]     legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]     steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]   Primary reporting skew groups before polishing:
[08/01 11:55:59    821s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]         min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:59    821s]         max path sink: weight_reg_reg[0]37/CK
[08/01 11:55:59    821s]   Skew group summary before polishing:
[08/01 11:55:59    821s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]   Merging balancing drivers for power...
[08/01 11:55:59    821s]     Clock DAG hash before 'Merging balancing drivers for power': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[08/01 11:55:59    821s]       delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]     Tried: 68 Succeeded: 0
[08/01 11:55:59    821s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/01 11:55:59    821s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]       misc counts      : r=1, pp=0
[08/01 11:55:59    821s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/01 11:55:59    821s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/01 11:55:59    821s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/01 11:55:59    821s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]     Clock DAG hash after 'Merging balancing drivers for power': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[08/01 11:55:59    821s]       delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:59    821s]           max path sink: weight_reg_reg[0]37/CK
[08/01 11:55:59    821s]     Skew group summary after 'Merging balancing drivers for power':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
[08/01 11:55:59    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:59    821s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Merging balancing drivers for power
[08/01 11:55:59    821s]   Improving clock skew...
[08/01 11:55:59    821s]     Clock DAG hash before 'Improving clock skew': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats before 'Improving clock skew':
[08/01 11:55:59    821s]       delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]     Clock DAG stats after 'Improving clock skew':
[08/01 11:55:59    821s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:55:59    821s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:55:59    821s]       misc counts      : r=1, pp=0
[08/01 11:55:59    821s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:55:59    821s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:55:59    821s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:55:59    821s]       wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
[08/01 11:55:59    821s]       wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
[08/01 11:55:59    821s]       hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
[08/01 11:55:59    821s]     Clock DAG net violations after 'Improving clock skew': none
[08/01 11:55:59    821s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/01 11:55:59    821s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:55:59    821s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/01 11:55:59    821s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:55:59    821s]     Clock DAG hash after 'Improving clock skew': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats after 'Improving clock skew':
[08/01 11:55:59    821s]       delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]     Primary reporting skew groups after 'Improving clock skew':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
[08/01 11:55:59    821s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:55:59    821s]           max path sink: weight_reg_reg[0]37/CK
[08/01 11:55:59    821s]     Skew group summary after 'Improving clock skew':
[08/01 11:55:59    821s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
[08/01 11:55:59    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:59    821s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:55:59    821s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:55:59    821s] UM:*                                                                   Improving clock skew
[08/01 11:55:59    821s]   Moving gates to reduce wire capacitance...
[08/01 11:55:59    821s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[08/01 11:55:59    821s]       delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]       legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]       steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[08/01 11:55:59    821s]     Iteration 1...
[08/01 11:55:59    821s]       Artificially removing short and long paths...
[08/01 11:55:59    821s]         Clock DAG hash before 'Artificially removing short and long paths': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:55:59    821s]           delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]           legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]           steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]         For skew_group clk/nangate_constraint_mode target band (0.095, 0.133)
[08/01 11:55:59    821s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:55:59    821s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:55:59    821s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[08/01 11:55:59    821s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 11304494975526484756 4089694089192555453
[08/01 11:55:59    821s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[08/01 11:55:59    821s]           delay calculator: calls=37952, total_wall_time=6.178s, mean_wall_time=0.163ms
[08/01 11:55:59    821s]           legalizer: calls=10021, total_wall_time=0.181s, mean_wall_time=0.018ms
[08/01 11:55:59    821s]           steiner router: calls=28155, total_wall_time=4.212s, mean_wall_time=0.150ms
[08/01 11:55:59    821s]         Legalizer releasing space for clock trees
[08/01 11:56:00    822s]         Legalizing clock trees...
[08/01 11:56:00    822s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:00    822s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:00    822s] UM:*                                                                   Legalizing clock trees
[08/01 11:56:00    822s]         Legalizer API calls during this step: 464 succeeded with high effort: 464 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:00    822s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/01 11:56:00    822s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[08/01 11:56:00    822s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 3993529596575347035 5485440553483805682
[08/01 11:56:00    822s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[08/01 11:56:00    822s]           delay calculator: calls=38208, total_wall_time=6.238s, mean_wall_time=0.163ms
[08/01 11:56:00    822s]           legalizer: calls=10485, total_wall_time=0.187s, mean_wall_time=0.018ms
[08/01 11:56:00    822s]           steiner router: calls=28405, total_wall_time=4.292s, mean_wall_time=0.151ms
[08/01 11:56:00    822s] 
[08/01 11:56:00    822s]         Legalizer releasing space for clock trees
[08/01 11:56:00    822s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:56:02    824s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:02    824s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:02    824s] UM:*                                                                   Legalizing clock trees
[08/01 11:56:02    824s]         100% 
[08/01 11:56:02    824s]         Legalizer API calls during this step: 924 succeeded with high effort: 924 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:02    824s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.9)
[08/01 11:56:02    824s]     Iteration 1 done.
[08/01 11:56:02    824s]     Iteration 2...
[08/01 11:56:02    824s]       Artificially removing short and long paths...
[08/01 11:56:02    824s]         Clock DAG hash before 'Artificially removing short and long paths': 64085401648415155 2761118147809374522
[08/01 11:56:02    824s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:56:02    824s]           delay calculator: calls=39073, total_wall_time=6.445s, mean_wall_time=0.165ms
[08/01 11:56:02    824s]           legalizer: calls=11409, total_wall_time=0.206s, mean_wall_time=0.018ms
[08/01 11:56:02    824s]           steiner router: calls=29833, total_wall_time=4.756s, mean_wall_time=0.159ms
[08/01 11:56:02    824s]         For skew_group clk/nangate_constraint_mode target band (0.095, 0.133)
[08/01 11:56:02    824s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:02    824s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:02    824s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[08/01 11:56:02    824s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 64085401648415155 2761118147809374522
[08/01 11:56:02    824s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[08/01 11:56:02    824s]           delay calculator: calls=39085, total_wall_time=6.447s, mean_wall_time=0.165ms
[08/01 11:56:02    824s]           legalizer: calls=11409, total_wall_time=0.206s, mean_wall_time=0.018ms
[08/01 11:56:02    824s]           steiner router: calls=29843, total_wall_time=4.759s, mean_wall_time=0.159ms
[08/01 11:56:02    824s]         Legalizer releasing space for clock trees
[08/01 11:56:02    824s]         Legalizing clock trees...
[08/01 11:56:02    824s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:02    824s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:02    824s] UM:*                                                                   Legalizing clock trees
[08/01 11:56:02    824s]         Legalizer API calls during this step: 370 succeeded with high effort: 370 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:02    824s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/01 11:56:02    824s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[08/01 11:56:02    824s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 17585470740931552623 14007816706257325438
[08/01 11:56:02    824s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[08/01 11:56:02    824s]           delay calculator: calls=39307, total_wall_time=6.503s, mean_wall_time=0.165ms
[08/01 11:56:02    824s]           legalizer: calls=11779, total_wall_time=0.212s, mean_wall_time=0.018ms
[08/01 11:56:02    824s]           steiner router: calls=30231, total_wall_time=4.887s, mean_wall_time=0.162ms
[08/01 11:56:02    824s] 
[08/01 11:56:02    824s]         Legalizer releasing space for clock trees
[08/01 11:56:02    824s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:56:04    826s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:04    826s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:04    826s] UM:*                                                                   Legalizing clock trees
[08/01 11:56:04    826s]         100% 
[08/01 11:56:04    826s]         Legalizer API calls during this step: 924 succeeded with high effort: 924 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:04    826s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/01 11:56:04    826s]     Iteration 2 done.
[08/01 11:56:04    826s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[08/01 11:56:04    826s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[08/01 11:56:04    826s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:04    826s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:04    826s]       misc counts      : r=1, pp=0
[08/01 11:56:04    826s]       cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
[08/01 11:56:04    826s]       cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
[08/01 11:56:04    826s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:04    826s]       wire capacitance : top=0.000fF, trunk=209.568fF, leaf=1956.990fF, total=2166.558fF
[08/01 11:56:04    826s]       wire lengths     : top=0.000um, trunk=1916.353um, leaf=18112.273um, total=20028.626um
[08/01 11:56:04    826s]       hp wire lengths  : top=0.000um, trunk=1529.530um, leaf=5678.055um, total=7207.585um
[08/01 11:56:04    826s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[08/01 11:56:04    826s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[08/01 11:56:04    826s]       Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.007ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:04    826s]       Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.003ns min=0.027ns max=0.042ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:04    826s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[08/01 11:56:04    826s]        Bufs: BUF_X16: 7 BUF_X8: 59 
[08/01 11:56:04    826s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2899197639023825317 1981222424079509492
[08/01 11:56:04    826s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[08/01 11:56:04    826s]       delay calculator: calls=40021, total_wall_time=6.666s, mean_wall_time=0.167ms
[08/01 11:56:04    826s]       legalizer: calls=12703, total_wall_time=0.231s, mean_wall_time=0.018ms
[08/01 11:56:04    826s]       steiner router: calls=31707, total_wall_time=5.360s, mean_wall_time=0.169ms
[08/01 11:56:04    826s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[08/01 11:56:04    826s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.131, avg=0.117, sd=0.006], skew [0.036 vs 0.040], 100% {0.095, 0.131} (wid=0.045 ws=0.039) (gid=0.102 gs=0.022)
[08/01 11:56:04    826s]           min path sink: acc_reg_out_reg[6]148/CK
[08/01 11:56:04    826s]           max path sink: weight_reg_reg[1]37/CK
[08/01 11:56:04    826s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[08/01 11:56:04    826s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.131, avg=0.117, sd=0.006], skew [0.036 vs 0.040], 100% {0.095, 0.131} (wid=0.045 ws=0.039) (gid=0.102 gs=0.022)
[08/01 11:56:04    826s]     Legalizer API calls during this step: 2682 succeeded with high effort: 2682 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:04    826s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:04.7 real=0:00:04.7)
[08/01 11:56:04    826s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:04    826s] UM:*                                                                   Moving gates to reduce wire capacitance
[08/01 11:56:04    826s]   Reducing clock tree power 3...
[08/01 11:56:04    826s]     Clock DAG hash before 'Reducing clock tree power 3': 2899197639023825317 1981222424079509492
[08/01 11:56:04    826s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[08/01 11:56:04    826s]       delay calculator: calls=40021, total_wall_time=6.666s, mean_wall_time=0.167ms
[08/01 11:56:04    826s]       legalizer: calls=12703, total_wall_time=0.231s, mean_wall_time=0.018ms
[08/01 11:56:04    826s]       steiner router: calls=31707, total_wall_time=5.360s, mean_wall_time=0.169ms
[08/01 11:56:04    826s]     Artificially removing short and long paths...
[08/01 11:56:04    826s]       Clock DAG hash before 'Artificially removing short and long paths': 2899197639023825317 1981222424079509492
[08/01 11:56:04    826s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:56:04    826s]         delay calculator: calls=40021, total_wall_time=6.666s, mean_wall_time=0.167ms
[08/01 11:56:04    826s]         legalizer: calls=12703, total_wall_time=0.231s, mean_wall_time=0.018ms
[08/01 11:56:04    826s]         steiner router: calls=31707, total_wall_time=5.360s, mean_wall_time=0.169ms
[08/01 11:56:04    826s]       For skew_group clk/nangate_constraint_mode target band (0.095, 0.131)
[08/01 11:56:04    826s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:04    826s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:04    826s]     Initial gate capacitance is (rise=5431.042fF fall=5033.041fF).
[08/01 11:56:04    826s]     Resizing gates: [08/01 11:56:04    826s] 
[08/01 11:56:04    826s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 11:56:05    827s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:05    827s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:05    827s] UM:*                                                                   Legalizing clock trees
[08/01 11:56:05    827s]     100% 
[08/01 11:56:05    827s]     Stopping in iteration 1: unable to make further power recovery in this step.
[08/01 11:56:05    827s]     Iteration 1: gate capacitance is (rise=5404.755fF fall=5008.723fF).
[08/01 11:56:05    827s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/01 11:56:05    827s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:05    827s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:05    827s]       misc counts      : r=1, pp=0
[08/01 11:56:05    827s]       cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:05    827s]       cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:05    827s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:05    827s]       wire capacitance : top=0.000fF, trunk=209.938fF, leaf=1957.359fF, total=2167.297fF
[08/01 11:56:05    827s]       wire lengths     : top=0.000um, trunk=1920.138um, leaf=18115.854um, total=20035.992um
[08/01 11:56:05    827s]       hp wire lengths  : top=0.000um, trunk=1529.530um, leaf=5678.055um, total=7207.585um
[08/01 11:56:05    827s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/01 11:56:05    827s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/01 11:56:05    827s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.005ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:05    827s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:05    827s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/01 11:56:05    827s]        Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:05    827s]     Clock DAG hash after 'Reducing clock tree power 3': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[08/01 11:56:05    827s]       delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]       legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]       steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/01 11:56:05    827s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
[08/01 11:56:05    827s]           min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:05    827s]           max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:05    827s]     Skew group summary after 'Reducing clock tree power 3':
[08/01 11:56:05    827s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
[08/01 11:56:05    827s]     Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:05    827s]   Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:56:05    827s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:05    827s] UM:*                                                                   Reducing clock tree power 3
[08/01 11:56:05    827s]   Improving insertion delay...
[08/01 11:56:05    827s]     Clock DAG hash before 'Improving insertion delay': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[08/01 11:56:05    827s]       delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]       legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]       steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]     Clock DAG stats after 'Improving insertion delay':
[08/01 11:56:05    827s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:05    827s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:05    827s]       misc counts      : r=1, pp=0
[08/01 11:56:05    827s]       cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:05    827s]       cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:05    827s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:05    827s]       wire capacitance : top=0.000fF, trunk=209.938fF, leaf=1957.359fF, total=2167.297fF
[08/01 11:56:05    827s]       wire lengths     : top=0.000um, trunk=1920.138um, leaf=18115.854um, total=20035.992um
[08/01 11:56:05    827s]       hp wire lengths  : top=0.000um, trunk=1529.530um, leaf=5678.055um, total=7207.585um
[08/01 11:56:05    827s]     Clock DAG net violations after 'Improving insertion delay': none
[08/01 11:56:05    827s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/01 11:56:05    827s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.005ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:05    827s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:05    827s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/01 11:56:05    827s]        Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:05    827s]     Clock DAG hash after 'Improving insertion delay': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[08/01 11:56:05    827s]       delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]       legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]       steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]     Primary reporting skew groups after 'Improving insertion delay':
[08/01 11:56:05    827s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
[08/01 11:56:05    827s]           min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:05    827s]           max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:05    827s]     Skew group summary after 'Improving insertion delay':
[08/01 11:56:05    827s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
[08/01 11:56:05    827s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:05    827s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:05    827s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:05    827s] UM:*                                                                   Improving insertion delay
[08/01 11:56:05    827s]   Wire Opt OverFix...
[08/01 11:56:05    827s]     Clock DAG hash before 'Wire Opt OverFix': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[08/01 11:56:05    827s]       delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]       legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]       steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]     Wire Reduction extra effort...
[08/01 11:56:05    827s]       Clock DAG hash before 'Wire Reduction extra effort': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[08/01 11:56:05    827s]         delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]         legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]         steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[08/01 11:56:05    827s]       Artificially removing short and long paths...
[08/01 11:56:05    827s]         Clock DAG hash before 'Artificially removing short and long paths': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 11:56:05    827s]           delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]           legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]           steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]         For skew_group clk/nangate_constraint_mode target band (0.108, 0.144)
[08/01 11:56:05    827s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:05    827s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:05    827s]       Global shorten wires A0...
[08/01 11:56:05    827s]         Clock DAG hash before 'Global shorten wires A0': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[08/01 11:56:05    827s]           delay calculator: calls=40599, total_wall_time=6.851s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]           legalizer: calls=12859, total_wall_time=0.232s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]           steiner router: calls=31791, total_wall_time=5.383s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]         Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:05    827s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:05    827s]       Move For Wirelength - core...
[08/01 11:56:05    827s]         Clock DAG hash before 'Move For Wirelength - core': 5713303923578534314 17483972219192971571
[08/01 11:56:05    827s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 11:56:05    827s]           delay calculator: calls=40617, total_wall_time=6.856s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]           legalizer: calls=12909, total_wall_time=0.233s, mean_wall_time=0.018ms
[08/01 11:56:05    827s]           steiner router: calls=31803, total_wall_time=5.384s, mean_wall_time=0.169ms
[08/01 11:56:05    827s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=5, computed=61, moveTooSmall=59, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=241, accepted=12
[08/01 11:56:05    827s]         Max accepted move=30.800um, total accepted move=139.260um, average move=11.605um
[08/01 11:56:06    828s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=4, computed=62, moveTooSmall=58, resolved=0, predictFail=20, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=258, accepted=5
[08/01 11:56:06    828s]         Max accepted move=22.940um, total accepted move=66.030um, average move=13.206um
[08/01 11:56:06    828s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=4, computed=62, moveTooSmall=54, resolved=0, predictFail=18, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=254, accepted=6
[08/01 11:56:06    828s]         Max accepted move=47.080um, total accepted move=91.430um, average move=15.238um
[08/01 11:56:06    828s]         Legalizer API calls during this step: 869 succeeded with high effort: 869 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:06    828s]       Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:56:06    828s]       Global shorten wires A1...
[08/01 11:56:06    828s]         Clock DAG hash before 'Global shorten wires A1': 15864570985780702131 5802436861638604386
[08/01 11:56:06    828s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[08/01 11:56:06    828s]           delay calculator: calls=41109, total_wall_time=6.972s, mean_wall_time=0.170ms
[08/01 11:56:06    828s]           legalizer: calls=13778, total_wall_time=0.253s, mean_wall_time=0.018ms
[08/01 11:56:06    828s]           steiner router: calls=33671, total_wall_time=5.989s, mean_wall_time=0.178ms
[08/01 11:56:06    828s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:06    828s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:06    828s]       Move For Wirelength - core...
[08/01 11:56:06    828s]         Clock DAG hash before 'Move For Wirelength - core': 15864570985780702131 5802436861638604386
[08/01 11:56:06    828s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 11:56:06    828s]           delay calculator: calls=41132, total_wall_time=6.973s, mean_wall_time=0.170ms
[08/01 11:56:06    828s]           legalizer: calls=13826, total_wall_time=0.254s, mean_wall_time=0.018ms
[08/01 11:56:06    828s]           steiner router: calls=33701, total_wall_time=5.992s, mean_wall_time=0.178ms
[08/01 11:56:06    828s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=59, computed=7, moveTooSmall=102, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=1
[08/01 11:56:06    828s]         Max accepted move=1.900um, total accepted move=1.900um, average move=1.900um
[08/01 11:56:06    828s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=60, computed=6, moveTooSmall=101, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=0
[08/01 11:56:06    828s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 11:56:06    828s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:06    828s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:06    828s]       Global shorten wires B...
[08/01 11:56:06    828s]         Clock DAG hash before 'Global shorten wires B': 17469049933659222340 11977426102051868741
[08/01 11:56:06    828s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[08/01 11:56:06    828s]           delay calculator: calls=41158, total_wall_time=6.980s, mean_wall_time=0.170ms
[08/01 11:56:06    828s]           legalizer: calls=13843, total_wall_time=0.254s, mean_wall_time=0.018ms
[08/01 11:56:06    828s]           steiner router: calls=33759, total_wall_time=6.013s, mean_wall_time=0.178ms
[08/01 11:56:07    829s]         Legalizer API calls during this step: 288 succeeded with high effort: 288 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:07    829s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:56:07    829s]       Move For Wirelength - branch...
[08/01 11:56:07    829s]         Clock DAG hash before 'Move For Wirelength - branch': 8510746434471692065 928010534050846696
[08/01 11:56:07    829s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[08/01 11:56:07    829s]           delay calculator: calls=41282, total_wall_time=7.007s, mean_wall_time=0.170ms
[08/01 11:56:07    829s]           legalizer: calls=14131, total_wall_time=0.259s, mean_wall_time=0.018ms
[08/01 11:56:07    829s]           steiner router: calls=34015, total_wall_time=6.096s, mean_wall_time=0.179ms
[08/01 11:56:07    829s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=0, computed=66, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=71, accepted=2
[08/01 11:56:07    829s]         Max accepted move=0.380um, total accepted move=0.570um, average move=0.285um
[08/01 11:56:07    829s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=64, computed=2, moveTooSmall=0, resolved=0, predictFail=106, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[08/01 11:56:07    829s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 11:56:07    829s]         Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:07    829s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:07    829s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[08/01 11:56:07    829s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/01 11:56:07    829s]         cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:07    829s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:07    829s]         misc counts      : r=1, pp=0
[08/01 11:56:07    829s]         cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:07    829s]         cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:07    829s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:07    829s]         wire capacitance : top=0.000fF, trunk=201.744fF, leaf=1957.821fF, total=2159.565fF
[08/01 11:56:07    829s]         wire lengths     : top=0.000um, trunk=1842.521um, leaf=18120.408um, total=19962.929um
[08/01 11:56:07    829s]         hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:07    829s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/01 11:56:07    829s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/01 11:56:07    829s]         Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:07    829s]         Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.045ns {54 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:07    829s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/01 11:56:07    829s]          Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:07    829s]       Clock DAG hash after 'Wire Reduction extra effort': 9085917167685753185 15843851959974935448
[08/01 11:56:07    829s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[08/01 11:56:07    829s]         delay calculator: calls=41314, total_wall_time=7.015s, mean_wall_time=0.170ms
[08/01 11:56:07    829s]         legalizer: calls=14206, total_wall_time=0.260s, mean_wall_time=0.018ms
[08/01 11:56:07    829s]         steiner router: calls=34075, total_wall_time=6.118s, mean_wall_time=0.180ms
[08/01 11:56:07    829s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/01 11:56:07    829s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
[08/01 11:56:07    829s]             min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:07    829s]             max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:07    829s]       Skew group summary after 'Wire Reduction extra effort':
[08/01 11:56:07    829s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
[08/01 11:56:07    829s]       Legalizer API calls during this step: 1347 succeeded with high effort: 1347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:07    829s]     Wire Reduction extra effort done. (took cpu=0:00:02.1 real=0:00:02.1)
[08/01 11:56:07    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:07    829s] UM:*                                                                   Wire Reduction extra effort
[08/01 11:56:07    829s]     Optimizing orientation...
[08/01 11:56:07    829s]     FlipOpt...
[08/01 11:56:07    829s]     Disconnecting clock tree from netlist...
[08/01 11:56:07    829s]     Disconnecting clock tree from netlist done.
[08/01 11:56:07    829s]     Performing Single Threaded FlipOpt
[08/01 11:56:07    829s]     Optimizing orientation on clock cells...
[08/01 11:56:07    829s]       Orientation Wirelength Optimization: Attempted = 68 , Succeeded = 3 , Constraints Broken = 63 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/01 11:56:07    829s]     Optimizing orientation on clock cells done.
[08/01 11:56:07    829s]     Resynthesising clock tree into netlist...
[08/01 11:56:07    829s]       Reset timing graph...
[08/01 11:56:07    829s] Ignoring AAE DB Resetting ...
[08/01 11:56:07    829s]       Reset timing graph done.
[08/01 11:56:07    829s]     Resynthesising clock tree into netlist done.
[08/01 11:56:07    829s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:07    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:07    829s] UM:*                                                                   FlipOpt
[08/01 11:56:07    829s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:07    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:07    829s] UM:*                                                                   Optimizing orientation
[08/01 11:56:07    829s] End AAE Lib Interpolated Model. (MEM=3399.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:56:07    829s]     Clock DAG stats after 'Wire Opt OverFix':
[08/01 11:56:07    829s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:07    829s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:07    829s]       misc counts      : r=1, pp=0
[08/01 11:56:07    829s]       cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:07    829s]       cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:07    829s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:07    829s]       wire capacitance : top=0.000fF, trunk=201.286fF, leaf=1957.654fF, total=2158.940fF
[08/01 11:56:07    829s]       wire lengths     : top=0.000um, trunk=1838.201um, leaf=18119.168um, total=19957.369um
[08/01 11:56:07    829s]       hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:07    829s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/01 11:56:07    829s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/01 11:56:07    829s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:07    829s]       Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.045ns {54 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:07    829s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/01 11:56:07    829s]        Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:07    829s]     Clock DAG hash after 'Wire Opt OverFix': 10140681260722586538 6086603823568943915
[08/01 11:56:07    829s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[08/01 11:56:07    829s]       delay calculator: calls=41381, total_wall_time=7.040s, mean_wall_time=0.170ms
[08/01 11:56:07    829s]       legalizer: calls=14206, total_wall_time=0.260s, mean_wall_time=0.018ms
[08/01 11:56:07    829s]       steiner router: calls=34337, total_wall_time=6.206s, mean_wall_time=0.181ms
[08/01 11:56:07    829s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/01 11:56:07    829s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
[08/01 11:56:07    829s]           min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:07    829s]           max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:07    829s]     Skew group summary after 'Wire Opt OverFix':
[08/01 11:56:07    829s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
[08/01 11:56:07    829s]     Legalizer API calls during this step: 1347 succeeded with high effort: 1347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:07    829s]   Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
[08/01 11:56:07    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:07    829s] UM:*                                                                   Wire Opt OverFix
[08/01 11:56:07    829s]   Total capacitance is (rise=7563.695fF fall=7167.663fF), of which (rise=2158.940fF fall=2158.940fF) is wire, and (rise=5404.755fF fall=5008.723fF) is gate.
[08/01 11:56:07    829s]   Stage::Polishing done. (took cpu=0:00:08.4 real=0:00:08.5)
[08/01 11:56:07    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:07    829s] UM:*                                                                   Stage::Polishing
[08/01 11:56:07    829s]   Stage::Updating netlist...
[08/01 11:56:07    829s]   Reset timing graph...
[08/01 11:56:07    829s] Ignoring AAE DB Resetting ...
[08/01 11:56:07    829s]   Reset timing graph done.
[08/01 11:56:07    829s]   Setting non-default rules before calling refine place.
[08/01 11:56:07    829s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3399.2M, EPOCH TIME: 1754074567.871863
[08/01 11:56:07    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 11:56:07    829s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:56:07    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:07    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:07    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:07    829s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.116, REAL:0.117, MEM:3305.2M, EPOCH TIME: 1754074567.988605
[08/01 11:56:07    829s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:07    829s]   Leaving CCOpt scope - ClockRefiner...
[08/01 11:56:07    829s]   Assigned high priority to 66 instances.
[08/01 11:56:07    829s]   Soft fixed 66 clock instances.
[08/01 11:56:07    829s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[08/01 11:56:07    829s]   Performing Clock Only Refine Place.
[08/01 11:56:07    829s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3305.2M, EPOCH TIME: 1754074567.992832
[08/01 11:56:07    829s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3305.2M, EPOCH TIME: 1754074567.992892
[08/01 11:56:07    829s] Processing tracks to init pin-track alignment.
[08/01 11:56:07    829s] z: 2, totalTracks: 1
[08/01 11:56:07    829s] z: 4, totalTracks: 1
[08/01 11:56:07    829s] z: 6, totalTracks: 1
[08/01 11:56:07    829s] z: 8, totalTracks: 1
[08/01 11:56:07    829s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:08    830s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3305.2M, EPOCH TIME: 1754074568.013294
[08/01 11:56:08    830s] Info: 66 insts are soft-fixed.
[08/01 11:56:08    830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:08    830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:08    830s] 
[08/01 11:56:08    830s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:08    830s] OPERPROF:       Starting CMU at level 4, MEM:3305.2M, EPOCH TIME: 1754074568.023885
[08/01 11:56:08    830s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3305.2M, EPOCH TIME: 1754074568.025344
[08/01 11:56:08    830s] 
[08/01 11:56:08    830s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:56:08    830s] Info: 66 insts are soft-fixed.
[08/01 11:56:08    830s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:3305.2M, EPOCH TIME: 1754074568.028459
[08/01 11:56:08    830s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3305.2M, EPOCH TIME: 1754074568.028491
[08/01 11:56:08    830s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3305.2M, EPOCH TIME: 1754074568.028864
[08/01 11:56:08    830s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3305.2MB).
[08/01 11:56:08    830s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.040, MEM:3305.2M, EPOCH TIME: 1754074568.032486
[08/01 11:56:08    830s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.039, REAL:0.040, MEM:3305.2M, EPOCH TIME: 1754074568.032504
[08/01 11:56:08    830s] TDRefine: refinePlace mode is spiral
[08/01 11:56:08    830s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.18
[08/01 11:56:08    830s] OPERPROF: Starting RefinePlace at level 1, MEM:3305.2M, EPOCH TIME: 1754074568.032548
[08/01 11:56:08    830s] *** Starting place_detail (0:13:50 mem=3305.2M) ***
[08/01 11:56:08    830s] 
[08/01 11:56:08    830s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:08    830s] Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.607e+04)
[08/01 11:56:08    830s] Info: 66 insts are soft-fixed.
[08/01 11:56:08    830s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:08    830s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:08    830s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:08    830s] (I)      Default pattern map key = top_default.
[08/01 11:56:08    830s] (I)      Default pattern map key = top_default.
[08/01 11:56:08    830s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3305.2M, EPOCH TIME: 1754074568.071715
[08/01 11:56:08    830s] Starting refinePlace ...
[08/01 11:56:08    830s] (I)      Default pattern map key = top_default.
[08/01 11:56:08    830s] One DDP V2 for no tweak run.
[08/01 11:56:08    830s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:08    830s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3305.2MB
[08/01 11:56:08    830s] Statistics of distance of Instance movement in refine placement:
[08/01 11:56:08    830s]   maximum (X+Y) =         0.00 um
[08/01 11:56:08    830s]   mean    (X+Y) =         0.00 um
[08/01 11:56:08    830s] Total instances moved : 0
[08/01 11:56:08    830s] Summary Report:
[08/01 11:56:08    830s] Instances move: 0 (out of 47190 movable)
[08/01 11:56:08    830s] Instances flipped: 0
[08/01 11:56:08    830s] Mean displacement: 0.00 um
[08/01 11:56:08    830s] Max displacement: 0.00 um 
[08/01 11:56:08    830s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.013, REAL:0.013, MEM:3305.2M, EPOCH TIME: 1754074568.084503
[08/01 11:56:08    830s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3305.2MB) @(0:13:50 - 0:13:50).
[08/01 11:56:08    830s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.18
[08/01 11:56:08    830s] OPERPROF: Finished RefinePlace at level 1, CPU:0.063, REAL:0.063, MEM:3305.2M, EPOCH TIME: 1754074568.095229
[08/01 11:56:08    830s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3305.2M, EPOCH TIME: 1754074568.095253
[08/01 11:56:08    830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:08    830s] Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.607e+04)
[08/01 11:56:08    830s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3305.2MB
[08/01 11:56:08    830s] *** Finished place_detail (0:13:50 mem=3305.2M) ***
[08/01 11:56:08    830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:08    830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:08    830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:08    830s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.111, MEM:3305.2M, EPOCH TIME: 1754074568.205906
[08/01 11:56:08    830s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 66).
[08/01 11:56:08    830s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5575).
[08/01 11:56:08    830s]   Revert refine place priority changes on 0 instances.
[08/01 11:56:08    830s]   ClockRefiner summary
[08/01 11:56:08    830s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5641).
[08/01 11:56:08    830s]   Restoring place_status_cts on 66 clock instances.
[08/01 11:56:08    830s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:56:08    830s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.4)
[08/01 11:56:08    830s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:08    830s] UM:*                                                                   Stage::Updating netlist
[08/01 11:56:08    830s]   CCOpt::Phase::Implementation done. (took cpu=0:00:14.4 real=0:00:14.5)
[08/01 11:56:08    830s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:08    830s] UM:*                                                                   CCOpt::Phase::Implementation
[08/01 11:56:08    830s]   CCOpt::Phase::eGRPC...
[08/01 11:56:08    830s]   eGR Post Conditioning loop iteration 0...
[08/01 11:56:08    830s]     Clock implementation routing...
[08/01 11:56:08    830s]       Leaving CCOpt scope - Routing Tools...
[08/01 11:56:08    830s] Net route status summary:
[08/01 11:56:08    830s]   Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:08    830s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:08    830s]       Routing using eGR only...
[08/01 11:56:08    830s]         Early Global Route - eGR only step...
[08/01 11:56:08    830s] (ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
[08/01 11:56:08    830s] (ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
[08/01 11:56:08    830s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:56:08    830s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:56:08    830s] (ccopt eGR): Start to route 67 all nets
[08/01 11:56:08    830s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3305.20 MB )
[08/01 11:56:08    830s] (I)      ==================== Layers =====================
[08/01 11:56:08    830s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:08    830s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:56:08    830s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:08    830s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:56:08    830s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:56:08    830s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:08    830s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:56:08    830s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:56:08    830s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:56:08    830s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:08    830s] (I)      Started Import and model ( Curr Mem: 3305.20 MB )
[08/01 11:56:08    830s] (I)      Default pattern map key = top_default.
[08/01 11:56:08    830s] (I)      == Non-default Options ==
[08/01 11:56:08    830s] (I)      Clean congestion better                            : true
[08/01 11:56:08    830s] (I)      Estimate vias on DPT layer                         : true
[08/01 11:56:08    830s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 11:56:08    830s] (I)      Layer constraints as soft constraints              : true
[08/01 11:56:08    830s] (I)      Soft top layer                                     : true
[08/01 11:56:08    830s] (I)      Skip prospective layer relax nets                  : true
[08/01 11:56:08    830s] (I)      Better NDR handling                                : true
[08/01 11:56:08    830s] (I)      Improved NDR modeling in LA                        : true
[08/01 11:56:08    830s] (I)      Routing cost fix for NDR handling                  : true
[08/01 11:56:08    830s] (I)      Block tracks for preroutes                         : true
[08/01 11:56:08    830s] (I)      Assign IRoute by net group key                     : true
[08/01 11:56:08    830s] (I)      Block unroutable channels                          : true
[08/01 11:56:08    830s] (I)      Block unroutable channels 3D                       : true
[08/01 11:56:08    830s] (I)      Bound layer relaxed segment wl                     : true
[08/01 11:56:08    830s] (I)      Blocked pin reach length threshold                 : 2
[08/01 11:56:08    830s] (I)      Check blockage within NDR space in TA              : true
[08/01 11:56:08    830s] (I)      Skip must join for term with via pillar            : true
[08/01 11:56:08    830s] (I)      Model find APA for IO pin                          : true
[08/01 11:56:08    830s] (I)      On pin location for off pin term                   : true
[08/01 11:56:08    830s] (I)      Handle EOL spacing                                 : true
[08/01 11:56:08    830s] (I)      Merge PG vias by gap                               : true
[08/01 11:56:08    830s] (I)      Maximum routing layer                              : 10
[08/01 11:56:08    830s] (I)      Route selected nets only                           : true
[08/01 11:56:08    830s] (I)      Refine MST                                         : true
[08/01 11:56:08    830s] (I)      Honor PRL                                          : true
[08/01 11:56:08    830s] (I)      Strong congestion aware                            : true
[08/01 11:56:08    830s] (I)      Improved initial location for IRoutes              : true
[08/01 11:56:08    830s] (I)      Multi panel TA                                     : true
[08/01 11:56:08    830s] (I)      Penalize wire overlap                              : true
[08/01 11:56:08    830s] (I)      Expand small instance blockage                     : true
[08/01 11:56:08    830s] (I)      Reduce via in TA                                   : true
[08/01 11:56:08    830s] (I)      SS-aware routing                                   : true
[08/01 11:56:08    830s] (I)      Improve tree edge sharing                          : true
[08/01 11:56:08    830s] (I)      Improve 2D via estimation                          : true
[08/01 11:56:08    830s] (I)      Refine Steiner tree                                : true
[08/01 11:56:08    830s] (I)      Build spine tree                                   : true
[08/01 11:56:08    830s] (I)      Model pass through capacity                        : true
[08/01 11:56:08    830s] (I)      Extend blockages by a half GCell                   : true
[08/01 11:56:08    830s] (I)      Consider pin shapes                                : true
[08/01 11:56:08    830s] (I)      Consider pin shapes for all nodes                  : true
[08/01 11:56:08    830s] (I)      Consider NR APA                                    : true
[08/01 11:56:08    830s] (I)      Consider IO pin shape                              : true
[08/01 11:56:08    830s] (I)      Fix pin connection bug                             : true
[08/01 11:56:08    830s] (I)      Consider layer RC for local wires                  : true
[08/01 11:56:08    830s] (I)      Route to clock mesh pin                            : true
[08/01 11:56:08    830s] (I)      LA-aware pin escape length                         : 2
[08/01 11:56:08    830s] (I)      Connect multiple ports                             : true
[08/01 11:56:08    830s] (I)      Split for must join                                : true
[08/01 11:56:08    830s] (I)      Number of threads                                  : 1
[08/01 11:56:08    830s] (I)      Routing effort level                               : 10000
[08/01 11:56:08    830s] (I)      Prefer layer length threshold                      : 8
[08/01 11:56:08    830s] (I)      Overflow penalty cost                              : 10
[08/01 11:56:08    830s] (I)      A-star cost                                        : 0.300000
[08/01 11:56:08    830s] (I)      Misalignment cost                                  : 10.000000
[08/01 11:56:08    830s] (I)      Threshold for short IRoute                         : 6
[08/01 11:56:08    830s] (I)      Via cost during post routing                       : 1.000000
[08/01 11:56:08    830s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 11:56:08    830s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:56:08    830s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 11:56:08    830s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 11:56:08    830s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 11:56:08    830s] (I)      PG-aware similar topology routing                  : true
[08/01 11:56:08    830s] (I)      Maze routing via cost fix                          : true
[08/01 11:56:08    830s] (I)      Apply PRL on PG terms                              : true
[08/01 11:56:08    830s] (I)      Apply PRL on obs objects                           : true
[08/01 11:56:08    830s] (I)      Handle range-type spacing rules                    : true
[08/01 11:56:08    830s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 11:56:08    830s] (I)      Parallel spacing query fix                         : true
[08/01 11:56:08    830s] (I)      Force source to root IR                            : true
[08/01 11:56:08    830s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 11:56:08    830s] (I)      Do not relax to DPT layer                          : true
[08/01 11:56:08    830s] (I)      No DPT in post routing                             : true
[08/01 11:56:08    830s] (I)      Modeling PG via merging fix                        : true
[08/01 11:56:08    830s] (I)      Shield aware TA                                    : true
[08/01 11:56:08    830s] (I)      Strong shield aware TA                             : true
[08/01 11:56:08    830s] (I)      Overflow calculation fix in LA                     : true
[08/01 11:56:08    830s] (I)      Post routing fix                                   : true
[08/01 11:56:08    830s] (I)      Strong post routing                                : true
[08/01 11:56:08    830s] (I)      NDR via pillar fix                                 : true
[08/01 11:56:08    830s] (I)      Violation on path threshold                        : 1
[08/01 11:56:08    830s] (I)      Pass through capacity modeling                     : true
[08/01 11:56:08    830s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 11:56:08    830s] (I)      Select term pin box for io pin                     : true
[08/01 11:56:08    830s] (I)      Penalize NDR sharing                               : true
[08/01 11:56:08    830s] (I)      Enable special modeling                            : false
[08/01 11:56:08    830s] (I)      Keep fixed segments                                : true
[08/01 11:56:08    830s] (I)      Reorder net groups by key                          : true
[08/01 11:56:08    830s] (I)      Increase net scenic ratio                          : true
[08/01 11:56:08    830s] (I)      Method to set GCell size                           : row
[08/01 11:56:08    830s] (I)      Connect multiple ports and must join fix           : true
[08/01 11:56:08    830s] (I)      Avoid high resistance layers                       : true
[08/01 11:56:08    830s] (I)      Model find APA for IO pin fix                      : true
[08/01 11:56:08    830s] (I)      Avoid connecting non-metal layers                  : true
[08/01 11:56:08    830s] (I)      Use track pitch for NDR                            : true
[08/01 11:56:08    830s] (I)      Enable layer relax to lower layer                  : true
[08/01 11:56:08    830s] (I)      Enable layer relax to upper layer                  : true
[08/01 11:56:08    830s] (I)      Top layer relaxation fix                           : true
[08/01 11:56:08    830s] (I)      Handle non-default track width                     : false
[08/01 11:56:08    830s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:56:08    830s] (I)      Use row-based GCell size
[08/01 11:56:08    830s] (I)      Use row-based GCell align
[08/01 11:56:08    830s] (I)      layer 0 area = 0
[08/01 11:56:08    830s] (I)      layer 1 area = 0
[08/01 11:56:08    830s] (I)      layer 2 area = 0
[08/01 11:56:08    830s] (I)      layer 3 area = 0
[08/01 11:56:08    830s] (I)      layer 4 area = 0
[08/01 11:56:08    830s] (I)      layer 5 area = 0
[08/01 11:56:08    830s] (I)      layer 6 area = 0
[08/01 11:56:08    830s] (I)      layer 7 area = 0
[08/01 11:56:08    830s] (I)      layer 8 area = 0
[08/01 11:56:08    830s] (I)      layer 9 area = 0
[08/01 11:56:08    830s] (I)      GCell unit size   : 2800
[08/01 11:56:08    830s] (I)      GCell multiplier  : 1
[08/01 11:56:08    830s] (I)      GCell row height  : 2800
[08/01 11:56:08    830s] (I)      Actual row height : 2800
[08/01 11:56:08    830s] (I)      GCell align ref   : 20140 20160
[08/01 11:56:08    830s] [NR-eGR] Track table information for default rule: 
[08/01 11:56:08    830s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:56:08    830s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:56:08    830s] (I)      ============== Default via ===============
[08/01 11:56:08    830s] (I)      +---+------------------+-----------------+
[08/01 11:56:08    830s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:56:08    830s] (I)      +---+------------------+-----------------+
[08/01 11:56:08    830s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:56:08    830s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:56:08    830s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:56:08    830s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:56:08    830s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:56:08    830s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:56:08    830s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:56:08    830s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:56:08    830s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:56:08    830s] (I)      +---+------------------+-----------------+
[08/01 11:56:08    830s] [NR-eGR] Read 177722 PG shapes
[08/01 11:56:08    830s] [NR-eGR] Read 0 clock shapes
[08/01 11:56:08    830s] [NR-eGR] Read 0 other shapes
[08/01 11:56:08    830s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:56:08    830s] [NR-eGR] #Instance Blockages : 0
[08/01 11:56:08    830s] [NR-eGR] #PG Blockages       : 177722
[08/01 11:56:08    830s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:56:08    830s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:56:08    830s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:56:08    830s] [NR-eGR] #Other Blockages    : 0
[08/01 11:56:08    830s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:56:08    830s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:56:08    830s] [NR-eGR] Read 57543 nets ( ignored 57476 )
[08/01 11:56:08    830s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 11:56:08    830s] (I)      early_global_route_priority property id does not exist.
[08/01 11:56:08    830s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 11:56:08    830s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 11:56:08    830s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 11:56:08    830s] (I)      Moved 0 terms for better access 
[08/01 11:56:08    830s] (I)      Number of ignored nets                =      0
[08/01 11:56:08    830s] (I)      Number of connected nets              =      0
[08/01 11:56:08    830s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:56:08    830s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:56:08    830s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:56:08    830s] (I)      Ndr track 0 does not exist
[08/01 11:56:08    830s] [NR-eGR] There are 67 clock nets ( 67 with NDR ).
[08/01 11:56:08    830s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:56:08    830s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:56:08    830s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:56:08    830s] (I)      Site width          :   380  (dbu)
[08/01 11:56:08    830s] (I)      Row height          :  2800  (dbu)
[08/01 11:56:08    830s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:56:08    830s] (I)      GCell width         :  2800  (dbu)
[08/01 11:56:08    830s] (I)      GCell height        :  2800  (dbu)
[08/01 11:56:08    830s] (I)      Grid                :   281   281    10
[08/01 11:56:08    830s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:56:08    830s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:56:08    830s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:56:08    830s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:56:08    830s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:56:08    830s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:56:08    830s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:56:08    830s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:56:08    830s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:56:08    830s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:56:08    830s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:56:08    830s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:56:08    830s] (I)      --------------------------------------------------------
[08/01 11:56:08    830s] 
[08/01 11:56:08    830s] [NR-eGR] ============ Routing rule table ============
[08/01 11:56:08    830s] [NR-eGR] Rule id: 0  Nets: 67
[08/01 11:56:08    830s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 11:56:08    830s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 11:56:08    830s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 11:56:08    830s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 11:56:08    830s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 11:56:08    830s] [NR-eGR] ========================================
[08/01 11:56:08    830s] [NR-eGR] 
[08/01 11:56:08    830s] (I)      =============== Blocked Tracks ===============
[08/01 11:56:08    830s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:08    830s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:56:08    830s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:08    830s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:56:08    830s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 11:56:08    830s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:56:08    830s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:56:08    830s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:56:08    830s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 11:56:08    830s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:56:08    830s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:56:08    830s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 11:56:08    830s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 11:56:08    830s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:08    830s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3335.58 MB )
[08/01 11:56:08    830s] (I)      Reset routing kernel
[08/01 11:56:08    830s] (I)      Started Global Routing ( Curr Mem: 3335.58 MB )
[08/01 11:56:08    830s] (I)      totalPins=5707  totalGlobalPin=5574 (97.67%)
[08/01 11:56:08    830s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1a Route ============
[08/01 11:56:08    830s] [NR-eGR] Layer group 1: route 67 net(s) in layer range [3, 4]
[08/01 11:56:08    830s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 141
[08/01 11:56:08    830s] (I)      Usage: 13971 = (6520 H, 7451 V) = (0.85% H, 2.13% V) = (9.128e+03um H, 1.043e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1b Route ============
[08/01 11:56:08    830s] (I)      Usage: 13971 = (6521 H, 7450 V) = (0.85% H, 2.13% V) = (9.129e+03um H, 1.043e+04um V)
[08/01 11:56:08    830s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.955940e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1c Route ============
[08/01 11:56:08    830s] (I)      Level2 Grid: 57 x 57
[08/01 11:56:08    830s] (I)      Usage: 13971 = (6521 H, 7450 V) = (0.85% H, 2.13% V) = (9.129e+03um H, 1.043e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1d Route ============
[08/01 11:56:08    830s] (I)      Usage: 14086 = (6626 H, 7460 V) = (0.87% H, 2.14% V) = (9.276e+03um H, 1.044e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1e Route ============
[08/01 11:56:08    830s] (I)      Usage: 14086 = (6626 H, 7460 V) = (0.87% H, 2.14% V) = (9.276e+03um H, 1.044e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.972040e+04um
[08/01 11:56:08    830s] (I)      ============  Phase 1f Route ============
[08/01 11:56:08    830s] (I)      Usage: 14101 = (6644 H, 7457 V) = (0.87% H, 2.14% V) = (9.302e+03um H, 1.044e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1g Route ============
[08/01 11:56:08    830s] (I)      Usage: 13263 = (6299 H, 6964 V) = (0.82% H, 1.99% V) = (8.819e+03um H, 9.750e+03um V)
[08/01 11:56:08    830s] (I)      #Nets         : 67
[08/01 11:56:08    830s] (I)      #Relaxed nets : 48
[08/01 11:56:08    830s] (I)      Wire length   : 3221
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      [08/01 11:56:08    830s] [NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
============  Phase 1h Route ============
[08/01 11:56:08    830s] (I)      Usage: 13262 = (6300 H, 6962 V) = (0.82% H, 1.99% V) = (8.820e+03um H, 9.747e+03um V)
[08/01 11:56:08    830s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1a Route ============
[08/01 11:56:08    830s] [NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[08/01 11:56:08    830s] (I)      Usage: 24015 = (11393 H, 12622 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1b Route ============
[08/01 11:56:08    830s] (I)      Usage: 24015 = (11393 H, 12622 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:08    830s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.362100e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1c Route ============
[08/01 11:56:08    830s] (I)      Usage: 24015 = (11393 H, 12622 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1d Route ============
[08/01 11:56:08    830s] (I)      Usage: 24015 = (11393 H, 12622 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1e Route ============
[08/01 11:56:08    830s] (I)      Usage: 24015 = (11393 H, 12622 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:08    830s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.362100e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1f Route ============
[08/01 11:56:08    830s] (I)      Usage: 24015 = (11393 H, 12622 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1g Route ============
[08/01 11:56:08    830s] (I)      Usage: 23473 = (11194 H, 12279 V) = (0.98% H, 1.75% V) = (1.567e+04um H, 1.719e+04um V)
[08/01 11:56:08    830s] (I)      #Nets         : 48
[08/01 11:56:08    830s] (I)      #Relaxed nets : 44
[08/01 11:56:08    830s] (I)      Wire length   : 896
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] [NR-eGR] Create a new net group with 44 nets and layer range [3, 8]
[08/01 11:56:08    830s] (I)      ============  Phase 1h Route ============
[08/01 11:56:08    830s] (I)      Usage: 23475 = (11197 H, 12278 V) = (0.98% H, 1.75% V) = (1.568e+04um H, 1.719e+04um V)
[08/01 11:56:08    830s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 11:56:08    830s] (I)      [08/01 11:56:08    830s] [NR-eGR] Layer group 3: route 44 net(s) in layer range [3, 8]

[08/01 11:56:08    830s] (I)      ============  Phase 1a Route ============
[08/01 11:56:08    830s] (I)      Usage: 33329 = (15862 H, 17467 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.445e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1b Route ============
[08/01 11:56:08    830s] (I)      Usage: 33329 = (15862 H, 17467 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.445e+04um V)
[08/01 11:56:08    830s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.666060e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1c Route ============
[08/01 11:56:08    830s] (I)      Usage: 33329 = (15862 H, 17467 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.445e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1d Route ============
[08/01 11:56:08    830s] (I)      Usage: 33329 = (15862 H, 17467 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.445e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1e Route ============
[08/01 11:56:08    830s] (I)      Usage: 33329 = (15862 H, 17467 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.445e+04um V)
[08/01 11:56:08    830s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.666060e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1f Route ============
[08/01 11:56:08    830s] (I)      Usage: 33329 = (15862 H, 17467 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.445e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1g Route ============
[08/01 11:56:08    830s] (I)      Usage: 32784 = (15658 H, 17126 V) = (1.26% H, 2.15% V) = (2.192e+04um H, 2.398e+04um V)
[08/01 11:56:08    830s] (I)      #Nets         : 44
[08/01 11:56:08    830s] (I)      #Relaxed nets : 44
[08/01 11:56:08    830s] (I)      Wire length   : 0
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] [NR-eGR] Create a new net group with 44 nets and layer range [3, 10]
[08/01 11:56:08    830s] (I)      ============  Phase 1h Route ============
[08/01 11:56:08    830s] (I)      Usage: 32784 = (15658 H, 17126 V) = (1.26% H, 2.15% V) = (2.192e+04um H, 2.398e+04um V)
[08/01 11:56:08    830s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1a Route ============
[08/01 11:56:08    830s] [NR-eGR] Layer group 4: route 44 net(s) in layer range [3, 10]
[08/01 11:56:08    830s] (I)      Usage: 42638 = (20323 H, 22315 V) = (1.58% H, 2.66% V) = (2.845e+04um H, 3.124e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1b Route ============
[08/01 11:56:08    830s] (I)      Usage: 42638 = (20323 H, 22315 V) = (1.58% H, 2.66% V) = (2.845e+04um H, 3.124e+04um V)
[08/01 11:56:08    830s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.969320e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1c Route ============
[08/01 11:56:08    830s] (I)      Usage: 42638 = (20323 H, 22315 V) = (1.58% H, 2.66% V) = (2.845e+04um H, 3.124e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1d Route ============
[08/01 11:56:08    830s] (I)      Usage: 42638 = (20323 H, 22315 V) = (1.58% H, 2.66% V) = (2.845e+04um H, 3.124e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1e Route ============
[08/01 11:56:08    830s] (I)      Usage: 42638 = (20323 H, 22315 V) = (1.58% H, 2.66% V) = (2.845e+04um H, 3.124e+04um V)
[08/01 11:56:08    830s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.969320e+04um
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1f Route ============
[08/01 11:56:08    830s] (I)      Usage: 42638 = (20323 H, 22315 V) = (1.58% H, 2.66% V) = (2.845e+04um H, 3.124e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1g Route ============
[08/01 11:56:08    830s] (I)      Usage: 42072 = (20104 H, 21968 V) = (1.56% H, 2.62% V) = (2.815e+04um H, 3.076e+04um V)
[08/01 11:56:08    830s] (I)      #Nets         : 44
[08/01 11:56:08    830s] (I)      #Relaxed nets : 44
[08/01 11:56:08    830s] (I)      Wire length   : 0
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1h Route ============
[08/01 11:56:08    830s] [NR-eGR] Create a new net group with 44 nets and layer range [2, 10]
[08/01 11:56:08    830s] (I)      Usage: 42072 = (20104 H, 21968 V) = (1.56% H, 2.62% V) = (2.815e+04um H, 3.076e+04um V)
[08/01 11:56:08    830s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 11:56:08    830s] (I)      [08/01 11:56:08    830s] [NR-eGR] Layer group 5: route 44 net(s) in layer range [2, 10]

[08/01 11:56:08    830s] (I)      ============  Phase 1a Route ============
[08/01 11:56:08    830s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 158
[08/01 11:56:08    830s] (I)      Usage: 61370 = (29359 H, 32011 V) = (2.28% H, 2.31% V) = (4.110e+04um H, 4.482e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1b Route ============
[08/01 11:56:08    830s] (I)      Usage: 61370 = (29359 H, 32011 V) = (2.28% H, 2.31% V) = (4.110e+04um H, 4.482e+04um V)
[08/01 11:56:08    830s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.591800e+04um
[08/01 11:56:08    830s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 11:56:08    830s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1c Route ============
[08/01 11:56:08    830s] (I)      Level2 Grid: 57 x 57
[08/01 11:56:08    830s] (I)      Usage: 61370 = (29359 H, 32011 V) = (2.28% H, 2.31% V) = (4.110e+04um H, 4.482e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1d Route ============
[08/01 11:56:08    830s] (I)      Usage: 61449 = (29459 H, 31990 V) = (2.29% H, 2.31% V) = (4.124e+04um H, 4.479e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1e Route ============
[08/01 11:56:08    830s] (I)      Usage: 61449 = (29459 H, 31990 V) = (2.29% H, 2.31% V) = (4.124e+04um H, 4.479e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1f Route ============
[08/01 11:56:08    830s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.602860e+04um
[08/01 11:56:08    830s] (I)      Usage: 61473 = (29490 H, 31983 V) = (2.29% H, 2.31% V) = (4.129e+04um H, 4.478e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1g Route ============
[08/01 11:56:08    830s] (I)      Usage: 61263 = (29288 H, 31975 V) = (2.27% H, 2.31% V) = (4.100e+04um H, 4.476e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] (I)      ============  Phase 1h Route ============
[08/01 11:56:08    830s] (I)      Usage: 61266 = (29292 H, 31974 V) = (2.27% H, 2.31% V) = (4.101e+04um H, 4.476e+04um V)
[08/01 11:56:08    830s] (I)      
[08/01 11:56:08    830s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:56:08    830s] [NR-eGR]                        OverCon            
[08/01 11:56:08    830s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:56:08    830s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 11:56:08    830s] [NR-eGR] ----------------------------------------------
[08/01 11:56:08    830s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR] ----------------------------------------------
[08/01 11:56:08    830s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 11:56:08    830s] [NR-eGR] 
[08/01 11:56:08    830s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3335.58 MB )
[08/01 11:56:08    830s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 11:56:08    830s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:56:08    830s] (I)      ============= Track Assignment ============
[08/01 11:56:08    830s] (I)      Started Track Assignment (1T) ( Curr Mem: 3335.58 MB )
[08/01 11:56:08    830s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:56:08    830s] (I)      Run Multi-thread track assignment
[08/01 11:56:08    830s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3335.58 MB )
[08/01 11:56:08    830s] (I)      Started Export ( Curr Mem: 3335.58 MB )
[08/01 11:56:09    830s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:56:09    830s] [NR-eGR] -------------------------------------
[08/01 11:56:09    830s] [NR-eGR]  metal1   (1H)             0  190796 
[08/01 11:56:09    830s] [NR-eGR]  metal2   (2V)        136832  232631 
[08/01 11:56:09    830s] [NR-eGR]  metal3   (3H)        238401   77022 
[08/01 11:56:09    830s] [NR-eGR]  metal4   (4V)        106812   12133 
[08/01 11:56:09    830s] [NR-eGR]  metal5   (5H)         45829    9647 
[08/01 11:56:09    830s] [NR-eGR]  metal6   (6V)         50648     204 
[08/01 11:56:09    830s] [NR-eGR]  metal7   (7H)           571     110 
[08/01 11:56:09    830s] [NR-eGR]  metal8   (8V)          1262       6 
[08/01 11:56:09    830s] [NR-eGR]  metal9   (9H)             3       0 
[08/01 11:56:09    830s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:56:09    830s] [NR-eGR] -------------------------------------
[08/01 11:56:09    830s] [NR-eGR]           Total       580359  522549 
[08/01 11:56:09    830s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:09    830s] [NR-eGR] Total half perimeter of net bounding box: 534458um
[08/01 11:56:09    830s] [NR-eGR] Total length: 580359um, number of vias: 522549
[08/01 11:56:09    830s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:09    830s] [NR-eGR] Total eGR-routed clock nets wire length: 20833um, number of vias: 16487
[08/01 11:56:09    830s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:09    831s] [NR-eGR] Report for selected net(s) only.
[08/01 11:56:09    831s] [NR-eGR]                  Length (um)   Vias 
[08/01 11:56:09    831s] [NR-eGR] ------------------------------------
[08/01 11:56:09    831s] [NR-eGR]  metal1   (1H)             0   5707 
[08/01 11:56:09    831s] [NR-eGR]  metal2   (2V)          3725   6384 
[08/01 11:56:09    831s] [NR-eGR]  metal3   (3H)          8943   4190 
[08/01 11:56:09    831s] [NR-eGR]  metal4   (4V)          7420    195 
[08/01 11:56:09    831s] [NR-eGR]  metal5   (5H)           634      9 
[08/01 11:56:09    831s] [NR-eGR]  metal6   (6V)           110      2 
[08/01 11:56:09    831s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 11:56:09    831s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 11:56:09    831s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 11:56:09    831s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 11:56:09    831s] [NR-eGR] ------------------------------------
[08/01 11:56:09    831s] [NR-eGR]           Total        20833  16487 
[08/01 11:56:09    831s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:09    831s] [NR-eGR] Total half perimeter of net bounding box: 7303um
[08/01 11:56:09    831s] [NR-eGR] Total length: 20833um, number of vias: 16487
[08/01 11:56:09    831s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:09    831s] [NR-eGR] Total routed clock nets wire length: 20833um, number of vias: 16487
[08/01 11:56:09    831s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:09    831s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3335.58 MB )
[08/01 11:56:09    831s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.74 sec, Curr Mem: 3335.58 MB )
[08/01 11:56:09    831s] (I)      ========================================= Runtime Summary =========================================
[08/01 11:56:09    831s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 11:56:09    831s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 11:56:09    831s] (I)       Early Global Route kernel                   100.00%  1881.71 sec  1882.44 sec  0.74 sec  0.72 sec 
[08/01 11:56:09    831s] (I)       +-Import and model                           28.47%  1881.71 sec  1881.92 sec  0.21 sec  0.20 sec 
[08/01 11:56:09    831s] (I)       | +-Create place DB                          12.38%  1881.71 sec  1881.80 sec  0.09 sec  0.09 sec 
[08/01 11:56:09    831s] (I)       | | +-Import place data                      12.37%  1881.71 sec  1881.80 sec  0.09 sec  0.09 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read instances and placement          2.75%  1881.71 sec  1881.73 sec  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read nets                             9.61%  1881.73 sec  1881.80 sec  0.07 sec  0.07 sec 
[08/01 11:56:09    831s] (I)       | +-Create route DB                          14.68%  1881.80 sec  1881.91 sec  0.11 sec  0.10 sec 
[08/01 11:56:09    831s] (I)       | | +-Import route data (1T)                 14.58%  1881.80 sec  1881.91 sec  0.11 sec  0.10 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.28%  1881.81 sec  1881.83 sec  0.02 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read routing blockages              0.00%  1881.81 sec  1881.81 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read instance blockages             0.59%  1881.81 sec  1881.82 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read PG blockages                   1.22%  1881.82 sec  1881.83 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read clock blockages                0.03%  1881.83 sec  1881.83 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read other blockages                0.04%  1881.83 sec  1881.83 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read halo blockages                 0.06%  1881.83 sec  1881.83 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Read boundary cut boxes             0.00%  1881.83 sec  1881.83 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read blackboxes                       0.00%  1881.83 sec  1881.83 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read prerouted                        4.90%  1881.83 sec  1881.87 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read unlegalized nets                 0.55%  1881.87 sec  1881.87 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Read nets                             0.06%  1881.87 sec  1881.87 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Set up via pillars                    0.00%  1881.87 sec  1881.87 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Initialize 3D grid graph              0.42%  1881.87 sec  1881.88 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Model blockage capacity               4.14%  1881.88 sec  1881.91 sec  0.03 sec  0.03 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Initialize 3D capacity              3.77%  1881.88 sec  1881.90 sec  0.03 sec  0.03 sec 
[08/01 11:56:09    831s] (I)       | | | +-Move terms for access (1T)            0.12%  1881.91 sec  1881.91 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Read aux data                             0.00%  1881.91 sec  1881.91 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Others data preparation                   0.02%  1881.91 sec  1881.91 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Create route kernel                       0.88%  1881.91 sec  1881.91 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       +-Global Routing                             35.16%  1881.92 sec  1882.18 sec  0.26 sec  0.25 sec 
[08/01 11:56:09    831s] (I)       | +-Initialization                            0.07%  1881.92 sec  1881.92 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Net group 1                              11.19%  1881.92 sec  1882.00 sec  0.08 sec  0.08 sec 
[08/01 11:56:09    831s] (I)       | | +-Generate topology                       3.52%  1881.92 sec  1881.94 sec  0.03 sec  0.03 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1a                                0.59%  1881.95 sec  1881.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern routing (1T)                  0.15%  1881.95 sec  1881.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  1881.95 sec  1881.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1b                                0.35%  1881.95 sec  1881.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Monotonic routing (1T)                0.17%  1881.95 sec  1881.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1c                                0.17%  1881.95 sec  1881.96 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Two level Routing                     0.17%  1881.95 sec  1881.96 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  1881.96 sec  1881.96 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1881.96 sec  1881.96 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1d                                1.95%  1881.96 sec  1881.97 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | +-Detoured routing (1T)                 1.94%  1881.96 sec  1881.97 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1e                                0.07%  1881.97 sec  1881.97 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Route legalization                    0.04%  1881.97 sec  1881.97 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1881.97 sec  1881.97 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1f                                0.49%  1881.97 sec  1881.97 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Congestion clean                      0.48%  1881.97 sec  1881.97 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1g                                2.15%  1881.97 sec  1881.99 sec  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          2.14%  1881.97 sec  1881.99 sec  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1h                                0.55%  1881.99 sec  1882.00 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          0.54%  1881.99 sec  1882.00 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Layer assignment (1T)                   0.75%  1882.00 sec  1882.00 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | +-Net group 2                               5.59%  1882.00 sec  1882.04 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | | +-Generate topology                       2.82%  1882.00 sec  1882.02 sec  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1a                                0.29%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern routing (1T)                  0.11%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1b                                0.13%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1c                                0.00%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1d                                0.00%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1e                                0.06%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Route legalization                    0.04%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1f                                0.00%  1882.03 sec  1882.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1g                                1.38%  1882.03 sec  1882.04 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          1.37%  1882.03 sec  1882.04 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1h                                0.10%  1882.04 sec  1882.04 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          0.10%  1882.04 sec  1882.04 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Layer assignment (1T)                   0.16%  1882.04 sec  1882.04 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Net group 3                               5.12%  1882.04 sec  1882.08 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | | +-Generate topology                       2.65%  1882.04 sec  1882.06 sec  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1a                                0.26%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern routing (1T)                  0.10%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1b                                0.12%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1c                                0.00%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1d                                0.00%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1e                                0.06%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Route legalization                    0.03%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1f                                0.00%  1882.07 sec  1882.07 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1g                                1.26%  1882.07 sec  1882.08 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          1.25%  1882.07 sec  1882.08 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1h                                0.04%  1882.08 sec  1882.08 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          0.04%  1882.08 sec  1882.08 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Net group 4                               5.13%  1882.08 sec  1882.12 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | | +-Generate topology                       2.55%  1882.08 sec  1882.10 sec  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1a                                0.28%  1882.10 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern routing (1T)                  0.11%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1b                                0.13%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1c                                0.00%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1d                                0.00%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1e                                0.06%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Route legalization                    0.03%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1f                                0.00%  1882.11 sec  1882.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1g                                1.27%  1882.11 sec  1882.12 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          1.26%  1882.11 sec  1882.12 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1h                                0.04%  1882.12 sec  1882.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          0.04%  1882.12 sec  1882.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Net group 5                               5.73%  1882.12 sec  1882.16 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | | +-Generate topology                       0.00%  1882.12 sec  1882.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1a                                0.26%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern routing (1T)                  0.07%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Add via demand to 2D                  0.06%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1b                                0.20%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Monotonic routing (1T)                0.06%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1c                                0.14%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Two level Routing                     0.14%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1882.13 sec  1882.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1d                                1.33%  1882.13 sec  1882.14 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | | +-Detoured routing (1T)                 1.31%  1882.13 sec  1882.14 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1e                                0.04%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Route legalization                    0.01%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1f                                0.20%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Congestion clean                      0.20%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1g                                0.23%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          0.22%  1882.14 sec  1882.14 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Phase 1h                                0.18%  1882.14 sec  1882.15 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | | +-Post Routing                          0.16%  1882.14 sec  1882.15 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | | +-Layer assignment (1T)                   1.37%  1882.15 sec  1882.16 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       +-Export 3D cong map                          1.52%  1882.18 sec  1882.19 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | +-Export 2D cong map                        0.15%  1882.19 sec  1882.19 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       +-Extract Global 3D Wires                     0.03%  1882.19 sec  1882.19 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       +-Track Assignment (1T)                       5.41%  1882.19 sec  1882.23 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | +-Initialization                            0.00%  1882.19 sec  1882.19 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Track Assignment Kernel                   5.37%  1882.19 sec  1882.23 sec  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)       | +-Free Memory                               0.00%  1882.23 sec  1882.23 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       +-Export                                     28.91%  1882.23 sec  1882.44 sec  0.21 sec  0.21 sec 
[08/01 11:56:09    831s] (I)       | +-Export DB wires                           0.96%  1882.23 sec  1882.24 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Export all nets                         0.74%  1882.23 sec  1882.23 sec  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)       | | +-Set wire vias                           0.19%  1882.23 sec  1882.24 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       | +-Report wirelength                        14.03%  1882.24 sec  1882.34 sec  0.10 sec  0.10 sec 
[08/01 11:56:09    831s] (I)       | +-Update net boxes                         13.89%  1882.34 sec  1882.44 sec  0.10 sec  0.10 sec 
[08/01 11:56:09    831s] (I)       | +-Update timing                             0.00%  1882.44 sec  1882.44 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)       +-Postprocess design                          0.04%  1882.44 sec  1882.44 sec  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)      ======================= Summary by functions ========================
[08/01 11:56:09    831s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 11:56:09    831s] (I)      ---------------------------------------------------------------------
[08/01 11:56:09    831s] (I)        0  Early Global Route kernel           100.00%  0.74 sec  0.72 sec 
[08/01 11:56:09    831s] (I)        1  Global Routing                       35.16%  0.26 sec  0.25 sec 
[08/01 11:56:09    831s] (I)        1  Export                               28.91%  0.21 sec  0.21 sec 
[08/01 11:56:09    831s] (I)        1  Import and model                     28.47%  0.21 sec  0.20 sec 
[08/01 11:56:09    831s] (I)        1  Track Assignment (1T)                 5.41%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        1  Export 3D cong map                    1.52%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        1  Postprocess design                    0.04%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        2  Create route DB                      14.68%  0.11 sec  0.10 sec 
[08/01 11:56:09    831s] (I)        2  Report wirelength                    14.03%  0.10 sec  0.10 sec 
[08/01 11:56:09    831s] (I)        2  Update net boxes                     13.89%  0.10 sec  0.10 sec 
[08/01 11:56:09    831s] (I)        2  Create place DB                      12.38%  0.09 sec  0.09 sec 
[08/01 11:56:09    831s] (I)        2  Net group 1                          11.19%  0.08 sec  0.08 sec 
[08/01 11:56:09    831s] (I)        2  Net group 5                           5.73%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        2  Net group 2                           5.59%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        2  Track Assignment Kernel               5.37%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        2  Net group 4                           5.13%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        2  Net group 3                           5.12%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        2  Export DB wires                       0.96%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        2  Create route kernel                   0.88%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        3  Import route data (1T)               14.58%  0.11 sec  0.10 sec 
[08/01 11:56:09    831s] (I)        3  Import place data                    12.37%  0.09 sec  0.09 sec 
[08/01 11:56:09    831s] (I)        3  Generate topology                    11.55%  0.09 sec  0.08 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1g                              6.28%  0.05 sec  0.05 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1d                              3.28%  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)        3  Layer assignment (1T)                 2.29%  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1a                              1.68%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1b                              0.92%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1h                              0.92%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        3  Export all nets                       0.74%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1f                              0.69%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1c                              0.32%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        3  Phase 1e                              0.28%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        3  Set wire vias                         0.19%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Read nets                             9.68%  0.07 sec  0.07 sec 
[08/01 11:56:09    831s] (I)        4  Post Routing                          7.12%  0.05 sec  0.05 sec 
[08/01 11:56:09    831s] (I)        4  Read prerouted                        4.90%  0.04 sec  0.04 sec 
[08/01 11:56:09    831s] (I)        4  Model blockage capacity               4.14%  0.03 sec  0.03 sec 
[08/01 11:56:09    831s] (I)        4  Detoured routing (1T)                 3.25%  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)        4  Read instances and placement          2.75%  0.02 sec  0.02 sec 
[08/01 11:56:09    831s] (I)        4  Read blockages ( Layer 2-10 )         2.28%  0.02 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        4  Congestion clean                      0.67%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Read unlegalized nets                 0.55%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Pattern routing (1T)                  0.54%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Two level Routing                     0.30%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Pattern Routing Avoiding Blockages    0.24%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Monotonic routing (1T)                0.24%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Add via demand to 2D                  0.06%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Initialize 3D capacity                3.77%  0.03 sec  0.03 sec 
[08/01 11:56:09    831s] (I)        5  Read PG blockages                     1.22%  0.01 sec  0.01 sec 
[08/01 11:56:09    831s] (I)        5  Read instance blockages               0.59%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Legalize Blockage Violations          0.13%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Two Level Routing (Regular)           0.11%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 11:56:09    831s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:56:09    831s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:56:09    831s]         Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:56:09    831s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:09    831s] UM:*                                                                   Early Global Route - eGR only step
[08/01 11:56:09    831s]       Routing using eGR only done.
[08/01 11:56:09    831s] Net route status summary:
[08/01 11:56:09    831s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:09    831s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:09    831s] 
[08/01 11:56:09    831s] CCOPT: Done with clock implementation routing.
[08/01 11:56:09    831s] 
[08/01 11:56:09    831s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 11:56:09    831s]     Clock implementation routing done.
[08/01 11:56:09    831s]     Leaving CCOpt scope - extractRC...
[08/01 11:56:09    831s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 11:56:09    831s] Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
[08/01 11:56:09    831s] pre_route RC Extraction called for design top.
[08/01 11:56:09    831s] RC Extraction called in multi-corner(1) mode.
[08/01 11:56:09    831s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:56:09    831s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:56:09    831s] RCMode: PreRoute
[08/01 11:56:09    831s]       RC Corner Indexes            0   
[08/01 11:56:09    831s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:56:09    831s] Resistance Scaling Factor    : 1.00000 
[08/01 11:56:09    831s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:56:09    831s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:56:09    831s] Shrink Factor                : 1.00000
[08/01 11:56:09    831s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:56:09    831s] 
[08/01 11:56:09    831s] Trim Metal Layers:
[08/01 11:56:09    831s] LayerId::1 widthSet size::1
[08/01 11:56:09    831s] LayerId::2 widthSet size::1
[08/01 11:56:09    831s] LayerId::3 widthSet size::1
[08/01 11:56:09    831s] LayerId::4 widthSet size::1
[08/01 11:56:09    831s] LayerId::5 widthSet size::1
[08/01 11:56:09    831s] LayerId::6 widthSet size::1
[08/01 11:56:09    831s] LayerId::7 widthSet size::1
[08/01 11:56:09    831s] LayerId::8 widthSet size::1
[08/01 11:56:09    831s] LayerId::9 widthSet size::1
[08/01 11:56:09    831s] LayerId::10 widthSet size::1
[08/01 11:56:09    831s] eee: pegSigSF::1.070000
[08/01 11:56:09    831s] Updating RC grid for preRoute extraction ...
[08/01 11:56:09    831s] Initializing multi-corner resistance tables ...
[08/01 11:56:09    831s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:56:09    831s] eee: l::2 avDens::0.170056 usedTrk::9773.722497 availTrk::57473.684211 sigTrk::9773.722497
[08/01 11:56:09    831s] eee: l::3 avDens::0.218316 usedTrk::17028.652157 availTrk::78000.000000 sigTrk::17028.652157
[08/01 11:56:09    831s] eee: l::4 avDens::0.195627 usedTrk::7629.455708 availTrk::39000.000000 sigTrk::7629.455708
[08/01 11:56:09    831s] eee: l::5 avDens::0.087644 usedTrk::3273.519643 availTrk::37350.000000 sigTrk::3273.519643
[08/01 11:56:09    831s] eee: l::6 avDens::0.098980 usedTrk::3617.726077 availTrk::36550.000000 sigTrk::3617.726077
[08/01 11:56:09    831s] eee: l::7 avDens::0.018406 usedTrk::40.800357 availTrk::2216.666667 sigTrk::40.800357
[08/01 11:56:09    831s] eee: l::8 avDens::0.047434 usedTrk::90.125357 availTrk::1900.000000 sigTrk::90.125357
[08/01 11:56:09    831s] eee: l::9 avDens::0.212682 usedTrk::109.797143 availTrk::516.250000 sigTrk::109.797143
[08/01 11:56:09    831s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:56:09    831s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:09    831s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247478 uaWl=0.985793 uaWlH=0.338211 aWlH=0.013802 lMod=0 pMax=0.862500 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.377897 siPrev=0 viaL=0.000000 crit=0.025764 shortMod=0.128821 fMod=0.006441 
[08/01 11:56:09    831s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3335.578M)
[08/01 11:56:09    831s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 11:56:09    831s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:56:09    831s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 11:56:09    831s] OPERPROF: Starting DPlace-Init at level 1, MEM:3335.6M, EPOCH TIME: 1754074569.644072
[08/01 11:56:09    831s] Processing tracks to init pin-track alignment.
[08/01 11:56:09    831s] z: 2, totalTracks: 1
[08/01 11:56:09    831s] z: 4, totalTracks: 1
[08/01 11:56:09    831s] z: 6, totalTracks: 1
[08/01 11:56:09    831s] z: 8, totalTracks: 1
[08/01 11:56:09    831s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:09    831s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3335.6M, EPOCH TIME: 1754074569.661817
[08/01 11:56:09    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:09    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:09    831s] 
[08/01 11:56:09    831s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:09    831s] OPERPROF:     Starting CMU at level 3, MEM:3335.6M, EPOCH TIME: 1754074569.671360
[08/01 11:56:09    831s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3335.6M, EPOCH TIME: 1754074569.672877
[08/01 11:56:09    831s] 
[08/01 11:56:09    831s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:56:09    831s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3335.6M, EPOCH TIME: 1754074569.675277
[08/01 11:56:09    831s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3335.6M, EPOCH TIME: 1754074569.675319
[08/01 11:56:09    831s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3335.6M, EPOCH TIME: 1754074569.675735
[08/01 11:56:09    831s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3335.6MB).
[08/01 11:56:09    831s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3335.6M, EPOCH TIME: 1754074569.679276
[08/01 11:56:09    831s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:09    831s]     Legalizer reserving space for clock trees
[08/01 11:56:09    831s]     Calling post conditioning for eGRPC...
[08/01 11:56:09    831s]       eGRPC...
[08/01 11:56:09    831s]         eGRPC active optimizations:
[08/01 11:56:09    831s]          - Move Down
[08/01 11:56:09    831s]          - Downsizing before DRV sizing
[08/01 11:56:09    831s]          - DRV fixing with sizing
[08/01 11:56:09    831s]          - Move to fanout
[08/01 11:56:09    831s]          - Cloning
[08/01 11:56:09    831s]         
[08/01 11:56:09    831s]         Currently running CTS, using active skew data
[08/01 11:56:09    831s]         Reset bufferability constraints...
[08/01 11:56:09    831s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/01 11:56:09    831s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:56:09    831s] End AAE Lib Interpolated Model. (MEM=3335.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:56:09    831s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:09    831s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:09    831s]         Clock DAG stats eGRPC initial state:
[08/01 11:56:09    831s]           cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:09    831s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:09    831s]           misc counts      : r=1, pp=0
[08/01 11:56:09    831s]           cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:09    831s]           cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:09    831s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:09    831s]           wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
[08/01 11:56:09    831s]           wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
[08/01 11:56:09    831s]           hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:09    831s]         Clock DAG net violations eGRPC initial state: none
[08/01 11:56:09    831s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/01 11:56:09    831s]           Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:09    831s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:09    831s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/01 11:56:09    831s]            Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:09    831s]         Clock DAG hash eGRPC initial state: 10140681260722586538 6086603823568943915
[08/01 11:56:09    831s]         CTS services accumulated run-time stats eGRPC initial state:
[08/01 11:56:09    831s]           delay calculator: calls=41448, total_wall_time=7.067s, mean_wall_time=0.170ms
[08/01 11:56:09    831s]           legalizer: calls=14272, total_wall_time=0.261s, mean_wall_time=0.018ms
[08/01 11:56:09    831s]           steiner router: calls=34405, total_wall_time=6.245s, mean_wall_time=0.182ms
[08/01 11:56:09    831s]         Primary reporting skew groups eGRPC initial state:
[08/01 11:56:09    831s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
[08/01 11:56:09    831s]               min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:09    831s]               max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:09    831s]         Skew group summary eGRPC initial state:
[08/01 11:56:09    831s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
[08/01 11:56:09    831s]         eGRPC Moving buffers...
[08/01 11:56:09    831s]           Clock DAG hash before 'eGRPC Moving buffers': 10140681260722586538 6086603823568943915
[08/01 11:56:09    831s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[08/01 11:56:09    831s]             delay calculator: calls=41448, total_wall_time=7.067s, mean_wall_time=0.170ms
[08/01 11:56:09    831s]             legalizer: calls=14272, total_wall_time=0.261s, mean_wall_time=0.018ms
[08/01 11:56:09    831s]             steiner router: calls=34405, total_wall_time=6.245s, mean_wall_time=0.182ms
[08/01 11:56:09    831s]           Violation analysis...
[08/01 11:56:09    831s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:09    831s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:09    831s] UM:*                                                                   Violation analysis
[08/01 11:56:09    831s]           Clock DAG stats after 'eGRPC Moving buffers':
[08/01 11:56:09    831s]             cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:09    831s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:09    831s]             misc counts      : r=1, pp=0
[08/01 11:56:09    831s]             cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:09    831s]             cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:09    831s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:09    831s]             wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
[08/01 11:56:09    831s]             wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
[08/01 11:56:09    831s]             hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:09    831s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[08/01 11:56:09    831s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[08/01 11:56:09    831s]             Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:09    831s]             Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:09    831s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[08/01 11:56:09    831s]              Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:10    831s]           Clock DAG hash after 'eGRPC Moving buffers': 10140681260722586538 6086603823568943915
[08/01 11:56:10    831s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[08/01 11:56:10    831s]             delay calculator: calls=41448, total_wall_time=7.067s, mean_wall_time=0.170ms
[08/01 11:56:10    831s]             legalizer: calls=14272, total_wall_time=0.261s, mean_wall_time=0.018ms
[08/01 11:56:10    831s]             steiner router: calls=34405, total_wall_time=6.245s, mean_wall_time=0.182ms
[08/01 11:56:10    831s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[08/01 11:56:10    831s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:10    831s]                 min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:10    831s]                 max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:10    831s]           Skew group summary after 'eGRPC Moving buffers':
[08/01 11:56:10    831s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:10    831s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:10    831s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:10    832s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:10    832s] UM:*                                                                   eGRPC Moving buffers
[08/01 11:56:10    832s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[08/01 11:56:10    832s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:56:10    832s]             delay calculator: calls=41448, total_wall_time=7.067s, mean_wall_time=0.170ms
[08/01 11:56:10    832s]             legalizer: calls=14272, total_wall_time=0.261s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]             steiner router: calls=34405, total_wall_time=6.245s, mean_wall_time=0.182ms
[08/01 11:56:10    832s]           Artificially removing long paths...
[08/01 11:56:10    832s]             Clock DAG hash before 'Artificially removing long paths': 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[08/01 11:56:10    832s]               delay calculator: calls=41448, total_wall_time=7.067s, mean_wall_time=0.170ms
[08/01 11:56:10    832s]               legalizer: calls=14272, total_wall_time=0.261s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]               steiner router: calls=34405, total_wall_time=6.245s, mean_wall_time=0.182ms
[08/01 11:56:10    832s]             Artificially shortened 143 long paths. The largest offset applied was 0.006ns.
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             Skew Group Offsets:
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             ---------------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]             Skew Group                     Num.     Num.       Offset        Max        Previous Max.    Current Max.
[08/01 11:56:10    832s]                                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[08/01 11:56:10    832s]             ---------------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]             clk/nangate_constraint_mode    5575       143        2.565%      0.006ns       0.141ns         0.136ns
[08/01 11:56:10    832s]             ---------------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             Offsets Histogram:
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             -------------------------------
[08/01 11:56:10    832s]             From (ns)    To (ns)      Count
[08/01 11:56:10    832s]             -------------------------------
[08/01 11:56:10    832s]             below          0.000        12
[08/01 11:56:10    832s]               0.000        0.005       110
[08/01 11:56:10    832s]               0.005      and above      21
[08/01 11:56:10    832s]             -------------------------------
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             Mean=0.002ns Median=0.001ns Std.Dev=0.002ns
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             
[08/01 11:56:10    832s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:10    832s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:10    832s]           Modifying slew-target multiplier from 1 to 0.9
[08/01 11:56:10    832s]           Downsizing prefiltering...
[08/01 11:56:10    832s]           Downsizing prefiltering done.
[08/01 11:56:10    832s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:56:10    832s]           DoDownSizing Summary : numSized = 0, numUnchanged = 38, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 29
[08/01 11:56:10    832s]           CCOpt-eGRPC Downsizing: considered: 38, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 38, unsuccessful: 0, sized: 0
[08/01 11:56:10    832s]           Reverting slew-target multiplier from 0.9 to 1
[08/01 11:56:10    832s]           Reverting Artificially removing long paths...
[08/01 11:56:10    832s]             Clock DAG hash before 'Reverting Artificially removing long paths': 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[08/01 11:56:10    832s]               delay calculator: calls=42222, total_wall_time=7.129s, mean_wall_time=0.169ms
[08/01 11:56:10    832s]               legalizer: calls=14315, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]               steiner router: calls=35015, total_wall_time=6.247s, mean_wall_time=0.178ms
[08/01 11:56:10    832s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:10    832s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:10    832s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:56:10    832s]             cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:10    832s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:10    832s]             misc counts      : r=1, pp=0
[08/01 11:56:10    832s]             cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:10    832s]             cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:10    832s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:10    832s]             wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
[08/01 11:56:10    832s]             wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
[08/01 11:56:10    832s]             hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:10    832s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[08/01 11:56:10    832s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:56:10    832s]             Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:10    832s]             Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:10    832s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[08/01 11:56:10    832s]              Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:10    832s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:56:10    832s]             delay calculator: calls=42222, total_wall_time=7.129s, mean_wall_time=0.169ms
[08/01 11:56:10    832s]             legalizer: calls=14315, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]             steiner router: calls=35015, total_wall_time=6.247s, mean_wall_time=0.178ms
[08/01 11:56:10    832s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:56:10    832s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:10    832s]                 min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:10    832s]                 max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:10    832s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 11:56:10    832s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:10    832s]           Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:10    832s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 11:56:10    832s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:10    832s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 11:56:10    832s]         eGRPC Fixing DRVs...
[08/01 11:56:10    832s]           Clock DAG hash before 'eGRPC Fixing DRVs': 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[08/01 11:56:10    832s]             delay calculator: calls=42222, total_wall_time=7.129s, mean_wall_time=0.169ms
[08/01 11:56:10    832s]             legalizer: calls=14315, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]             steiner router: calls=35015, total_wall_time=6.247s, mean_wall_time=0.178ms
[08/01 11:56:10    832s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:56:10    832s]           CCOpt-eGRPC: considered: 67, tested: 67, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:56:10    832s]           
[08/01 11:56:10    832s]           Statistics: Fix DRVs (cell sizing):
[08/01 11:56:10    832s]           ===================================
[08/01 11:56:10    832s]           
[08/01 11:56:10    832s]           Cell changes by Net Type:
[08/01 11:56:10    832s]           
[08/01 11:56:10    832s]           -------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:56:10    832s]           -------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]           top                0            0           0            0                    0                0
[08/01 11:56:10    832s]           trunk              0            0           0            0                    0                0
[08/01 11:56:10    832s]           leaf               0            0           0            0                    0                0
[08/01 11:56:10    832s]           -------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]           Total              0            0           0            0                    0                0
[08/01 11:56:10    832s]           -------------------------------------------------------------------------------------------------
[08/01 11:56:10    832s]           
[08/01 11:56:10    832s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:56:10    832s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:56:10    832s]           
[08/01 11:56:10    832s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[08/01 11:56:10    832s]             cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:10    832s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:10    832s]             misc counts      : r=1, pp=0
[08/01 11:56:10    832s]             cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:10    832s]             cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:10    832s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:10    832s]             wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
[08/01 11:56:10    832s]             wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
[08/01 11:56:10    832s]             hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:10    832s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[08/01 11:56:10    832s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[08/01 11:56:10    832s]             Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:10    832s]             Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:10    832s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[08/01 11:56:10    832s]              Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:10    832s]           Clock DAG hash after 'eGRPC Fixing DRVs': 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[08/01 11:56:10    832s]             delay calculator: calls=42222, total_wall_time=7.129s, mean_wall_time=0.169ms
[08/01 11:56:10    832s]             legalizer: calls=14315, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]             steiner router: calls=35015, total_wall_time=6.247s, mean_wall_time=0.178ms
[08/01 11:56:10    832s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[08/01 11:56:10    832s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:10    832s]                 min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:10    832s]                 max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:10    832s]           Skew group summary after 'eGRPC Fixing DRVs':
[08/01 11:56:10    832s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:10    832s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:10    832s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:10    832s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:10    832s] UM:*                                                                   eGRPC Fixing DRVs
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         Slew Diagnostics: After DRV fixing
[08/01 11:56:10    832s]         ==================================
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         Global Causes:
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         -------------------------------------
[08/01 11:56:10    832s]         Cause
[08/01 11:56:10    832s]         -------------------------------------
[08/01 11:56:10    832s]         DRV fixing with buffering is disabled
[08/01 11:56:10    832s]         -------------------------------------
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         Top 5 overslews:
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         ---------------------------------
[08/01 11:56:10    832s]         Overslew    Causes    Driving Pin
[08/01 11:56:10    832s]         ---------------------------------
[08/01 11:56:10    832s]           (empty table)
[08/01 11:56:10    832s]         ---------------------------------
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         -------------------
[08/01 11:56:10    832s]         Cause    Occurences
[08/01 11:56:10    832s]         -------------------
[08/01 11:56:10    832s]           (empty table)
[08/01 11:56:10    832s]         -------------------
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         -------------------
[08/01 11:56:10    832s]         Cause    Occurences
[08/01 11:56:10    832s]         -------------------
[08/01 11:56:10    832s]           (empty table)
[08/01 11:56:10    832s]         -------------------
[08/01 11:56:10    832s]         
[08/01 11:56:10    832s]         Reconnecting optimized routes...
[08/01 11:56:10    832s]         Reset timing graph...
[08/01 11:56:10    832s] Ignoring AAE DB Resetting ...
[08/01 11:56:10    832s]         Reset timing graph done.
[08/01 11:56:10    832s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:10    832s]         Violation analysis...
[08/01 11:56:10    832s] End AAE Lib Interpolated Model. (MEM=3373.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:56:10    832s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:10    832s]         Clock instances to consider for cloning: 0
[08/01 11:56:10    832s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:10    832s] UM:*                                                                   Violation analysis
[08/01 11:56:10    832s]         Reset timing graph...
[08/01 11:56:10    832s] Ignoring AAE DB Resetting ...
[08/01 11:56:10    832s]         Reset timing graph done.
[08/01 11:56:10    832s]         Set dirty flag on 0 instances, 0 nets
[08/01 11:56:10    832s]         Clock DAG stats before routing clock trees:
[08/01 11:56:10    832s]           cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:10    832s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:10    832s]           misc counts      : r=1, pp=0
[08/01 11:56:10    832s]           cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:10    832s]           cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:10    832s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:10    832s]           wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
[08/01 11:56:10    832s]           wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
[08/01 11:56:10    832s]           hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:10    832s]         Clock DAG net violations before routing clock trees: none
[08/01 11:56:10    832s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/01 11:56:10    832s]           Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:10    832s]           Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:10    832s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/01 11:56:10    832s]            Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:10    832s]         Clock DAG hash before routing clock trees: 10140681260722586538 6086603823568943915
[08/01 11:56:10    832s]         CTS services accumulated run-time stats before routing clock trees:
[08/01 11:56:10    832s]           delay calculator: calls=42231, total_wall_time=7.131s, mean_wall_time=0.169ms
[08/01 11:56:10    832s]           legalizer: calls=14315, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:10    832s]           steiner router: calls=35016, total_wall_time=6.247s, mean_wall_time=0.178ms
[08/01 11:56:10    832s]         Primary reporting skew groups before routing clock trees:
[08/01 11:56:10    832s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
[08/01 11:56:10    832s]               min path sink: x_reg_out_reg[7]55/CK
[08/01 11:56:10    832s]               max path sink: acc_reg_out_reg[14]166/CK
[08/01 11:56:10    832s]         Skew group summary before routing clock trees:
[08/01 11:56:10    832s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
[08/01 11:56:10    832s]       eGRPC done.
[08/01 11:56:10    832s]     Calling post conditioning for eGRPC done.
[08/01 11:56:10    832s]   eGR Post Conditioning loop iteration 0 done.
[08/01 11:56:10    832s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/01 11:56:10    832s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:56:10    832s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3373.7M, EPOCH TIME: 1754074570.664539
[08/01 11:56:10    832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:10    832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:10    832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:10    832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:10    832s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.095, REAL:0.096, MEM:3305.7M, EPOCH TIME: 1754074570.760168
[08/01 11:56:10    832s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:10    832s]   Leaving CCOpt scope - ClockRefiner...
[08/01 11:56:10    832s]   Assigned high priority to 0 instances.
[08/01 11:56:10    832s]   Soft fixed 66 clock instances.
[08/01 11:56:10    832s]   Performing Single Pass Refine Place.
[08/01 11:56:10    832s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[08/01 11:56:10    832s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3305.7M, EPOCH TIME: 1754074570.763573
[08/01 11:56:10    832s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3305.7M, EPOCH TIME: 1754074570.763625
[08/01 11:56:10    832s] Processing tracks to init pin-track alignment.
[08/01 11:56:10    832s] z: 2, totalTracks: 1
[08/01 11:56:10    832s] z: 4, totalTracks: 1
[08/01 11:56:10    832s] z: 6, totalTracks: 1
[08/01 11:56:10    832s] z: 8, totalTracks: 1
[08/01 11:56:10    832s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:10    832s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3305.7M, EPOCH TIME: 1754074570.780030
[08/01 11:56:10    832s] Info: 66 insts are soft-fixed.
[08/01 11:56:10    832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:10    832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:10    832s] 
[08/01 11:56:10    832s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:10    832s] OPERPROF:       Starting CMU at level 4, MEM:3305.7M, EPOCH TIME: 1754074570.789372
[08/01 11:56:10    832s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3305.7M, EPOCH TIME: 1754074570.790541
[08/01 11:56:10    832s] 
[08/01 11:56:10    832s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:56:10    832s] Info: 66 insts are soft-fixed.
[08/01 11:56:10    832s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:3305.7M, EPOCH TIME: 1754074570.793299
[08/01 11:56:10    832s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3305.7M, EPOCH TIME: 1754074570.793329
[08/01 11:56:10    832s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3305.7M, EPOCH TIME: 1754074570.793741
[08/01 11:56:10    832s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3305.7MB).
[08/01 11:56:10    832s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.033, MEM:3305.7M, EPOCH TIME: 1754074570.796736
[08/01 11:56:10    832s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.033, MEM:3305.7M, EPOCH TIME: 1754074570.796753
[08/01 11:56:10    832s] TDRefine: refinePlace mode is spiral
[08/01 11:56:10    832s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.19
[08/01 11:56:10    832s] OPERPROF: Starting RefinePlace at level 1, MEM:3305.7M, EPOCH TIME: 1754074570.796794
[08/01 11:56:10    832s] *** Starting place_detail (0:13:53 mem=3305.7M) ***
[08/01 11:56:10    832s] 
[08/01 11:56:10    832s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:10    832s] Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.607e+04)
[08/01 11:56:10    832s] Info: 66 insts are soft-fixed.
[08/01 11:56:10    832s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:10    832s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:10    832s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:10    832s] (I)      Default pattern map key = top_default.
[08/01 11:56:10    832s] (I)      Default pattern map key = top_default.
[08/01 11:56:10    832s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3305.7M, EPOCH TIME: 1754074570.831306
[08/01 11:56:10    832s] Starting refinePlace ...
[08/01 11:56:10    832s] (I)      Default pattern map key = top_default.
[08/01 11:56:10    832s] One DDP V2 for no tweak run.
[08/01 11:56:10    832s] (I)      Default pattern map key = top_default.
[08/01 11:56:10    832s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3309.0M, EPOCH TIME: 1754074570.877573
[08/01 11:56:10    832s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:56:10    832s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3309.0M, EPOCH TIME: 1754074570.877626
[08/01 11:56:10    832s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3309.0M, EPOCH TIME: 1754074570.877863
[08/01 11:56:10    832s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3309.0M, EPOCH TIME: 1754074570.877880
[08/01 11:56:10    832s] DDP markSite nrRow 266 nrJob 266
[08/01 11:56:10    832s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3309.0M, EPOCH TIME: 1754074570.878610
[08/01 11:56:10    832s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3309.0M, EPOCH TIME: 1754074570.878626
[08/01 11:56:10    832s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3315.5M, EPOCH TIME: 1754074570.886945
[08/01 11:56:10    832s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3315.5M, EPOCH TIME: 1754074570.886980
[08/01 11:56:10    832s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3315.5M, EPOCH TIME: 1754074570.890929
[08/01 11:56:10    832s] ** Cut row section cpu time 0:00:00.0.
[08/01 11:56:10    832s]  ** Cut row section real time 0:00:00.0.
[08/01 11:56:10    832s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3315.5M, EPOCH TIME: 1754074570.891002
[08/01 11:56:11    833s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 11:56:11    833s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3315.5MB) @(0:13:53 - 0:13:53).
[08/01 11:56:11    833s] Move report: preRPlace moves 324 insts, mean move: 0.72 um, max move: 3.75 um 
[08/01 11:56:11    833s] 	Max move on inst (acc_reg_out_reg[15]97): (105.64, 262.08) --> (104.69, 259.28)
[08/01 11:56:11    833s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[08/01 11:56:11    833s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:56:11    833s] 
[08/01 11:56:11    833s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:56:12    834s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:56:12    834s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:56:12    834s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:56:12    834s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[08/01 11:56:12    834s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:56:12    834s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3299.5MB) @(0:13:53 - 0:13:54).
[08/01 11:56:12    834s] Move report: Detail placement moves 324 insts, mean move: 0.72 um, max move: 3.75 um 
[08/01 11:56:12    834s] 	Max move on inst (acc_reg_out_reg[15]97): (105.64, 262.08) --> (104.69, 259.28)
[08/01 11:56:12    834s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 3299.5MB
[08/01 11:56:12    834s] Statistics of distance of Instance movement in refine placement:
[08/01 11:56:12    834s]   maximum (X+Y) =         3.75 um
[08/01 11:56:12    834s]   inst (acc_reg_out_reg[15]97) with max move: (105.64, 262.08) -> (104.69, 259.28)
[08/01 11:56:12    834s]   mean    (X+Y) =         0.72 um
[08/01 11:56:12    834s] Summary Report:
[08/01 11:56:12    834s] Instances move: 324 (out of 47190 movable)
[08/01 11:56:12    834s] Instances flipped: 0
[08/01 11:56:12    834s] Mean displacement: 0.72 um
[08/01 11:56:12    834s] Max displacement: 3.75 um [08/01 11:56:12    834s] Total instances moved : 324
(Instance: acc_reg_out_reg[15]97) (105.64, 262.08) -> (104.69, 259.28)
[08/01 11:56:12    834s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[08/01 11:56:12    834s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.235, REAL:1.235, MEM:3299.5M, EPOCH TIME: 1754074572.065879
[08/01 11:56:12    834s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=3299.5MB) @(0:13:53 - 0:13:54).
[08/01 11:56:12    834s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.19
[08/01 11:56:12    834s] OPERPROF: Finished RefinePlace at level 1, CPU:1.281, REAL:1.280, MEM:3299.5M, EPOCH TIME: 1754074572.077202
[08/01 11:56:12    834s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3299.5M, EPOCH TIME: 1754074572.077224
[08/01 11:56:12    834s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:56:12    834s] Total net bbox length = 5.346e+05 (2.684e+05 2.662e+05) (ext = 9.607e+04)
[08/01 11:56:12    834s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3299.5MB
[08/01 11:56:12    834s] *** Finished place_detail (0:13:54 mem=3299.5M) ***
[08/01 11:56:12    834s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:12    834s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:12    834s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:12    834s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.126, REAL:0.127, MEM:3289.5M, EPOCH TIME: 1754074572.204231
[08/01 11:56:12    834s]   ClockRefiner summary
[08/01 11:56:12    834s]   All clock instances: Moved 38, flipped 2 and cell swapped 0 (out of a total of 5641).
[08/01 11:56:12    834s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 66).
[08/01 11:56:12    834s]   The largest move was 3.75 um for acc_reg_out_reg[15]97.
[08/01 11:56:12    834s]   Clock sinks: Moved 38, flipped 2 and cell swapped 0 (out of a total of 5575).
[08/01 11:56:12    834s]   The largest move was 3.75 um for acc_reg_out_reg[15]97.
[08/01 11:56:12    834s]   Restoring place_status_cts on 66 clock instances.
[08/01 11:56:12    834s]   Revert refine place priority changes on 0 instances.
[08/01 11:56:12    834s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 11:56:12    834s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.9 real=0:00:03.9)
[08/01 11:56:12    834s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:12    834s] UM:*                                                                   CCOpt::Phase::eGRPC
[08/01 11:56:12    834s]   CCOpt::Phase::Routing...
[08/01 11:56:12    834s]   Clock implementation routing...
[08/01 11:56:12    834s]     Leaving CCOpt scope - Routing Tools...
[08/01 11:56:12    834s] Net route status summary:
[08/01 11:56:12    834s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:12    834s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:12    834s]     Routing using eGR in eGR->NR Step...
[08/01 11:56:12    834s]       Early Global Route - eGR->Nr High Frequency step...
[08/01 11:56:12    834s] (ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
[08/01 11:56:12    834s] (ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
[08/01 11:56:12    834s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:56:12    834s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:56:12    834s] (ccopt eGR): Start to route 67 all nets
[08/01 11:56:12    834s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3289.45 MB )
[08/01 11:56:12    834s] (I)      ==================== Layers =====================
[08/01 11:56:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:12    834s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:56:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:12    834s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:56:12    834s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:56:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:12    834s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:56:12    834s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:56:12    834s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:56:12    834s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:12    834s] (I)      Started Import and model ( Curr Mem: 3289.45 MB )
[08/01 11:56:12    834s] (I)      Default pattern map key = top_default.
[08/01 11:56:12    834s] (I)      == Non-default Options ==
[08/01 11:56:12    834s] (I)      Clean congestion better                            : true
[08/01 11:56:12    834s] (I)      Estimate vias on DPT layer                         : true
[08/01 11:56:12    834s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 11:56:12    834s] (I)      Layer constraints as soft constraints              : true
[08/01 11:56:12    834s] (I)      Soft top layer                                     : true
[08/01 11:56:12    834s] (I)      Skip prospective layer relax nets                  : true
[08/01 11:56:12    834s] (I)      Better NDR handling                                : true
[08/01 11:56:12    834s] (I)      Improved NDR modeling in LA                        : true
[08/01 11:56:12    834s] (I)      Routing cost fix for NDR handling                  : true
[08/01 11:56:12    834s] (I)      Block tracks for preroutes                         : true
[08/01 11:56:12    834s] (I)      Assign IRoute by net group key                     : true
[08/01 11:56:12    834s] (I)      Block unroutable channels                          : true
[08/01 11:56:12    834s] (I)      Block unroutable channels 3D                       : true
[08/01 11:56:12    834s] (I)      Bound layer relaxed segment wl                     : true
[08/01 11:56:12    834s] (I)      Blocked pin reach length threshold                 : 2
[08/01 11:56:12    834s] (I)      Check blockage within NDR space in TA              : true
[08/01 11:56:12    834s] (I)      Skip must join for term with via pillar            : true
[08/01 11:56:12    834s] (I)      Model find APA for IO pin                          : true
[08/01 11:56:12    834s] (I)      On pin location for off pin term                   : true
[08/01 11:56:12    834s] (I)      Handle EOL spacing                                 : true
[08/01 11:56:12    834s] (I)      Merge PG vias by gap                               : true
[08/01 11:56:12    834s] (I)      Maximum routing layer                              : 10
[08/01 11:56:12    834s] (I)      Route selected nets only                           : true
[08/01 11:56:12    834s] (I)      Refine MST                                         : true
[08/01 11:56:12    834s] (I)      Honor PRL                                          : true
[08/01 11:56:12    834s] (I)      Strong congestion aware                            : true
[08/01 11:56:12    834s] (I)      Improved initial location for IRoutes              : true
[08/01 11:56:12    834s] (I)      Multi panel TA                                     : true
[08/01 11:56:12    834s] (I)      Penalize wire overlap                              : true
[08/01 11:56:12    834s] (I)      Expand small instance blockage                     : true
[08/01 11:56:12    834s] (I)      Reduce via in TA                                   : true
[08/01 11:56:12    834s] (I)      SS-aware routing                                   : true
[08/01 11:56:12    834s] (I)      Improve tree edge sharing                          : true
[08/01 11:56:12    834s] (I)      Improve 2D via estimation                          : true
[08/01 11:56:12    834s] (I)      Refine Steiner tree                                : true
[08/01 11:56:12    834s] (I)      Build spine tree                                   : true
[08/01 11:56:12    834s] (I)      Model pass through capacity                        : true
[08/01 11:56:12    834s] (I)      Extend blockages by a half GCell                   : true
[08/01 11:56:12    834s] (I)      Consider pin shapes                                : true
[08/01 11:56:12    834s] (I)      Consider pin shapes for all nodes                  : true
[08/01 11:56:12    834s] (I)      Consider NR APA                                    : true
[08/01 11:56:12    834s] (I)      Consider IO pin shape                              : true
[08/01 11:56:12    834s] (I)      Fix pin connection bug                             : true
[08/01 11:56:12    834s] (I)      Consider layer RC for local wires                  : true
[08/01 11:56:12    834s] (I)      Route to clock mesh pin                            : true
[08/01 11:56:12    834s] (I)      LA-aware pin escape length                         : 2
[08/01 11:56:12    834s] (I)      Connect multiple ports                             : true
[08/01 11:56:12    834s] (I)      Split for must join                                : true
[08/01 11:56:12    834s] (I)      Number of threads                                  : 1
[08/01 11:56:12    834s] (I)      Routing effort level                               : 10000
[08/01 11:56:12    834s] (I)      Prefer layer length threshold                      : 8
[08/01 11:56:12    834s] (I)      Overflow penalty cost                              : 10
[08/01 11:56:12    834s] (I)      A-star cost                                        : 0.300000
[08/01 11:56:12    834s] (I)      Misalignment cost                                  : 10.000000
[08/01 11:56:12    834s] (I)      Threshold for short IRoute                         : 6
[08/01 11:56:12    834s] (I)      Via cost during post routing                       : 1.000000
[08/01 11:56:12    834s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 11:56:12    834s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 11:56:12    834s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 11:56:12    834s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 11:56:12    834s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 11:56:12    834s] (I)      PG-aware similar topology routing                  : true
[08/01 11:56:12    834s] (I)      Maze routing via cost fix                          : true
[08/01 11:56:12    834s] (I)      Apply PRL on PG terms                              : true
[08/01 11:56:12    834s] (I)      Apply PRL on obs objects                           : true
[08/01 11:56:12    834s] (I)      Handle range-type spacing rules                    : true
[08/01 11:56:12    834s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 11:56:12    834s] (I)      Parallel spacing query fix                         : true
[08/01 11:56:12    834s] (I)      Force source to root IR                            : true
[08/01 11:56:12    834s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 11:56:12    834s] (I)      Do not relax to DPT layer                          : true
[08/01 11:56:12    834s] (I)      No DPT in post routing                             : true
[08/01 11:56:12    834s] (I)      Modeling PG via merging fix                        : true
[08/01 11:56:12    834s] (I)      Shield aware TA                                    : true
[08/01 11:56:12    834s] (I)      Strong shield aware TA                             : true
[08/01 11:56:12    834s] (I)      Overflow calculation fix in LA                     : true
[08/01 11:56:12    834s] (I)      Post routing fix                                   : true
[08/01 11:56:12    834s] (I)      Strong post routing                                : true
[08/01 11:56:12    834s] (I)      NDR via pillar fix                                 : true
[08/01 11:56:12    834s] (I)      Violation on path threshold                        : 1
[08/01 11:56:12    834s] (I)      Pass through capacity modeling                     : true
[08/01 11:56:12    834s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 11:56:12    834s] (I)      Select term pin box for io pin                     : true
[08/01 11:56:12    834s] (I)      Penalize NDR sharing                               : true
[08/01 11:56:12    834s] (I)      Enable special modeling                            : false
[08/01 11:56:12    834s] (I)      Keep fixed segments                                : true
[08/01 11:56:12    834s] (I)      Reorder net groups by key                          : true
[08/01 11:56:12    834s] (I)      Increase net scenic ratio                          : true
[08/01 11:56:12    834s] (I)      Method to set GCell size                           : row
[08/01 11:56:12    834s] (I)      Connect multiple ports and must join fix           : true
[08/01 11:56:12    834s] (I)      Avoid high resistance layers                       : true
[08/01 11:56:12    834s] (I)      Model find APA for IO pin fix                      : true
[08/01 11:56:12    834s] (I)      Avoid connecting non-metal layers                  : true
[08/01 11:56:12    834s] (I)      Use track pitch for NDR                            : true
[08/01 11:56:12    834s] (I)      Enable layer relax to lower layer                  : true
[08/01 11:56:12    834s] (I)      Enable layer relax to upper layer                  : true
[08/01 11:56:12    834s] (I)      Top layer relaxation fix                           : true
[08/01 11:56:12    834s] (I)      Handle non-default track width                     : false
[08/01 11:56:12    834s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:56:12    834s] (I)      Use row-based GCell size
[08/01 11:56:12    834s] (I)      Use row-based GCell align
[08/01 11:56:12    834s] (I)      layer 0 area = 0
[08/01 11:56:12    834s] (I)      layer 1 area = 0
[08/01 11:56:12    834s] (I)      layer 2 area = 0
[08/01 11:56:12    834s] (I)      layer 3 area = 0
[08/01 11:56:12    834s] (I)      layer 4 area = 0
[08/01 11:56:12    834s] (I)      layer 5 area = 0
[08/01 11:56:12    834s] (I)      layer 6 area = 0
[08/01 11:56:12    834s] (I)      layer 7 area = 0
[08/01 11:56:12    834s] (I)      layer 8 area = 0
[08/01 11:56:12    834s] (I)      layer 9 area = 0
[08/01 11:56:12    834s] (I)      GCell unit size   : 2800
[08/01 11:56:12    834s] (I)      GCell multiplier  : 1
[08/01 11:56:12    834s] (I)      GCell row height  : 2800
[08/01 11:56:12    834s] (I)      Actual row height : 2800
[08/01 11:56:12    834s] (I)      GCell align ref   : 20140 20160
[08/01 11:56:12    834s] [NR-eGR] Track table information for default rule: 
[08/01 11:56:12    834s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:56:12    834s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:56:12    834s] (I)      ============== Default via ===============
[08/01 11:56:12    834s] (I)      +---+------------------+-----------------+
[08/01 11:56:12    834s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:56:12    834s] (I)      +---+------------------+-----------------+
[08/01 11:56:12    834s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:56:12    834s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:56:12    834s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:56:12    834s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:56:12    834s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:56:12    834s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:56:12    834s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:56:12    834s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:56:12    834s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:56:12    834s] (I)      +---+------------------+-----------------+
[08/01 11:56:12    834s] [NR-eGR] Read 177722 PG shapes
[08/01 11:56:12    834s] [NR-eGR] Read 0 clock shapes
[08/01 11:56:12    834s] [NR-eGR] Read 0 other shapes
[08/01 11:56:12    834s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:56:12    834s] [NR-eGR] #Instance Blockages : 0
[08/01 11:56:12    834s] [NR-eGR] #PG Blockages       : 177722
[08/01 11:56:12    834s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:56:12    834s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:56:12    834s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:56:12    834s] [NR-eGR] #Other Blockages    : 0
[08/01 11:56:12    834s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:56:12    834s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 11:56:12    834s] [NR-eGR] Read 57543 nets ( ignored 57476 )
[08/01 11:56:12    834s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 11:56:12    834s] (I)      early_global_route_priority property id does not exist.
[08/01 11:56:12    834s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 11:56:12    834s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 11:56:12    834s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 11:56:12    834s] (I)      Moved 0 terms for better access 
[08/01 11:56:12    834s] (I)      Number of ignored nets                =      0
[08/01 11:56:12    834s] (I)      Number of connected nets              =      0
[08/01 11:56:12    834s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 11:56:12    834s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:56:12    834s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:56:12    834s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:56:12    834s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:56:12    834s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:56:12    834s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:56:12    834s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:56:12    834s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:56:12    834s] [NR-eGR] There are 67 clock nets ( 67 with NDR ).
[08/01 11:56:12    834s] (I)      Ndr track 0 does not exist
[08/01 11:56:12    834s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:56:12    834s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:56:12    834s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:56:12    834s] (I)      Site width          :   380  (dbu)
[08/01 11:56:12    834s] (I)      Row height          :  2800  (dbu)
[08/01 11:56:12    834s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:56:12    834s] (I)      GCell width         :  2800  (dbu)
[08/01 11:56:12    834s] (I)      GCell height        :  2800  (dbu)
[08/01 11:56:12    834s] (I)      Grid                :   281   281    10
[08/01 11:56:12    834s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:56:12    834s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:56:12    834s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:56:12    834s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:56:12    834s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:56:12    834s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:56:12    834s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:56:12    834s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:56:12    834s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:56:12    834s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:56:12    834s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:56:12    834s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:56:12    834s] (I)      --------------------------------------------------------
[08/01 11:56:12    834s] 
[08/01 11:56:12    834s] [NR-eGR] ============ Routing rule table ============
[08/01 11:56:12    834s] [NR-eGR] Rule id: 0  Nets: 67
[08/01 11:56:12    834s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 11:56:12    834s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 11:56:12    834s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 11:56:12    834s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 11:56:12    834s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 11:56:12    834s] [NR-eGR] ========================================
[08/01 11:56:12    834s] [NR-eGR] 
[08/01 11:56:12    834s] (I)      =============== Blocked Tracks ===============
[08/01 11:56:12    834s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:12    834s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:56:12    834s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:12    834s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:56:12    834s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 11:56:12    834s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:56:12    834s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:56:12    834s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:56:12    834s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 11:56:12    834s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:56:12    834s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:56:12    834s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 11:56:12    834s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 11:56:12    834s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:12    834s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3317.33 MB )
[08/01 11:56:12    834s] (I)      Reset routing kernel
[08/01 11:56:12    834s] (I)      Started Global Routing ( Curr Mem: 3317.33 MB )
[08/01 11:56:12    834s] (I)      totalPins=5707  totalGlobalPin=5574 (97.67%)
[08/01 11:56:12    834s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1a Route ============
[08/01 11:56:12    834s] [NR-eGR] Layer group 1: route 67 net(s) in layer range [3, 4]
[08/01 11:56:12    834s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 144
[08/01 11:56:12    834s] (I)      Usage: 13981 = (6522 H, 7459 V) = (0.85% H, 2.14% V) = (9.131e+03um H, 1.044e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1b Route ============
[08/01 11:56:12    834s] (I)      Usage: 13981 = (6523 H, 7458 V) = (0.85% H, 2.14% V) = (9.132e+03um H, 1.044e+04um V)
[08/01 11:56:12    834s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.957340e+04um
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1c Route ============
[08/01 11:56:12    834s] (I)      Level2 Grid: 57 x 57
[08/01 11:56:12    834s] (I)      Usage: 13981 = (6523 H, 7458 V) = (0.85% H, 2.14% V) = (9.132e+03um H, 1.044e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1d Route ============
[08/01 11:56:12    834s] (I)      Usage: 14099 = (6632 H, 7467 V) = (0.87% H, 2.14% V) = (9.285e+03um H, 1.045e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1e Route ============
[08/01 11:56:12    834s] (I)      Usage: 14099 = (6632 H, 7467 V) = (0.87% H, 2.14% V) = (9.285e+03um H, 1.045e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1f Route ============
[08/01 11:56:12    834s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.973860e+04um
[08/01 11:56:12    834s] (I)      Usage: 14114 = (6650 H, 7464 V) = (0.87% H, 2.14% V) = (9.310e+03um H, 1.045e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1g Route ============
[08/01 11:56:12    834s] (I)      Usage: 13247 = (6293 H, 6954 V) = (0.82% H, 1.99% V) = (8.810e+03um H, 9.736e+03um V)
[08/01 11:56:12    834s] (I)      #Nets         : 67
[08/01 11:56:12    834s] (I)      #Relaxed nets : 48
[08/01 11:56:12    834s] (I)      Wire length   : 3220
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1h Route ============
[08/01 11:56:12    834s] [NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
[08/01 11:56:12    834s] (I)      Usage: 13249 = (6292 H, 6957 V) = (0.82% H, 1.99% V) = (8.809e+03um H, 9.740e+03um V)
[08/01 11:56:12    834s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1a Route ============
[08/01 11:56:12    834s] [NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[08/01 11:56:12    834s] (I)      Usage: 24011 = (11391 H, 12620 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1b Route ============
[08/01 11:56:12    834s] (I)      Usage: 24011 = (11391 H, 12620 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:12    834s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.361540e+04um
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1c Route ============
[08/01 11:56:12    834s] (I)      Usage: 24011 = (11391 H, 12620 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1d Route ============
[08/01 11:56:12    834s] (I)      Usage: 24011 = (11391 H, 12620 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1e Route ============
[08/01 11:56:12    834s] (I)      Usage: 24011 = (11391 H, 12620 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:12    834s] (I)      [08/01 11:56:12    834s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.361540e+04um

[08/01 11:56:12    834s] (I)      ============  Phase 1f Route ============
[08/01 11:56:12    834s] (I)      Usage: 24011 = (11391 H, 12620 V) = (1.00% H, 1.80% V) = (1.595e+04um H, 1.767e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1g Route ============
[08/01 11:56:12    834s] (I)      Usage: 23470 = (11193 H, 12277 V) = (0.98% H, 1.75% V) = (1.567e+04um H, 1.719e+04um V)
[08/01 11:56:12    834s] (I)      #Nets         : 48
[08/01 11:56:12    834s] (I)      #Relaxed nets : 44
[08/01 11:56:12    834s] (I)      Wire length   : 896
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1h Route ============
[08/01 11:56:12    834s] [NR-eGR] Create a new net group with 44 nets and layer range [3, 8]
[08/01 11:56:12    834s] (I)      Usage: 23472 = (11196 H, 12276 V) = (0.98% H, 1.75% V) = (1.567e+04um H, 1.719e+04um V)
[08/01 11:56:12    834s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1a Route ============
[08/01 11:56:12    834s] [NR-eGR] Layer group 3: route 44 net(s) in layer range [3, 8]
[08/01 11:56:12    834s] (I)      Usage: 33335 = (15867 H, 17468 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.446e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1b Route ============
[08/01 11:56:12    834s] (I)      Usage: 33335 = (15867 H, 17468 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.446e+04um V)
[08/01 11:56:12    834s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.666900e+04um
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1c Route ============
[08/01 11:56:12    834s] (I)      Usage: 33335 = (15867 H, 17468 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.446e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1d Route ============
[08/01 11:56:12    834s] (I)      Usage: 33335 = (15867 H, 17468 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.446e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1e Route ============
[08/01 11:56:12    834s] (I)      Usage: 33335 = (15867 H, 17468 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.446e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1f Route ============
[08/01 11:56:12    834s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.666900e+04um
[08/01 11:56:12    834s] (I)      Usage: 33335 = (15867 H, 17468 V) = (1.27% H, 2.19% V) = (2.221e+04um H, 2.446e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1g Route ============
[08/01 11:56:12    834s] (I)      Usage: 32790 = (15663 H, 17127 V) = (1.26% H, 2.15% V) = (2.193e+04um H, 2.398e+04um V)
[08/01 11:56:12    834s] (I)      #Nets         : 44
[08/01 11:56:12    834s] (I)      #Relaxed nets : 44
[08/01 11:56:12    834s] (I)      Wire length   : 0
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1h Route ============
[08/01 11:56:12    834s] [NR-eGR] Create a new net group with 44 nets and layer range [3, 10]
[08/01 11:56:12    834s] (I)      Usage: 32790 = (15663 H, 17127 V) = (1.26% H, 2.15% V) = (2.193e+04um H, 2.398e+04um V)
[08/01 11:56:12    834s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 11:56:12    834s] (I)      [08/01 11:56:12    834s] [NR-eGR] Layer group 4: route 44 net(s) in layer range [3, 10]

[08/01 11:56:12    834s] (I)      ============  Phase 1a Route ============
[08/01 11:56:12    834s] (I)      Usage: 42653 = (20334 H, 22319 V) = (1.58% H, 2.66% V) = (2.847e+04um H, 3.125e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1b Route ============
[08/01 11:56:12    834s] (I)      Usage: 42653 = (20334 H, 22319 V) = (1.58% H, 2.66% V) = (2.847e+04um H, 3.125e+04um V)
[08/01 11:56:12    834s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.971420e+04um
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1c Route ============
[08/01 11:56:12    834s] (I)      Usage: 42653 = (20334 H, 22319 V) = (1.58% H, 2.66% V) = (2.847e+04um H, 3.125e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1d Route ============
[08/01 11:56:12    834s] (I)      Usage: 42653 = (20334 H, 22319 V) = (1.58% H, 2.66% V) = (2.847e+04um H, 3.125e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1e Route ============
[08/01 11:56:12    834s] (I)      Usage: 42653 = (20334 H, 22319 V) = (1.58% H, 2.66% V) = (2.847e+04um H, 3.125e+04um V)
[08/01 11:56:12    834s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.971420e+04um
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1f Route ============
[08/01 11:56:12    834s] (I)      Usage: 42653 = (20334 H, 22319 V) = (1.58% H, 2.66% V) = (2.847e+04um H, 3.125e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1g Route ============
[08/01 11:56:12    834s] (I)      Usage: 42087 = (20115 H, 21972 V) = (1.56% H, 2.62% V) = (2.816e+04um H, 3.076e+04um V)
[08/01 11:56:12    834s] (I)      #Nets         : 44
[08/01 11:56:12    834s] (I)      #Relaxed nets : 44
[08/01 11:56:12    834s] (I)      Wire length   : 0
[08/01 11:56:12    834s] (I)      [08/01 11:56:12    834s] [NR-eGR] Create a new net group with 44 nets and layer range [2, 10]

[08/01 11:56:12    834s] (I)      ============  Phase 1h Route ============
[08/01 11:56:12    834s] (I)      Usage: 42087 = (20115 H, 21972 V) = (1.56% H, 2.62% V) = (2.816e+04um H, 3.076e+04um V)
[08/01 11:56:12    834s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1a Route ============
[08/01 11:56:12    834s] [NR-eGR] Layer group 5: route 44 net(s) in layer range [2, 10]
[08/01 11:56:12    834s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 156
[08/01 11:56:12    834s] (I)      Usage: 61408 = (29385 H, 32023 V) = (2.28% H, 2.32% V) = (4.114e+04um H, 4.483e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1b Route ============
[08/01 11:56:12    834s] (I)      Usage: 61408 = (29385 H, 32023 V) = (2.28% H, 2.32% V) = (4.114e+04um H, 4.483e+04um V)
[08/01 11:56:12    834s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.597120e+04um
[08/01 11:56:12    834s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 11:56:12    834s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1c Route ============
[08/01 11:56:12    834s] (I)      Level2 Grid: 57 x 57
[08/01 11:56:12    834s] (I)      Usage: 61408 = (29385 H, 32023 V) = (2.28% H, 2.32% V) = (4.114e+04um H, 4.483e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1d Route ============
[08/01 11:56:12    834s] (I)      Usage: 61487 = (29487 H, 32000 V) = (2.29% H, 2.31% V) = (4.128e+04um H, 4.480e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1e Route ============
[08/01 11:56:12    834s] (I)      Usage: 61487 = (29487 H, 32000 V) = (2.29% H, 2.31% V) = (4.128e+04um H, 4.480e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1f Route ============
[08/01 11:56:12    834s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.608180e+04um
[08/01 11:56:12    834s] (I)      Usage: 61514 = (29517 H, 31997 V) = (2.29% H, 2.31% V) = (4.132e+04um H, 4.480e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1g Route ============
[08/01 11:56:12    834s] (I)      Usage: 61300 = (29316 H, 31984 V) = (2.28% H, 2.31% V) = (4.104e+04um H, 4.478e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] (I)      ============  Phase 1h Route ============
[08/01 11:56:12    834s] (I)      Usage: 61303 = (29321 H, 31982 V) = (2.28% H, 2.31% V) = (4.105e+04um H, 4.477e+04um V)
[08/01 11:56:12    834s] (I)      
[08/01 11:56:12    834s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:56:12    834s] [NR-eGR]                        OverCon            
[08/01 11:56:12    834s] [NR-eGR]                         #Gcell     %Gcell
[08/01 11:56:12    834s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 11:56:12    834s] [NR-eGR] ----------------------------------------------
[08/01 11:56:12    834s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR] ----------------------------------------------
[08/01 11:56:12    834s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 11:56:12    834s] [NR-eGR] 
[08/01 11:56:12    834s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3325.33 MB )
[08/01 11:56:12    834s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 11:56:12    834s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:56:12    834s] (I)      ============= Track Assignment ============
[08/01 11:56:12    834s] (I)      Started Track Assignment (1T) ( Curr Mem: 3325.33 MB )
[08/01 11:56:12    834s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:56:12    834s] (I)      Run Multi-thread track assignment
[08/01 11:56:12    834s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3325.33 MB )
[08/01 11:56:12    834s] (I)      Started Export ( Curr Mem: 3325.33 MB )
[08/01 11:56:13    834s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:56:13    834s] [NR-eGR] -------------------------------------
[08/01 11:56:13    834s] [NR-eGR]  metal1   (1H)             0  190796 
[08/01 11:56:13    834s] [NR-eGR]  metal2   (2V)        136818  232619 
[08/01 11:56:13    834s] [NR-eGR]  metal3   (3H)        238390   77035 
[08/01 11:56:13    834s] [NR-eGR]  metal4   (4V)        106852   12141 
[08/01 11:56:13    834s] [NR-eGR]  metal5   (5H)         45842    9644 
[08/01 11:56:13    834s] [NR-eGR]  metal6   (6V)         50634     204 
[08/01 11:56:13    834s] [NR-eGR]  metal7   (7H)           571     110 
[08/01 11:56:13    834s] [NR-eGR]  metal8   (8V)          1262       6 
[08/01 11:56:13    834s] [NR-eGR]  metal9   (9H)             3       0 
[08/01 11:56:13    834s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:56:13    834s] [NR-eGR] -------------------------------------
[08/01 11:56:13    834s] [NR-eGR]           Total       580371  522555 
[08/01 11:56:13    834s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:13    834s] [NR-eGR] Total half perimeter of net bounding box: 534611um
[08/01 11:56:13    834s] [NR-eGR] Total length: 580371um, number of vias: 522555
[08/01 11:56:13    834s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:13    834s] [NR-eGR] Total eGR-routed clock nets wire length: 20845um, number of vias: 16493
[08/01 11:56:13    834s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:13    834s] [NR-eGR] Report for selected net(s) only.
[08/01 11:56:13    834s] [NR-eGR]                  Length (um)   Vias 
[08/01 11:56:13    834s] [NR-eGR] ------------------------------------
[08/01 11:56:13    834s] [NR-eGR]  metal1   (1H)             0   5707 
[08/01 11:56:13    834s] [NR-eGR]  metal2   (2V)          3710   6372 
[08/01 11:56:13    834s] [NR-eGR]  metal3   (3H)          8931   4203 
[08/01 11:56:13    834s] [NR-eGR]  metal4   (4V)          7460    203 
[08/01 11:56:13    834s] [NR-eGR]  metal5   (5H)           647      6 
[08/01 11:56:13    834s] [NR-eGR]  metal6   (6V)            96      2 
[08/01 11:56:13    834s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 11:56:13    834s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 11:56:13    834s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 11:56:13    834s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 11:56:13    834s] [NR-eGR] ------------------------------------
[08/01 11:56:13    834s] [NR-eGR]           Total        20845  16493 
[08/01 11:56:13    834s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:13    834s] [NR-eGR] Total half perimeter of net bounding box: 7303um
[08/01 11:56:13    834s] [NR-eGR] Total length: 20845um, number of vias: 16493
[08/01 11:56:13    834s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:13    834s] [NR-eGR] Total routed clock nets wire length: 20845um, number of vias: 16493
[08/01 11:56:13    834s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:13    835s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3325.33 MB )
[08/01 11:56:13    835s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.73 sec, Curr Mem: 3325.33 MB )
[08/01 11:56:13    835s] (I)      ========================================= Runtime Summary =========================================
[08/01 11:56:13    835s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 11:56:13    835s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 11:56:13    835s] (I)       Early Global Route kernel                   100.00%  1885.70 sec  1886.43 sec  0.73 sec  0.71 sec 
[08/01 11:56:13    835s] (I)       +-Import and model                           26.99%  1885.70 sec  1885.90 sec  0.20 sec  0.19 sec 
[08/01 11:56:13    835s] (I)       | +-Create place DB                          11.15%  1885.70 sec  1885.78 sec  0.08 sec  0.08 sec 
[08/01 11:56:13    835s] (I)       | | +-Import place data                      11.15%  1885.70 sec  1885.78 sec  0.08 sec  0.08 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read instances and placement          2.58%  1885.70 sec  1885.72 sec  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read nets                             8.55%  1885.72 sec  1885.78 sec  0.06 sec  0.06 sec 
[08/01 11:56:13    835s] (I)       | +-Create route DB                          14.43%  1885.78 sec  1885.89 sec  0.11 sec  0.10 sec 
[08/01 11:56:13    835s] (I)       | | +-Import route data (1T)                 14.33%  1885.78 sec  1885.89 sec  0.10 sec  0.10 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.29%  1885.80 sec  1885.81 sec  0.02 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read routing blockages              0.00%  1885.80 sec  1885.80 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read instance blockages             0.60%  1885.80 sec  1885.80 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read PG blockages                   1.22%  1885.80 sec  1885.81 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read clock blockages                0.03%  1885.81 sec  1885.81 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read other blockages                0.03%  1885.81 sec  1885.81 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read halo blockages                 0.06%  1885.81 sec  1885.81 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Read boundary cut boxes             0.00%  1885.81 sec  1885.81 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read blackboxes                       0.00%  1885.81 sec  1885.81 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read prerouted                        4.91%  1885.81 sec  1885.85 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read unlegalized nets                 0.58%  1885.85 sec  1885.85 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Read nets                             0.07%  1885.85 sec  1885.85 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Set up via pillars                    0.00%  1885.85 sec  1885.85 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Initialize 3D grid graph              0.42%  1885.85 sec  1885.86 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Model blockage capacity               3.98%  1885.86 sec  1885.89 sec  0.03 sec  0.03 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Initialize 3D capacity              3.63%  1885.86 sec  1885.88 sec  0.03 sec  0.03 sec 
[08/01 11:56:13    835s] (I)       | | | +-Move terms for access (1T)            0.11%  1885.89 sec  1885.89 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Read aux data                             0.00%  1885.89 sec  1885.89 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Others data preparation                   0.02%  1885.89 sec  1885.89 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Create route kernel                       0.86%  1885.89 sec  1885.89 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       +-Global Routing                             35.98%  1885.90 sec  1886.16 sec  0.26 sec  0.25 sec 
[08/01 11:56:13    835s] (I)       | +-Initialization                            0.07%  1885.90 sec  1885.90 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Net group 1                              11.91%  1885.90 sec  1885.98 sec  0.09 sec  0.09 sec 
[08/01 11:56:13    835s] (I)       | | +-Generate topology                       3.63%  1885.90 sec  1885.92 sec  0.03 sec  0.03 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1a                                0.67%  1885.93 sec  1885.93 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern routing (1T)                  0.19%  1885.93 sec  1885.93 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  1885.93 sec  1885.93 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1b                                0.38%  1885.93 sec  1885.93 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Monotonic routing (1T)                0.19%  1885.93 sec  1885.93 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1c                                0.20%  1885.93 sec  1885.94 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Two level Routing                     0.20%  1885.93 sec  1885.94 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  1885.94 sec  1885.94 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  1885.94 sec  1885.94 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1d                                2.04%  1885.94 sec  1885.95 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | +-Detoured routing (1T)                 2.03%  1885.94 sec  1885.95 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1e                                0.07%  1885.95 sec  1885.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Route legalization                    0.04%  1885.95 sec  1885.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Legalize Blockage Violations        0.04%  1885.95 sec  1885.95 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1f                                0.58%  1885.95 sec  1885.96 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Congestion clean                      0.57%  1885.95 sec  1885.96 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1g                                2.25%  1885.96 sec  1885.97 sec  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          2.24%  1885.96 sec  1885.97 sec  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1h                                0.63%  1885.97 sec  1885.98 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          0.62%  1885.97 sec  1885.98 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Layer assignment (1T)                   0.82%  1885.98 sec  1885.98 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | +-Net group 2                               5.81%  1885.98 sec  1886.03 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | | +-Generate topology                       2.94%  1885.98 sec  1886.01 sec  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1a                                0.30%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern routing (1T)                  0.12%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1b                                0.14%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1c                                0.00%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1d                                0.00%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1e                                0.06%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Route legalization                    0.04%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1f                                0.00%  1886.01 sec  1886.01 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1g                                1.40%  1886.01 sec  1886.02 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          1.39%  1886.01 sec  1886.02 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1h                                0.11%  1886.02 sec  1886.02 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          0.10%  1886.02 sec  1886.02 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Layer assignment (1T)                   0.21%  1886.02 sec  1886.03 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Net group 3                               5.28%  1886.03 sec  1886.06 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | | +-Generate topology                       2.72%  1886.03 sec  1886.05 sec  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1a                                0.28%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern routing (1T)                  0.11%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1b                                0.13%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1c                                0.00%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1d                                0.00%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1e                                0.06%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Route legalization                    0.03%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1f                                0.00%  1886.05 sec  1886.05 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1g                                1.27%  1886.05 sec  1886.06 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          1.26%  1886.05 sec  1886.06 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1h                                0.04%  1886.06 sec  1886.06 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          0.04%  1886.06 sec  1886.06 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Net group 4                               5.13%  1886.06 sec  1886.10 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | | +-Generate topology                       2.53%  1886.06 sec  1886.08 sec  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1a                                0.28%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern routing (1T)                  0.11%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1b                                0.13%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1c                                0.00%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1d                                0.00%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1e                                0.06%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Route legalization                    0.03%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1f                                0.00%  1886.09 sec  1886.09 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1g                                1.28%  1886.09 sec  1886.10 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          1.27%  1886.09 sec  1886.10 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1h                                0.04%  1886.10 sec  1886.10 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          0.04%  1886.10 sec  1886.10 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Net group 5                               5.55%  1886.10 sec  1886.14 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | | +-Generate topology                       0.00%  1886.10 sec  1886.10 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1a                                0.25%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern routing (1T)                  0.07%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Add via demand to 2D                  0.05%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1b                                0.20%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Monotonic routing (1T)                0.07%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1c                                0.15%  1886.11 sec  1886.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Two level Routing                     0.14%  1886.11 sec  1886.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1886.11 sec  1886.11 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  1886.11 sec  1886.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1d                                1.21%  1886.12 sec  1886.12 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | | +-Detoured routing (1T)                 1.20%  1886.12 sec  1886.12 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1e                                0.03%  1886.12 sec  1886.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Route legalization                    0.01%  1886.12 sec  1886.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1886.12 sec  1886.12 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1f                                0.24%  1886.12 sec  1886.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Congestion clean                      0.23%  1886.12 sec  1886.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1g                                0.21%  1886.13 sec  1886.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          0.20%  1886.13 sec  1886.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Phase 1h                                0.16%  1886.13 sec  1886.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | | +-Post Routing                          0.15%  1886.13 sec  1886.13 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | | +-Layer assignment (1T)                   1.38%  1886.13 sec  1886.14 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       +-Export 3D cong map                          1.41%  1886.16 sec  1886.17 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | +-Export 2D cong map                        0.14%  1886.17 sec  1886.17 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       +-Extract Global 3D Wires                     0.02%  1886.17 sec  1886.17 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       +-Track Assignment (1T)                       5.18%  1886.17 sec  1886.21 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | +-Initialization                            0.00%  1886.17 sec  1886.17 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Track Assignment Kernel                   5.14%  1886.17 sec  1886.21 sec  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)       | +-Free Memory                               0.00%  1886.21 sec  1886.21 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       +-Export                                     29.95%  1886.21 sec  1886.42 sec  0.22 sec  0.22 sec 
[08/01 11:56:13    835s] (I)       | +-Export DB wires                           0.96%  1886.21 sec  1886.21 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Export all nets                         0.73%  1886.21 sec  1886.21 sec  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)       | | +-Set wire vias                           0.19%  1886.21 sec  1886.21 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       | +-Report wirelength                        14.51%  1886.21 sec  1886.32 sec  0.11 sec  0.11 sec 
[08/01 11:56:13    835s] (I)       | +-Update net boxes                         14.46%  1886.32 sec  1886.42 sec  0.11 sec  0.10 sec 
[08/01 11:56:13    835s] (I)       | +-Update timing                             0.00%  1886.42 sec  1886.42 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)       +-Postprocess design                          0.03%  1886.42 sec  1886.43 sec  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)      ======================= Summary by functions ========================
[08/01 11:56:13    835s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 11:56:13    835s] (I)      ---------------------------------------------------------------------
[08/01 11:56:13    835s] (I)        0  Early Global Route kernel           100.00%  0.73 sec  0.71 sec 
[08/01 11:56:13    835s] (I)        1  Global Routing                       35.98%  0.26 sec  0.25 sec 
[08/01 11:56:13    835s] (I)        1  Export                               29.95%  0.22 sec  0.22 sec 
[08/01 11:56:13    835s] (I)        1  Import and model                     26.99%  0.20 sec  0.19 sec 
[08/01 11:56:13    835s] (I)        1  Track Assignment (1T)                 5.18%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        1  Export 3D cong map                    1.41%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        2  Report wirelength                    14.51%  0.11 sec  0.11 sec 
[08/01 11:56:13    835s] (I)        2  Update net boxes                     14.46%  0.11 sec  0.10 sec 
[08/01 11:56:13    835s] (I)        2  Create route DB                      14.43%  0.11 sec  0.10 sec 
[08/01 11:56:13    835s] (I)        2  Net group 1                          11.91%  0.09 sec  0.09 sec 
[08/01 11:56:13    835s] (I)        2  Create place DB                      11.15%  0.08 sec  0.08 sec 
[08/01 11:56:13    835s] (I)        2  Net group 2                           5.81%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        2  Net group 5                           5.55%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        2  Net group 3                           5.28%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        2  Track Assignment Kernel               5.14%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        2  Net group 4                           5.13%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        2  Export DB wires                       0.96%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        2  Create route kernel                   0.86%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        3  Import route data (1T)               14.33%  0.10 sec  0.10 sec 
[08/01 11:56:13    835s] (I)        3  Generate topology                    11.82%  0.09 sec  0.09 sec 
[08/01 11:56:13    835s] (I)        3  Import place data                    11.15%  0.08 sec  0.08 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1g                              6.42%  0.05 sec  0.05 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1d                              3.26%  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)        3  Layer assignment (1T)                 2.42%  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1a                              1.77%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1h                              0.99%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1b                              0.97%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1f                              0.82%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        3  Export all nets                       0.73%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1c                              0.36%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        3  Set wire vias                         0.19%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Read nets                             8.62%  0.06 sec  0.06 sec 
[08/01 11:56:13    835s] (I)        4  Post Routing                          7.32%  0.05 sec  0.05 sec 
[08/01 11:56:13    835s] (I)        4  Read prerouted                        4.91%  0.04 sec  0.04 sec 
[08/01 11:56:13    835s] (I)        4  Model blockage capacity               3.98%  0.03 sec  0.03 sec 
[08/01 11:56:13    835s] (I)        4  Detoured routing (1T)                 3.23%  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)        4  Read instances and placement          2.58%  0.02 sec  0.02 sec 
[08/01 11:56:13    835s] (I)        4  Read blockages ( Layer 2-10 )         2.29%  0.02 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        4  Congestion clean                      0.80%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        4  Pattern routing (1T)                  0.60%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Read unlegalized nets                 0.58%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Two level Routing                     0.34%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Pattern Routing Avoiding Blockages    0.26%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Monotonic routing (1T)                0.26%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Move terms for access (1T)            0.11%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Initialize 3D capacity                3.63%  0.03 sec  0.03 sec 
[08/01 11:56:13    835s] (I)        5  Read PG blockages                     1.22%  0.01 sec  0.01 sec 
[08/01 11:56:13    835s] (I)        5  Read instance blockages               0.60%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Legalize Blockage Violations          0.13%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Two Level Routing (Regular)           0.13%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 11:56:13    835s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 11:56:13    835s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 11:56:13    835s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:56:13    835s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:13    835s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[08/01 11:56:13    835s]     Routing using eGR in eGR->NR Step done.
[08/01 11:56:13    835s]     Routing using NR in eGR->NR Step...
[08/01 11:56:13    835s] 
[08/01 11:56:13    835s] CCOPT: Preparing to route 67 clock nets with NanoRoute.
[08/01 11:56:13    835s]   All net are default rule.
[08/01 11:56:13    835s]   Preferred NanoRoute mode settings: Current
[08/01 11:56:13    835s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 11:56:13    835s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 11:56:13    835s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 11:56:13    835s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 11:56:13    835s]       Clock detailed routing...
[08/01 11:56:13    835s]         NanoRoute...
[08/01 11:56:13    835s] 
[08/01 11:56:13    835s] route_global_detail
[08/01 11:56:13    835s] 
[08/01 11:56:13    835s] #Start route_global_detail on Fri Aug  1 11:56:13 2025
[08/01 11:56:13    835s] #
[08/01 11:56:13    835s] ### Time Record (route_global_detail) is installed.
[08/01 11:56:13    835s] ### Time Record (Pre Callback) is installed.
[08/01 11:56:13    835s] ### Time Record (Pre Callback) is uninstalled.
[08/01 11:56:13    835s] ### Time Record (DB Import) is installed.
[08/01 11:56:13    835s] ### Time Record (Timing Data Generation) is installed.
[08/01 11:56:13    835s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 11:56:13    835s] ### Net info: total nets: 57797
[08/01 11:56:13    835s] ### Net info: dirty nets: 0
[08/01 11:56:13    835s] ### Net info: marked as disconnected nets: 0
[08/01 11:56:13    835s] #num needed restored net=0
[08/01 11:56:13    835s] #need_extraction net=0 (total=57797)
[08/01 11:56:13    835s] ### Net info: fully routed nets: 67
[08/01 11:56:13    835s] ### Net info: trivial (< 2 pins) nets: 254
[08/01 11:56:13    835s] ### Net info: unrouted nets: 57476
[08/01 11:56:13    835s] ### Net info: re-extraction nets: 0
[08/01 11:56:13    835s] ### Net info: selected nets: 67
[08/01 11:56:13    835s] ### Net info: ignored nets: 0
[08/01 11:56:13    835s] ### Net info: skip routing nets: 0
[08/01 11:56:13    835s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[08/01 11:56:13    835s] ### import design signature (11): route=166345882 fixed_route=1648977359 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2093472511 dirty_area=0 del_dirty_area=0 cell=1848250991 placement=1472648614 pin_access=668447910 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 11:56:13    835s] ### Time Record (DB Import) is uninstalled.
[08/01 11:56:13    835s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 11:56:13    835s] #
[08/01 11:56:13    835s] #Wire/Via statistics before line assignment ...
[08/01 11:56:13    835s] #Total number of nets with non-default rule or having extra spacing = 67
[08/01 11:56:13    835s] #Total wire length = 20845 um.
[08/01 11:56:13    835s] #Total half perimeter of net bounding box = 7342 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal1 = 0 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal2 = 3710 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal3 = 8931 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal4 = 7460 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal5 = 647 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal6 = 96 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal7 = 1 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal8 = 0 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal9 = 0 um.
[08/01 11:56:13    835s] #Total wire length on LAYER metal10 = 0 um.
[08/01 11:56:13    835s] #Total number of vias = 16493
[08/01 11:56:13    835s] #Up-Via Summary (total 16493):
[08/01 11:56:13    835s] #           
[08/01 11:56:13    835s] #-----------------------
[08/01 11:56:13    835s] # metal1           5707
[08/01 11:56:13    835s] # metal2           6372
[08/01 11:56:13    835s] # metal3           4203
[08/01 11:56:13    835s] # metal4            203
[08/01 11:56:13    835s] # metal5              6
[08/01 11:56:13    835s] # metal6              2
[08/01 11:56:13    835s] #-----------------------
[08/01 11:56:13    835s] #                 16493 
[08/01 11:56:13    835s] #
[08/01 11:56:13    835s] ### Time Record (Data Preparation) is installed.
[08/01 11:56:13    835s] #Start routing data preparation on Fri Aug  1 11:56:13 2025
[08/01 11:56:13    835s] #
[08/01 11:56:13    835s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:56:13    835s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:56:13    835s] #Voltage range [0.000 - 1.250] has 57795 nets.
[08/01 11:56:13    835s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:56:13    835s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:56:13    835s] #Build and mark too close pins for the same net.
[08/01 11:56:13    835s] ### Time Record (Cell Pin Access) is installed.
[08/01 11:56:13    835s] #Initial pin access analysis.
[08/01 11:56:13    835s] #Detail pin access analysis.
[08/01 11:56:13    835s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 11:56:14    836s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 11:56:14    836s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 11:56:14    836s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 11:56:14    836s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 11:56:14    836s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 11:56:14    836s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 11:56:14    836s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 11:56:14    836s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 11:56:14    836s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 11:56:14    836s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 11:56:14    836s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 11:56:14    836s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 11:56:14    836s] #pin_access_rlayer=2(metal2)
[08/01 11:56:14    836s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 11:56:14    836s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 11:56:14    836s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.51 (MB), peak = 2908.85 (MB)
[08/01 11:56:14    836s] #Regenerating Ggrids automatically.
[08/01 11:56:14    836s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 11:56:14    836s] #Using automatically generated G-grids.
[08/01 11:56:14    836s] ### Time Record (Data Preparation) is uninstalled.
[08/01 11:56:14    836s] #Done routing data preparation.
[08/01 11:56:14    836s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2537.56 (MB), peak = 2908.85 (MB)
[08/01 11:56:14    836s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:56:14    836s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:56:14    836s] #Voltage range [0.000 - 1.250] has 57795 nets.
[08/01 11:56:14    836s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:56:14    836s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:56:14    836s] 
[08/01 11:56:14    836s] Trim Metal Layers:
[08/01 11:56:14    836s] LayerId::1 widthSet size::1
[08/01 11:56:14    836s] LayerId::2 widthSet size::1
[08/01 11:56:14    836s] LayerId::3 widthSet size::1
[08/01 11:56:14    836s] LayerId::4 widthSet size::1
[08/01 11:56:14    836s] LayerId::5 widthSet size::1
[08/01 11:56:14    836s] LayerId::6 widthSet size::1
[08/01 11:56:14    836s] LayerId::7 widthSet size::1
[08/01 11:56:14    836s] LayerId::8 widthSet size::1
[08/01 11:56:14    836s] LayerId::9 widthSet size::1
[08/01 11:56:14    836s] LayerId::10 widthSet size::1
[08/01 11:56:14    836s] eee: pegSigSF::1.070000
[08/01 11:56:14    836s] Updating RC grid for preRoute extraction ...
[08/01 11:56:14    836s] Initializing multi-corner resistance tables ...
[08/01 11:56:14    836s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:56:14    836s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 11:56:14    836s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 11:56:14    836s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:56:14    836s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:14    836s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.238806 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.862500 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.025764 shortMod=0.128821 fMod=0.006441 
[08/01 11:56:14    836s] ### Successfully loaded pre-route RC model
[08/01 11:56:14    836s] ### Time Record (Line Assignment) is installed.
[08/01 11:56:14    836s] #
[08/01 11:56:14    836s] #Distribution of nets:
[08/01 11:56:14    836s] #Largest net has 5576 pins
[08/01 11:56:14    836s] #  
[08/01 11:56:14    836s] # #pin range           #net       %
[08/01 11:56:14    836s] #------------------------------------
[08/01 11:56:14    836s] #          2           41273 ( 71.4%)
[08/01 11:56:14    836s] #          3            8262 ( 14.3%)
[08/01 11:56:14    836s] #          4            1162 (  2.0%)
[08/01 11:56:14    836s] #          5            1678 (  2.9%)
[08/01 11:56:14    836s] #          6              87 (  0.2%)
[08/01 11:56:14    836s] #          7             322 (  0.6%)
[08/01 11:56:14    836s] #          8            1245 (  2.2%)
[08/01 11:56:14    836s] #          9             396 (  0.7%)
[08/01 11:56:14    836s] #  10  -  19            2859 (  4.9%)
[08/01 11:56:14    836s] #  20  -  29              73 (  0.1%)
[08/01 11:56:14    836s] #  30  -  39              28 (  0.0%)
[08/01 11:56:14    836s] #  40  -  49              49 (  0.1%)
[08/01 11:56:14    836s] #  50  -  59              26 (  0.0%)
[08/01 11:56:14    836s] #  60  -  69              15 (  0.0%)
[08/01 11:56:14    836s] #  70  -  79               3 (  0.0%)
[08/01 11:56:14    836s] #  90  -  99               4 (  0.0%)
[08/01 11:56:14    836s] #  100 - 199              60 (  0.1%)
[08/01 11:56:14    836s] #     >=2000               1 (  0.0%)
[08/01 11:56:14    836s] #
[08/01 11:56:14    836s] #Total: 57797 nets, 57543 non-trivial nets
[08/01 11:56:14    836s] #                              #net       %
[08/01 11:56:14    836s] #-------------------------------------------
[08/01 11:56:14    836s] #  Fully global routed           67 ( 0.1%)
[08/01 11:56:14    836s] #  Clock                         67
[08/01 11:56:14    836s] #  Extra space                   67
[08/01 11:56:14    836s] #  Prefer layer range         57543
[08/01 11:56:14    836s] #
[08/01 11:56:14    836s] #Nets in 2 layer ranges:
[08/01 11:56:14    836s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[08/01 11:56:14    836s] #---------------------------------------------------------
[08/01 11:56:14    836s] #            -------           metal8*      57476 ( 99.9%)
[08/01 11:56:14    836s] #             metal3           metal4          67 (  0.1%)
[08/01 11:56:14    836s] #
[08/01 11:56:14    836s] #67 nets selected.
[08/01 11:56:14    836s] #
[08/01 11:56:14    836s] ### 
[08/01 11:56:14    836s] ### Net length summary before Line Assignment:
[08/01 11:56:14    836s] ### Layer     H-Len   V-Len         Total       #Up-Via
[08/01 11:56:14    836s] ### ---------------------------------------------------
[08/01 11:56:14    836s] ### metal1        0       0       0(  0%)    5707( 21%)
[08/01 11:56:14    836s] ### metal2        0    3258    3258( 16%)   17708( 64%)
[08/01 11:56:14    836s] ### metal3     9383       0    9383( 45%)    4203( 15%)
[08/01 11:56:14    836s] ### metal4        0    7460    7460( 36%)     203(  1%)
[08/01 11:56:14    836s] ### metal5      646       0     646(  3%)       6(  0%)
[08/01 11:56:14    836s] ### metal6        0      95      95(  0%)       2(  0%)
[08/01 11:56:14    836s] ### metal7        0       0       0(  0%)       0(  0%)
[08/01 11:56:14    836s] ### metal8        0       0       0(  0%)       0(  0%)
[08/01 11:56:14    836s] ### metal9        0       0       0(  0%)       0(  0%)
[08/01 11:56:14    836s] ### metal10       0       0       0(  0%)       0(  0%)
[08/01 11:56:14    836s] ### ---------------------------------------------------
[08/01 11:56:14    836s] ###           10030   10814   20844         27829      
[08/01 11:56:15    837s] ### 
[08/01 11:56:15    837s] ### Net length and overlap summary after Line Assignment:
[08/01 11:56:15    837s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[08/01 11:56:15    837s] ### ----------------------------------------------------------------------------
[08/01 11:56:15    837s] ### metal1        0       0       0(  0%)    5707( 35%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal2        0    3394    3394( 17%)    6988( 43%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal3     8920       0    8920( 44%)    3275( 20%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal4        0    7277    7277( 36%)     155(  1%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal5      571       0     571(  3%)       6(  0%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal6        0      95      95(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 11:56:15    837s] ### ----------------------------------------------------------------------------
[08/01 11:56:15    837s] ###            9491   10767   20259         16131          0           0        
[08/01 11:56:15    837s] #
[08/01 11:56:15    837s] #Line Assignment statistics:
[08/01 11:56:15    837s] #Cpu time = 00:00:01
[08/01 11:56:15    837s] #Elapsed time = 00:00:01
[08/01 11:56:15    837s] #Increased memory = 16.73 (MB)
[08/01 11:56:15    837s] #Total memory = 2641.69 (MB)
[08/01 11:56:15    837s] #Peak memory = 2908.85 (MB)
[08/01 11:56:15    837s] #End Line Assignment: cpu:00:00:01, real:00:00:02, mem:2.6 GB, peak:2.8 GB
[08/01 11:56:16    837s] ### Time Record (Line Assignment) is uninstalled.
[08/01 11:56:16    837s] #
[08/01 11:56:16    837s] #Wire/Via statistics after line assignment ...
[08/01 11:56:16    837s] #Total number of nets with non-default rule or having extra spacing = 67
[08/01 11:56:16    837s] #Total wire length = 20259 um.
[08/01 11:56:16    837s] #Total half perimeter of net bounding box = 7342 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal1 = 0 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal2 = 3395 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal3 = 8920 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal4 = 7277 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal5 = 571 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal6 = 95 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal7 = 0 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal8 = 0 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal9 = 0 um.
[08/01 11:56:16    837s] #Total wire length on LAYER metal10 = 0 um.
[08/01 11:56:16    837s] #Total number of vias = 16131
[08/01 11:56:16    837s] #Up-Via Summary (total 16131):
[08/01 11:56:16    837s] #           
[08/01 11:56:16    837s] #-----------------------
[08/01 11:56:16    837s] # metal1           5707
[08/01 11:56:16    837s] # metal2           6988
[08/01 11:56:16    837s] # metal3           3275
[08/01 11:56:16    837s] # metal4            155
[08/01 11:56:16    837s] # metal5              6
[08/01 11:56:16    837s] #-----------------------
[08/01 11:56:16    837s] #                 16131 
[08/01 11:56:16    837s] #
[08/01 11:56:16    837s] #Routing data preparation, pin analysis, line assignment statistics:
[08/01 11:56:16    837s] #Cpu time = 00:00:02
[08/01 11:56:16    837s] #Elapsed time = 00:00:02
[08/01 11:56:16    837s] #Increased memory = 39.20 (MB)
[08/01 11:56:16    837s] #Total memory = 2568.34 (MB)
[08/01 11:56:16    837s] #Peak memory = 2908.85 (MB)
[08/01 11:56:16    837s] #RTESIG:78da95934f4f032110c53dfb2926b48735b1958152e0e0c5c4ab9a46bd6ed62edd6c64c1
[08/01 11:56:16    837s] #       2caca6df5efc1393369bc5721bf8e5cdbc9761367fbedd0061b844b50854eb12e16ec338
[08/01 11:56:16    837s] #       95542e500b71c5b04c4f4f37e47c36bf7f786440a00aa16d5cd9f9da5c6faddfbe426cbb
[08/01 11:56:16    837s] #       d6353f3748a008b14ff5250cc1f4104c8ca9baf8159010fbc140f1e2bd1d25a4825d65c3
[08/01 11:56:16    837s] #       1f52ef5dd5b55ba8cdae1a6c3ca271b53ac4c77a720d8c42d1ba681ad38f329cd253daf2
[08/01 11:56:16    837s] #       2499f121940212fd9bb7bed983f529a08fb637d3f1e8633b19f71479d63e225707c36634
[08/01 11:56:16    837s] #       51f0d3707912aed62996c4a7208c1bbaf191d98ae7f24d7dd7a096827e1d2876d657711c
[08/01 11:56:16    837s] #       9469a5c8774ad3e1a34cb3a1985e94343f0279e71929a52990102b57577d3d6955e9a4e7
[08/01 11:56:16    837s] #       bc9b0c842153b940186a9aff0ba8f31bc31865ff81c41474f609b3075caa
[08/01 11:56:16    837s] #
[08/01 11:56:16    837s] #Skip comparing routing design signature in db-snapshot flow
[08/01 11:56:16    838s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:56:16    838s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:56:16    838s] #Voltage range [0.000 - 1.250] has 57795 nets.
[08/01 11:56:16    838s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:56:16    838s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:56:16    838s] ### Time Record (Detail Routing) is installed.
[08/01 11:56:16    838s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:56:16    838s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:56:16    838s] #Voltage range [0.000 - 1.250] has 57795 nets.
[08/01 11:56:16    838s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:56:16    838s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:56:16    838s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:56:16    838s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:56:16    838s] #Voltage range [0.000 - 1.250] has 57795 nets.
[08/01 11:56:16    838s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:56:16    838s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:56:16    838s] #Minimum voltage of a net in the design = 0.000.
[08/01 11:56:16    838s] #Maximum voltage of a net in the design = 1.250.
[08/01 11:56:16    838s] #Voltage range [0.000 - 1.250] has 57795 nets.
[08/01 11:56:16    838s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 11:56:16    838s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 11:56:16    838s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 11:56:16    838s] #
[08/01 11:56:16    838s] #Start Detail Routing..
[08/01 11:56:16    838s] #start initial detail routing ...
[08/01 11:56:16    838s] ### Design has 69 dirty nets
[08/01 11:56:29    851s] ### Gcell dirty-map stats: routing = 89.40%, drc-check-only = 4.82%
[08/01 11:56:29    851s] #   number of violations = 13
[08/01 11:56:29    851s] #
[08/01 11:56:29    851s] #    By Layer and Type :
[08/01 11:56:29    851s] #	         MetSpc    Short   Totals
[08/01 11:56:29    851s] #	metal1        4        9       13
[08/01 11:56:29    851s] #	Totals        4        9       13
[08/01 11:56:29    851s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2556.27 (MB), peak = 2908.85 (MB)
[08/01 11:56:29    851s] #start 1st optimization iteration ...
[08/01 11:56:29    851s] ### Gcell dirty-map stats: routing = 89.42%, drc-check-only = 4.80%
[08/01 11:56:29    851s] #   number of violations = 0
[08/01 11:56:29    851s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.16 (MB), peak = 2908.85 (MB)
[08/01 11:56:29    851s] #Complete Detail Routing.
[08/01 11:56:29    851s] #Total number of nets with non-default rule or having extra spacing = 67
[08/01 11:56:29    851s] #Total wire length = 20811 um.
[08/01 11:56:29    851s] #Total half perimeter of net bounding box = 7342 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal1 = 0 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal2 = 1465 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal3 = 9796 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal4 = 8890 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal5 = 565 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal6 = 95 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal7 = 0 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal8 = 0 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal9 = 0 um.
[08/01 11:56:29    851s] #Total wire length on LAYER metal10 = 0 um.
[08/01 11:56:29    851s] #Total number of vias = 16083
[08/01 11:56:29    851s] #Up-Via Summary (total 16083):
[08/01 11:56:29    851s] #           
[08/01 11:56:29    851s] #-----------------------
[08/01 11:56:29    851s] # metal1           5707
[08/01 11:56:29    851s] # metal2           5613
[08/01 11:56:29    851s] # metal3           4606
[08/01 11:56:29    851s] # metal4            151
[08/01 11:56:29    851s] # metal5              6
[08/01 11:56:29    851s] #-----------------------
[08/01 11:56:29    851s] #                 16083 
[08/01 11:56:29    851s] #
[08/01 11:56:29    851s] #Total number of DRC violations = 0
[08/01 11:56:29    851s] ### Time Record (Detail Routing) is uninstalled.
[08/01 11:56:29    851s] #Cpu time = 00:00:13
[08/01 11:56:29    851s] #Elapsed time = 00:00:13
[08/01 11:56:29    851s] #Increased memory = -12.18 (MB)
[08/01 11:56:29    851s] #Total memory = 2556.16 (MB)
[08/01 11:56:29    851s] #Peak memory = 2908.85 (MB)
[08/01 11:56:29    851s] #Skip updating routing design signature in db-snapshot flow
[08/01 11:56:29    851s] #route_detail Statistics:
[08/01 11:56:29    851s] #Cpu time = 00:00:13
[08/01 11:56:29    851s] #Elapsed time = 00:00:13
[08/01 11:56:29    851s] #Increased memory = -12.18 (MB)
[08/01 11:56:29    851s] #Total memory = 2556.16 (MB)
[08/01 11:56:29    851s] #Peak memory = 2908.85 (MB)
[08/01 11:56:29    851s] ### Time Record (DB Export) is installed.
[08/01 11:56:29    851s] ### export design design signature (18): route=585081424 fixed_route=1648977359 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1084591754 dirty_area=0 del_dirty_area=0 cell=1848250991 placement=1472648614 pin_access=282107764 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 11:56:29    851s] ### Time Record (DB Export) is uninstalled.
[08/01 11:56:29    851s] ### Time Record (Post Callback) is installed.
[08/01 11:56:29    851s] ### Time Record (Post Callback) is uninstalled.
[08/01 11:56:29    851s] #
[08/01 11:56:29    851s] #route_global_detail statistics:
[08/01 11:56:29    851s] #Cpu time = 00:00:16
[08/01 11:56:29    851s] #Elapsed time = 00:00:16
[08/01 11:56:29    851s] #Increased memory = -33.66 (MB)
[08/01 11:56:29    851s] #Total memory = 2542.59 (MB)
[08/01 11:56:29    851s] #Peak memory = 2908.85 (MB)
[08/01 11:56:29    851s] #Number of warnings = 1
[08/01 11:56:29    851s] #Total number of warnings = 2
[08/01 11:56:29    851s] #Number of fails = 0
[08/01 11:56:29    851s] #Total number of fails = 0
[08/01 11:56:29    851s] #Complete route_global_detail on Fri Aug  1 11:56:29 2025
[08/01 11:56:29    851s] #
[08/01 11:56:29    851s] ### Time Record (route_global_detail) is uninstalled.
[08/01 11:56:29    851s] ### 
[08/01 11:56:29    851s] ###   Scalability Statistics
[08/01 11:56:29    851s] ### 
[08/01 11:56:29    851s] ### --------------------------------+----------------+----------------+----------------+
[08/01 11:56:29    851s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[08/01 11:56:29    851s] ### --------------------------------+----------------+----------------+----------------+
[08/01 11:56:29    851s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/01 11:56:29    851s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/01 11:56:29    851s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/01 11:56:29    851s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[08/01 11:56:29    851s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/01 11:56:29    851s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/01 11:56:29    851s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[08/01 11:56:29    851s] ###   Detail Routing                |        00:00:13|        00:00:13|             1.0|
[08/01 11:56:29    851s] ###   Line Assignment               |        00:00:02|        00:00:02|             1.0|
[08/01 11:56:29    851s] ###   Entire Command                |        00:00:16|        00:00:16|             1.0|
[08/01 11:56:29    851s] ### --------------------------------+----------------+----------------+----------------+
[08/01 11:56:29    851s] ### 
[08/01 11:56:29    851s]         NanoRoute done. (took cpu=0:00:16.4 real=0:00:16.5)
[08/01 11:56:29    851s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:29    851s] UM:*                                                                   NanoRoute
[08/01 11:56:29    851s]       Clock detailed routing done.
[08/01 11:56:29    851s] Skipping check of guided vs. routed net lengths.
[08/01 11:56:29    851s] Set FIXED routing status on 67 net(s)
[08/01 11:56:29    851s] Set FIXED placed status on 66 instance(s)
[08/01 11:56:29    851s]       Route Remaining Unrouted Nets...
[08/01 11:56:29    851s] Running route_early_global to complete any remaining unrouted nets.
[08/01 11:56:29    851s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3341.3M, EPOCH TIME: 1754074589.848976
[08/01 11:56:29    851s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:29    851s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:29    851s] All LLGs are deleted
[08/01 11:56:29    851s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:29    851s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:29    851s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3341.3M, EPOCH TIME: 1754074589.849053
[08/01 11:56:29    851s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3341.3M, EPOCH TIME: 1754074589.849082
[08/01 11:56:29    851s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3341.3M, EPOCH TIME: 1754074589.849258
[08/01 11:56:29    851s] ### Creating LA Mngr. totSessionCpu=0:14:12 mem=3341.3M
[08/01 11:56:29    851s] ### Creating LA Mngr, finished. totSessionCpu=0:14:12 mem=3341.3M
[08/01 11:56:29    851s] (I)      ==================== Layers =====================
[08/01 11:56:29    851s] (I)      +-----[08/01 11:56:29    851s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3341.30 MB )
+----+---------+---------+--------+-------+
[08/01 11:56:29    851s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:56:29    851s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:29    851s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:56:29    851s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:56:29    851s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:29    851s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:56:29    851s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:56:29    851s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:56:29    851s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:56:29    851s] (I)      Started Import and model ( Curr Mem: 3341.30 MB )
[08/01 11:56:29    851s] (I)      Default pattern map key = top_default.
[08/01 11:56:29    851s] (I)      == Non-default Options ==
[08/01 11:56:29    851s] (I)      Maximum routing layer                              : 10
[08/01 11:56:29    851s] (I)      Number of threads                                  : 1
[08/01 11:56:29    851s] (I)      Method to set GCell size                           : row
[08/01 11:56:29    851s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:56:29    851s] (I)      Use row-based GCell size
[08/01 11:56:29    851s] (I)      Use row-based GCell align
[08/01 11:56:29    851s] (I)      layer 0 area = 0
[08/01 11:56:29    851s] (I)      layer 1 area = 0
[08/01 11:56:29    851s] (I)      layer 2 area = 0
[08/01 11:56:29    851s] (I)      layer 3 area = 0
[08/01 11:56:29    851s] (I)      layer 4 area = 0
[08/01 11:56:29    851s] (I)      layer 5 area = 0
[08/01 11:56:29    851s] (I)      layer 6 area = 0
[08/01 11:56:29    851s] (I)      layer 7 area = 0
[08/01 11:56:29    851s] (I)      layer 8 area = 0
[08/01 11:56:29    851s] (I)      layer 9 area = 0
[08/01 11:56:29    851s] (I)      GCell unit size   : 2800
[08/01 11:56:29    851s] (I)      GCell multiplier  : 1
[08/01 11:56:29    851s] (I)      GCell row height  : 2800
[08/01 11:56:29    851s] (I)      Actual row height : 2800
[08/01 11:56:29    851s] (I)      GCell align ref   : 20140 20160
[08/01 11:56:29    851s] [NR-eGR] Track table information for default rule: 
[08/01 11:56:29    851s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:56:29    851s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:56:29    851s] (I)      ============== Default via ===============
[08/01 11:56:29    851s] (I)      +---+------------------+-----------------+
[08/01 11:56:29    851s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:56:29    851s] (I)      +---+------------------+-----------------+
[08/01 11:56:29    851s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:56:29    851s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:56:29    851s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:56:29    851s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:56:29    851s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:56:29    851s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:56:29    851s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:56:29    851s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:56:29    851s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:56:29    851s] (I)      +---+------------------+-----------------+
[08/01 11:56:29    851s] [NR-eGR] Read 81886 PG shapes
[08/01 11:56:29    851s] [NR-eGR] Read 0 clock shapes
[08/01 11:56:29    851s] [NR-eGR] Read 0 other shapes
[08/01 11:56:29    851s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:56:29    851s] [NR-eGR] #Instance Blockages : 0
[08/01 11:56:29    851s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:56:29    851s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:56:29    851s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:56:29    851s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:56:29    851s] [NR-eGR] #Other Blockages    : 0
[08/01 11:56:29    851s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:56:29    851s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[08/01 11:56:29    851s] [NR-eGR] Read 57543 nets ( ignored 67 )
[08/01 11:56:30    851s] (I)      early_global_route_priority property id does not exist.
[08/01 11:56:30    851s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20590  Num CS=0
[08/01 11:56:30    851s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10307
[08/01 11:56:30    851s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8955
[08/01 11:56:30    851s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1261
[08/01 11:56:30    851s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 66
[08/01 11:56:30    851s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 1
[08/01 11:56:30    851s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:56:30    851s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:56:30    851s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:56:30    851s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:56:30    851s] (I)      Number of ignored nets                =     67
[08/01 11:56:30    851s] (I)      Number of connected nets              =      0
[08/01 11:56:30    851s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:56:30    851s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:56:30    851s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:56:30    851s] (I)      Ndr track 0 does not exist
[08/01 11:56:30    851s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:56:30    851s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:56:30    851s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:56:30    851s] (I)      Site width          :   380  (dbu)
[08/01 11:56:30    851s] (I)      Row height          :  2800  (dbu)
[08/01 11:56:30    851s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:56:30    851s] (I)      GCell width         :  2800  (dbu)
[08/01 11:56:30    851s] (I)      GCell height        :  2800  (dbu)
[08/01 11:56:30    851s] (I)      Grid                :   281   281    10
[08/01 11:56:30    851s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:56:30    851s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:56:30    851s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:56:30    851s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:56:30    851s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:56:30    851s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:56:30    851s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:56:30    851s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:56:30    851s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:56:30    851s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:56:30    851s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:56:30    851s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:56:30    851s] (I)      --------------------------------------------------------
[08/01 11:56:30    851s] 
[08/01 11:56:30    851s] [NR-eGR] ============ Routing rule table ============
[08/01 11:56:30    851s] [NR-eGR] Rule id: 1  Nets: 57476
[08/01 11:56:30    851s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:56:30    851s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:56:30    851s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:56:30    851s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:56:30    851s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:56:30    851s] [NR-eGR] ========================================
[08/01 11:56:30    851s] [NR-eGR] 
[08/01 11:56:30    851s] (I)      =============== Blocked Tracks ===============
[08/01 11:56:30    851s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:30    851s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:56:30    851s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:30    851s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:56:30    851s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:56:30    851s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:56:30    851s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:56:30    851s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:56:30    851s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:56:30    851s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:56:30    851s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:56:30    851s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:56:30    851s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:56:30    851s] (I)      +-------+---------+----------+---------------+
[08/01 11:56:30    851s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3385.71 MB )
[08/01 11:56:30    851s] (I)      Reset routing kernel
[08/01 11:56:30    851s] (I)      Started Global Routing ( Curr Mem: 3385.71 MB )
[08/01 11:56:30    851s] (I)      totalPins=185089  totalGlobalPin=175185 (94.65%)
[08/01 11:56:30    851s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:56:30    851s] (I)      
[08/01 11:56:30    851s] (I)      ============  Phase 1a Route ============
[08/01 11:56:30    851s] [NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[08/01 11:56:30    852s] (I)      Usage: 367897 = (188444 H, 179453 V) = (14.62% H, 12.74% V) = (2.638e+05um H, 2.512e+05um V)
[08/01 11:56:30    852s] (I)      
[08/01 11:56:30    852s] (I)      ============  Phase 1b Route ============
[08/01 11:56:30    852s] (I)      Usage: 367897 = (188444 H, 179453 V) = (14.62% H, 12.74% V) = (2.638e+05um H, 2.512e+05um V)
[08/01 11:56:30    852s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.150558e+05um
[08/01 11:56:30    852s] (I)      Congestion metric : 0.00%H 0.10%V, 0.10%HV
[08/01 11:56:30    852s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:56:30    852s] (I)      
[08/01 11:56:30    852s] (I)      ============  Phase 1c Route ============
[08/01 11:56:30    852s] (I)      Usage: 367897 = (188444 H, 179453 V) = (14.62% H, 12.74% V) = (2.638e+05um H, 2.512e+05um V)
[08/01 11:56:30    852s] (I)      
[08/01 11:56:30    852s] (I)      ============  Phase 1d Route ============
[08/01 11:56:30    852s] (I)      Usage: 367897 = (188444 H, 179453 V) = (14.62% H, 12.74% V) = (2.638e+05um H, 2.512e+05um V)
[08/01 11:56:30    852s] (I)      
[08/01 11:56:30    852s] (I)      ============  Phase 1e Route ============
[08/01 11:56:30    852s] (I)      Usage: 367897 = (188444 H, 179453 V) = (14.62% H, 12.74% V) = (2.638e+05um H, 2.512e+05um V)
[08/01 11:56:30    852s] (I)      
[08/01 11:56:30    852s] (I)      ============  Phase 1l Route ============
[08/01 11:56:30    852s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.150558e+05um
[08/01 11:56:30    852s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:56:30    852s] (I)      Layer  2:     548601    172135       246           0      579747    ( 0.00%) 
[08/01 11:56:30    852s] (I)      Layer  3:     766621    208479         3           0      786800    ( 0.00%) 
[08/01 11:56:30    852s] (I)      Layer  4:     368097     97672        47           0      393400    ( 0.00%) 
[08/01 11:56:30    852s] (I)      Layer  5:     372635     38204         5           0      393400    ( 0.00%) 
[08/01 11:56:30    852s] (I)      Layer  6:     359227     35532        13           0      393400    ( 0.00%) 
[08/01 11:56:30    852s] (I)      Layer  7:     107890       431         4       11407      119727    ( 8.70%) 
[08/01 11:56:30    852s] (I)      Layer  8:      96318       922         0       29803      101330    (22.73%) 
[08/01 11:56:30    852s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:56:30    852s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:56:30    852s] (I)      Total:       2706173    553375       318       99811     2843611    ( 3.39%) 
[08/01 11:56:30    852s] (I)      
[08/01 11:56:30    852s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:56:30    852s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:56:30    852s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:56:30    852s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:56:30    852s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:56:30    852s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:30    852s] [NR-eGR]  metal2 ( 2)       197( 0.25%)         5( 0.01%)   ( 0.26%) 
[08/01 11:56:30    852s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:30    852s] [NR-eGR]  metal4 ( 4)        45( 0.06%)         0( 0.00%)   ( 0.06%) 
[08/01 11:56:30    852s] [NR-eGR]  metal5 ( 5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:56:30    852s] [NR-eGR]  metal6 ( 6)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[08/01 11:56:30    852s] [NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:56:30    852s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:30    852s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:30    852s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:56:30    852s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:56:30    852s] [NR-eGR]        Total       267( 0.04%)         5( 0.00%)   ( 0.04%) 
[08/01 11:56:30    852s] [NR-eGR] 
[08/01 11:56:30    852s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3397.71 MB )
[08/01 11:56:30    852s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:56:30    852s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 11:56:30    852s] (I)      ============= Track Assignment ============
[08/01 11:56:30    852s] (I)      Started Track Assignment (1T) ( Curr Mem: 3397.71 MB )
[08/01 11:56:30    852s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:56:30    852s] (I)      Run Multi-thread track assignment
[08/01 11:56:30    852s] (I)      Finished Track Assignment (1T) ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3397.71 MB )
[08/01 11:56:30    852s] (I)      Started Export ( Curr Mem: 3397.71 MB )
[08/01 11:56:30    852s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:56:30    852s] [NR-eGR] -------------------------------------
[08/01 11:56:30    852s] [NR-eGR]  metal1   (1H)             0  190796 
[08/01 11:56:30    852s] [NR-eGR]  metal2   (2V)        136003  232471 
[08/01 11:56:30    852s] [NR-eGR]  metal3   (3H)        237394   76941 
[08/01 11:56:30    852s] [NR-eGR]  metal4   (4V)        107550   12055 
[08/01 11:56:30    852s] [NR-eGR]  metal5   (5H)         47806    9543 
[08/01 11:56:30    852s] [NR-eGR]  metal6   (6V)         49855     194 
[08/01 11:56:30    852s] [NR-eGR]  metal7   (7H)           534     109 
[08/01 11:56:30    852s] [NR-eGR]  metal8   (8V)          1298       4 
[08/01 11:56:30    852s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 11:56:30    852s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:56:30    852s] [NR-eGR] -------------------------------------
[08/01 11:56:30    852s] [NR-eGR]           Total       580443  522113 
[08/01 11:56:30    852s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:30    852s] [NR-eGR] Total half perimeter of net bounding box: 534611um
[08/01 11:56:30    852s] [NR-eGR] Total length: 580443um, number of vias: 522113
[08/01 11:56:30    852s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:30    852s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:56:30    852s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:56:31    852s] (I)      Finished Export ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 3397.71 MB )
[08/01 11:56:31    852s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:56:31    852s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 11:56:31    852s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.25 sec, Curr Mem: 3397.71 MB )
[08/01 11:56:31    852s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:56:31    852s] (I)       Early Global Route kernel              100.00%  1903.13 sec  1904.38 sec  1.25 sec  1.22 sec 
[08/01 11:56:31    852s] (I)       +-Import and model                      14.01%  1903.13 sec  1903.31 sec  0.17 sec  0.17 sec 
[08/01 11:56:31    852s] (I)       | +-Create place DB                      7.19%  1903.13 sec  1903.22 sec  0.09 sec  0.09 sec 
[08/01 11:56:31    852s] (I)       | | +-Import place data                  7.19%  1903.13 sec  1903.22 sec  0.09 sec  0.09 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read instances and placement     1.66%  1903.13 sec  1903.15 sec  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read nets                        5.52%  1903.15 sec  1903.22 sec  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)       | +-Create route DB                      5.88%  1903.22 sec  1903.29 sec  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)       | | +-Import route data (1T)             5.86%  1903.22 sec  1903.29 sec  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.10%  1903.23 sec  1903.25 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read routing blockages         0.00%  1903.23 sec  1903.23 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read instance blockages        0.33%  1903.23 sec  1903.24 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read PG blockages              0.47%  1903.24 sec  1903.24 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read clock blockages           0.03%  1903.24 sec  1903.24 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read other blockages           0.03%  1903.24 sec  1903.24 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read halo blockages            0.02%  1903.24 sec  1903.24 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Read boundary cut boxes        0.00%  1903.24 sec  1903.24 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read blackboxes                  0.00%  1903.25 sec  1903.25 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read prerouted                   0.42%  1903.25 sec  1903.25 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read unlegalized nets            0.28%  1903.25 sec  1903.26 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | +-Read nets                        0.72%  1903.26 sec  1903.27 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | | | +-Set up via pillars               0.05%  1903.27 sec  1903.27 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | +-Initialize 3D grid graph         0.14%  1903.27 sec  1903.27 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | +-Model blockage capacity          1.53%  1903.27 sec  1903.29 sec  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)       | | | | +-Initialize 3D capacity         1.40%  1903.27 sec  1903.29 sec  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)       | +-Read aux data                        0.00%  1903.29 sec  1903.29 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | +-Others data preparation              0.15%  1903.29 sec  1903.30 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | +-Create route kernel                  0.58%  1903.30 sec  1903.30 sec  0.01 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       +-Global Routing                        25.83%  1903.31 sec  1903.63 sec  0.32 sec  0.31 sec 
[08/01 11:56:31    852s] (I)       | +-Initialization                       1.06%  1903.31 sec  1903.32 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | +-Net group 1                         22.71%  1903.32 sec  1903.60 sec  0.28 sec  0.28 sec 
[08/01 11:56:31    852s] (I)       | | +-Generate topology                  2.46%  1903.32 sec  1903.35 sec  0.03 sec  0.03 sec 
[08/01 11:56:31    852s] (I)       | | +-Phase 1a                           5.95%  1903.36 sec  1903.43 sec  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)       | | | +-Pattern routing (1T)             4.78%  1903.36 sec  1903.42 sec  0.06 sec  0.06 sec 
[08/01 11:56:31    852s] (I)       | | | +-Add via demand to 2D             1.11%  1903.42 sec  1903.43 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | | +-Phase 1b                           0.04%  1903.43 sec  1903.43 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | +-Phase 1c                           0.00%  1903.43 sec  1903.43 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | +-Phase 1d                           0.00%  1903.43 sec  1903.43 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | +-Phase 1e                           0.01%  1903.43 sec  1903.43 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | | +-Route legalization               0.00%  1903.43 sec  1903.43 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | | +-Phase 1l                          13.71%  1903.43 sec  1903.60 sec  0.17 sec  0.17 sec 
[08/01 11:56:31    852s] (I)       | | | +-Layer assignment (1T)           13.45%  1903.44 sec  1903.60 sec  0.17 sec  0.17 sec 
[08/01 11:56:31    852s] (I)       | +-Clean cong LA                        0.00%  1903.60 sec  1903.60 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       +-Export 3D cong map                     0.91%  1903.63 sec  1903.64 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       | +-Export 2D cong map                   0.09%  1903.64 sec  1903.64 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       +-Extract Global 3D Wires                0.55%  1903.64 sec  1903.65 sec  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)       +-Track Assignment (1T)                 28.12%  1903.65 sec  1904.00 sec  0.35 sec  0.35 sec 
[08/01 11:56:31    852s] (I)       | +-Initialization                       0.17%  1903.65 sec  1903.65 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       | +-Track Assignment Kernel             27.24%  1903.65 sec  1903.99 sec  0.34 sec  0.34 sec 
[08/01 11:56:31    852s] (I)       | +-Free Memory                          0.01%  1904.00 sec  1904.00 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       +-Export                                29.60%  1904.00 sec  1904.37 sec  0.37 sec  0.37 sec 
[08/01 11:56:31    852s] (I)       | +-Export DB wires                     15.73%  1904.00 sec  1904.20 sec  0.20 sec  0.20 sec 
[08/01 11:56:31    852s] (I)       | | +-Export all nets                   10.43%  1904.01 sec  1904.14 sec  0.13 sec  0.13 sec 
[08/01 11:56:31    852s] (I)       | | +-Set wire vias                      4.64%  1904.14 sec  1904.20 sec  0.06 sec  0.06 sec 
[08/01 11:56:31    852s] (I)       | +-Report wirelength                    6.10%  1904.20 sec  1904.27 sec  0.08 sec  0.08 sec 
[08/01 11:56:31    852s] (I)       | +-Update net boxes                     7.76%  1904.27 sec  1904.37 sec  0.10 sec  0.10 sec 
[08/01 11:56:31    852s] (I)       | +-Update timing                        0.00%  1904.37 sec  1904.37 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)       +-Postprocess design                     0.01%  1904.37 sec  1904.37 sec  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)      ===================== Summary by functions =====================
[08/01 11:56:31    852s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:56:31    852s] (I)      ----------------------------------------------------------------
[08/01 11:56:31    852s] (I)        0  Early Global Route kernel      100.00%  1.25 sec  1.22 sec 
[08/01 11:56:31    852s] (I)        1  Export                          29.60%  0.37 sec  0.37 sec 
[08/01 11:56:31    852s] (I)        1  Track Assignment (1T)           28.12%  0.35 sec  0.35 sec 
[08/01 11:56:31    852s] (I)        1  Global Routing                  25.83%  0.32 sec  0.31 sec 
[08/01 11:56:31    852s] (I)        1  Import and model                14.01%  0.17 sec  0.17 sec 
[08/01 11:56:31    852s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)        1  Extract Global 3D Wires          0.55%  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Track Assignment Kernel         27.24%  0.34 sec  0.34 sec 
[08/01 11:56:31    852s] (I)        2  Net group 1                     22.71%  0.28 sec  0.28 sec 
[08/01 11:56:31    852s] (I)        2  Export DB wires                 15.73%  0.20 sec  0.20 sec 
[08/01 11:56:31    852s] (I)        2  Update net boxes                 7.76%  0.10 sec  0.10 sec 
[08/01 11:56:31    852s] (I)        2  Create place DB                  7.19%  0.09 sec  0.09 sec 
[08/01 11:56:31    852s] (I)        2  Report wirelength                6.10%  0.08 sec  0.08 sec 
[08/01 11:56:31    852s] (I)        2  Create route DB                  5.88%  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)        2  Initialization                   1.24%  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)        2  Create route kernel              0.58%  0.01 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        3  Phase 1l                        13.71%  0.17 sec  0.17 sec 
[08/01 11:56:31    852s] (I)        3  Export all nets                 10.43%  0.13 sec  0.13 sec 
[08/01 11:56:31    852s] (I)        3  Import place data                7.19%  0.09 sec  0.09 sec 
[08/01 11:56:31    852s] (I)        3  Phase 1a                         5.95%  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)        3  Import route data (1T)           5.86%  0.07 sec  0.07 sec 
[08/01 11:56:31    852s] (I)        3  Set wire vias                    4.64%  0.06 sec  0.06 sec 
[08/01 11:56:31    852s] (I)        3  Generate topology                2.46%  0.03 sec  0.03 sec 
[08/01 11:56:31    852s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        4  Layer assignment (1T)           13.45%  0.17 sec  0.17 sec 
[08/01 11:56:31    852s] (I)        4  Read nets                        6.24%  0.08 sec  0.08 sec 
[08/01 11:56:31    852s] (I)        4  Pattern routing (1T)             4.78%  0.06 sec  0.06 sec 
[08/01 11:56:31    852s] (I)        4  Read instances and placement     1.66%  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)        4  Model blockage capacity          1.53%  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)        4  Add via demand to 2D             1.11%  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)        4  Read blockages ( Layer 2-10 )    1.10%  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)        4  Read prerouted                   0.42%  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)        4  Read unlegalized nets            0.28%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        4  Initialize 3D grid graph         0.14%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        5  Initialize 3D capacity           1.40%  0.02 sec  0.02 sec 
[08/01 11:56:31    852s] (I)        5  Read PG blockages                0.47%  0.01 sec  0.01 sec 
[08/01 11:56:31    852s] (I)        5  Read instance blockages          0.33%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:56:31    852s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.3)
[08/01 11:56:31    853s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:31    853s] UM:*                                                                   Route Remaining Unrouted Nets
[08/01 11:56:31    853s]     Routing using NR in eGR->NR Step done.
[08/01 11:56:31    853s] Net route status summary:
[08/01 11:56:31    853s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=67, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:31    853s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:31    853s] 
[08/01 11:56:31    853s] CCOPT: Done with clock implementation routing.
[08/01 11:56:31    853s] 
[08/01 11:56:31    853s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:18.8 real=0:00:18.9)
[08/01 11:56:31    853s]   Clock implementation routing done.
[08/01 11:56:31    853s]   Leaving CCOpt scope - extractRC...
[08/01 11:56:31    853s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 11:56:31    853s] Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
[08/01 11:56:31    853s] pre_route RC Extraction called for design top.
[08/01 11:56:31    853s] RC Extraction called in multi-corner(1) mode.
[08/01 11:56:31    853s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:56:31    853s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:56:31    853s] RCMode: PreRoute
[08/01 11:56:31    853s]       RC Corner Indexes            0   
[08/01 11:56:31    853s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:56:31    853s] Resistance Scaling Factor    : 1.00000 
[08/01 11:56:31    853s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:56:31    853s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:56:31    853s] Shrink Factor                : 1.00000
[08/01 11:56:31    853s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:56:31    853s] 
[08/01 11:56:31    853s] Trim Metal Layers:
[08/01 11:56:31    853s] LayerId::1 widthSet size::1
[08/01 11:56:31    853s] LayerId::2 widthSet size::1
[08/01 11:56:31    853s] LayerId::3 widthSet size::1
[08/01 11:56:31    853s] LayerId::4 widthSet size::1
[08/01 11:56:31    853s] LayerId::5 widthSet size::1
[08/01 11:56:31    853s] LayerId::6 widthSet size::1
[08/01 11:56:31    853s] LayerId::7 widthSet size::1
[08/01 11:56:31    853s] LayerId::8 widthSet size::1
[08/01 11:56:31    853s] LayerId::9 widthSet size::1
[08/01 11:56:31    853s] LayerId::10 widthSet size::1
[08/01 11:56:31    853s] eee: pegSigSF::1.070000
[08/01 11:56:31    853s] Updating RC grid for preRoute extraction ...
[08/01 11:56:31    853s] Initializing multi-corner resistance tables ...
[08/01 11:56:31    853s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:56:31    853s] eee: l::2 avDens::0.169026 usedTrk::9714.529283 availTrk::57473.684211 sigTrk::9714.529283
[08/01 11:56:31    853s] eee: l::3 avDens::0.217394 usedTrk::16956.718937 availTrk::78000.000000 sigTrk::16956.718937
[08/01 11:56:31    853s] eee: l::4 avDens::0.196978 usedTrk::7682.133926 availTrk::39000.000000 sigTrk::7682.133926
[08/01 11:56:31    853s] eee: l::5 avDens::0.090697 usedTrk::3414.741428 availTrk::37650.000000 sigTrk::3414.741428
[08/01 11:56:31    853s] eee: l::6 avDens::0.097564 usedTrk::3561.092144 availTrk::36500.000000 sigTrk::3561.092144
[08/01 11:56:31    853s] eee: l::7 avDens::0.016693 usedTrk::38.114643 availTrk::2283.333333 sigTrk::38.114643
[08/01 11:56:31    853s] eee: l::8 avDens::0.047160 usedTrk::92.747857 availTrk::1966.666667 sigTrk::92.747857
[08/01 11:56:31    853s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 11:56:31    853s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:56:31    853s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:31    853s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248166 uaWl=0.985792 uaWlH=0.339115 aWlH=0.013787 lMod=0 pMax=0.862800 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.377855 siPrev=0 viaL=0.000000 crit=0.025737 shortMod=0.128683 fMod=0.006434 
[08/01 11:56:31    853s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3397.711M)
[08/01 11:56:31    853s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 11:56:31    853s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 11:56:31    853s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:56:31    853s] End AAE Lib Interpolated Model. (MEM=3397.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:56:31    853s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:31    853s]   Clock DAG stats after routing clock trees:
[08/01 11:56:31    853s]     cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:31    853s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:31    853s]     misc counts      : r=1, pp=0
[08/01 11:56:31    853s]     cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:31    853s]     cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:31    853s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:31    853s]     wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:31    853s]     wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:31    853s]     hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:31    853s]   Clock DAG net violations after routing clock trees: none
[08/01 11:56:31    853s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/01 11:56:31    853s]     Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:31    853s]     Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:31    853s]   Clock DAG library cell distribution after routing clock trees {count}:
[08/01 11:56:31    853s]      Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:31    853s]   Clock DAG hash after routing clock trees: 900184728339761501 16013307187315416812
[08/01 11:56:31    853s]   CTS services accumulated run-time stats after routing clock trees:
[08/01 11:56:31    853s]     delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:31    853s]     legalizer: calls=14315, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:31    853s]     steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:31    853s]   Primary reporting skew groups after routing clock trees:
[08/01 11:56:31    853s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:31    853s]         min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:31    853s]         max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:31    853s]   Skew group summary after routing clock trees:
[08/01 11:56:31    853s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:31    853s]   CCOpt::Phase::Routing done. (took cpu=0:00:19.4 real=0:00:19.5)
[08/01 11:56:31    853s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:31    853s] UM:*                                                                   CCOpt::Phase::Routing
[08/01 11:56:31    853s]   CCOpt::Phase::PostConditioning...
[08/01 11:56:31    853s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 11:56:31    853s] OPERPROF: Starting DPlace-Init at level 1, MEM:3445.4M, EPOCH TIME: 1754074591.737525
[08/01 11:56:31    853s] Processing tracks to init pin-track alignment.
[08/01 11:56:31    853s] z: 2, totalTracks: 1
[08/01 11:56:31    853s] z: 4, totalTracks: 1
[08/01 11:56:31    853s] z: 6, totalTracks: 1
[08/01 11:56:31    853s] z: 8, totalTracks: 1
[08/01 11:56:31    853s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:31    853s] All LLGs are deleted
[08/01 11:56:31    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:31    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:31    853s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3445.4M, EPOCH TIME: 1754074591.747811
[08/01 11:56:31    853s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3445.4M, EPOCH TIME: 1754074591.747872
[08/01 11:56:31    853s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3445.4M, EPOCH TIME: 1754074591.754824
[08/01 11:56:31    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:31    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:31    853s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3445.4M, EPOCH TIME: 1754074591.755493
[08/01 11:56:31    853s] Max number of tech site patterns supported in site array is 256.
[08/01 11:56:31    853s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:56:31    853s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3445.4M, EPOCH TIME: 1754074591.758665
[08/01 11:56:31    853s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:56:31    853s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:56:31    853s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.008, MEM:3445.4M, EPOCH TIME: 1754074591.766538
[08/01 11:56:31    853s] Fast DP-INIT is on for default
[08/01 11:56:31    853s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:56:31    853s] Atter site array init, number of instance map data is 0.
[08/01 11:56:31    853s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:3445.4M, EPOCH TIME: 1754074591.771824
[08/01 11:56:31    853s] 
[08/01 11:56:31    853s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:31    853s] OPERPROF:     Starting CMU at level 3, MEM:3445.4M, EPOCH TIME: 1754074591.779328
[08/01 11:56:31    853s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3445.4M, EPOCH TIME: 1754074591.780447
[08/01 11:56:31    853s] 
[08/01 11:56:31    853s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:56:31    853s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:3445.4M, EPOCH TIME: 1754074591.783060
[08/01 11:56:31    853s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3445.4M, EPOCH TIME: 1754074591.783096
[08/01 11:56:31    853s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3461.4M, EPOCH TIME: 1754074591.783681
[08/01 11:56:31    853s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3461.4MB).
[08/01 11:56:31    853s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.049, MEM:3461.4M, EPOCH TIME: 1754074591.786327
[08/01 11:56:31    853s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:31    853s]   Removing CTS place status from clock tree and sinks.
[08/01 11:56:31    853s]   Removed CTS place status from 66 clock cells (out of 68 ) and 0 clock sinks (out of 0 ).
[08/01 11:56:31    853s]   Legalizer reserving space for clock trees
[08/01 11:56:31    853s]   PostConditioning...
[08/01 11:56:31    853s]     PostConditioning active optimizations:
[08/01 11:56:31    853s]      - DRV fixing with initial upsizing, sizing and buffering
[08/01 11:56:31    853s]      - Skew fixing with sizing
[08/01 11:56:31    853s]     
[08/01 11:56:31    853s]     Currently running CTS, using active skew data
[08/01 11:56:31    853s]     Reset bufferability constraints...
[08/01 11:56:31    853s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/01 11:56:31    853s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:31    853s]     PostConditioning Upsizing To Fix DRVs...
[08/01 11:56:31    853s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 900184728339761501 16013307187315416812
[08/01 11:56:31    853s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:56:31    853s]         delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:31    853s]         legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:31    853s]         steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:31    853s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:56:31    853s]       CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:56:31    853s]       
[08/01 11:56:31    853s]       Statistics: Fix DRVs (initial upsizing):
[08/01 11:56:31    853s]       ========================================
[08/01 11:56:31    853s]       
[08/01 11:56:31    853s]       Cell changes by Net Type:
[08/01 11:56:31    853s]       
[08/01 11:56:31    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:31    853s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:56:31    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:31    853s]       top                0            0           0            0                    0                0
[08/01 11:56:31    853s]       trunk              0            0           0            0                    0                0
[08/01 11:56:31    853s]       leaf               0            0           0            0                    0                0
[08/01 11:56:31    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:31    853s]       Total              0            0           0            0                    0                0
[08/01 11:56:31    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:31    853s]       
[08/01 11:56:31    853s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:56:31    853s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:56:31    853s]       
[08/01 11:56:31    853s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:56:31    853s]         cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:31    853s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:31    853s]         misc counts      : r=1, pp=0
[08/01 11:56:31    853s]         cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:31    853s]         cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:31    853s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:31    853s]         wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:31    853s]         wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:31    853s]         hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:31    853s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[08/01 11:56:31    853s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:56:31    853s]         Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:31    853s]         Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:31    853s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[08/01 11:56:31    853s]          Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:31    853s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 900184728339761501 16013307187315416812
[08/01 11:56:31    853s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:56:31    853s]         delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:31    853s]         legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:31    853s]         steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:31    853s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:56:31    853s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:31    853s]             min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:31    853s]             max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:31    853s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[08/01 11:56:31    853s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:31    853s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:31    853s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:31    853s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:31    853s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[08/01 11:56:31    853s]     Recomputing CTS skew targets...
[08/01 11:56:31    853s]     Resolving skew group constraints...
[08/01 11:56:32    853s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 11:56:32    853s]     Resolving skew group constraints done.
[08/01 11:56:32    853s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.2)
[08/01 11:56:32    853s]     PostConditioning Fixing DRVs...
[08/01 11:56:32    853s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 900184728339761501 16013307187315416812
[08/01 11:56:32    853s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[08/01 11:56:32    853s]         delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:32    853s]         legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    853s]         steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    853s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:56:32    853s]       CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 11:56:32    853s]       
[08/01 11:56:32    853s]       Statistics: Fix DRVs (cell sizing):
[08/01 11:56:32    853s]       ===================================
[08/01 11:56:32    853s]       
[08/01 11:56:32    853s]       Cell changes by Net Type:
[08/01 11:56:32    853s]       
[08/01 11:56:32    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    853s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:56:32    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    853s]       top                0            0           0            0                    0                0
[08/01 11:56:32    853s]       trunk              0            0           0            0                    0                0
[08/01 11:56:32    853s]       leaf               0            0           0            0                    0                0
[08/01 11:56:32    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    853s]       Total              0            0           0            0                    0                0
[08/01 11:56:32    853s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    853s]       
[08/01 11:56:32    853s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:56:32    853s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:56:32    853s]       
[08/01 11:56:32    853s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[08/01 11:56:32    853s]         cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:32    853s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:32    853s]         misc counts      : r=1, pp=0
[08/01 11:56:32    853s]         cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:32    853s]         cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:32    853s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:32    853s]         wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:32    853s]         wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:32    853s]         hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:32    853s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[08/01 11:56:32    853s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[08/01 11:56:32    853s]         Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    853s]         Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    853s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[08/01 11:56:32    853s]          Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:32    853s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 900184728339761501 16013307187315416812
[08/01 11:56:32    853s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[08/01 11:56:32    853s]         delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:32    853s]         legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    853s]         steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    853s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[08/01 11:56:32    853s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:32    853s]             min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:32    853s]             max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:32    853s]       Skew group summary after 'PostConditioning Fixing DRVs':
[08/01 11:56:32    853s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
[08/01 11:56:32    853s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:32    853s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:32    853s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:32    853s] UM:*                                                                   PostConditioning Fixing DRVs
[08/01 11:56:32    853s]     Buffering to fix DRVs...
[08/01 11:56:32    853s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/01 11:56:32    853s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 11:56:32    853s]     Inserted 0 buffers and inverters.
[08/01 11:56:32    853s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[08/01 11:56:32    853s]     CCOpt-PostConditioning: nets considered: 67, nets tested: 67, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[08/01 11:56:32    853s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/01 11:56:32    853s]       cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:32    853s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:32    853s]       misc counts      : r=1, pp=0
[08/01 11:56:32    853s]       cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:32    853s]       cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:32    853s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:32    853s]       wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:32    853s]       wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:32    853s]       hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:32    853s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[08/01 11:56:32    853s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/01 11:56:32    853s]       Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    853s]       Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    853s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[08/01 11:56:32    853s]        Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:32    853s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 900184728339761501 16013307187315416812
[08/01 11:56:32    853s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[08/01 11:56:32    853s]       delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:32    853s]       legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    853s]       steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    853s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/01 11:56:32    853s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:32    853s]           min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:32    853s]           max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:32    854s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/01 11:56:32    854s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:32    854s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:32    854s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:32    854s] UM:*                                                                   Buffering to fix DRVs
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     Slew Diagnostics: After DRV fixing
[08/01 11:56:32    854s]     ==================================
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     Global Causes:
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     -----
[08/01 11:56:32    854s]     Cause
[08/01 11:56:32    854s]     -----
[08/01 11:56:32    854s]       (empty table)
[08/01 11:56:32    854s]     -----
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     Top 5 overslews:
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     ---------------------------------
[08/01 11:56:32    854s]     Overslew    Causes    Driving Pin
[08/01 11:56:32    854s]     ---------------------------------
[08/01 11:56:32    854s]       (empty table)
[08/01 11:56:32    854s]     ---------------------------------
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     -------------------
[08/01 11:56:32    854s]     Cause    Occurences
[08/01 11:56:32    854s]     -------------------
[08/01 11:56:32    854s]       (empty table)
[08/01 11:56:32    854s]     -------------------
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     Violation diagnostics counts from the 0 nodes that have violations:
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     -------------------
[08/01 11:56:32    854s]     Cause    Occurences
[08/01 11:56:32    854s]     -------------------
[08/01 11:56:32    854s]       (empty table)
[08/01 11:56:32    854s]     -------------------
[08/01 11:56:32    854s]     
[08/01 11:56:32    854s]     PostConditioning Fixing Skew by cell sizing...
[08/01 11:56:32    854s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 900184728339761501 16013307187315416812
[08/01 11:56:32    854s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:56:32    854s]         delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:32    854s]         legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    854s]         steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    854s]       Path optimization required 0 stage delay updates 
[08/01 11:56:32    854s]       Fixing short paths with downsize only
[08/01 11:56:32    854s]       Path optimization required 0 stage delay updates 
[08/01 11:56:32    854s]       Resized 0 clock insts to decrease delay.
[08/01 11:56:32    854s]       Resized 0 clock insts to increase delay.
[08/01 11:56:32    854s]       
[08/01 11:56:32    854s]       Statistics: Fix Skew (cell sizing):
[08/01 11:56:32    854s]       ===================================
[08/01 11:56:32    854s]       
[08/01 11:56:32    854s]       Cell changes by Net Type:
[08/01 11:56:32    854s]       
[08/01 11:56:32    854s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 11:56:32    854s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]       top                0            0           0            0                    0                0
[08/01 11:56:32    854s]       trunk              0            0           0            0                    0                0
[08/01 11:56:32    854s]       leaf               0            0           0            0                    0                0
[08/01 11:56:32    854s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]       Total              0            0           0            0                    0                0
[08/01 11:56:32    854s]       -------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]       
[08/01 11:56:32    854s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 11:56:32    854s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 11:56:32    854s]       
[08/01 11:56:32    854s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:56:32    854s]         cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:32    854s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:32    854s]         misc counts      : r=1, pp=0
[08/01 11:56:32    854s]         cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:32    854s]         cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:32    854s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:32    854s]         wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:32    854s]         wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:32    854s]         hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:32    854s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[08/01 11:56:32    854s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:56:32    854s]         Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    854s]         Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    854s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[08/01 11:56:32    854s]          Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:32    854s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 900184728339761501 16013307187315416812
[08/01 11:56:32    854s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:56:32    854s]         delay calculator: calls=42298, total_wall_time=7.155s, mean_wall_time=0.169ms
[08/01 11:56:32    854s]         legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    854s]         steiner router: calls=35084, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    854s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:56:32    854s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:32    854s]             min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:32    854s]             max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:32    854s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[08/01 11:56:32    854s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:32    854s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 11:56:32    854s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:32    854s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:32    854s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[08/01 11:56:32    854s]     Reconnecting optimized routes...
[08/01 11:56:32    854s]     Reset timing graph...
[08/01 11:56:32    854s] Ignoring AAE DB Resetting ...
[08/01 11:56:32    854s]     Reset timing graph done.
[08/01 11:56:32    854s]     Set dirty flag on 0 instances, 0 nets
[08/01 11:56:32    854s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:32    854s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[08/01 11:56:32    854s]   PostConditioning done.
[08/01 11:56:32    854s] Net route status summary:
[08/01 11:56:32    854s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=67, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:32    854s]   Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 11:56:32    854s]   Update timing and DAG stats after post-conditioning...
[08/01 11:56:32    854s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 11:56:32    854s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:56:32    854s] End AAE Lib Interpolated Model. (MEM=3451.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:56:32    854s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:32    854s]   Clock DAG stats after post-conditioning:
[08/01 11:56:32    854s]     cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:32    854s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:32    854s]     misc counts      : r=1, pp=0
[08/01 11:56:32    854s]     cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:32    854s]     cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:32    854s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:32    854s]     wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:32    854s]     wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:32    854s]     hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:32    854s]   Clock DAG net violations after post-conditioning: none
[08/01 11:56:32    854s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/01 11:56:32    854s]     Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    854s]     Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:32    854s]   Clock DAG library cell distribution after post-conditioning {count}:
[08/01 11:56:32    854s]      Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:32    854s]   Clock DAG hash after post-conditioning: 900184728339761501 16013307187315416812
[08/01 11:56:32    854s]   CTS services accumulated run-time stats after post-conditioning:
[08/01 11:56:32    854s]     delay calculator: calls=42365, total_wall_time=7.179s, mean_wall_time=0.169ms
[08/01 11:56:32    854s]     legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    854s]     steiner router: calls=35085, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    854s]   Primary reporting skew groups after post-conditioning:
[08/01 11:56:32    854s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:32    854s]         min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:32    854s]         max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:32    854s]   Skew group summary after post-conditioning:
[08/01 11:56:32    854s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:32    854s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 11:56:32    854s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:32    854s] UM:*                                                                   CCOpt::Phase::PostConditioning
[08/01 11:56:32    854s]   Setting CTS place status to fixed for clock tree and sinks.
[08/01 11:56:32    854s]   numClockCells = 68, numClockCellsFixed = 68, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/01 11:56:32    854s]   Post-balance tidy up or trial balance steps...
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG stats at end of CTS:
[08/01 11:56:32    854s]   ==============================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   ---------------------------------------------------------
[08/01 11:56:32    854s]   Cell type                 Count    Area       Capacitance
[08/01 11:56:32    854s]   ---------------------------------------------------------
[08/01 11:56:32    854s]   Buffers                    66      234.612      404.876
[08/01 11:56:32    854s]   Inverters                   0        0.000        0.000
[08/01 11:56:32    854s]   Integrated Clock Gates      0        0.000        0.000
[08/01 11:56:32    854s]   Discrete Clock Gates        0        0.000        0.000
[08/01 11:56:32    854s]   Clock Logic                 0        0.000        0.000
[08/01 11:56:32    854s]   All                        66      234.612      404.876
[08/01 11:56:32    854s]   ---------------------------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG sink counts at end of CTS:
[08/01 11:56:32    854s]   ====================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   -------------------------
[08/01 11:56:32    854s]   Sink type           Count
[08/01 11:56:32    854s]   -------------------------
[08/01 11:56:32    854s]   Regular             5575
[08/01 11:56:32    854s]   Enable Latch           0
[08/01 11:56:32    854s]   Load Capacitance       0
[08/01 11:56:32    854s]   Antenna Diode          0
[08/01 11:56:32    854s]   Node Sink              0
[08/01 11:56:32    854s]   Total               5575
[08/01 11:56:32    854s]   -------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG wire lengths at end of CTS:
[08/01 11:56:32    854s]   =====================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   --------------------
[08/01 11:56:32    854s]   Type     Wire Length
[08/01 11:56:32    854s]   --------------------
[08/01 11:56:32    854s]   Top           0.000
[08/01 11:56:32    854s]   Trunk      1849.048
[08/01 11:56:32    854s]   Leaf      18961.570
[08/01 11:56:32    854s]   Total     20810.618
[08/01 11:56:32    854s]   --------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG hp wire lengths at end of CTS:
[08/01 11:56:32    854s]   ========================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   -----------------------
[08/01 11:56:32    854s]   Type     hp Wire Length
[08/01 11:56:32    854s]   -----------------------
[08/01 11:56:32    854s]   Top            0.000
[08/01 11:56:32    854s]   Trunk       1495.540
[08/01 11:56:32    854s]   Leaf        5705.740
[08/01 11:56:32    854s]   Total       7201.280
[08/01 11:56:32    854s]   -----------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG capacitances at end of CTS:
[08/01 11:56:32    854s]   =====================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   -----------------------------------------
[08/01 11:56:32    854s]   Type     Gate        Wire        Total
[08/01 11:56:32    854s]   -----------------------------------------
[08/01 11:56:32    854s]   Top         0.000       0.000       0.000
[08/01 11:56:32    854s]   Trunk     404.876     202.883     607.759
[08/01 11:56:32    854s]   Leaf     4999.879    2021.507    7021.385
[08/01 11:56:32    854s]   Total    5404.755    2224.389    7629.144
[08/01 11:56:32    854s]   -----------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG sink capacitances at end of CTS:
[08/01 11:56:32    854s]   ==========================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   --------------------------------------------------
[08/01 11:56:32    854s]   Total       Average    Std. Dev.    Min      Max
[08/01 11:56:32    854s]   --------------------------------------------------
[08/01 11:56:32    854s]   4999.873     0.897       0.001      0.884    0.897
[08/01 11:56:32    854s]   --------------------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG net violations at end of CTS:
[08/01 11:56:32    854s]   =======================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   None
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/01 11:56:32    854s]   ====================================================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[08/01 11:56:32    854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   Trunk       0.071      11       0.016       0.005      0.004    0.023    {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[08/01 11:56:32    854s]   Leaf        0.071      56       0.035       0.002      0.032    0.041    {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[08/01 11:56:32    854s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG library cell distribution at end of CTS:
[08/01 11:56:32    854s]   ==================================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   ----------------------------------------
[08/01 11:56:32    854s]   Name       Type      Inst     Inst Area 
[08/01 11:56:32    854s]                        Count    (um^2)
[08/01 11:56:32    854s]   ----------------------------------------
[08/01 11:56:32    854s]   BUF_X16    buffer      2        13.300
[08/01 11:56:32    854s]   BUF_X8     buffer     64       221.312
[08/01 11:56:32    854s]   ----------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Clock DAG hash at end of CTS: 900184728339761501 16013307187315416812
[08/01 11:56:32    854s]   CTS services accumulated run-time stats at end of CTS:
[08/01 11:56:32    854s]     delay calculator: calls=42365, total_wall_time=7.179s, mean_wall_time=0.169ms
[08/01 11:56:32    854s]     legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:32    854s]     steiner router: calls=35085, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Primary reporting skew groups summary at end of CTS:
[08/01 11:56:32    854s]   ====================================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/01 11:56:32    854s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.107     0.141     0.034       0.040         0.036           0.022           0.124        0.006     100% {0.107, 0.141}
[08/01 11:56:32    854s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Skew group summary at end of CTS:
[08/01 11:56:32    854s]   =================================
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/01 11:56:32    854s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.107     0.141     0.034       0.040         0.036           0.022           0.124        0.006     100% {0.107, 0.141}
[08/01 11:56:32    854s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Found a total of 0 clock tree pins with a slew violation.
[08/01 11:56:32    854s]   
[08/01 11:56:32    854s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:32    854s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:32    854s] UM:*                                                                   Post-balance tidy up or trial balance steps
[08/01 11:56:32    854s] Synthesizing clock trees done.
[08/01 11:56:32    854s] Tidy Up And Update Timing...
[08/01 11:56:32    854s] External - Set all clocks to propagated mode...
[08/01 11:56:32    854s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/01 11:56:32    854s]  * The following are in propagated mode:
[08/01 11:56:32    854s]    - Root pin clk of SDC clock clk in view nangate_view_setup
[08/01 11:56:32    854s]    - Root pin clk of SDC clock clk in view nangate_view_hold
[08/01 11:56:32    854s] 
[08/01 11:56:32    854s] Setting all clocks to propagated mode.
[08/01 11:56:33    855s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 11:56:33    855s] Clock DAG stats after update timingGraph:
[08/01 11:56:33    855s]   cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 11:56:33    855s]   sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 11:56:33    855s]   misc counts      : r=1, pp=0
[08/01 11:56:33    855s]   cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 11:56:33    855s]   cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
[08/01 11:56:33    855s]   sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 11:56:33    855s]   wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
[08/01 11:56:33    855s]   wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
[08/01 11:56:33    855s]   hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 11:56:33    855s] Clock DAG net violations after update timingGraph: none
[08/01 11:56:33    855s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/01 11:56:33    855s]   Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:33    855s]   Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 11:56:33    855s] Clock DAG library cell distribution after update timingGraph {count}:
[08/01 11:56:33    855s]    Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 11:56:33    855s] Clock DAG hash after update timingGraph: 900184728339761501 16013307187315416812
[08/01 11:56:33    855s] CTS services accumulated run-time stats after update timingGraph:
[08/01 11:56:33    855s]   delay calculator: calls=42365, total_wall_time=7.179s, mean_wall_time=0.169ms
[08/01 11:56:33    855s]   legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:56:33    855s]   steiner router: calls=35085, total_wall_time=6.284s, mean_wall_time=0.179ms
[08/01 11:56:33    855s] Primary reporting skew groups after update timingGraph:
[08/01 11:56:33    855s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:33    855s]       min path sink: weight_reg_reg[0]55/CK
[08/01 11:56:33    855s]       max path sink: weight_reg_reg[3]153/CK
[08/01 11:56:33    855s] Skew group summary after update timingGraph:
[08/01 11:56:33    855s]   skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
[08/01 11:56:33    855s] Logging CTS constraint violations...
[08/01 11:56:33    855s]   No violations found.
[08/01 11:56:33    855s] Logging CTS constraint violations done.
[08/01 11:56:33    855s] Tidy Up And Update Timing done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 11:56:33    855s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:33    855s] UM:*                                                                   Tidy Up And Update Timing
[08/01 11:56:33    855s] Runtime done. (took cpu=0:00:58.4 real=0:00:58.6)
[08/01 11:56:33    855s] Runtime Report Coverage % = 90.1
[08/01 11:56:33    855s] Runtime Summary
[08/01 11:56:33    855s] ===============
[08/01 11:56:33    855s] Clock Runtime:  (46%) Core CTS          24.54 (Init 1.84, Construction 4.79, Implementation 14.26, eGRPC 1.35, PostConditioning 0.78, Other 1.52)
[08/01 11:56:33    855s] Clock Runtime:  (43%) CTS services      22.90 (RefinePlace 3.26, EarlyGlobalClock 2.16, NanoRoute 16.51, ExtractRC 0.98, TimingAnalysis 0.00)
[08/01 11:56:33    855s] Clock Runtime:  (10%) Other CTS          5.37 (Init 1.74, CongRepair/EGR-DP 2.66, TimingUpdate 0.97, Other 0.00)
[08/01 11:56:33    855s] Clock Runtime: (100%) Total             52.81
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] Runtime Summary:
[08/01 11:56:33    855s] ================
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:33    855s] wall   % time  children  called  name
[08/01 11:56:33    855s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:33    855s] 58.63  100.00   58.63      0       
[08/01 11:56:33    855s] 58.63  100.00   52.81      1     Runtime
[08/01 11:56:33    855s]  0.36    0.61    0.32      1     CCOpt::Phase::Initialization
[08/01 11:56:33    855s]  0.32    0.55    0.32      1       Check Prerequisites
[08/01 11:56:33    855s]  0.32    0.54    0.00      1         Leaving CCOpt scope - CheckPlace
[08/01 11:56:33    855s]  3.01    5.13    2.89      1     CCOpt::Phase::PreparingToBalance
[08/01 11:56:33    855s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/01 11:56:33    855s]  1.42    2.42    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/01 11:56:33    855s]  0.12    0.20    0.08      1       Legalization setup
[08/01 11:56:33    855s]  0.08    0.14    0.00      1         Leaving CCOpt scope - Initializing placement interface
[08/01 11:56:33    855s]  1.35    2.31    0.00      1       Validating CTS configuration
[08/01 11:56:33    855s]  0.00    0.00    0.00      1         Checking module port directions
[08/01 11:56:33    855s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[08/01 11:56:33    855s]  0.21    0.36    0.15      1     Preparing To Balance
[08/01 11:56:33    855s]  0.11    0.19    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:56:33    855s]  0.04    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 11:56:33    855s]  9.46   16.14    9.40      1     CCOpt::Phase::Construction
[08/01 11:56:33    855s]  7.03   11.99    6.95      1       Stage::Clustering
[08/01 11:56:33    855s]  3.61    6.16    3.45      1         Clustering
[08/01 11:56:33    855s]  0.04    0.07    0.00      1           Initialize for clustering
[08/01 11:56:33    855s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[08/01 11:56:33    855s]  1.47    2.50    0.14      1           Bottom-up phase
[08/01 11:56:33    855s]  0.14    0.24    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  1.94    3.31    1.88      1           Legalizing clock trees
[08/01 11:56:33    855s]  1.60    2.72    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/01 11:56:33    855s]  0.10    0.18    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:56:33    855s]  0.04    0.07    0.00      1             Leaving CCOpt scope - Initializing placement interface
[08/01 11:56:33    855s]  0.15    0.25    0.00      1             Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  3.34    5.70    3.23      1         CongRepair After Initial Clustering
[08/01 11:56:33    855s]  2.73    4.65    2.27      1           Leaving CCOpt scope - Early Global Route
[08/01 11:56:33    855s]  0.88    1.50    0.00      1             Early Global Route - eGR only step
[08/01 11:56:33    855s]  1.39    2.37    0.00      1             Congestion Repair
[08/01 11:56:33    855s]  0.35    0.60    0.00      1           Leaving CCOpt scope - extractRC
[08/01 11:56:33    855s]  0.15    0.26    0.00      1           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  0.17    0.29    0.12      1       Stage::DRV Fixing
[08/01 11:56:33    855s]  0.05    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[08/01 11:56:33    855s]  0.07    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/01 11:56:33    855s]  2.20    3.76    2.07      1       Stage::Insertion Delay Reduction
[08/01 11:56:33    855s]  0.03    0.06    0.00      1         Removing unnecessary root buffering
[08/01 11:56:33    855s]  0.03    0.06    0.00      1         Removing unconstrained drivers
[08/01 11:56:33    855s]  0.05    0.08    0.00      1         Reducing insertion delay 1
[08/01 11:56:33    855s]  0.38    0.65    0.00      1         Removing longest path buffering
[08/01 11:56:33    855s]  1.58    2.69    0.00      1         Reducing insertion delay 2
[08/01 11:56:33    855s] 14.48   24.70   14.37      1     CCOpt::Phase::Implementation
[08/01 11:56:33    855s]  3.97    6.77    3.89      1       Stage::Reducing Power
[08/01 11:56:33    855s]  0.08    0.13    0.00      1         Improving clock tree routing
[08/01 11:56:33    855s]  3.60    6.14    0.01      1         Reducing clock tree power 1
[08/01 11:56:33    855s]  0.01    0.01    0.00      3           Legalizing clock trees
[08/01 11:56:33    855s]  0.21    0.36    0.00      1         Reducing clock tree power 2
[08/01 11:56:33    855s]  1.59    2.70    1.42      1       Stage::Balancing
[08/01 11:56:33    855s]  1.04    1.77    0.88      1         Approximately balancing fragments step
[08/01 11:56:33    855s]  0.16    0.28    0.00      1           Resolve constraints - Approximately balancing fragments
[08/01 11:56:33    855s]  0.07    0.12    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 11:56:33    855s]  0.05    0.09    0.00      1           Moving gates to improve sub-tree skew
[08/01 11:56:33    855s]  0.55    0.94    0.00      1           Approximately balancing fragments bottom up
[08/01 11:56:33    855s]  0.04    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[08/01 11:56:33    855s]  0.07    0.12    0.00      1         Improving fragments clock skew
[08/01 11:56:33    855s]  0.22    0.37    0.13      1         Approximately balancing step
[08/01 11:56:33    855s]  0.09    0.16    0.00      1           Resolve constraints - Approximately balancing
[08/01 11:56:33    855s]  0.04    0.07    0.00      1           Approximately balancing, wire and cell delays
[08/01 11:56:33    855s]  0.03    0.06    0.00      1         Fixing clock tree overload
[08/01 11:56:33    855s]  0.06    0.10    0.00      1         Approximately balancing paths
[08/01 11:56:33    855s]  8.47   14.44    8.26      1       Stage::Polishing
[08/01 11:56:33    855s]  0.13    0.22    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  0.03    0.05    0.00      1         Merging balancing drivers for power
[08/01 11:56:33    855s]  0.06    0.11    0.00      1         Improving clock skew
[08/01 11:56:33    855s]  4.69    8.00    4.58      1         Moving gates to reduce wire capacitance
[08/01 11:56:33    855s]  0.06    0.10    0.00      2           Artificially removing short and long paths
[08/01 11:56:33    855s]  0.47    0.79    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[08/01 11:56:33    855s]  0.01    0.02    0.00      1             Legalizing clock trees
[08/01 11:56:33    855s]  1.85    3.16    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[08/01 11:56:33    855s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/01 11:56:33    855s]  0.53    0.91    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[08/01 11:56:33    855s]  0.01    0.02    0.00      1             Legalizing clock trees
[08/01 11:56:33    855s]  1.67    2.85    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[08/01 11:56:33    855s]  0.00    0.00    0.00      1             Legalizing clock trees
[08/01 11:56:33    855s]  0.77    1.31    0.03      1         Reducing clock tree power 3
[08/01 11:56:33    855s]  0.02    0.04    0.00      1           Artificially removing short and long paths
[08/01 11:56:33    855s]  0.00    0.00    0.00      1           Legalizing clock trees
[08/01 11:56:33    855s]  0.05    0.09    0.00      1         Improving insertion delay
[08/01 11:56:33    855s]  2.52    4.30    2.26      1         Wire Opt OverFix
[08/01 11:56:33    855s]  2.11    3.61    2.04      1           Wire Reduction extra effort
[08/01 11:56:33    855s]  0.02    0.04    0.00      1             Artificially removing short and long paths
[08/01 11:56:33    855s]  0.03    0.06    0.00      1             Global shorten wires A0
[08/01 11:56:33    855s]  1.55    2.64    0.00      2             Move For Wirelength - core
[08/01 11:56:33    855s]  0.02    0.03    0.00      1             Global shorten wires A1
[08/01 11:56:33    855s]  0.27    0.46    0.00      1             Global shorten wires B
[08/01 11:56:33    855s]  0.14    0.24    0.00      1             Move For Wirelength - branch
[08/01 11:56:33    855s]  0.14    0.24    0.12      1           Optimizing orientation
[08/01 11:56:33    855s]  0.12    0.20    0.00      1             FlipOpt
[08/01 11:56:33    855s]  0.35    0.60    0.33      1       Stage::Updating netlist
[08/01 11:56:33    855s]  0.12    0.20    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:56:33    855s]  0.22    0.37    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/01 11:56:33    855s]  3.94    6.72    3.65      1     CCOpt::Phase::eGRPC
[08/01 11:56:33    855s]  1.03    1.76    0.82      1       Leaving CCOpt scope - Routing Tools
[08/01 11:56:33    855s]  0.82    1.40    0.00      1         Early Global Route - eGR only step
[08/01 11:56:33    855s]  0.33    0.56    0.00      1       Leaving CCOpt scope - extractRC
[08/01 11:56:33    855s]  0.04    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 11:56:33    855s]  0.15    0.26    0.15      1       Reset bufferability constraints
[08/01 11:56:33    855s]  0.15    0.26    0.00      1         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  0.09    0.16    0.02      1       eGRPC Moving buffers
[08/01 11:56:33    855s]  0.02    0.03    0.00      1         Violation analysis
[08/01 11:56:33    855s]  0.38    0.65    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 11:56:33    855s]  0.01    0.02    0.00      1         Artificially removing long paths
[08/01 11:56:33    855s]  0.01    0.01    0.00      1         Reverting Artificially removing long paths
[08/01 11:56:33    855s]  0.04    0.08    0.00      1       eGRPC Fixing DRVs
[08/01 11:56:33    855s]  0.03    0.04    0.00      1       Reconnecting optimized routes
[08/01 11:56:33    855s]  0.03    0.05    0.00      1       Violation analysis
[08/01 11:56:33    855s]  0.10    0.16    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/01 11:56:33    855s]  1.44    2.46    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/01 11:56:33    855s] 19.46   33.19   19.35      1     CCOpt::Phase::Routing
[08/01 11:56:33    855s] 18.92   32.28   18.58      1       Leaving CCOpt scope - Routing Tools
[08/01 11:56:33    855s]  0.81    1.38    0.00      1         Early Global Route - eGR->Nr High Frequency step
[08/01 11:56:33    855s] 16.51   28.15    0.00      1         NanoRoute
[08/01 11:56:33    855s]  1.27    2.17    0.00      1         Route Remaining Unrouted Nets
[08/01 11:56:33    855s]  0.30    0.51    0.00      1       Leaving CCOpt scope - extractRC
[08/01 11:56:33    855s]  0.12    0.21    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  0.78    1.34    0.55      1     CCOpt::Phase::PostConditioning
[08/01 11:56:33    855s]  0.05    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/01 11:56:33    855s]  0.00    0.00    0.00      1       Reset bufferability constraints
[08/01 11:56:33    855s]  0.05    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[08/01 11:56:33    855s]  0.15    0.26    0.00      1       Recomputing CTS skew targets
[08/01 11:56:33    855s]  0.04    0.07    0.00      1       PostConditioning Fixing DRVs
[08/01 11:56:33    855s]  0.05    0.09    0.00      1       Buffering to fix DRVs
[08/01 11:56:33    855s]  0.06    0.11    0.00      1       PostConditioning Fixing Skew by cell sizing
[08/01 11:56:33    855s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[08/01 11:56:33    855s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/01 11:56:33    855s]  0.12    0.20    0.00      1       Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late
[08/01 11:56:33    855s]  0.07    0.11    0.00      1     Post-balance tidy up or trial balance steps
[08/01 11:56:33    855s]  1.04    1.78    0.97      1     Tidy Up And Update Timing
[08/01 11:56:33    855s]  0.97    1.66    0.00      1       External - Set all clocks to propagated mode
[08/01 11:56:33    855s] -------------------------------------------------------------------------------------------------------------------------------------
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 11:56:33    855s] Leaving CCOpt scope - Cleaning up placement interface...
[08/01 11:56:33    855s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3451.9M, EPOCH TIME: 1754074593.717161
[08/01 11:56:33    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 11:56:33    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:33    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:33    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:33    855s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.097, REAL:0.097, MEM:3365.9M, EPOCH TIME: 1754074593.814159
[08/01 11:56:33    855s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:56:33    855s] *** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:52.5/0:00:52.8 (1.0), totSession cpu/real = 0:14:15.7/1:01:27.1 (0.2), mem = 3365.9M
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] =============================================================================================
[08/01 11:56:33    855s]  Step TAT Report : CTS #1 / ccopt_design #2                                     21.18-s099_1
[08/01 11:56:33    855s] =============================================================================================
[08/01 11:56:33    855s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:33    855s] ---------------------------------------------------------------------------------------------
[08/01 11:56:33    855s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:33    855s] [ IncrReplace            ]      1   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:56:33    855s] [ EarlyGlobalRoute       ]      5   0:00:04.8  (   9.1 % )     0:00:04.8 /  0:00:04.7    1.0
[08/01 11:56:33    855s] [ DetailRoute            ]      1   0:00:13.4  (  25.4 % )     0:00:13.4 /  0:00:13.4    1.0
[08/01 11:56:33    855s] [ ExtractRC              ]      3   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:56:33    855s] [ MISC                   ]          0:00:32.2  (  61.0 % )     0:00:32.2 /  0:00:32.1    1.0
[08/01 11:56:33    855s] ---------------------------------------------------------------------------------------------
[08/01 11:56:33    855s]  CTS #1 TOTAL                       0:00:52.8  ( 100.0 % )     0:00:52.8 /  0:00:52.5    1.0
[08/01 11:56:33    855s] ---------------------------------------------------------------------------------------------
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] Synthesizing clock trees with CCOpt done.
[08/01 11:56:33    855s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:56:33    855s] UM:*                                                                   cts
[08/01 11:56:33    855s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/01 11:56:33    855s] Type 'man IMPSP-9025' for more detail.
[08/01 11:56:33    855s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2553.9M, totSessionCpu=0:14:16 **
[08/01 11:56:33    855s] **WARN: (IMPOPT-576):	324 nets have unplaced terms. 
[08/01 11:56:33    855s] GigaOpt running with 1 threads.
[08/01 11:56:33    855s] *** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:15.7/1:01:27.1 (0.2), mem = 3357.9M
[08/01 11:56:33    855s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:56:33    855s] Summary for sequential cells identification: 
[08/01 11:56:33    855s]   Identified SBFF number: 16
[08/01 11:56:33    855s]   Identified MBFF number: 0
[08/01 11:56:33    855s]   Identified SB Latch number: 0
[08/01 11:56:33    855s]   Identified MB Latch number: 0
[08/01 11:56:33    855s]   Not identified SBFF number: 0
[08/01 11:56:33    855s]   Not identified MBFF number: 0
[08/01 11:56:33    855s]   Not identified SB Latch number: 0
[08/01 11:56:33    855s]   Not identified MB Latch number: 0
[08/01 11:56:33    855s]   Number of sequential cells which are not FFs: 13
[08/01 11:56:33    855s]  Visiting view : nangate_view_setup
[08/01 11:56:33    855s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:56:33    855s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:56:33    855s]  Visiting view : nangate_view_hold
[08/01 11:56:33    855s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:56:33    855s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:56:33    855s] TLC MultiMap info (StdDelay):
[08/01 11:56:33    855s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:56:33    855s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:56:33    855s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:56:33    855s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:56:33    855s]  Setting StdDelay to: 8.5ps
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:56:33    855s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 11:56:33    855s] OPERPROF: Starting DPlace-Init at level 1, MEM:3359.9M, EPOCH TIME: 1754074593.904878
[08/01 11:56:33    855s] Processing tracks to init pin-track alignment.
[08/01 11:56:33    855s] z: 2, totalTracks: 1
[08/01 11:56:33    855s] z: 4, totalTracks: 1
[08/01 11:56:33    855s] z: 6, totalTracks: 1
[08/01 11:56:33    855s] z: 8, totalTracks: 1
[08/01 11:56:33    855s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:33    855s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3359.9M, EPOCH TIME: 1754074593.921103
[08/01 11:56:33    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:33    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:33    855s] OPERPROF:     Starting CMU at level 3, MEM:3359.9M, EPOCH TIME: 1754074593.929003
[08/01 11:56:33    855s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3359.9M, EPOCH TIME: 1754074593.930079
[08/01 11:56:33    855s] 
[08/01 11:56:33    855s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 11:56:33    855s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:3359.9M, EPOCH TIME: 1754074593.932084
[08/01 11:56:33    855s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3359.9M, EPOCH TIME: 1754074593.932117
[08/01 11:56:33    855s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3359.9M, EPOCH TIME: 1754074593.932498
[08/01 11:56:33    855s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3359.9MB).
[08/01 11:56:33    855s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:3359.9M, EPOCH TIME: 1754074593.935288
[08/01 11:56:33    855s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3359.9M, EPOCH TIME: 1754074593.935322
[08/01 11:56:33    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:33    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    855s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.086, REAL:0.086, MEM:3357.9M, EPOCH TIME: 1754074594.021483
[08/01 11:56:34    855s] 
[08/01 11:56:34    855s] Creating Lib Analyzer ...
[08/01 11:56:34    855s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:56:34    855s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:56:34    855s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:56:34    855s] 
[08/01 11:56:34    855s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:34    856s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:16 mem=3363.9M
[08/01 11:56:34    856s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:16 mem=3363.9M
[08/01 11:56:34    856s] Creating Lib Analyzer, finished. 
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 11:56:34    856s] Type 'man IMPOPT-665' for more detail.
[08/01 11:56:34    856s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 11:56:34    856s] To increase the message display limit, refer to the product command reference manual.
[08/01 11:56:34    856s] Effort level <high> specified for reg2reg path_group
[08/01 11:56:34    856s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2559.1M, totSessionCpu=0:14:17 **
[08/01 11:56:34    856s] *** opt_design -post_cts ***
[08/01 11:56:34    856s] DRC Margin: user margin 0.0; extra margin 0.2
[08/01 11:56:34    856s] Hold Target Slack: user slack 0
[08/01 11:56:34    856s] Setup Target Slack: user slack 0; extra slack 0.0
[08/01 11:56:34    856s] set_db opt_useful_skew_eco_route false
[08/01 11:56:34    856s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3365.9M, EPOCH TIME: 1754074594.820066
[08/01 11:56:34    856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:34    856s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3365.9M, EPOCH TIME: 1754074594.829974
[08/01 11:56:34    856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:34    856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:56:34    856s] Deleting Lib Analyzer.
[08/01 11:56:34    856s] Multi-VT timing optimization disabled based on library information.
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s] TimeStamp Deleting Cell Server End ...
[08/01 11:56:34    856s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:56:34    856s] Summary for sequential cells identification: 
[08/01 11:56:34    856s]   Identified SBFF number: 16
[08/01 11:56:34    856s]   Identified MBFF number: 0
[08/01 11:56:34    856s]   Identified SB Latch number: 0
[08/01 11:56:34    856s]   Identified MB Latch number: 0
[08/01 11:56:34    856s]   Not identified SBFF number: 0
[08/01 11:56:34    856s]   Not identified MBFF number: 0
[08/01 11:56:34    856s]   Not identified SB Latch number: 0
[08/01 11:56:34    856s]   Not identified MB Latch number: 0
[08/01 11:56:34    856s]   Number of sequential cells which are not FFs: 13
[08/01 11:56:34    856s]  Visiting view : nangate_view_setup
[08/01 11:56:34    856s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:56:34    856s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:56:34    856s]  Visiting view : nangate_view_hold
[08/01 11:56:34    856s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:56:34    856s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:56:34    856s] TLC MultiMap info (StdDelay):
[08/01 11:56:34    856s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:56:34    856s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:56:34    856s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:56:34    856s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:56:34    856s]  Setting StdDelay to: 8.5ps
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:56:34    856s] 
[08/01 11:56:34    856s] TimeStamp Deleting Cell Server End ...
[08/01 11:56:34    856s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3365.9M, EPOCH TIME: 1754074594.854002
[08/01 11:56:34    856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] All LLGs are deleted
[08/01 11:56:34    856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:34    856s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3365.9M, EPOCH TIME: 1754074594.854064
[08/01 11:56:34    856s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3365.9M, EPOCH TIME: 1754074594.854086
[08/01 11:56:34    856s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3359.9M, EPOCH TIME: 1754074594.854418
[08/01 11:56:34    856s] Start to check current routing status for nets...
[08/01 11:56:35    856s] All nets are already routed correctly.
[08/01 11:56:35    856s] End to check current routing status for nets (mem=3359.9M)
[08/01 11:56:35    856s] 
[08/01 11:56:35    856s] Creating Lib Analyzer ...
[08/01 11:56:35    856s] 
[08/01 11:56:35    856s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:56:35    856s] Summary for sequential cells identification: 
[08/01 11:56:35    856s]   Identified SBFF number: 16
[08/01 11:56:35    856s]   Identified MBFF number: 0
[08/01 11:56:35    856s]   Identified SB Latch number: 0
[08/01 11:56:35    856s]   Identified MB Latch number: 0
[08/01 11:56:35    856s]   Not identified SBFF number: 0
[08/01 11:56:35    856s]   Not identified MBFF number: 0
[08/01 11:56:35    856s]   Not identified SB Latch number: 0
[08/01 11:56:35    856s]   Not identified MB Latch number: 0
[08/01 11:56:35    856s]   Number of sequential cells which are not FFs: 13
[08/01 11:56:35    856s]  Visiting view : nangate_view_setup
[08/01 11:56:35    856s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:56:35    856s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:56:35    856s]  Visiting view : nangate_view_hold
[08/01 11:56:35    856s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:56:35    856s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:56:35    856s] TLC MultiMap info (StdDelay):
[08/01 11:56:35    856s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:56:35    856s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:56:35    856s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:56:35    856s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:56:35    856s]  Setting StdDelay to: 8.5ps
[08/01 11:56:35    856s] 
[08/01 11:56:35    856s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:56:35    856s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:56:35    856s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:56:35    856s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:56:35    856s] 
[08/01 11:56:35    856s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:35    857s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:17 mem=3365.9M
[08/01 11:56:35    857s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:17 mem=3365.9M
[08/01 11:56:35    857s] Creating Lib Analyzer, finished. 
[08/01 11:56:35    857s] #optDebug: Start CG creation (mem=3394.5M)
[08/01 11:56:35    857s]  ...initializing CG  maxDriveDist 293.228000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 29.322500 
[08/01 11:56:35    857s] (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgPrt (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgEgp (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgPbk (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgNrb(cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgObs (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgCon (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s]  ...processing cgPdm (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:35    857s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3558.6M)
[08/01 11:56:36    857s] Compute RC Scale Done ...
[08/01 11:56:36    857s] All LLGs are deleted
[08/01 11:56:36    857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:36    857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:36    857s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3549.0M, EPOCH TIME: 1754074596.029161
[08/01 11:56:36    857s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3549.0M, EPOCH TIME: 1754074596.029223
[08/01 11:56:36    857s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3549.0M, EPOCH TIME: 1754074596.037324
[08/01 11:56:36    857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:36    857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:36    857s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3549.0M, EPOCH TIME: 1754074596.038018
[08/01 11:56:36    857s] Max number of tech site patterns supported in site array is 256.
[08/01 11:56:36    857s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:56:36    857s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3549.0M, EPOCH TIME: 1754074596.041202
[08/01 11:56:36    857s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:56:36    857s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:56:36    857s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:3549.0M, EPOCH TIME: 1754074596.051317
[08/01 11:56:36    857s] Fast DP-INIT is on for default
[08/01 11:56:36    857s] Atter site array init, number of instance map data is 0.
[08/01 11:56:36    857s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3549.0M, EPOCH TIME: 1754074596.057211
[08/01 11:56:36    857s] 
[08/01 11:56:36    857s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:36    857s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3549.0M, EPOCH TIME: 1754074596.062520
[08/01 11:56:36    857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:36    857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:36    857s] Starting delay calculation for Setup views
[08/01 11:56:36    858s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:56:36    858s] #################################################################################
[08/01 11:56:36    858s] # Design Stage: PreRoute
[08/01 11:56:36    858s] # Design Name: top
[08/01 11:56:36    858s] # Design Mode: 45nm
[08/01 11:56:36    858s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:56:36    858s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:56:36    858s] # Signoff Settings: SI Off 
[08/01 11:56:36    858s] #################################################################################
[08/01 11:56:36    858s] Calculate delays in BcWc mode...
[08/01 11:56:36    858s] Topological Sorting (REAL = 0:00:00.0, MEM = 3547.0M, InitMEM = 3547.0M)
[08/01 11:56:36    858s] Start delay calculation (fullDC) (1 T). (MEM=3547.04)
[08/01 11:56:36    858s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 11:56:36    858s] End AAE Lib Interpolated Model. (MEM=3558.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:56:42    864s] Total number of fetched objects 60322
[08/01 11:56:42    864s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:56:42    864s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:56:42    864s] *** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 3526.6M) ***
[08/01 11:56:42    864s] End delay calculation. (MEM=3526.55 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 11:56:42    864s] End delay calculation (fullDC). (MEM=3526.55 CPU=0:00:05.9 REAL=0:00:06.0)
[08/01 11:56:43    865s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:14:25 mem=3526.6M)
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] ------------------------------------------------------------------
[08/01 11:56:43    865s]              Initial Summary
[08/01 11:56:43    865s] ------------------------------------------------------------------
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] Setup views included:
[08/01 11:56:43    865s]  nangate_view_setup 
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] +--------------------+---------+---------+---------+
[08/01 11:56:43    865s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:56:43    865s] +--------------------+---------+---------+---------+
[08/01 11:56:43    865s] |           WNS (ns):| -0.007  | -0.007  |  0.716  |
[08/01 11:56:43    865s] |           TNS (ns):| -0.027  | -0.027  |  0.000  |
[08/01 11:56:43    865s] |    Violating Paths:|    8    |    8    |    0    |
[08/01 11:56:43    865s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:56:43    865s] +--------------------+---------+---------+---------+
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] +----------------+-------------------------------+------------------+
[08/01 11:56:43    865s] |                |              Real             |       Total      |
[08/01 11:56:43    865s] |    DRVs        +------------------+------------+------------------|
[08/01 11:56:43    865s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:56:43    865s] +----------------+------------------+------------+------------------+
[08/01 11:56:43    865s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:56:43    865s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:56:43    865s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:56:43    865s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:56:43    865s] +----------------+------------------+------------+------------------+
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3542.6M, EPOCH TIME: 1754074603.729718
[08/01 11:56:43    865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:43    865s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.013, MEM:3542.6M, EPOCH TIME: 1754074603.742260
[08/01 11:56:43    865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:43    865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] Density: 70.476%
[08/01 11:56:43    865s] ------------------------------------------------------------------
[08/01 11:56:43    865s] **opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2684.3M, totSessionCpu=0:14:26 **
[08/01 11:56:43    865s] *** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:09.9/0:00:09.9 (1.0), totSession cpu/real = 0:14:25.6/1:01:37.0 (0.2), mem = 3439.6M
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] =============================================================================================
[08/01 11:56:43    865s]  Step TAT Report : InitOpt #1 / ccopt_design #2                                 21.18-s099_1
[08/01 11:56:43    865s] =============================================================================================
[08/01 11:56:43    865s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:43    865s] ---------------------------------------------------------------------------------------------
[08/01 11:56:43    865s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:43    865s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:07.7 /  0:00:07.7    1.0
[08/01 11:56:43    865s] [ DrvReport              ]      1   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:56:43    865s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:43    865s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.3    1.0
[08/01 11:56:43    865s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:43    865s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:56:43    865s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:43    865s] [ TimingUpdate           ]      1   0:00:00.8  (   8.0 % )     0:00:07.1 /  0:00:07.1    1.0
[08/01 11:56:43    865s] [ FullDelayCalc          ]      1   0:00:06.3  (  63.7 % )     0:00:06.3 /  0:00:06.3    1.0
[08/01 11:56:43    865s] [ TimingReport           ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.1    1.0
[08/01 11:56:43    865s] [ MISC                   ]          0:00:01.7  (  17.5 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 11:56:43    865s] ---------------------------------------------------------------------------------------------
[08/01 11:56:43    865s]  InitOpt #1 TOTAL                   0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:09.9    1.0
[08/01 11:56:43    865s] ---------------------------------------------------------------------------------------------
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s] ** INFO : this run is activating low effort ccoptDesign flow
[08/01 11:56:43    865s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:56:43    865s] ### Creating PhyDesignMc. totSessionCpu=0:14:26 mem=3439.6M
[08/01 11:56:43    865s] OPERPROF: Starting DPlace-Init at level 1, MEM:3439.6M, EPOCH TIME: 1754074603.754469
[08/01 11:56:43    865s] Processing tracks to init pin-track alignment.
[08/01 11:56:43    865s] z: 2, totalTracks: 1
[08/01 11:56:43    865s] z: 4, totalTracks: 1
[08/01 11:56:43    865s] z: 6, totalTracks: 1
[08/01 11:56:43    865s] z: 8, totalTracks: 1
[08/01 11:56:43    865s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:43    865s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3439.6M, EPOCH TIME: 1754074603.772309
[08/01 11:56:43    865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:43    865s] 
[08/01 11:56:43    865s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:56:43    865s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3439.6M, EPOCH TIME: 1754074603.784140
[08/01 11:56:43    865s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3439.6M, EPOCH TIME: 1754074603.784186
[08/01 11:56:43    865s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3439.6M, EPOCH TIME: 1754074603.784539
[08/01 11:56:43    865s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3439.6MB).
[08/01 11:56:43    865s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:3439.6M, EPOCH TIME: 1754074603.787847
[08/01 11:56:43    865s] InstCnt mismatch: prevInstCnt = 47193, ttlInstCnt = 47190
[08/01 11:56:43    865s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 11:56:43    865s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:26 mem=3439.6M
[08/01 11:56:43    865s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3439.6M, EPOCH TIME: 1754074603.828741
[08/01 11:56:43    865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:43    865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:43    865s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.108, REAL:0.108, MEM:3439.6M, EPOCH TIME: 1754074603.937113
[08/01 11:56:43    865s] TotalInstCnt at PhyDesignMc Destruction: 47190
[08/01 11:56:43    865s] OPTC: m1 20.0 20.0
[08/01 11:56:44    866s] #optDebug: fT-E <X 2 0 0 1>
[08/01 11:56:44    866s] #optDebug: fT-E <X 2 0 0 1>
[08/01 11:56:44    866s] -congRepairInPostCTS false                 # bool, default=false, private
[08/01 11:56:45    867s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/01 11:56:45    867s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.25
[08/01 11:56:45    867s] ### Creating RouteCongInterface, started
[08/01 11:56:45    867s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
[08/01 11:56:45    867s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 11:56:45    867s] *** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:27.2/1:01:38.7 (0.2), mem = 3439.6M
[08/01 11:56:45    867s] {MMLU 66 67 57795}
[08/01 11:56:45    867s] ### Creating LA Mngr. totSessionCpu=0:14:27 mem=3439.6M
[08/01 11:56:45    867s] ### Creating LA Mngr, finished. totSessionCpu=0:14:27 mem=3439.6M
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s] #optDebug: {0, 1.000}
[08/01 11:56:45    867s] ### Creating RouteCongInterface, finished
[08/01 11:56:45    867s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.25
[08/01 11:56:45    867s] Updated routing constraints on 0 nets.
[08/01 11:56:45    867s] Finished writing unified metrics of routing constraints.
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s] =============================================================================================
[08/01 11:56:45    867s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #2                     21.18-s099_1
[08/01 11:56:45    867s] =============================================================================================
[08/01 11:56:45    867s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:45    867s] ---------------------------------------------------------------------------------------------
[08/01 11:56:45    867s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  83.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:45    867s] [ MISC                   ]          0:00:00.0  (  16.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:56:45    867s] ---------------------------------------------------------------------------------------------
[08/01 11:56:45    867s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:45    867s] ---------------------------------------------------------------------------------------------
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s] Bottom Preferred Layer:
[08/01 11:56:45    867s] +---------------+------------+------------+----------+
[08/01 11:56:45    867s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:56:45    867s] +---------------+------------+------------+----------+
[08/01 11:56:45    867s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:56:45    867s] | metal4 (z=4)  |         25 |          0 | default  |
[08/01 11:56:45    867s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:56:45    867s] +---------------+------------+------------+----------+
[08/01 11:56:45    867s] Via Pillar Rule:
[08/01 11:56:45    867s]     None
[08/01 11:56:45    867s] *** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:14:27.5/1:01:38.9 (0.2), mem = 3439.6M
[08/01 11:56:45    867s] End: GigaOpt Route Type Constraints Refinement
[08/01 11:56:45    867s] Deleting Lib Analyzer.
[08/01 11:56:45    867s] *** SimplifyNetlist #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:27.5/1:01:38.9 (0.2), mem = 3439.6M
[08/01 11:56:45    867s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:56:45    867s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:56:45    867s] ### Creating LA Mngr. totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:45    867s] ### Creating LA Mngr, finished. totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:45    867s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:56:45    867s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.26
[08/01 11:56:45    867s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:56:45    867s] ### Creating PhyDesignMc. totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:45    867s] OPERPROF: Starting DPlace-Init at level 1, MEM:3439.6M, EPOCH TIME: 1754074605.697718
[08/01 11:56:45    867s] Processing tracks to init pin-track alignment.
[08/01 11:56:45    867s] z: 2, totalTracks: 1
[08/01 11:56:45    867s] z: 4, totalTracks: 1
[08/01 11:56:45    867s] z: 6, totalTracks: 1
[08/01 11:56:45    867s] z: 8, totalTracks: 1
[08/01 11:56:45    867s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:45    867s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3439.6M, EPOCH TIME: 1754074605.714899
[08/01 11:56:45    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:45    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:56:45    867s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3439.6M, EPOCH TIME: 1754074605.725083
[08/01 11:56:45    867s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3439.6M, EPOCH TIME: 1754074605.725129
[08/01 11:56:45    867s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3439.6M, EPOCH TIME: 1754074605.725544
[08/01 11:56:45    867s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3439.6MB).
[08/01 11:56:45    867s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3439.6M, EPOCH TIME: 1754074605.728417
[08/01 11:56:45    867s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 11:56:45    867s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:45    867s] ### Creating RouteCongInterface, started
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s] Creating Lib Analyzer ...
[08/01 11:56:45    867s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:56:45    867s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:56:45    867s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:56:45    867s] 
[08/01 11:56:45    867s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:46    867s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:46    867s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:46    867s] Creating Lib Analyzer, finished. 
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] #optDebug: {0, 1.000}
[08/01 11:56:46    868s] ### Creating RouteCongInterface, finished
[08/01 11:56:46    868s] {MG  {4 0 1 0.122285}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:56:46    868s] ### Creating LA Mngr. totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:46    868s] ### Creating LA Mngr, finished. totSessionCpu=0:14:28 mem=3439.6M
[08/01 11:56:46    868s] Usable buffer cells for single buffer setup transform:
[08/01 11:56:46    868s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/01 11:56:46    868s] Number of usable buffer cells above: 9
[08/01 11:56:46    868s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3496.8M, EPOCH TIME: 1754074606.238611
[08/01 11:56:46    868s] Found 0 hard placement blockage before merging.
[08/01 11:56:46    868s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3496.8M, EPOCH TIME: 1754074606.239156
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] Netlist preparation processing... 
[08/01 11:56:46    868s] Removed 0 instance
[08/01 11:56:46    868s] *info: Marking 0 isolation instances dont touch
[08/01 11:56:46    868s] *info: Marking 0 level shifter instances dont touch
[08/01 11:56:46    868s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:56:46    868s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3512.8M, EPOCH TIME: 1754074606.357274
[08/01 11:56:46    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:56:46    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:46    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:46    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:46    868s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.122, REAL:0.122, MEM:3455.8M, EPOCH TIME: 1754074606.479588
[08/01 11:56:46    868s] TotalInstCnt at PhyDesignMc Destruction: 47190
[08/01 11:56:46    868s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.26
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] =============================================================================================
[08/01 11:56:46    868s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #2                         21.18-s099_1
[08/01 11:56:46    868s] =============================================================================================
[08/01 11:56:46    868s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:46    868s] ---------------------------------------------------------------------------------------------
[08/01 11:56:46    868s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  20.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:46    868s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:46    868s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  19.2 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 11:56:46    868s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:56:46    868s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  15.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:56:46    868s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:46    868s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:46    868s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:46    868s] [ MISC                   ]          0:00:00.3  (  37.7 % )     0:00:00.3 /  0:00:00.3    0.9
[08/01 11:56:46    868s] ---------------------------------------------------------------------------------------------
[08/01 11:56:46    868s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:56:46    868s] ---------------------------------------------------------------------------------------------
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] *** SimplifyNetlist #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:14:28.3/1:01:39.8 (0.2), mem = 3455.8M
[08/01 11:56:46    868s] *** Starting optimizing excluded clock nets MEM= 3455.8M) ***
[08/01 11:56:46    868s] *info: No excluded clock nets to be optimized.
[08/01 11:56:46    868s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3455.8M) ***
[08/01 11:56:46    868s] *** Starting optimizing excluded clock nets MEM= 3455.8M) ***
[08/01 11:56:46    868s] *info: No excluded clock nets to be optimized.
[08/01 11:56:46    868s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3455.8M) ***
[08/01 11:56:46    868s] Info: Done creating the CCOpt slew target map.
[08/01 11:56:46    868s] Begin: GigaOpt high fanout net optimization
[08/01 11:56:46    868s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 11:56:46    868s] GigaOpt HFN: use maxLocalDensity 1.2
[08/01 11:56:46    868s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:56:46    868s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/01 11:56:46    868s] *** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:28.4/1:01:39.8 (0.2), mem = 3455.8M
[08/01 11:56:46    868s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:56:46    868s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:56:46    868s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.27
[08/01 11:56:46    868s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:56:46    868s] ### Creating PhyDesignMc. totSessionCpu=0:14:28 mem=3455.8M
[08/01 11:56:46    868s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:56:46    868s] OPERPROF: Starting DPlace-Init at level 1, MEM:3455.8M, EPOCH TIME: 1754074606.610161
[08/01 11:56:46    868s] Processing tracks to init pin-track alignment.
[08/01 11:56:46    868s] z: 2, totalTracks: 1
[08/01 11:56:46    868s] z: 4, totalTracks: 1
[08/01 11:56:46    868s] z: 6, totalTracks: 1
[08/01 11:56:46    868s] z: 8, totalTracks: 1
[08/01 11:56:46    868s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:46    868s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3455.8M, EPOCH TIME: 1754074606.629623
[08/01 11:56:46    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:46    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:56:46    868s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3455.8M, EPOCH TIME: 1754074606.641981
[08/01 11:56:46    868s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3455.8M, EPOCH TIME: 1754074606.642031
[08/01 11:56:46    868s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3455.8M, EPOCH TIME: 1754074606.642304
[08/01 11:56:46    868s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3455.8MB).
[08/01 11:56:46    868s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.036, MEM:3455.8M, EPOCH TIME: 1754074606.645741
[08/01 11:56:46    868s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 11:56:46    868s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:29 mem=3455.8M
[08/01 11:56:46    868s] ### Creating RouteCongInterface, started
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:56:46    868s] 
[08/01 11:56:46    868s] #optDebug: {0, 1.000}
[08/01 11:56:46    868s] ### Creating RouteCongInterface, finished
[08/01 11:56:46    868s] {MG  {4 0 1 0.122285}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:56:46    868s] ### Creating LA Mngr. totSessionCpu=0:14:29 mem=3455.8M
[08/01 11:56:46    868s] ### Creating LA Mngr, finished. totSessionCpu=0:14:29 mem=3455.8M
[08/01 11:56:47    869s] Info: violation cost 10.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[08/01 11:56:47    869s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:56:47    869s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:56:47    869s] [GPS-DRV] maxLocalDensity: 1.2
[08/01 11:56:47    869s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:56:47    869s] [GPS-DRV] All active and enabled setup views
[08/01 11:56:47    869s] [GPS-DRV]     nangate_view_setup
[08/01 11:56:47    869s] [GPS-DRV] maxTran off
[08/01 11:56:47    869s] [GPS-DRV] maxCap off
[08/01 11:56:47    869s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:56:47    869s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[08/01 11:56:47    869s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:56:47    869s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3513.0M, EPOCH TIME: 1754074607.686808
[08/01 11:56:47    869s] Found 0 hard placement blockage before merging.
[08/01 11:56:47    869s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3513.0M, EPOCH TIME: 1754074607.687327
[08/01 11:56:48    869s] +---------+---------+--------+--------+------------+--------+
[08/01 11:56:48    869s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:56:48    869s] +---------+---------+--------+--------+------------+--------+
[08/01 11:56:48    869s] |   70.48%|        -|  -0.007|  -0.027|   0:00:00.0| 3513.0M|
[08/01 11:56:48    869s] Info: violation cost 10.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[08/01 11:56:48    869s] Info: violation cost 73.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 73.000000, glitch 0.000000)
[08/01 11:56:48    869s] |   70.48%|        -|  -0.007|  -0.027|   0:00:00.0| 3513.0M|
[08/01 11:56:48    869s] +---------+---------+--------+--------+------------+--------+
[08/01 11:56:48    869s] 
[08/01 11:56:48    869s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3513.0M) ***
[08/01 11:56:48    869s] 
[08/01 11:56:48    869s] ###############################################################################
[08/01 11:56:48    869s] #
[08/01 11:56:48    869s] #  Large fanout net report:  
[08/01 11:56:48    869s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/01 11:56:48    869s] #     - current density: 70.48
[08/01 11:56:48    869s] #
[08/01 11:56:48    869s] #  List of high fanout nets:
[08/01 11:56:48    869s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:56:48    869s] #
[08/01 11:56:48    869s] ###############################################################################
[08/01 11:56:48    869s] Bottom Preferred Layer:
[08/01 11:56:48    869s] +---------------+------------+------------+----------+
[08/01 11:56:48    869s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:56:48    869s] +---------------+------------+------------+----------+
[08/01 11:56:48    869s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:56:48    869s] | metal4 (z=4)  |         25 |          0 | default  |
[08/01 11:56:48    869s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:56:48    869s] +---------------+------------+------------+----------+
[08/01 11:56:48    869s] Via Pillar Rule:
[08/01 11:56:48    869s]     None
[08/01 11:56:48    869s] Finished writing unified metrics of routing constraints.
[08/01 11:56:48    869s] 
[08/01 11:56:48    869s] 
[08/01 11:56:48    869s] =======================================================================
[08/01 11:56:48    869s]                 Reasons for remaining drv violations
[08/01 11:56:48    869s] =======================================================================
[08/01 11:56:48    869s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:56:48    869s] 
[08/01 11:56:48    869s] HFNFixing failure reasons
[08/01 11:56:48    869s] ------------------------------------------------
[08/01 11:56:48    869s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:56:48    869s] 
[08/01 11:56:48    869s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:56:48    869s] Total-nets :: 57795, Stn-nets :: 252, ratio :: 0.436024 %, Total-len 580443, Stn-len 0
[08/01 11:56:48    869s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3493.9M, EPOCH TIME: 1754074608.078076
[08/01 11:56:48    869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:56:48    869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:48    870s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:48    870s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:48    870s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.121, MEM:3455.9M, EPOCH TIME: 1754074608.198691
[08/01 11:56:48    870s] TotalInstCnt at PhyDesignMc Destruction: 47190
[08/01 11:56:48    870s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.27
[08/01 11:56:48    870s] 
[08/01 11:56:48    870s] =============================================================================================
[08/01 11:56:48    870s]  Step TAT Report : DrvOpt #1 / ccopt_design #2                                  21.18-s099_1
[08/01 11:56:48    870s] =============================================================================================
[08/01 11:56:48    870s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:48    870s] ---------------------------------------------------------------------------------------------
[08/01 11:56:48    870s] [ SlackTraversorInit     ]      1   0:00:00.3  (  15.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:56:48    870s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:48    870s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:48    870s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:56:48    870s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:48    870s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:48    870s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[08/01 11:56:48    870s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:48    870s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:48    870s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:48    870s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:48    870s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[08/01 11:56:48    870s] [ MISC                   ]          0:00:01.0  (  59.4 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:56:48    870s] ---------------------------------------------------------------------------------------------
[08/01 11:56:48    870s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 11:56:48    870s] ---------------------------------------------------------------------------------------------
[08/01 11:56:48    870s] 
[08/01 11:56:48    870s] *** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:14:30.0/1:01:41.5 (0.2), mem = 3455.9M
[08/01 11:56:48    870s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 11:56:48    870s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/01 11:56:48    870s] End: GigaOpt high fanout net optimization
[08/01 11:56:48    870s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:56:48    870s] Deleting Lib Analyzer.
[08/01 11:56:48    870s] Begin: GigaOpt Global Optimization
[08/01 11:56:48    870s] *info: use new DP (enabled)
[08/01 11:56:48    870s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:56:48    870s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/01 11:56:48    870s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:56:48    870s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:56:48    870s] *** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:30.8/1:01:42.2 (0.2), mem = 3455.9M
[08/01 11:56:48    870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.28
[08/01 11:56:48    870s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:56:48    870s] ### Creating PhyDesignMc. totSessionCpu=0:14:31 mem=3455.9M
[08/01 11:56:48    870s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:56:48    870s] OPERPROF: Starting DPlace-Init at level 1, MEM:3455.9M, EPOCH TIME: 1754074608.970263
[08/01 11:56:48    870s] Processing tracks to init pin-track alignment.
[08/01 11:56:48    870s] z: 2, totalTracks: 1
[08/01 11:56:48    870s] z: 4, totalTracks: 1
[08/01 11:56:48    870s] z: 6, totalTracks: 1
[08/01 11:56:48    870s] z: 8, totalTracks: 1
[08/01 11:56:48    870s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:48    870s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3455.9M, EPOCH TIME: 1754074608.989525
[08/01 11:56:48    870s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:48    870s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:48    870s] 
[08/01 11:56:48    870s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:48    870s] 
[08/01 11:56:48    870s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:56:49    870s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3455.9M, EPOCH TIME: 1754074609.002252
[08/01 11:56:49    870s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3455.9M, EPOCH TIME: 1754074609.002302
[08/01 11:56:49    870s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3455.9M, EPOCH TIME: 1754074609.002723
[08/01 11:56:49    870s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3455.9MB).
[08/01 11:56:49    870s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3455.9M, EPOCH TIME: 1754074609.006094
[08/01 11:56:49    871s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 11:56:49    871s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:31 mem=3455.9M
[08/01 11:56:49    871s] ### Creating RouteCongInterface, started
[08/01 11:56:49    871s] 
[08/01 11:56:49    871s] Creating Lib Analyzer ...
[08/01 11:56:49    871s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:56:49    871s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:56:49    871s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:56:49    871s] 
[08/01 11:56:49    871s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:49    871s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:31 mem=3455.9M
[08/01 11:56:49    871s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:31 mem=3455.9M
[08/01 11:56:49    871s] Creating Lib Analyzer, finished. 
[08/01 11:56:49    871s] 
[08/01 11:56:49    871s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:56:49    871s] 
[08/01 11:56:49    871s] #optDebug: {0, 1.000}
[08/01 11:56:49    871s] ### Creating RouteCongInterface, finished
[08/01 11:56:49    871s] {MG  {4 0 1 0.122285}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:56:49    871s] ### Creating LA Mngr. totSessionCpu=0:14:31 mem=3455.9M
[08/01 11:56:49    871s] ### Creating LA Mngr, finished. totSessionCpu=0:14:31 mem=3455.9M
[08/01 11:56:49    871s] *info: 67 clock nets excluded
[08/01 11:56:49    871s] *info: 67 nets with fixed/cover wires excluded.
[08/01 11:56:49    871s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3513.2M, EPOCH TIME: 1754074609.877579
[08/01 11:56:49    871s] Found 0 hard placement blockage before merging.
[08/01 11:56:49    871s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3513.2M, EPOCH TIME: 1754074609.878103
[08/01 11:56:50    872s] ** GigaOpt Global Opt WNS Slack -0.007  TNS Slack -0.027 
[08/01 11:56:50    872s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:56:50    872s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:56:50    872s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:56:50    872s] |  -0.007|  -0.027|   70.48%|   0:00:00.0| 3513.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]49/D   |
[08/01 11:56:50    872s] |  -0.001|  -0.001|   70.47%|   0:00:00.0| 3543.3M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]49/D   |
[08/01 11:56:50    872s] |   0.000|   0.000|   70.47%|   0:00:00.0| 3543.3M|                NA|       NA| NA                        |
[08/01 11:56:50    872s] +--------+--------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:56:50    872s] 
[08/01 11:56:50    872s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3543.3M) ***
[08/01 11:56:50    872s] 
[08/01 11:56:50    872s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3543.3M) ***
[08/01 11:56:50    872s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:56:50    872s] Finished writing unified metrics of routing constraints.
[08/01 11:56:50    872s] Bottom Preferred Layer:
[08/01 11:56:50    872s] +---------------+------------+------------+----------+
[08/01 11:56:50    872s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:56:50    872s] +---------------+------------+------------+----------+
[08/01 11:56:50    872s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:56:50    872s] | metal4 (z=4)  |         25 |          0 | default  |
[08/01 11:56:50    872s] | metal7 (z=7)  |          2 |          0 | default  |
[08/01 11:56:50    872s] +---------------+------------+------------+----------+
[08/01 11:56:50    872s] Via Pillar Rule:
[08/01 11:56:50    872s]     None
[08/01 11:56:50    872s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[08/01 11:56:51    872s] Total-nets :: 57799, Stn-nets :: 263, ratio :: 0.455025 %, Total-len 580524, Stn-len 796.426
[08/01 11:56:51    872s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3524.3M, EPOCH TIME: 1754074611.034136
[08/01 11:56:51    872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47194).
[08/01 11:56:51    872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:51    872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:51    872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:51    872s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.122, REAL:0.122, MEM:3457.3M, EPOCH TIME: 1754074611.156320
[08/01 11:56:51    872s] TotalInstCnt at PhyDesignMc Destruction: 47194
[08/01 11:56:51    872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.28
[08/01 11:56:51    872s] 
[08/01 11:56:51    872s] =============================================================================================
[08/01 11:56:51    872s]  Step TAT Report : GlobalOpt #1 / ccopt_design #2                               21.18-s099_1
[08/01 11:56:51    872s] =============================================================================================
[08/01 11:56:51    872s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:51    872s] ---------------------------------------------------------------------------------------------
[08/01 11:56:51    872s] [ SlackTraversorInit     ]      1   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:51    872s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:51    872s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:51    872s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:56:51    872s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:56:51    872s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  18.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:56:51    872s] [ TransformInit          ]      1   0:00:00.4  (  17.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:56:51    872s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.0
[08/01 11:56:51    872s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ OptEval                ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:56:51    872s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:56:51    872s] [ IncrDelayCalc          ]     10   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:56:51    872s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:51    872s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 11:56:51    872s] [ MISC                   ]          0:00:00.3  (  15.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:56:51    872s] ---------------------------------------------------------------------------------------------
[08/01 11:56:51    872s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[08/01 11:56:51    872s] ---------------------------------------------------------------------------------------------
[08/01 11:56:51    872s] 
[08/01 11:56:51    872s] *** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:14:33.0/1:01:44.4 (0.2), mem = 3457.3M
[08/01 11:56:51    872s] End: GigaOpt Global Optimization
[08/01 11:56:51    873s] *** Timing Is met
[08/01 11:56:51    873s] *** Check timing (0:00:00.0)
[08/01 11:56:51    873s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 11:56:51    873s] Deleting Lib Analyzer.
[08/01 11:56:51    873s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:56:51    873s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/01 11:56:51    873s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:56:51    873s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:56:51    873s] ### Creating LA Mngr. totSessionCpu=0:14:33 mem=3457.3M
[08/01 11:56:51    873s] ### Creating LA Mngr, finished. totSessionCpu=0:14:33 mem=3457.3M
[08/01 11:56:51    873s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/01 11:56:51    873s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3457.3M, EPOCH TIME: 1754074611.292726
[08/01 11:56:51    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:51    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:51    873s] 
[08/01 11:56:51    873s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:51    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3457.3M, EPOCH TIME: 1754074611.303552
[08/01 11:56:51    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:51    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:51    873s] **INFO: Flow update: Design timing is met.
[08/01 11:56:51    873s] **INFO: Flow update: Design timing is met.
[08/01 11:56:52    874s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:56:52    874s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/01 11:56:52    874s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:56:52    874s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:56:52    874s] ### Creating LA Mngr. totSessionCpu=0:14:34 mem=3453.3M
[08/01 11:56:52    874s] ### Creating LA Mngr, finished. totSessionCpu=0:14:34 mem=3453.3M
[08/01 11:56:52    874s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:56:52    874s] ### Creating PhyDesignMc. totSessionCpu=0:14:34 mem=3510.5M
[08/01 11:56:52    874s] OPERPROF: Starting DPlace-Init at level 1, MEM:3510.5M, EPOCH TIME: 1754074612.313573
[08/01 11:56:52    874s] Processing tracks to init pin-track alignment.
[08/01 11:56:52    874s] z: 2, totalTracks: 1
[08/01 11:56:52    874s] z: 4, totalTracks: 1
[08/01 11:56:52    874s] z: 6, totalTracks: 1
[08/01 11:56:52    874s] z: 8, totalTracks: 1
[08/01 11:56:52    874s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:52    874s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3510.5M, EPOCH TIME: 1754074612.332509
[08/01 11:56:52    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:52    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:52    874s] 
[08/01 11:56:52    874s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:52    874s] 
[08/01 11:56:52    874s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:56:52    874s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3510.5M, EPOCH TIME: 1754074612.344999
[08/01 11:56:52    874s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3510.5M, EPOCH TIME: 1754074612.345049
[08/01 11:56:52    874s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3510.5M, EPOCH TIME: 1754074612.345486
[08/01 11:56:52    874s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3510.5MB).
[08/01 11:56:52    874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3510.5M, EPOCH TIME: 1754074612.348856
[08/01 11:56:52    874s] TotalInstCnt at PhyDesignMc Initialization: 47194
[08/01 11:56:52    874s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:34 mem=3510.5M
[08/01 11:56:52    874s] 
[08/01 11:56:52    874s] Creating Lib Analyzer ...
[08/01 11:56:52    874s] Begin: Area Reclaim Optimization
[08/01 11:56:52    874s] *** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:34.3/1:01:45.8 (0.2), mem = 3510.5M
[08/01 11:56:52    874s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 11:56:52    874s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 11:56:52    874s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 11:56:52    874s] 
[08/01 11:56:52    874s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:56:52    874s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:35 mem=3514.5M
[08/01 11:56:52    874s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:35 mem=3514.5M
[08/01 11:56:52    874s] Creating Lib Analyzer, finished. 
[08/01 11:56:52    874s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.29
[08/01 11:56:52    874s] ### Creating RouteCongInterface, started
[08/01 11:56:52    874s] 
[08/01 11:56:52    874s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:56:52    874s] 
[08/01 11:56:52    874s] #optDebug: {0, 1.000}
[08/01 11:56:52    874s] ### Creating RouteCongInterface, finished
[08/01 11:56:52    874s] {MG  {4 0 1 0.122285}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:56:52    874s] ### Creating LA Mngr. totSessionCpu=0:14:35 mem=3514.5M
[08/01 11:56:52    874s] ### Creating LA Mngr, finished. totSessionCpu=0:14:35 mem=3514.5M
[08/01 11:56:52    874s] Usable buffer cells for single buffer setup transform:
[08/01 11:56:52    874s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/01 11:56:52    874s] Number of usable buffer cells above: 9
[08/01 11:56:52    874s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3514.5M, EPOCH TIME: 1754074612.909258
[08/01 11:56:52    874s] Found 0 hard placement blockage before merging.
[08/01 11:56:52    874s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3514.5M, EPOCH TIME: 1754074612.909817
[08/01 11:56:53    875s] Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 70.47
[08/01 11:56:53    875s] +---------+---------+--------+--------+------------+--------+
[08/01 11:56:53    875s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/01 11:56:53    875s] +---------+---------+--------+--------+------------+--------+
[08/01 11:56:53    875s] |   70.47%|        -|   0.001|   0.000|   0:00:00.0| 3514.5M|
[08/01 11:56:54    876s] |   70.47%|        0|   0.001|   0.000|   0:00:01.0| 3514.5M|
[08/01 11:56:54    876s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:56:54    876s] |   70.47%|       11|   0.001|   0.000|   0:00:00.0| 3538.1M|
[08/01 11:56:56    877s] |   70.47%|        6|   0.001|   0.000|   0:00:02.0| 3538.1M|
[08/01 11:56:57    878s] |   70.45%|       55|   0.001|   0.000|   0:00:01.0| 3538.1M|
[08/01 11:56:57    879s] |   70.44%|        1|   0.001|   0.000|   0:00:00.0| 3538.1M|
[08/01 11:56:57    879s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[08/01 11:56:57    879s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[08/01 11:56:57    879s] |   70.44%|        0|   0.001|   0.000|   0:00:00.0| 3538.1M|
[08/01 11:56:57    879s] |   70.44%|        1|   0.001|   0.000|   0:00:00.0| 3538.1M|
[08/01 11:56:57    879s] +---------+---------+--------+--------+------------+--------+
[08/01 11:56:57    879s] Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 70.44
[08/01 11:56:57    879s] 
[08/01 11:56:57    879s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 1 Resize = 56 **
[08/01 11:56:57    879s] --------------------------------------------------------------
[08/01 11:56:57    879s] |                                   | Total     | Sequential |
[08/01 11:56:57    879s] --------------------------------------------------------------
[08/01 11:56:57    879s] | Num insts resized                 |      56  |       0    |
[08/01 11:56:57    879s] | Num insts undone                  |       0  |       0    |
[08/01 11:56:57    879s] | Num insts Downsized               |      56  |       0    |
[08/01 11:56:57    879s] | Num insts Samesized               |       0  |       0    |
[08/01 11:56:57    879s] | Num insts Upsized                 |       0  |       0    |
[08/01 11:56:57    879s] | Num multiple commits+uncommits    |       0  |       -    |
[08/01 11:56:57    879s] --------------------------------------------------------------
[08/01 11:56:57    879s] Bottom Preferred Layer:
[08/01 11:56:57    879s] +---------------+------------+------------+----------+
[08/01 11:56:57    879s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:56:57    879s] +---------------+------------+------------+----------+
[08/01 11:56:57    879s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:56:57    879s] | metal4 (z=4)  |         15 |          0 | default  |
[08/01 11:56:57    879s] | metal7 (z=7)  |          1 |          0 | default  |
[08/01 11:56:57    879s] +---------------+------------+------------+----------+
[08/01 11:56:57    879s] Via Pillar Rule:
[08/01 11:56:57    879s]     None
[08/01 11:56:57    879s] Finished writing unified metrics of routing constraints.
[08/01 11:56:57    879s] 
[08/01 11:56:57    879s] Number of times islegalLocAvaiable called = 183 skipped = 0, called in commitmove = 56, skipped in commitmove = 0
[08/01 11:56:57    879s] End: Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:05.0) **
[08/01 11:56:57    879s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3538.1M, EPOCH TIME: 1754074617.722068
[08/01 11:56:57    879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47188).
[08/01 11:56:57    879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:57    879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:57    879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:57    879s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.117, REAL:0.117, MEM:3538.1M, EPOCH TIME: 1754074617.839194
[08/01 11:56:57    879s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3538.1M, EPOCH TIME: 1754074617.848070
[08/01 11:56:57    879s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3538.1M, EPOCH TIME: 1754074617.848126
[08/01 11:56:57    879s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3538.1M, EPOCH TIME: 1754074617.865511
[08/01 11:56:57    879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:57    879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:57    879s] 
[08/01 11:56:57    879s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:57    879s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.012, MEM:3538.1M, EPOCH TIME: 1754074617.877161
[08/01 11:56:57    879s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3538.1M, EPOCH TIME: 1754074617.877207
[08/01 11:56:57    879s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3538.1M, EPOCH TIME: 1754074617.877578
[08/01 11:56:57    879s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3538.1M, EPOCH TIME: 1754074617.880951
[08/01 11:56:57    879s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:3538.1M, EPOCH TIME: 1754074617.881468
[08/01 11:56:57    879s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.033, MEM:3538.1M, EPOCH TIME: 1754074617.881513
[08/01 11:56:57    879s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.033, MEM:3538.1M, EPOCH TIME: 1754074617.881529
[08/01 11:56:57    879s] TDRefine: refinePlace mode is spiral
[08/01 11:56:57    879s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.20
[08/01 11:56:57    879s] OPERPROF: Starting RefinePlace at level 1, MEM:3538.1M, EPOCH TIME: 1754074617.881568
[08/01 11:56:57    879s] *** Starting place_detail (0:14:40 mem=3538.1M) ***
[08/01 11:56:57    879s] 
[08/01 11:56:57    879s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:57    879s] Total net bbox length = 5.348e+05 (2.684e+05 2.664e+05) (ext = 9.607e+04)
[08/01 11:56:57    879s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:56:57    879s] (I)      Default pattern map key = top_default.
[08/01 11:56:57    879s] (I)      Default pattern map key = top_default.
[08/01 11:56:57    879s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3538.1M, EPOCH TIME: 1754074617.913293
[08/01 11:56:57    879s] Starting refinePlace ...
[08/01 11:56:57    879s] (I)      Default pattern map key = top_default.
[08/01 11:56:57    879s] One DDP V2 for no tweak run.
[08/01 11:56:57    879s] 
[08/01 11:56:57    879s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:56:58    880s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:56:58    880s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:56:58    880s] Move report: legalization moves 11 insts, mean move: 1.21 um, max move: 1.97 um spiral
[08/01 11:56:58    880s] 	Max move on inst (FE_OFC753_n14377): (189.24, 186.48) --> (188.67, 187.88)
[08/01 11:56:58    880s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:56:58    880s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:56:58    880s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3525.2MB) @(0:14:40 - 0:14:40).
[08/01 11:56:58    880s] Move report: Detail placement moves 11 insts, mean move: 1.21 um, max move: 1.97 um 
[08/01 11:56:58    880s] 	Max move on inst (FE_OFC753_n14377): (189.24, 186.48) --> (188.67, 187.88)
[08/01 11:56:58    880s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3525.2MB
[08/01 11:56:58    880s] Statistics of distance of Instance movement in refine placement:
[08/01 11:56:58    880s]   maximum (X+Y) =         1.97 um
[08/01 11:56:58    880s]   inst (FE_OFC753_n14377) with max move: (189.24, 186.48) -> (188.67, 187.88)
[08/01 11:56:58    880s]   mean    (X+Y) =         1.21 um
[08/01 11:56:58    880s] Total instances moved : 11
[08/01 11:56:58    880s] Summary Report:
[08/01 11:56:58    880s] Instances move: 11 (out of 47122 movable)
[08/01 11:56:58    880s] Instances flipped: 0
[08/01 11:56:58    880s] Mean displacement: 1.21 um
[08/01 11:56:58    880s] Max displacement: 1.97 um (Instance: FE_OFC753_n14377) (189.24, 186.48) -> (188.67, 187.88)
[08/01 11:56:58    880s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[08/01 11:56:58    880s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.677, REAL:0.673, MEM:3525.2M, EPOCH TIME: 1754074618.585914
[08/01 11:56:58    880s] Total net bbox length = 5.348e+05 (2.684e+05 2.664e+05) (ext = 9.607e+04)
[08/01 11:56:58    880s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3525.2MB
[08/01 11:56:58    880s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=3525.2MB) @(0:14:40 - 0:14:40).
[08/01 11:56:58    880s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.20
[08/01 11:56:58    880s] *** Finished place_detail (0:14:40 mem=3525.2M) ***
[08/01 11:56:58    880s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.715, MEM:3525.2M, EPOCH TIME: 1754074618.597043
[08/01 11:56:58    880s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3525.2M, EPOCH TIME: 1754074618.782132
[08/01 11:56:58    880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47188).
[08/01 11:56:58    880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:58    880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:58    880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:58    880s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.119, REAL:0.120, MEM:3522.2M, EPOCH TIME: 1754074618.902225
[08/01 11:56:58    880s] *** maximum move = 1.97 um ***
[08/01 11:56:58    880s] *** Finished re-routing un-routed nets (3522.2M) ***
[08/01 11:56:58    880s] OPERPROF: Starting DPlace-Init at level 1, MEM:3522.2M, EPOCH TIME: 1754074618.957712
[08/01 11:56:58    880s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3522.2M, EPOCH TIME: 1754074618.975618
[08/01 11:56:58    880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:58    880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:58    880s] 
[08/01 11:56:58    880s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:58    880s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3522.2M, EPOCH TIME: 1754074618.987752
[08/01 11:56:58    880s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3522.2M, EPOCH TIME: 1754074618.987797
[08/01 11:56:58    880s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3538.2M, EPOCH TIME: 1754074618.988423
[08/01 11:56:58    880s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3538.2M, EPOCH TIME: 1754074618.991661
[08/01 11:56:58    880s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3538.2M, EPOCH TIME: 1754074618.992155
[08/01 11:56:58    880s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:3538.2M, EPOCH TIME: 1754074618.992197
[08/01 11:56:59    880s] 
[08/01 11:56:59    880s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=3538.2M) ***
[08/01 11:56:59    880s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:56:59    880s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.29
[08/01 11:56:59    880s] *** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:06.6/0:00:06.7 (1.0), totSession cpu/real = 0:14:41.0/1:01:52.4 (0.2), mem = 3538.2M
[08/01 11:56:59    880s] 
[08/01 11:56:59    880s] =============================================================================================
[08/01 11:56:59    880s]  Step TAT Report : AreaOpt #1 / ccopt_design #2                                 21.18-s099_1
[08/01 11:56:59    880s] =============================================================================================
[08/01 11:56:59    880s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:56:59    880s] ---------------------------------------------------------------------------------------------
[08/01 11:56:59    880s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:59    880s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:59    880s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:59    880s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:56:59    880s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:56:59    880s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:59    880s] [ OptimizationStep       ]      1   0:00:00.7  (  10.7 % )     0:00:04.5 /  0:00:04.5    1.0
[08/01 11:56:59    880s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.8 % )     0:00:03.8 /  0:00:03.8    1.0
[08/01 11:56:59    880s] [ OptGetWeight           ]    183   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:59    880s] [ OptEval                ]    183   0:00:02.9  (  42.9 % )     0:00:02.9 /  0:00:02.9    1.0
[08/01 11:56:59    880s] [ OptCommit              ]    183   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:56:59    880s] [ PostCommitDelayUpdate  ]    183   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:56:59    880s] [ IncrDelayCalc          ]    117   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:56:59    880s] [ RefinePlace            ]      1   0:00:01.4  (  21.1 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:56:59    880s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:56:59    880s] [ IncrTimingUpdate       ]     24   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:56:59    880s] [ MISC                   ]          0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:56:59    880s] ---------------------------------------------------------------------------------------------
[08/01 11:56:59    880s]  AreaOpt #1 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.6    1.0
[08/01 11:56:59    880s] ---------------------------------------------------------------------------------------------
[08/01 11:56:59    880s] 
[08/01 11:56:59    880s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3519.1M, EPOCH TIME: 1754074619.161547
[08/01 11:56:59    880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:56:59    880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:59    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:59    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:59    881s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.112, REAL:0.112, MEM:3457.1M, EPOCH TIME: 1754074619.273610
[08/01 11:56:59    881s] TotalInstCnt at PhyDesignMc Destruction: 47188
[08/01 11:56:59    881s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=3457.09M, totSessionCpu=0:14:41).
[08/01 11:56:59    881s] postCtsLateCongRepair #1 0
[08/01 11:56:59    881s] postCtsLateCongRepair #1 0
[08/01 11:56:59    881s] postCtsLateCongRepair #1 0
[08/01 11:56:59    881s] postCtsLateCongRepair #1 0
[08/01 11:56:59    881s] Starting local wire reclaim
[08/01 11:56:59    881s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3457.1M, EPOCH TIME: 1754074619.291315
[08/01 11:56:59    881s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3457.1M, EPOCH TIME: 1754074619.291376
[08/01 11:56:59    881s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3457.1M, EPOCH TIME: 1754074619.291404
[08/01 11:56:59    881s] Processing tracks to init pin-track alignment.
[08/01 11:56:59    881s] z: 2, totalTracks: 1
[08/01 11:56:59    881s] z: 4, totalTracks: 1
[08/01 11:56:59    881s] z: 6, totalTracks: 1
[08/01 11:56:59    881s] z: 8, totalTracks: 1
[08/01 11:56:59    881s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:56:59    881s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3457.1M, EPOCH TIME: 1754074619.310262
[08/01 11:56:59    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:59    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:56:59    881s] 
[08/01 11:56:59    881s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:59    881s] 
[08/01 11:56:59    881s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:56:59    881s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:3457.1M, EPOCH TIME: 1754074619.322245
[08/01 11:56:59    881s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3457.1M, EPOCH TIME: 1754074619.322293
[08/01 11:56:59    881s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3457.1M, EPOCH TIME: 1754074619.322685
[08/01 11:56:59    881s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3457.1MB).
[08/01 11:56:59    881s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.035, MEM:3457.1M, EPOCH TIME: 1754074619.325979
[08/01 11:56:59    881s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.035, MEM:3457.1M, EPOCH TIME: 1754074619.325996
[08/01 11:56:59    881s] TDRefine: refinePlace mode is spiral
[08/01 11:56:59    881s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.21
[08/01 11:56:59    881s] OPERPROF:   Starting RefinePlace at level 2, MEM:3457.1M, EPOCH TIME: 1754074619.326038
[08/01 11:56:59    881s] *** Starting place_detail (0:14:41 mem=3457.1M) ***
[08/01 11:56:59    881s] Total net bbox length = 5.348e+05 (2.684e+05 2.664e+05) (ext = 9.607e+04)
[08/01 11:56:59    881s] 
[08/01 11:56:59    881s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:56:59    881s] (I)      Default pattern map key = top_default.
[08/01 11:56:59    881s] (I)      Default pattern map key = top_default.
[08/01 11:56:59    881s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3457.1M, EPOCH TIME: 1754074619.360156
[08/01 11:56:59    881s] Starting refinePlace ...
[08/01 11:56:59    881s] (I)      Default pattern map key = top_default.
[08/01 11:56:59    881s] One DDP V2 for no tweak run.
[08/01 11:56:59    881s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3457.1M, EPOCH TIME: 1754074619.369741
[08/01 11:56:59    881s] OPERPROF:         Starting spMPad at level 5, MEM:3494.0M, EPOCH TIME: 1754074619.428008
[08/01 11:56:59    881s] OPERPROF:           Starting spContextMPad at level 6, MEM:3494.0M, EPOCH TIME: 1754074619.429079
[08/01 11:56:59    881s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3494.0M, EPOCH TIME: 1754074619.429116
[08/01 11:56:59    881s] MP Top (47122): mp=1.050. U=0.704.
[08/01 11:56:59    881s] OPERPROF:         Finished spMPad at level 5, CPU:0.008, REAL:0.008, MEM:3494.0M, EPOCH TIME: 1754074619.436137
[08/01 11:56:59    881s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3494.0M, EPOCH TIME: 1754074619.440169
[08/01 11:56:59    881s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3494.0M, EPOCH TIME: 1754074619.440198
[08/01 11:56:59    881s] OPERPROF:             Starting InitSKP at level 7, MEM:3494.0M, EPOCH TIME: 1754074619.440375
[08/01 11:56:59    881s] no activity file in design. spp won't run.
[08/01 11:56:59    881s] no activity file in design. spp won't run.
[08/01 11:56:59    881s] **WARN: [IO pin not placed] clk
[08/01 11:56:59    881s] **WARN: [IO pin not placed] rst_n
[08/01 11:56:59    881s] **WARN: [IO pin not placed] start
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_valid
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_addr[7]
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_addr[6]
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_addr[5]
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_addr[4]
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_addr[3]
[08/01 11:56:59    881s] **WARN: [IO pin not placed] preload_addr[2]
[08/01 11:56:59    881s] **WARN: [IO pin not placed] ...
[08/01 11:56:59    881s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 324 / 324 = 100.00%
[08/01 11:57:01    883s] OPERPROF:             Finished InitSKP at level 7, CPU:2.098, REAL:2.105, MEM:3612.6M, EPOCH TIME: 1754074621.545419
[08/01 11:57:01    883s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[08/01 11:57:02    883s] Timing cost in AAE based: 12989989.6395088210701942
[08/01 11:57:02    883s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:2.665, REAL:2.673, MEM:3647.4M, EPOCH TIME: 1754074622.113606
[08/01 11:57:02    883s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:2.669, REAL:2.678, MEM:3647.4M, EPOCH TIME: 1754074622.117856
[08/01 11:57:02    883s] SKP cleared!
[08/01 11:57:02    883s] AAE Timing clean up.
[08/01 11:57:02    883s] Tweakage: fix icg 1, fix clk 0.
[08/01 11:57:02    883s] Tweakage: density cost 1, scale 0.4.
[08/01 11:57:02    883s] Tweakage: activity cost 0, scale 1.0.
[08/01 11:57:02    883s] Tweakage: timing cost on, scale 1.0.
[08/01 11:57:02    883s] OPERPROF:         Starting CoreOperation at level 5, MEM:3647.4M, EPOCH TIME: 1754074622.147709
[08/01 11:57:02    883s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3647.4M, EPOCH TIME: 1754074622.178661
[08/01 11:57:02    884s] Tweakage swap 798 pairs.
[08/01 11:57:03    885s] Tweakage swap 342 pairs.
[08/01 11:57:04    885s] Tweakage swap 440 pairs.
[08/01 11:57:04    886s] Tweakage swap 240 pairs.
[08/01 11:57:05    887s] Tweakage swap 21 pairs.
[08/01 11:57:06    887s] Tweakage swap 11 pairs.
[08/01 11:57:06    888s] Tweakage swap 32 pairs.
[08/01 11:57:07    889s] Tweakage swap 18 pairs.
[08/01 11:57:08    889s] Tweakage swap 6 pairs.
[08/01 11:57:08    890s] Tweakage swap 1 pairs.
[08/01 11:57:09    891s] Tweakage swap 0 pairs.
[08/01 11:57:10    891s] Tweakage swap 1 pairs.
[08/01 11:57:10    892s] Tweakage swap 378 pairs.
[08/01 11:57:10    892s] Tweakage swap 179 pairs.
[08/01 11:57:11    892s] Tweakage swap 185 pairs.
[08/01 11:57:11    893s] Tweakage swap 102 pairs.
[08/01 11:57:11    893s] Tweakage swap 32 pairs.
[08/01 11:57:12    894s] Tweakage swap 11 pairs.
[08/01 11:57:12    894s] Tweakage swap 11 pairs.
[08/01 11:57:12    894s] Tweakage swap 10 pairs.
[08/01 11:57:13    895s] Tweakage swap 6 pairs.
[08/01 11:57:13    895s] Tweakage swap 2 pairs.
[08/01 11:57:14    895s] Tweakage swap 2 pairs.
[08/01 11:57:14    896s] Tweakage swap 5 pairs.
[08/01 11:57:14    896s] Tweakage move 551 insts.
[08/01 11:57:14    896s] Tweakage move 151 insts.
[08/01 11:57:14    896s] Tweakage move 37 insts.
[08/01 11:57:14    896s] Tweakage move 9 insts.
[08/01 11:57:14    896s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:12.527, REAL:12.570, MEM:3647.4M, EPOCH TIME: 1754074634.749067
[08/01 11:57:14    896s] OPERPROF:         Finished CoreOperation at level 5, CPU:12.561, REAL:12.604, MEM:3647.4M, EPOCH TIME: 1754074634.752044
[08/01 11:57:14    896s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:15.339, REAL:15.391, MEM:3647.4M, EPOCH TIME: 1754074634.760968
[08/01 11:57:14    896s] Move report: Congestion aware Tweak moves 3120 insts, mean move: 2.03 um, max move: 28.08 um 
[08/01 11:57:14    896s] 	Max move on inst (FE_RC_298_0): (189.24, 311.08) --> (179.36, 329.28)
[08/01 11:57:14    896s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:15.3, real=0:00:15.0, mem=3647.4mb) @(0:14:41 - 0:14:57).
[08/01 11:57:14    896s] 
[08/01 11:57:14    896s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:57:15    897s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:57:15    897s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:57:15    897s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 11:57:15    897s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[08/01 11:57:15    897s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:57:15    897s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3615.4MB) @(0:14:57 - 0:14:57).
[08/01 11:57:15    897s] Move report: Detail placement moves 3120 insts, mean move: 2.03 um, max move: 28.08 um 
[08/01 11:57:15    897s] 	Max move on inst (FE_RC_298_0): (189.24, 311.08) --> (179.36, 329.28)
[08/01 11:57:15    897s] 	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 3615.4MB
[08/01 11:57:15    897s] Statistics of distance of Instance movement in refine placement:
[08/01 11:57:15    897s]   maximum (X+Y) =        28.08 um
[08/01 11:57:15    897s]   inst (FE_RC_298_0) with max move: (189.24, 311.08) -> (179.36, 329.28)
[08/01 11:57:15    897s]   mean    (X+Y) =         2.03 um
[08/01 11:57:15    897s] Summary Report:
[08/01 11:57:15    897s] Instances move: 3120 (out of 47122 movable)
[08/01 11:57:15    897s] Instances flipped: 0
[08/01 11:57:15    897s] Mean displacement: 2.03 um
[08/01 11:57:15    897s] Total instances moved : 3120
[08/01 11:57:15    897s] Max displacement: 28.08 um (Instance: FE_RC_298_0) (189.24, 311.08) -> (179.36, 329.28)
[08/01 11:57:15    897s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/01 11:57:15    897s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:16.027, REAL:16.080, MEM:3615.4M, EPOCH TIME: 1754074635.439676
[08/01 11:57:15    897s] Total net bbox length = 5.338e+05 (2.681e+05 2.657e+05) (ext = 9.608e+04)
[08/01 11:57:15    897s] [CPU] RefinePlace/total (cpu=0:00:16.1, real=0:00:16.0, mem=3615.4MB) @(0:14:41 - 0:14:57).
[08/01 11:57:15    897s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.21
[08/01 11:57:15    897s] OPERPROF:   Finished RefinePlace at level 2, CPU:16.073, REAL:16.125, MEM:3615.4M, EPOCH TIME: 1754074635.451073
[08/01 11:57:15    897s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3615.4M, EPOCH TIME: 1754074635.451097
[08/01 11:57:15    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47188).
[08/01 11:57:15    897s] Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 3615.4MB
[08/01 11:57:15    897s] *** Finished place_detail (0:14:57 mem=3615.4M) ***
[08/01 11:57:15    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:15    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:15    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:15    897s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.128, REAL:0.129, MEM:3442.4M, EPOCH TIME: 1754074635.579813
[08/01 11:57:15    897s] OPERPROF: Finished RefinePlace2 at level 1, CPU:16.235, REAL:16.289, MEM:3442.4M, EPOCH TIME: 1754074635.579878
[08/01 11:57:15    897s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:57:15    897s] #################################################################################
[08/01 11:57:15    897s] # Design Stage: PreRoute
[08/01 11:57:15    897s] # Design Name: top
[08/01 11:57:15    897s] # Design Mode: 45nm
[08/01 11:57:15    897s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:57:15    897s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:57:15    897s] # Signoff Settings: SI Off 
[08/01 11:57:15    897s] #################################################################################
[08/01 11:57:17    898s] Calculate delays in BcWc mode...
[08/01 11:57:17    898s] Topological Sorting (REAL = 0:00:00.0, MEM = 3430.9M, InitMEM = 3430.9M)
[08/01 11:57:17    898s] Start delay calculation (fullDC) (1 T). (MEM=3430.88)
[08/01 11:57:17    899s] End AAE Lib Interpolated Model. (MEM=3442.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:57:22    904s] Total number of fetched objects 60320
[08/01 11:57:22    904s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:57:22    904s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:57:22    904s] *** CDM Built up (cpu=0:00:07.1  real=0:00:07.0  mem= 3490.1M) ***
[08/01 11:57:22    904s] End delay calculation. (MEM=3490.09 CPU=0:00:04.9 REAL=0:00:04.0)
[08/01 11:57:22    904s] End delay calculation (fullDC). (MEM=3490.09 CPU=0:00:05.9 REAL=0:00:05.0)
[08/01 11:57:24    906s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3490.1M, EPOCH TIME: 1754074644.496633
[08/01 11:57:24    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:24    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:24    906s] All LLGs are deleted
[08/01 11:57:24    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:24    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:24    906s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3490.1M, EPOCH TIME: 1754074644.496721
[08/01 11:57:24    906s] eGR doReRoute: optGuide
[08/01 11:57:24    906s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3490.1M, EPOCH TIME: 1754074644.496753
[08/01 11:57:24    906s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3440.1M, EPOCH TIME: 1754074644.497299
[08/01 11:57:24    906s] {MMLU 0 67 57793}
[08/01 11:57:24    906s] ### Creating LA Mngr. totSessionCpu=0:15:06 mem=3440.1M
[08/01 11:57:24    906s] ### Creating LA Mngr, finished. totSessionCpu=0:15:06 mem=3440.1M
[08/01 11:57:24    906s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3440.09 MB )
[08/01 11:57:24    906s] (I)      ==================== Layers =====================
[08/01 11:57:24    906s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:24    906s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:57:24    906s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:24    906s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:57:24    906s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:57:24    906s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:24    906s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:57:24    906s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:57:24    906s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:57:24    906s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:24    906s] (I)      Started Import and model ( Curr Mem: 3440.09 MB )
[08/01 11:57:24    906s] (I)      Default pattern map key = top_default.
[08/01 11:57:24    906s] (I)      == Non-default Options ==
[08/01 11:57:24    906s] (I)      Maximum routing layer                              : 10
[08/01 11:57:24    906s] (I)      Number of threads                                  : 1
[08/01 11:57:24    906s] (I)      Method to set GCell size                           : row
[08/01 11:57:24    906s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:57:24    906s] (I)      Use row-based GCell size
[08/01 11:57:24    906s] (I)      Use row-based GCell align
[08/01 11:57:24    906s] (I)      layer 0 area = 0
[08/01 11:57:24    906s] (I)      layer 1 area = 0
[08/01 11:57:24    906s] (I)      layer 2 area = 0
[08/01 11:57:24    906s] (I)      layer 3 area = 0
[08/01 11:57:24    906s] (I)      layer 4 area = 0
[08/01 11:57:24    906s] (I)      layer 5 area = 0
[08/01 11:57:24    906s] (I)      layer 6 area = 0
[08/01 11:57:24    906s] (I)      layer 7 area = 0
[08/01 11:57:24    906s] (I)      layer 8 area = 0
[08/01 11:57:24    906s] (I)      layer 9 area = 0
[08/01 11:57:24    906s] (I)      GCell unit size   : 2800
[08/01 11:57:24    906s] (I)      GCell multiplier  : 1
[08/01 11:57:24    906s] (I)      GCell row height  : 2800
[08/01 11:57:24    906s] (I)      Actual row height : 2800
[08/01 11:57:24    906s] (I)      GCell align ref   : 20140 20160
[08/01 11:57:24    906s] [NR-eGR] Track table information for default rule: 
[08/01 11:57:24    906s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:57:24    906s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:57:24    906s] (I)      ============== Default via ===============
[08/01 11:57:24    906s] (I)      +---+------------------+-----------------+
[08/01 11:57:24    906s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:57:24    906s] (I)      +---+------------------+-----------------+
[08/01 11:57:24    906s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:57:24    906s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:57:24    906s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:57:24    906s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:57:24    906s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:57:24    906s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:57:24    906s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:57:24    906s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:57:24    906s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:57:24    906s] (I)      +---+------------------+-----------------+
[08/01 11:57:24    906s] [NR-eGR] Read 81886 PG shapes
[08/01 11:57:24    906s] [NR-eGR] Read 0 clock shapes
[08/01 11:57:24    906s] [NR-eGR] Read 0 other shapes
[08/01 11:57:24    906s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:57:24    906s] [NR-eGR] #Instance Blockages : 0
[08/01 11:57:24    906s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:57:24    906s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:57:24    906s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:57:24    906s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:57:24    906s] [NR-eGR] #Other Blockages    : 0
[08/01 11:57:24    906s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:57:24    906s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[08/01 11:57:24    906s] [NR-eGR] Read 57541 nets ( ignored 67 )
[08/01 11:57:24    906s] (I)      early_global_route_priority property id does not exist.
[08/01 11:57:24    906s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20590  Num CS=0
[08/01 11:57:24    906s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10307
[08/01 11:57:24    906s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8955
[08/01 11:57:24    906s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1261
[08/01 11:57:24    906s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 66
[08/01 11:57:24    906s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 1
[08/01 11:57:24    906s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:57:24    906s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:57:24    906s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:57:24    906s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:57:24    906s] (I)      Number of ignored nets                =     67
[08/01 11:57:24    906s] (I)      Number of connected nets              =      0
[08/01 11:57:24    906s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:57:24    906s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:57:24    906s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:57:24    906s] (I)      Ndr track 0 does not exist
[08/01 11:57:24    906s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:57:24    906s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:57:24    906s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:57:24    906s] (I)      Site width          :   380  (dbu)
[08/01 11:57:24    906s] (I)      Row height          :  2800  (dbu)
[08/01 11:57:24    906s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:57:24    906s] (I)      GCell width         :  2800  (dbu)
[08/01 11:57:24    906s] (I)      GCell height        :  2800  (dbu)
[08/01 11:57:24    906s] (I)      Grid                :   281   281    10
[08/01 11:57:24    906s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:57:24    906s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:57:24    906s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:57:24    906s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:57:24    906s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:57:24    906s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:57:24    906s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:57:24    906s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:57:24    906s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:57:24    906s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:57:24    906s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:57:24    906s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:57:24    906s] (I)      --------------------------------------------------------
[08/01 11:57:24    906s] 
[08/01 11:57:24    906s] [NR-eGR] ============ Routing rule table ============
[08/01 11:57:24    906s] [NR-eGR] Rule id: 0  Nets: 57474
[08/01 11:57:24    906s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:57:24    906s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:57:24    906s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:57:24    906s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:57:24    906s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:57:24    906s] [NR-eGR] ========================================
[08/01 11:57:24    906s] [NR-eGR] 
[08/01 11:57:24    906s] (I)      =============== Blocked Tracks ===============
[08/01 11:57:24    906s] (I)      +-------+---------+----------+---------------+
[08/01 11:57:24    906s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:57:24    906s] (I)      +-------+---------+----------+---------------+
[08/01 11:57:24    906s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:57:24    906s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:57:24    906s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:57:24    906s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:57:24    906s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:57:24    906s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:57:24    906s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:57:24    906s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:57:24    906s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:57:24    906s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:57:24    906s] (I)      +-------+---------+----------+---------------+
[08/01 11:57:24    906s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 3484.51 MB )
[08/01 11:57:24    906s] (I)      Reset routing kernel
[08/01 11:57:24    906s] (I)      Started Global Routing ( Curr Mem: 3484.51 MB )
[08/01 11:57:24    906s] (I)      totalPins=185084  totalGlobalPin=175151 (94.63%)
[08/01 11:57:24    906s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:57:24    906s] (I)      
[08/01 11:57:24    906s] (I)      ============  Phase 1a Route ============
[08/01 11:57:24    906s] [NR-eGR] Layer group 1: route 57474 net(s) in layer range [2, 10]
[08/01 11:57:24    906s] (I)      Usage: 367291 = (188043 H, 179248 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.509e+05um V)
[08/01 11:57:24    906s] (I)      
[08/01 11:57:24    906s] (I)      ============  Phase 1b Route ============
[08/01 11:57:24    906s] (I)      Usage: 367291 = (188043 H, 179248 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.509e+05um V)
[08/01 11:57:24    906s] (I)      Overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.142074e+05um
[08/01 11:57:24    906s] (I)      Congestion metric : 0.00%H 0.10%V, 0.10%HV
[08/01 11:57:24    906s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:57:24    906s] (I)      
[08/01 11:57:24    906s] (I)      ============  Phase 1c Route ============
[08/01 11:57:24    906s] (I)      Usage: 367291 = (188043 H, 179248 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.509e+05um V)
[08/01 11:57:24    906s] (I)      
[08/01 11:57:24    906s] (I)      ============  Phase 1d Route ============
[08/01 11:57:24    906s] (I)      Usage: 367291 = (188043 H, 179248 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.509e+05um V)
[08/01 11:57:24    906s] (I)      
[08/01 11:57:24    906s] (I)      ============  Phase 1e Route ============
[08/01 11:57:24    906s] (I)      Usage: 367291 = (188043 H, 179248 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.509e+05um V)
[08/01 11:57:24    906s] (I)      
[08/01 11:57:24    906s] (I)      ============  Phase 1l Route ============
[08/01 11:57:24    906s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.142074e+05um
[08/01 11:57:25    906s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:57:25    906s] (I)      Layer  2:     548601    172176       244           0      579747    ( 0.00%) 
[08/01 11:57:25    906s] (I)      Layer  3:     766621    209104         3           0      786800    ( 0.00%) 
[08/01 11:57:25    906s] (I)      Layer  4:     368097     97324        53           0      393400    ( 0.00%) 
[08/01 11:57:25    906s] (I)      Layer  5:     372635     37176         2           0      393400    ( 0.00%) 
[08/01 11:57:25    906s] (I)      Layer  6:     359227     35705         5           0      393400    ( 0.00%) 
[08/01 11:57:25    906s] (I)      Layer  7:     107890       277         3       11407      119727    ( 8.70%) 
[08/01 11:57:25    906s] (I)      Layer  8:      96318       687         0       29803      101330    (22.73%) 
[08/01 11:57:25    906s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:57:25    906s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:57:25    906s] (I)      Total:       2706173    552449       310       99811     2843611    ( 3.39%) 
[08/01 11:57:25    906s] (I)      
[08/01 11:57:25    906s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:57:25    906s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:57:25    906s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:57:25    906s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:57:25    906s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:57:25    906s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR]  metal2 ( 2)       188( 0.24%)         9( 0.01%)   ( 0.25%) 
[08/01 11:57:25    906s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR]  metal4 ( 4)        50( 0.06%)         0( 0.00%)   ( 0.06%) 
[08/01 11:57:25    906s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR]  metal6 ( 6)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:57:25    906s] [NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:25    906s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:57:25    906s] [NR-eGR]        Total       251( 0.04%)         9( 0.00%)   ( 0.04%) 
[08/01 11:57:25    906s] [NR-eGR] 
[08/01 11:57:25    906s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.33 sec, Curr Mem: 3504.51 MB )
[08/01 11:57:25    906s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:57:25    906s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:57:25    906s] (I)      ============= Track Assignment ============
[08/01 11:57:25    906s] (I)      Started Track Assignment (1T) ( Curr Mem: 3504.51 MB )
[08/01 11:57:25    906s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 11:57:25    906s] (I)      Run Multi-thread track assignment
[08/01 11:57:25    907s] (I)      Finished Track Assignment (1T) ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3504.51 MB )
[08/01 11:57:25    907s] (I)      Started Export ( Curr Mem: 3504.51 MB )
[08/01 11:57:25    907s] [NR-eGR]                  Length (um)    Vias 
[08/01 11:57:25    907s] [NR-eGR] -------------------------------------
[08/01 11:57:25    907s] [NR-eGR]  metal1   (1H)             0  190791 
[08/01 11:57:25    907s] [NR-eGR]  metal2   (2V)        136162  232184 
[08/01 11:57:25    907s] [NR-eGR]  metal3   (3H)        238318   76642 
[08/01 11:57:25    907s] [NR-eGR]  metal4   (4V)        107093   11757 
[08/01 11:57:25    907s] [NR-eGR]  metal5   (5H)         46429    9504 
[08/01 11:57:25    907s] [NR-eGR]  metal6   (6V)         50063     178 
[08/01 11:57:25    907s] [NR-eGR]  metal7   (7H)           337      82 
[08/01 11:57:25    907s] [NR-eGR]  metal8   (8V)           965       2 
[08/01 11:57:25    907s] [NR-eGR]  metal9   (9H)             1       0 
[08/01 11:57:25    907s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 11:57:25    907s] [NR-eGR] -------------------------------------
[08/01 11:57:25    907s] [NR-eGR]           Total       579367  521140 
[08/01 11:57:25    907s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:57:25    907s] [NR-eGR] Total half perimeter of net bounding box: 533824um
[08/01 11:57:25    907s] [NR-eGR] Total length: 579367um, number of vias: 521140
[08/01 11:57:25    907s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:57:25    907s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 11:57:25    907s] [NR-eGR] --------------------------------------------------------------------------
[08/01 11:57:26    907s] (I)      Finished Export ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 3494.99 MB )
[08/01 11:57:26    907s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:57:26    907s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 11:57:26    907s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:57:26    907s] (I)       Early Global Route kernel              100.00%  1957.78 sec [08/01 11:57:26    907s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.52 sec, Real: 1.54 sec, Curr Mem: 3494.99 MB )
 1959.32 sec  1.54 sec  1.52 sec 
[08/01 11:57:26    907s] (I)       +-Import and model                      14.73%  1957.78 sec  1958.01 sec  0.23 sec  0.22 sec 
[08/01 11:57:26    907s] (I)       | +-Create place DB                      6.14%  1957.78 sec  1957.87 sec  0.09 sec  0.09 sec 
[08/01 11:57:26    907s] (I)       | | +-Import place data                  6.13%  1957.78 sec  1957.87 sec  0.09 sec  0.09 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read instances and placement     1.36%  1957.78 sec  1957.80 sec  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read nets                        4.77%  1957.80 sec  1957.87 sec  0.07 sec  0.07 sec 
[08/01 11:57:26    907s] (I)       | +-Create route DB                      7.77%  1957.87 sec  1957.99 sec  0.12 sec  0.11 sec 
[08/01 11:57:26    907s] (I)       | | +-Import route data (1T)             7.76%  1957.87 sec  1957.99 sec  0.12 sec  0.11 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.92%  1957.89 sec  1957.90 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read routing blockages         0.00%  1957.89 sec  1957.89 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read instance blockages        0.28%  1957.89 sec  1957.89 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read PG blockages              0.41%  1957.89 sec  1957.90 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read clock blockages           0.02%  1957.90 sec  1957.90 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read other blockages           0.02%  1957.90 sec  1957.90 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read halo blockages            0.03%  1957.90 sec  1957.90 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Read boundary cut boxes        0.00%  1957.90 sec  1957.90 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read blackboxes                  0.00%  1957.90 sec  1957.90 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read prerouted                   2.79%  1957.90 sec  1957.95 sec  0.04 sec  0.04 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read unlegalized nets            0.24%  1957.95 sec  1957.95 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | +-Read nets                        0.62%  1957.95 sec  1957.96 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       | | | +-Set up via pillars               0.04%  1957.96 sec  1957.96 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | +-Initialize 3D grid graph         0.10%  1957.97 sec  1957.97 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | +-Model blockage capacity          1.36%  1957.97 sec  1957.99 sec  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)       | | | | +-Initialize 3D capacity         1.26%  1957.97 sec  1957.99 sec  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)       | +-Read aux data                        0.00%  1957.99 sec  1957.99 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | +-Others data preparation              0.16%  1957.99 sec  1958.00 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | +-Create route kernel                  0.42%  1958.00 sec  1958.00 sec  0.01 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       +-Global Routing                        21.07%  1958.01 sec  1958.33 sec  0.33 sec  0.31 sec 
[08/01 11:57:26    907s] (I)       | +-Initialization                       0.86%  1958.01 sec  1958.02 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       | +-Net group 1                         18.21%  1958.02 sec  1958.30 sec  0.28 sec  0.28 sec 
[08/01 11:57:26    907s] (I)       | | +-Generate topology                  1.90%  1958.02 sec  1958.05 sec  0.03 sec  0.03 sec 
[08/01 11:57:26    907s] (I)       | | +-Phase 1a                           5.21%  1958.06 sec  1958.14 sec  0.08 sec  0.08 sec 
[08/01 11:57:26    907s] (I)       | | | +-Pattern routing (1T)             4.29%  1958.06 sec  1958.12 sec  0.07 sec  0.07 sec 
[08/01 11:57:26    907s] (I)       | | | +-Add via demand to 2D             0.87%  1958.12 sec  1958.14 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       | | +-Phase 1b                           0.03%  1958.14 sec  1958.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | +-Phase 1c                           0.00%  1958.14 sec  1958.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | +-Phase 1d                           0.00%  1958.14 sec  1958.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | +-Phase 1e                           0.01%  1958.14 sec  1958.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | | +-Route legalization               0.00%  1958.14 sec  1958.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | | +-Phase 1l                          10.62%  1958.14 sec  1958.30 sec  0.16 sec  0.16 sec 
[08/01 11:57:26    907s] (I)       | | | +-Layer assignment (1T)           10.43%  1958.14 sec  1958.30 sec  0.16 sec  0.16 sec 
[08/01 11:57:26    907s] (I)       | +-Clean cong LA                        0.00%  1958.30 sec  1958.30 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       +-Export 3D cong map                     0.77%  1958.33 sec  1958.34 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       | +-Export 2D cong map                   0.07%  1958.34 sec  1958.34 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       +-Extract Global 3D Wires                0.49%  1958.41 sec  1958.42 sec  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)       +-Track Assignment (1T)                 23.00%  1958.42 sec  1958.78 sec  0.36 sec  0.35 sec 
[08/01 11:57:26    907s] (I)       | +-Initialization                       0.14%  1958.42 sec  1958.42 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       | +-Track Assignment Kernel             22.34%  1958.42 sec  1958.77 sec  0.35 sec  0.34 sec 
[08/01 11:57:26    907s] (I)       | +-Free Memory                          0.01%  1958.78 sec  1958.78 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)       +-Export                                34.93%  1958.78 sec  1959.31 sec  0.54 sec  0.54 sec 
[08/01 11:57:26    907s] (I)       | +-Export DB wires                     13.36%  1958.78 sec  1958.98 sec  0.21 sec  0.21 sec 
[08/01 11:57:26    907s] (I)       | | +-Export all nets                    8.69%  1958.78 sec  1958.92 sec  0.13 sec  0.13 sec 
[08/01 11:57:26    907s] (I)       | | +-Set wire vias                      4.15%  1958.92 sec  1958.98 sec  0.06 sec  0.06 sec 
[08/01 11:57:26    907s] (I)       | +-Report wirelength                    5.35%  1958.98 sec  1959.06 sec  0.08 sec  0.08 sec 
[08/01 11:57:26    907s] (I)       | +-Update net boxes                     5.79%  1959.06 sec  1959.15 sec  0.09 sec  0.09 sec 
[08/01 11:57:26    907s] (I)       | +-Update timing                       10.41%  1959.15 sec  1959.31 sec  0.16 sec  0.16 sec 
[08/01 11:57:26    907s] (I)       +-Postprocess design                     0.01%  1959.31 sec  1959.32 sec  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)      ===================== Summary by functions =====================
[08/01 11:57:26    907s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:57:26    907s] (I)      ----------------------------------------------------------------
[08/01 11:57:26    907s] (I)        0  Early Global Route kernel      100.00%  1.54 sec  1.52 sec 
[08/01 11:57:26    907s] (I)        1  Export                          34.93%  0.54 sec  0.54 sec 
[08/01 11:57:26    907s] (I)        1  Track Assignment (1T)           23.00%  0.36 sec  0.35 sec 
[08/01 11:57:26    907s] (I)        1  Global Routing                  21.07%  0.33 sec  0.31 sec 
[08/01 11:57:26    907s] (I)        1  Import and model                14.73%  0.23 sec  0.22 sec 
[08/01 11:57:26    907s] (I)        1  Export 3D cong map               0.77%  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)        1  Extract Global 3D Wires          0.49%  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        2  Track Assignment Kernel         22.34%  0.35 sec  0.34 sec 
[08/01 11:57:26    907s] (I)        2  Net group 1                     18.21%  0.28 sec  0.28 sec 
[08/01 11:57:26    907s] (I)        2  Export DB wires                 13.36%  0.21 sec  0.21 sec 
[08/01 11:57:26    907s] (I)        2  Update timing                   10.41%  0.16 sec  0.16 sec 
[08/01 11:57:26    907s] (I)        2  Create route DB                  7.77%  0.12 sec  0.11 sec 
[08/01 11:57:26    907s] (I)        2  Create place DB                  6.14%  0.09 sec  0.09 sec 
[08/01 11:57:26    907s] (I)        2  Update net boxes                 5.79%  0.09 sec  0.09 sec 
[08/01 11:57:26    907s] (I)        2  Report wirelength                5.35%  0.08 sec  0.08 sec 
[08/01 11:57:26    907s] (I)        2  Initialization                   1.00%  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)        2  Create route kernel              0.42%  0.01 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        3  Phase 1l                        10.62%  0.16 sec  0.16 sec 
[08/01 11:57:26    907s] (I)        3  Export all nets                  8.69%  0.13 sec  0.13 sec 
[08/01 11:57:26    907s] (I)        3  Import route data (1T)           7.76%  0.12 sec  0.11 sec 
[08/01 11:57:26    907s] (I)        3  Import place data                6.13%  0.09 sec  0.09 sec 
[08/01 11:57:26    907s] (I)        3  Phase 1a                         5.21%  0.08 sec  0.08 sec 
[08/01 11:57:26    907s] (I)        3  Set wire vias                    4.15%  0.06 sec  0.06 sec 
[08/01 11:57:26    907s] (I)        3  Generate topology                1.90%  0.03 sec  0.03 sec 
[08/01 11:57:26    907s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        3  Phase 1e                         0.01%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        4  Layer assignment (1T)           10.43%  0.16 sec  0.16 sec 
[08/01 11:57:26    907s] (I)        4  Read nets                        5.39%  0.08 sec  0.08 sec 
[08/01 11:57:26    907s] (I)        4  Pattern routing (1T)             4.29%  0.07 sec  0.07 sec 
[08/01 11:57:26    907s] (I)        4  Read prerouted                   2.79%  0.04 sec  0.04 sec 
[08/01 11:57:26    907s] (I)        4  Model blockage capacity          1.36%  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)        4  Read instances and placement     1.36%  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)        4  Read blockages ( Layer 2-10 )    0.92%  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)        4  Add via demand to 2D             0.87%  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)        4  Read unlegalized nets            0.24%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        5  Initialize 3D capacity           1.26%  0.02 sec  0.02 sec 
[08/01 11:57:26    907s] (I)        5  Read PG blockages                0.41%  0.01 sec  0.01 sec 
[08/01 11:57:26    907s] (I)        5  Read instance blockages          0.28%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:57:26    907s] Extraction called for design 'top' of instances=47188 and nets=57795 using extraction engine 'pre_route' .
[08/01 11:57:26    907s] pre_route RC Extraction called for design top.
[08/01 11:57:26    907s] RC Extraction called in multi-corner(1) mode.
[08/01 11:57:26    907s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:57:26    907s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:57:26    907s] RCMode: PreRoute
[08/01 11:57:26    907s]       RC Corner Indexes            0   
[08/01 11:57:26    907s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:57:26    907s] Resistance Scaling Factor    : 1.00000 
[08/01 11:57:26    907s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:57:26    907s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:57:26    907s] Shrink Factor                : 1.00000
[08/01 11:57:26    907s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:57:26    907s] 
[08/01 11:57:26    907s] Trim Metal Layers:
[08/01 11:57:26    907s] LayerId::1 widthSet size::1
[08/01 11:57:26    907s] LayerId::2 widthSet size::1
[08/01 11:57:26    907s] LayerId::3 widthSet size::1
[08/01 11:57:26    907s] LayerId::4 widthSet size::1
[08/01 11:57:26    907s] LayerId::5 widthSet size::1
[08/01 11:57:26    907s] LayerId::6 widthSet size::1
[08/01 11:57:26    907s] LayerId::7 widthSet size::1
[08/01 11:57:26    907s] LayerId::8 widthSet size::1
[08/01 11:57:26    907s] LayerId::9 widthSet size::1
[08/01 11:57:26    907s] LayerId::10 widthSet size::1
[08/01 11:57:26    907s] eee: pegSigSF::1.070000
[08/01 11:57:26    907s] Updating RC grid for preRoute extraction ...
[08/01 11:57:26    907s] Initializing multi-corner resistance tables ...
[08/01 11:57:26    907s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:57:26    907s] eee: l::2 avDens::0.169222 usedTrk::9725.834286 availTrk::57473.684211 sigTrk::9725.834286
[08/01 11:57:26    907s] eee: l::3 avDens::0.218240 usedTrk::17022.693587 availTrk::78000.000000 sigTrk::17022.693587
[08/01 11:57:26    907s] eee: l::4 avDens::0.196142 usedTrk::7649.533919 availTrk::39000.000000 sigTrk::7649.533919
[08/01 11:57:26    907s] eee: l::5 avDens::0.089873 usedTrk::3316.324641 availTrk::36900.000000 sigTrk::3316.324641
[08/01 11:57:26    907s] eee: l::6 avDens::0.098647 usedTrk::3575.935714 availTrk::36250.000000 sigTrk::3575.935714
[08/01 11:57:26    907s] eee: l::7 avDens::0.012885 usedTrk::24.051429 availTrk::1866.666667 sigTrk::24.051429
[08/01 11:57:26    907s] eee: l::8 avDens::0.042631 usedTrk::68.920000 availTrk::1616.666667 sigTrk::68.920000
[08/01 11:57:26    907s] eee: l::9 avDens::0.219904 usedTrk::109.677143 availTrk::498.750000 sigTrk::109.677143
[08/01 11:57:26    907s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:57:26    907s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:57:26    907s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248556 uaWl=0.990642 uaWlH=0.340572 aWlH=0.009147 lMod=0 pMax=0.863200 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.364862 siPrev=0 viaL=0.000000 crit=0.017075 shortMod=0.085373 fMod=0.004269 
[08/01 11:57:26    908s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3494.992M)
[08/01 11:57:27    908s] Compute RC Scale Done ...
[08/01 11:57:27    908s] OPERPROF: Starting HotSpotCal at level 1, MEM:3514.1M, EPOCH TIME: 1754074647.193604
[08/01 11:57:27    908s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:27    908s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:57:27    908s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:27    908s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:57:27    908s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:27    908s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:57:27    908s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:57:27    908s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.006, MEM:3530.1M, EPOCH TIME: 1754074647.199451
[08/01 11:57:27    908s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/01 11:57:27    908s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/01 11:57:27    908s] Begin: GigaOpt Route Type Constraints Refinement
[08/01 11:57:27    908s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.30
[08/01 11:57:27    908s] *** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:15:08.9/1:02:20.5 (0.2), mem = 3530.1M
[08/01 11:57:27    908s] ### Creating RouteCongInterface, started
[08/01 11:57:27    909s] 
[08/01 11:57:27    909s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 11:57:27    909s] 
[08/01 11:57:27    909s] #optDebug: {0, 1.000}
[08/01 11:57:27    909s] ### Creating RouteCongInterface, finished
[08/01 11:57:27    909s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.30
[08/01 11:57:27    909s] Updated routing constraints on 0 nets.
[08/01 11:57:27    909s] Finished writing unified metrics of routing constraints.
[08/01 11:57:27    909s] 
[08/01 11:57:27    909s] =============================================================================================
[08/01 11:57:27    909s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #2                     21.18-s099_1
[08/01 11:57:27    909s] =============================================================================================
[08/01 11:57:27    909s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:57:27    909s] ---------------------------------------------------------------------------------------------
[08/01 11:57:27    909s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  84.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:57:27    909s] [ MISC                   ]          0:00:00.0  (  15.3 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 11:57:27    909s] ---------------------------------------------------------------------------------------------
[08/01 11:57:27    909s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:27    909s] ---------------------------------------------------------------------------------------------
[08/01 11:57:27    909s] 
[08/01 11:57:27    909s] Bottom Preferred Layer:
[08/01 11:57:27    909s] +---------------+------------+------------+----------+
[08/01 11:57:27    909s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:57:27    909s] +---------------+------------+------------+----------+
[08/01 11:57:27    909s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:57:27    909s] | metal4 (z=4)  |         15 |          0 | default  |
[08/01 11:57:27    909s] | metal7 (z=7)  |          1 |          0 | default  |
[08/01 11:57:27    909s] +---------------+------------+------------+----------+
[08/01 11:57:27    909s] Via Pillar Rule:
[08/01 11:57:27    909s]     None
[08/01 11:57:27    909s] *** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:15:09.1/1:02:20.6 (0.2), mem = 3530.1M
[08/01 11:57:27    909s] End: GigaOpt Route Type Constraints Refinement
[08/01 11:57:27    909s] skip EGR on cluster skew clock nets.
[08/01 11:57:27    909s] OPTC: user 20.0
[08/01 11:57:27    909s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:57:27    909s] #################################################################################
[08/01 11:57:27    909s] # Design Stage: PreRoute
[08/01 11:57:27    909s] # Design Name: top
[08/01 11:57:27    909s] # Design Mode: 45nm
[08/01 11:57:27    909s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:57:27    909s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:57:27    909s] # Signoff Settings: SI Off 
[08/01 11:57:27    909s] #################################################################################
[08/01 11:57:28    910s] Calculate delays in BcWc mode...
[08/01 11:57:28    910s] Topological Sorting (REAL = 0:00:00.0, MEM = 3528.1M, InitMEM = 3528.1M)
[08/01 11:57:28    910s] Start delay calculation (fullDC) (1 T). (MEM=3528.07)
[08/01 11:57:28    910s] End AAE Lib Interpolated Model. (MEM=3539.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:57:34    916s] Total number of fetched objects 60320
[08/01 11:57:34    916s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:57:34    916s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:57:34    916s] End delay calculation. (MEM=3534.66 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 11:57:34    916s] End delay calculation (fullDC). (MEM=3534.66 CPU=0:00:05.8 REAL=0:00:06.0)
[08/01 11:57:34    916s] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 3534.7M) ***
[08/01 11:57:35    916s] Begin: GigaOpt postEco DRV Optimization
[08/01 11:57:35    916s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[08/01 11:57:35    916s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[08/01 11:57:35    916s] *** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:15:17.0/1:02:28.5 (0.2), mem = 3534.7M
[08/01 11:57:35    917s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:57:35    917s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:57:35    917s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.31
[08/01 11:57:35    917s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:57:35    917s] ### Creating PhyDesignMc. totSessionCpu=0:15:17 mem=3534.7M
[08/01 11:57:35    917s] OPERPROF: Starting DPlace-Init at level 1, MEM:3534.7M, EPOCH TIME: 1754074655.357109
[08/01 11:57:35    917s] Processing tracks to init pin-track alignment.
[08/01 11:57:35    917s] z: 2, totalTracks: 1
[08/01 11:57:35    917s] z: 4, totalTracks: 1
[08/01 11:57:35    917s] z: 6, totalTracks: 1
[08/01 11:57:35    917s] z: 8, totalTracks: 1
[08/01 11:57:35    917s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:57:35    917s] All LLGs are deleted
[08/01 11:57:35    917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:35    917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:35    917s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3534.7M, EPOCH TIME: 1754074655.368629
[08/01 11:57:35    917s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3534.7M, EPOCH TIME: 1754074655.368690
[08/01 11:57:35    917s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3534.7M, EPOCH TIME: 1754074655.376245
[08/01 11:57:35    917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:35    917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:35    917s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3534.7M, EPOCH TIME: 1754074655.377015
[08/01 11:57:35    917s] Max number of tech site patterns supported in site array is 256.
[08/01 11:57:35    917s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:57:35    917s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3534.7M, EPOCH TIME: 1754074655.380810
[08/01 11:57:35    917s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:57:35    917s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:57:35    917s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.009, MEM:3534.7M, EPOCH TIME: 1754074655.389362
[08/01 11:57:35    917s] Fast DP-INIT is on for default
[08/01 11:57:35    917s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 11:57:35    917s] Atter site array init, number of instance map data is 0.
[08/01 11:57:35    917s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.019, MEM:3534.7M, EPOCH TIME: 1754074655.395648
[08/01 11:57:35    917s] 
[08/01 11:57:35    917s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:35    917s] 
[08/01 11:57:35    917s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:57:35    917s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3534.7M, EPOCH TIME: 1754074655.401408
[08/01 11:57:35    917s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3534.7M, EPOCH TIME: 1754074655.401446
[08/01 11:57:35    917s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3550.7M, EPOCH TIME: 1754074655.402120
[08/01 11:57:35    917s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3550.7MB).
[08/01 11:57:35    917s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.048, MEM:3550.7M, EPOCH TIME: 1754074655.405446
[08/01 11:57:35    917s] TotalInstCnt at PhyDesignMc Initialization: 47188
[08/01 11:57:35    917s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:17 mem=3550.7M
[08/01 11:57:35    917s] ### Creating RouteCongInterface, started
[08/01 11:57:35    917s] 
[08/01 11:57:35    917s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/01 11:57:35    917s] 
[08/01 11:57:35    917s] #optDebug: {0, 1.000}
[08/01 11:57:35    917s] ### Creating RouteCongInterface, finished
[08/01 11:57:35    917s] {MG  {4 0 1 0.122285}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:57:35    917s] ### Creating LA Mngr. totSessionCpu=0:15:17 mem=3550.7M
[08/01 11:57:35    917s] ### Creating LA Mngr, finished. totSessionCpu=0:15:17 mem=3550.7M
[08/01 11:57:36    918s] [GPS-DRV] Optimizer parameters ============================= 
[08/01 11:57:36    918s] [GPS-DRV] maxDensity (design): 0.95
[08/01 11:57:36    918s] [GPS-DRV] maxLocalDensity: 0.98
[08/01 11:57:36    918s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[08/01 11:57:36    918s] [GPS-DRV] All active and enabled setup views
[08/01 11:57:36    918s] [GPS-DRV]     nangate_view_setup
[08/01 11:57:36    918s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:57:36    918s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[08/01 11:57:36    918s] [GPS-DRV] maxFanoutLoad on
[08/01 11:57:36    918s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[08/01 11:57:36    918s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[08/01 11:57:36    918s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[08/01 11:57:36    918s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3569.7M, EPOCH TIME: 1754074656.458421
[08/01 11:57:36    918s] Found 0 hard placement blockage before merging.
[08/01 11:57:36    918s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3569.7M, EPOCH TIME: 1754074656.458929
[08/01 11:57:37    919s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:57:37    919s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/01 11:57:37    919s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:57:37    919s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/01 11:57:37    919s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:57:37    919s] Info: violation cost 81.019569 (cap = 0.019564, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:57:37    919s] |     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.44%|          |         |
[08/01 11:57:37    919s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:57:37    919s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       2|       0|       0| 70.45%| 0:00:00.0|  3604.8M|
[08/01 11:57:37    919s] Info: violation cost 81.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 81.000000, glitch 0.000000)
[08/01 11:57:37    919s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.45%| 0:00:00.0|  3604.8M|
[08/01 11:57:37    919s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] ###############################################################################
[08/01 11:57:37    919s] #
[08/01 11:57:37    919s] #  Large fanout net report:  
[08/01 11:57:37    919s] #     - there are 9 high fanout ( > 75) nets in the design. (excluding clock nets)
[08/01 11:57:37    919s] #     - current density: 70.45
[08/01 11:57:37    919s] #
[08/01 11:57:37    919s] #  List of high fanout nets:
[08/01 11:57:37    919s] #        Net(1):  rst_n: (fanouts = 5575)
[08/01 11:57:37    919s] #        Net(2):  preload_data[7]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(3):  preload_data[6]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(4):  preload_data[5]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(5):  preload_data[4]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(6):  preload_data[3]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(7):  preload_data[2]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(8):  preload_data[1]: (fanouts = 168)
[08/01 11:57:37    919s] #        Net(9):  preload_data[0]: (fanouts = 168)
[08/01 11:57:37    919s] #
[08/01 11:57:37    919s] ###############################################################################
[08/01 11:57:37    919s] Finished writing unified metrics of routing constraints.
[08/01 11:57:37    919s] Bottom Preferred Layer:
[08/01 11:57:37    919s] +---------------+------------+------------+----------+
[08/01 11:57:37    919s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:57:37    919s] +---------------+------------+------------+----------+
[08/01 11:57:37    919s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:57:37    919s] | metal4 (z=4)  |         16 |          0 | default  |
[08/01 11:57:37    919s] | metal7 (z=7)  |          1 |          0 | default  |
[08/01 11:57:37    919s] +---------------+------------+------------+----------+
[08/01 11:57:37    919s] Via Pillar Rule:
[08/01 11:57:37    919s]     None
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] =======================================================================
[08/01 11:57:37    919s]                 Reasons for remaining drv violations
[08/01 11:57:37    919s] =======================================================================
[08/01 11:57:37    919s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] MultiBuffering failure reasons
[08/01 11:57:37    919s] ------------------------------------------------
[08/01 11:57:37    919s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3604.8M) ***
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:57:37    919s] Total-nets :: 57795, Stn-nets :: 252, ratio :: 0.436024 %, Total-len 579367, Stn-len 0
[08/01 11:57:37    919s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3585.7M, EPOCH TIME: 1754074657.714692
[08/01 11:57:37    919s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:57:37    919s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:37    919s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:37    919s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:37    919s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.104, REAL:0.104, MEM:3473.7M, EPOCH TIME: 1754074657.819159
[08/01 11:57:37    919s] TotalInstCnt at PhyDesignMc Destruction: 47190
[08/01 11:57:37    919s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.31
[08/01 11:57:37    919s] *** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:15:19.5/1:02:31.1 (0.2), mem = 3473.7M
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] =============================================================================================
[08/01 11:57:37    919s]  Step TAT Report : DrvOpt #2 / ccopt_design #2                                  21.18-s099_1
[08/01 11:57:37    919s] =============================================================================================
[08/01 11:57:37    919s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:57:37    919s] ---------------------------------------------------------------------------------------------
[08/01 11:57:37    919s] [ SlackTraversorInit     ]      1   0:00:00.8  (  32.4 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 11:57:37    919s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:37    919s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:37    919s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:57:37    919s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:37    919s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:37    919s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:57:37    919s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 11:57:37    919s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:37    919s] [ OptEval                ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:57:37    919s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:37    919s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:57:37    919s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:57:37    919s] [ DrvFindVioNets         ]      3   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:37    919s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.4
[08/01 11:57:37    919s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:37    919s] [ MISC                   ]          0:00:01.0  (  39.9 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 11:57:37    919s] ---------------------------------------------------------------------------------------------
[08/01 11:57:37    919s]  DrvOpt #2 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.5    1.0
[08/01 11:57:37    919s] ---------------------------------------------------------------------------------------------
[08/01 11:57:37    919s] 
[08/01 11:57:37    919s] End: GigaOpt postEco DRV Optimization
[08/01 11:57:38    919s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.004 (bump = 0.004)
[08/01 11:57:38    920s] GigaOpt: Skipping nonLegal postEco optimization
[08/01 11:57:38    920s] Design TNS changes after trial route: 0.000 -> -0.014
[08/01 11:57:38    920s] Begin: GigaOpt TNS non-legal recovery
[08/01 11:57:38    920s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/01 11:57:38    920s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[08/01 11:57:38    920s] Info: 67 nets with fixed/cover wires excluded.
[08/01 11:57:38    920s] Info: 67 clock nets excluded from IPO operation.
[08/01 11:57:38    920s] *** TnsOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:15:20.3/1:02:31.9 (0.2), mem = 3473.7M
[08/01 11:57:38    920s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.32
[08/01 11:57:38    920s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 11:57:38    920s] ### Creating PhyDesignMc. totSessionCpu=0:15:20 mem=3473.7M
[08/01 11:57:38    920s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:57:38    920s] OPERPROF: Starting DPlace-Init at level 1, MEM:3473.7M, EPOCH TIME: 1754074658.583275
[08/01 11:57:38    920s] Processing tracks to init pin-track alignment.
[08/01 11:57:38    920s] z: 2, totalTracks: 1
[08/01 11:57:38    920s] z: 4, totalTracks: 1
[08/01 11:57:38    920s] z: 6, totalTracks: 1
[08/01 11:57:38    920s] z: 8, totalTracks: 1
[08/01 11:57:38    920s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 11:57:38    920s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3473.7M, EPOCH TIME: 1754074658.599887
[08/01 11:57:38    920s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:38    920s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:38    920s] 
[08/01 11:57:38    920s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:38    920s] 
[08/01 11:57:38    920s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 11:57:38    920s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3473.7M, EPOCH TIME: 1754074658.612036
[08/01 11:57:38    920s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3473.7M, EPOCH TIME: 1754074658.612094
[08/01 11:57:38    920s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3473.7M, EPOCH TIME: 1754074658.612362
[08/01 11:57:38    920s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3473.7MB).
[08/01 11:57:38    920s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:3473.7M, EPOCH TIME: 1754074658.615786
[08/01 11:57:38    920s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 11:57:38    920s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:20 mem=3473.7M
[08/01 11:57:38    920s] ### Creating RouteCongInterface, started
[08/01 11:57:38    920s] 
[08/01 11:57:38    920s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/01 11:57:38    920s] 
[08/01 11:57:38    920s] #optDebug: {0, 1.000}
[08/01 11:57:38    920s] ### Creating RouteCongInterface, finished
[08/01 11:57:38    920s] {MG  {4 0 1 0.122285}  {7 0 2.7 0.328484}  {9 0 8.1 0.96137} }
[08/01 11:57:38    920s] ### Creating LA Mngr. totSessionCpu=0:15:21 mem=3473.7M
[08/01 11:57:38    920s] ### Creating LA Mngr, finished. totSessionCpu=0:15:21 mem=3473.7M
[08/01 11:57:39    920s] *info: 67 clock nets excluded
[08/01 11:57:39    920s] *info: 67 nets with fixed/cover wires excluded.
[08/01 11:57:39    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2496899.4
[08/01 11:57:39    921s] PathGroup :  reg2reg  TargetSlack : 0 
[08/01 11:57:39    921s] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.014 Density 70.45
[08/01 11:57:39    921s] Optimizer TNS Opt
[08/01 11:57:39    921s] OptDebug: Start of Optimizer TNS Pass:
[08/01 11:57:39    921s] +----------+------+------+
[08/01 11:57:39    921s] |Path Group|   WNS|   TNS|
[08/01 11:57:39    921s] +----------+------+------+
[08/01 11:57:39    921s] |default   | 0.714| 0.000|
[08/01 11:57:39    921s] |reg2reg   |-0.004|-0.014|
[08/01 11:57:39    921s] |HEPG      |-0.004|-0.014|
[08/01 11:57:39    921s] |All Paths |-0.004|-0.014|
[08/01 11:57:39    921s] +----------+------+------+
[08/01 11:57:39    921s] 
[08/01 11:57:39    921s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3531.0M, EPOCH TIME: 1754074659.546729
[08/01 11:57:39    921s] Found 0 hard placement blockage before merging.
[08/01 11:57:39    921s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.004ns TNS -0.014ns; HEPG WNS -0.004ns TNS -0.014ns; all paths WNS -0.004ns TNS -0.014ns; Real time 0:02:04
[08/01 11:57:39    921s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3531.0M, EPOCH TIME: 1754074659.547311
[08/01 11:57:39    921s] Active Path Group: reg2reg  
[08/01 11:57:39    921s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:57:39    921s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
[08/01 11:57:39    921s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:57:39    921s] |  -0.004|   -0.004|  -0.014|   -0.014|   70.45%|   0:00:00.0| 3531.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]11/D    |
[08/01 11:57:39    921s] |   0.000|    0.000|   0.000|    0.000|   70.45%|   0:00:00.0| 3554.6M|nangate_view_setup|       NA| NA                        |
[08/01 11:57:39    921s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
[08/01 11:57:39    921s] 
[08/01 11:57:39    921s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3554.6M) ***
[08/01 11:57:39    921s] 
[08/01 11:57:39    921s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=3554.6M) ***
[08/01 11:57:39    921s] Deleting 0 temporary hard placement blockage(s).
[08/01 11:57:39    921s] OptDebug: End of Optimizer TNS Pass:
[08/01 11:57:39    921s] +----------+-----+-----+
[08/01 11:57:39    921s] |Path Group|  WNS|  TNS|
[08/01 11:57:39    921s] +----------+-----+-----+
[08/01 11:57:39    921s] |default   |0.714|0.000|
[08/01 11:57:39    921s] |reg2reg   |0.000|0.000|
[08/01 11:57:39    921s] |HEPG      |0.000|0.000|
[08/01 11:57:39    921s] |All Paths |0.000|0.000|
[08/01 11:57:39    921s] +----------+-----+-----+
[08/01 11:57:39    921s] 
[08/01 11:57:39    921s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:02:04
[08/01 11:57:39    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2496899.4
[08/01 11:57:39    921s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3554.6M, EPOCH TIME: 1754074659.843236
[08/01 11:57:39    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:57:39    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:39    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:39    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:39    921s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.099, REAL:0.100, MEM:3554.6M, EPOCH TIME: 1754074659.942801
[08/01 11:57:39    921s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3554.6M, EPOCH TIME: 1754074659.947954
[08/01 11:57:39    921s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3554.6M, EPOCH TIME: 1754074659.948032
[08/01 11:57:39    921s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3554.6M, EPOCH TIME: 1754074659.965297
[08/01 11:57:39    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:39    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:39    921s] 
[08/01 11:57:39    921s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:39    921s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:3554.6M, EPOCH TIME: 1754074659.976721
[08/01 11:57:39    921s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3554.6M, EPOCH TIME: 1754074659.976773
[08/01 11:57:39    921s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3554.6M, EPOCH TIME: 1754074659.977127
[08/01 11:57:39    921s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.032, REAL:0.032, MEM:3554.6M, EPOCH TIME: 1754074659.980269
[08/01 11:57:39    921s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.032, REAL:0.032, MEM:3554.6M, EPOCH TIME: 1754074659.980291
[08/01 11:57:39    921s] TDRefine: refinePlace mode is spiral
[08/01 11:57:39    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.22
[08/01 11:57:39    921s] OPERPROF: Starting RefinePlace at level 1, MEM:3554.6M, EPOCH TIME: 1754074659.980339
[08/01 11:57:39    921s] *** Starting place_detail (0:15:22 mem=3554.6M) ***
[08/01 11:57:39    921s] Total net bbox length = 5.338e+05 (2.681e+05 2.657e+05) (ext = 9.608e+04)
[08/01 11:57:39    921s] 
[08/01 11:57:39    921s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:40    921s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:57:40    921s] (I)      Default pattern map key = top_default.
[08/01 11:57:40    921s] (I)      Default pattern map key = top_default.
[08/01 11:57:40    921s] User Input Parameters:
[08/01 11:57:40    921s] - Congestion Driven    : Off
[08/01 11:57:40    921s] - Timing Driven        : Off
[08/01 11:57:40    921s] - Area-Violation Based : Off
[08/01 11:57:40    921s] - Start Rollback Level : -5
[08/01 11:57:40    921s] - Legalized            : On
[08/01 11:57:40    921s] - Window Based         : Off
[08/01 11:57:40    921s] - eDen incr mode       : Off
[08/01 11:57:40    921s] - Small incr mode      : On
[08/01 11:57:40    921s] 
[08/01 11:57:40    921s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3554.6M, EPOCH TIME: 1754074660.012499
[08/01 11:57:40    921s] 
[08/01 11:57:40    921s] Starting Small incrNP...
[08/01 11:57:40    921s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3554.6M, EPOCH TIME: 1754074660.016669
[08/01 11:57:40    921s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.007, REAL:0.007, MEM:3554.6M, EPOCH TIME: 1754074660.023294
[08/01 11:57:40    921s] default core: bins with density > 0.750 = 27.30 % ( 199 / 729 )
[08/01 11:57:40    921s] Density distribution unevenness ratio (U70) = 3.730%
[08/01 11:57:40    921s] Density distribution unevenness ratio (U80) = 0.092%
[08/01 11:57:40    921s] Density distribution unevenness ratio (U90) = 0.000%
[08/01 11:57:40    921s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.011, REAL:0.011, MEM:3554.6M, EPOCH TIME: 1754074660.023372
[08/01 11:57:40    921s] cost 0.858516, thresh 1.000000
[08/01 11:57:40    921s] Density distribution unevenness ratio = 3.730%
[08/01 11:57:40    921s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3554.6M)
[08/01 11:57:40    921s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:57:40    921s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3554.6M, EPOCH TIME: 1754074660.024187
[08/01 11:57:40    921s] Starting refinePlace ...
[08/01 11:57:40    921s] (I)      Default pattern map key = top_default.
[08/01 11:57:40    921s] One DDP V2 for no tweak run.
[08/01 11:57:40    921s] (I)      Default pattern map key = top_default.
[08/01 11:57:40    921s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3557.8M, EPOCH TIME: 1754074660.078947
[08/01 11:57:40    921s] DDP initSite1 nrRow 266 nrJob 266
[08/01 11:57:40    921s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3557.8M, EPOCH TIME: 1754074660.079009
[08/01 11:57:40    921s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3557.8M, EPOCH TIME: 1754074660.079268
[08/01 11:57:40    921s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3557.8M, EPOCH TIME: 1754074660.079286
[08/01 11:57:40    921s] DDP markSite nrRow 266 nrJob 266
[08/01 11:57:40    921s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3557.8M, EPOCH TIME: 1754074660.080095
[08/01 11:57:40    921s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3557.8M, EPOCH TIME: 1754074660.080163
[08/01 11:57:40    921s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 11:57:40    921s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3564.3MB) @(0:15:22 - 0:15:22).
[08/01 11:57:40    921s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 11:57:40    921s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 11:57:40    921s] 
[08/01 11:57:40    921s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 11:57:40    922s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 11:57:40    922s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 11:57:40    922s] Move report: legalization moves 5 insts, mean move: 1.27 um, max move: 2.16 um spiral
[08/01 11:57:40    922s] 	Max move on inst (FE_OFC762_n36469): (238.83, 297.08) --> (239.59, 295.68)
[08/01 11:57:40    922s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[08/01 11:57:40    922s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 11:57:40    922s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3548.3MB) @(0:15:22 - 0:15:22).
[08/01 11:57:40    922s] Move report: Detail placement moves 5 insts, mean move: 1.27 um, max move: 2.16 um 
[08/01 11:57:40    922s] 	Max move on inst (FE_OFC762_n36469): (238.83, 297.08) --> (239.59, 295.68)
[08/01 11:57:40    922s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 3548.3MB
[08/01 11:57:40    922s] Statistics of distance of Instance movement in refine placement:
[08/01 11:57:40    922s]   maximum (X+Y) =         2.16 um
[08/01 11:57:40    922s]   inst (FE_OFC762_n36469) with max move: (238.83, 297.08) -> (239.59, 295.68)
[08/01 11:57:40    922s]   mean    (X+Y) =         1.27 um
[08/01 11:57:40    922s] Total instances moved : 5
[08/01 11:57:40    922s] Summary Report:
[08/01 11:57:40    922s] Instances move: 5 (out of 47124 movable)
[08/01 11:57:40    922s] Instances flipped: 0
[08/01 11:57:40    922s] Mean displacement: 1.27 um
[08/01 11:57:40    922s] Max displacement: 2.16 um (Instance: FE_OFC762_n36469) (238.83, 297.08) -> (239.59, 295.68)
[08/01 11:57:40    922s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[08/01 11:57:40    922s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.760, REAL:0.759, MEM:3548.3M, EPOCH TIME: 1754074660.782984
[08/01 11:57:40    922s] Total net bbox length = 5.338e+05 (2.681e+05 2.657e+05) (ext = 9.608e+04)
[08/01 11:57:40    922s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3548.3MB
[08/01 11:57:40    922s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3548.3MB) @(0:15:22 - 0:15:22).
[08/01 11:57:40    922s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.22
[08/01 11:57:40    922s] *** Finished place_detail (0:15:22 mem=3548.3M) ***
[08/01 11:57:40    922s] OPERPROF: Finished RefinePlace at level 1, CPU:0.814, REAL:0.814, MEM:3548.3M, EPOCH TIME: 1754074660.794047
[08/01 11:57:40    922s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3548.3M, EPOCH TIME: 1754074660.984196
[08/01 11:57:40    922s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 11:57:40    922s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    922s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    922s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    922s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.119, REAL:0.120, MEM:3538.3M, EPOCH TIME: 1754074661.104021
[08/01 11:57:41    922s] *** maximum move = 2.16 um ***
[08/01 11:57:41    922s] *** Finished re-routing un-routed nets (3538.3M) ***
[08/01 11:57:41    922s] OPERPROF: Starting DPlace-Init at level 1, MEM:3538.3M, EPOCH TIME: 1754074661.163110
[08/01 11:57:41    922s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3538.3M, EPOCH TIME: 1754074661.178657
[08/01 11:57:41    922s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    922s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    922s] 
[08/01 11:57:41    922s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:41    922s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3538.3M, EPOCH TIME: 1754074661.188694
[08/01 11:57:41    922s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3538.3M, EPOCH TIME: 1754074661.188745
[08/01 11:57:41    922s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3554.3M, EPOCH TIME: 1754074661.189293
[08/01 11:57:41    922s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:3554.3M, EPOCH TIME: 1754074661.192295
[08/01 11:57:41    923s] 
[08/01 11:57:41    923s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=3554.3M) ***
[08/01 11:57:41    923s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2496899.4
[08/01 11:57:41    923s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.45
[08/01 11:57:41    923s] OptDebug: End of Setup Fixing:
[08/01 11:57:41    923s] +----------+-----+-----+
[08/01 11:57:41    923s] |Path Group|  WNS|  TNS|
[08/01 11:57:41    923s] +----------+-----+-----+
[08/01 11:57:41    923s] |default   |0.714|0.000|
[08/01 11:57:41    923s] |reg2reg   |0.000|0.000|
[08/01 11:57:41    923s] |HEPG      |0.000|0.000|
[08/01 11:57:41    923s] |All Paths |0.000|0.000|
[08/01 11:57:41    923s] +----------+-----+-----+
[08/01 11:57:41    923s] 
[08/01 11:57:41    923s] Finished writing unified metrics of routing constraints.
[08/01 11:57:41    923s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2496899.4
[08/01 11:57:41    923s] Bottom Preferred Layer:
[08/01 11:57:41    923s] +---------------+------------+------------+----------+
[08/01 11:57:41    923s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[08/01 11:57:41    923s] +---------------+------------+------------+----------+
[08/01 11:57:41    923s] | metal3 (z=3)  |          0 |         67 | default  |
[08/01 11:57:41    923s] | metal4 (z=4)  |         16 |          0 | default  |
[08/01 11:57:41    923s] | metal7 (z=7)  |          1 |          0 | default  |
[08/01 11:57:41    923s] +---------------+------------+------------+----------+
[08/01 11:57:41    923s] Via Pillar Rule:
[08/01 11:57:41    923s]     None
[08/01 11:57:41    923s] 
[08/01 11:57:41    923s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=3554.3M) ***
[08/01 11:57:41    923s] 
[08/01 11:57:41    923s] Total-nets :: 57795, Stn-nets :: 257, ratio :: 0.444675 %, Total-len 579346, Stn-len 121.4
[08/01 11:57:41    923s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3535.2M, EPOCH TIME: 1754074661.607684
[08/01 11:57:41    923s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:41    923s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    923s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    923s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:41    923s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.097, REAL:0.098, MEM:3471.2M, EPOCH TIME: 1754074661.705459
[08/01 11:57:41    923s] TotalInstCnt at PhyDesignMc Destruction: 47190
[08/01 11:57:41    923s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.32
[08/01 11:57:41    923s] *** TnsOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:15:23.4/1:02:35.0 (0.2), mem = 3471.2M
[08/01 11:57:41    923s] 
[08/01 11:57:41    923s] =============================================================================================
[08/01 11:57:41    923s]  Step TAT Report : TnsOpt #1 / ccopt_design #2                                  21.18-s099_1
[08/01 11:57:41    923s] =============================================================================================
[08/01 11:57:41    923s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:57:41    923s] ---------------------------------------------------------------------------------------------
[08/01 11:57:41    923s] [ SlackTraversorInit     ]      2   0:00:00.4  (  13.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:57:41    923s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:41    923s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:57:41    923s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:41    923s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ TransformInit          ]      1   0:00:00.4  (  12.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:57:41    923s] [ OptimizationStep       ]      1   0:00:00.1  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:41    923s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:57:41    923s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[08/01 11:57:41    923s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/01 11:57:41    923s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 11:57:41    923s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:41    923s] [ RefinePlace            ]      1   0:00:01.5  (  46.9 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 11:57:41    923s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 11:57:41    923s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[08/01 11:57:41    923s] [ MISC                   ]          0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:57:41    923s] ---------------------------------------------------------------------------------------------
[08/01 11:57:41    923s]  TnsOpt #1 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[08/01 11:57:41    923s] ---------------------------------------------------------------------------------------------
[08/01 11:57:41    923s] 
[08/01 11:57:41    923s] End: GigaOpt TNS non-legal recovery
[08/01 11:57:41    923s] **INFO: Flow update: Design timing is met.
[08/01 11:57:41    923s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:57:41    923s] #optDebug: fT-D <X 1 0 0 0>
[08/01 11:57:41    923s] Register exp ratio and priority group on 17 nets on 57795 nets : 
[08/01 11:57:41    923s] z=4 : 16 nets
[08/01 11:57:41    923s] z=7 : 1 nets
[08/01 11:57:42    923s] 
[08/01 11:57:42    923s] Active setup views:
[08/01 11:57:42    923s]  nangate_view_setup
[08/01 11:57:42    923s]   Dominating endpoints: 0
[08/01 11:57:42    923s]   Dominating TNS: -0.000
[08/01 11:57:42    923s] 
[08/01 11:57:42    923s] RC Grid backup saved.
[08/01 11:57:42    923s] Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
[08/01 11:57:42    923s] pre_route RC Extraction called for design top.
[08/01 11:57:42    923s] RC Extraction called in multi-corner(1) mode.
[08/01 11:57:42    923s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 11:57:42    923s] Type 'man IMPEXT-6197' for more detail.
[08/01 11:57:42    923s] RCMode: PreRoute
[08/01 11:57:42    923s]       RC Corner Indexes            0   
[08/01 11:57:42    923s] Capacitance Scaling Factor   : 1.00000 
[08/01 11:57:42    923s] Resistance Scaling Factor    : 1.00000 
[08/01 11:57:42    923s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 11:57:42    923s] Clock Res. Scaling Factor    : 1.00000 
[08/01 11:57:42    923s] Shrink Factor                : 1.00000
[08/01 11:57:42    923s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 11:57:42    923s] 
[08/01 11:57:42    923s] Trim Metal Layers:
[08/01 11:57:42    923s] LayerId::1 widthSet size::1
[08/01 11:57:42    923s] LayerId::2 widthSet size::1
[08/01 11:57:42    923s] LayerId::3 widthSet size::1
[08/01 11:57:42    923s] LayerId::4 widthSet size::1
[08/01 11:57:42    923s] LayerId::5 widthSet size::1
[08/01 11:57:42    923s] LayerId::6 widthSet size::1
[08/01 11:57:42    923s] LayerId::7 widthSet size::1
[08/01 11:57:42    923s] LayerId::8 widthSet size::1
[08/01 11:57:42    923s] LayerId::9 widthSet size::1
[08/01 11:57:42    923s] LayerId::10 widthSet size::1
[08/01 11:57:42    923s] eee: pegSigSF::1.070000
[08/01 11:57:42    923s] Skipped RC grid update for preRoute extraction.
[08/01 11:57:42    923s] Initializing multi-corner resistance tables ...
[08/01 11:57:42    923s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 11:57:42    923s] eee: l::2 avDens::0.169222 usedTrk::9725.834286 availTrk::57473.684211 sigTrk::9725.834286
[08/01 11:57:42    923s] eee: l::3 avDens::0.218240 usedTrk::17022.693587 availTrk::78000.000000 sigTrk::17022.693587
[08/01 11:57:42    923s] eee: l::4 avDens::0.196142 usedTrk::7649.533919 availTrk::39000.000000 sigTrk::7649.533919
[08/01 11:57:42    923s] eee: l::5 avDens::0.089873 usedTrk::3316.324641 availTrk::36900.000000 sigTrk::3316.324641
[08/01 11:57:42    923s] eee: l::6 avDens::0.098647 usedTrk::3575.935714 availTrk::36250.000000 sigTrk::3575.935714
[08/01 11:57:42    923s] eee: l::7 avDens::0.012885 usedTrk::24.051429 availTrk::1866.666667 sigTrk::24.051429
[08/01 11:57:42    923s] eee: l::8 avDens::0.042631 usedTrk::68.920000 availTrk::1616.666667 sigTrk::68.920000
[08/01 11:57:42    923s] eee: l::9 avDens::0.219904 usedTrk::109.677143 availTrk::498.750000 sigTrk::109.677143
[08/01 11:57:42    923s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 11:57:42    923s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 11:57:42    923s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248556 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.863200 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.364862 siPrev=0 viaL=0.000000 crit=0.017075 shortMod=0.085373 fMod=0.004269 
[08/01 11:57:42    924s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3499.859M)
[08/01 11:57:42    924s] Starting delay calculation for Setup views
[08/01 11:57:42    924s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:57:42    924s] #################################################################################
[08/01 11:57:42    924s] # Design Stage: PreRoute
[08/01 11:57:42    924s] # Design Name: top
[08/01 11:57:42    924s] # Design Mode: 45nm
[08/01 11:57:42    924s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:57:42    924s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:57:42    924s] # Signoff Settings: SI Off 
[08/01 11:57:42    924s] #################################################################################
[08/01 11:57:43    925s] Calculate delays in BcWc mode...
[08/01 11:57:43    925s] Topological Sorting (REAL = 0:00:00.0, MEM = 3497.9M, InitMEM = 3497.9M)
[08/01 11:57:43    925s] Start delay calculation (fullDC) (1 T). (MEM=3497.86)
[08/01 11:57:43    925s] End AAE Lib Interpolated Model. (MEM=3509.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:57:49    931s] Total number of fetched objects 60322
[08/01 11:57:49    931s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:57:49    931s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:57:49    931s] End delay calculation. (MEM=3481.9 CPU=0:00:05.0 REAL=0:00:05.0)
[08/01 11:57:49    931s] End delay calculation (fullDC). (MEM=3481.9 CPU=0:00:06.0 REAL=0:00:06.0)
[08/01 11:57:49    931s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 3481.9M) ***
[08/01 11:57:50    932s] *** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:15:32 mem=3481.9M)
[08/01 11:57:50    932s] OPTC: user 20.0
[08/01 11:57:50    932s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3481.90 MB )
[08/01 11:57:50    932s] (I)      ==================== Layers =====================
[08/01 11:57:50    932s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:50    932s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:57:50    932s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:50    932s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:57:50    932s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:57:50    932s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:50    932s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:57:50    932s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:57:50    932s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:57:50    932s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:50    932s] (I)      Started Import and model ( Curr Mem: 3481.90 MB )
[08/01 11:57:50    932s] (I)      Default pattern map key = top_default.
[08/01 11:57:50    932s] (I)      == Non-default Options ==
[08/01 11:57:50    932s] (I)      Build term to term wires                           : false
[08/01 11:57:50    932s] (I)      Maximum routing layer                              : 10
[08/01 11:57:50    932s] (I)      Number of threads                                  : 1
[08/01 11:57:50    932s] (I)      Method to set GCell size                           : row
[08/01 11:57:50    932s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 11:57:50    932s] (I)      Use row-based GCell size
[08/01 11:57:50    932s] (I)      Use row-based GCell align
[08/01 11:57:50    932s] (I)      layer 0 area = 0
[08/01 11:57:50    932s] (I)      layer 1 area = 0
[08/01 11:57:50    932s] (I)      layer 2 area = 0
[08/01 11:57:50    932s] (I)      layer 3 area = 0
[08/01 11:57:50    932s] (I)      layer 4 area = 0
[08/01 11:57:50    932s] (I)      layer 5 area = 0
[08/01 11:57:50    932s] (I)      layer 6 area = 0
[08/01 11:57:50    932s] (I)      layer 7 area = 0
[08/01 11:57:50    932s] (I)      layer 8 area = 0
[08/01 11:57:50    932s] (I)      layer 9 area = 0
[08/01 11:57:50    932s] (I)      GCell unit size   : 2800
[08/01 11:57:50    932s] (I)      GCell multiplier  : 1
[08/01 11:57:50    932s] (I)      GCell row height  : 2800
[08/01 11:57:50    932s] (I)      Actual row height : 2800
[08/01 11:57:50    932s] (I)      GCell align ref   : 20140 20160
[08/01 11:57:50    932s] [NR-eGR] Track table information for default rule: 
[08/01 11:57:50    932s] [NR-eGR] metal1 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal2 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal3 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal4 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal5 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal6 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal7 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal8 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal9 has single uniform track structure
[08/01 11:57:50    932s] [NR-eGR] metal10 has single uniform track structure
[08/01 11:57:50    932s] (I)      ============== Default via ===============
[08/01 11:57:50    932s] (I)      +---+------------------+-----------------+
[08/01 11:57:50    932s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 11:57:50    932s] (I)      +---+------------------+-----------------+
[08/01 11:57:50    932s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 11:57:50    932s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 11:57:50    932s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 11:57:50    932s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 11:57:50    932s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 11:57:50    932s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 11:57:50    932s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 11:57:50    932s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 11:57:50    932s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 11:57:50    932s] (I)      +---+------------------+-----------------+
[08/01 11:57:50    932s] [NR-eGR] Read 81886 PG shapes
[08/01 11:57:50    932s] [NR-eGR] Read 0 clock shapes
[08/01 11:57:50    932s] [NR-eGR] Read 0 other shapes
[08/01 11:57:50    932s] [NR-eGR] #Routing Blockages  : 0
[08/01 11:57:50    932s] [NR-eGR] #Instance Blockages : 0
[08/01 11:57:50    932s] [NR-eGR] #PG Blockages       : 81886
[08/01 11:57:50    932s] [NR-eGR] #Halo Blockages     : 0
[08/01 11:57:50    932s] [NR-eGR] #Boundary Blockages : 0
[08/01 11:57:50    932s] [NR-eGR] #Clock Blockages    : 0
[08/01 11:57:50    932s] [NR-eGR] #Other Blockages    : 0
[08/01 11:57:50    932s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 11:57:50    932s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[08/01 11:57:50    932s] [NR-eGR] Read 57543 nets ( ignored 67 )
[08/01 11:57:50    932s] (I)      early_global_route_priority property id does not exist.
[08/01 11:57:50    932s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20590  Num CS=0
[08/01 11:57:50    932s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10307
[08/01 11:57:50    932s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8955
[08/01 11:57:50    932s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1261
[08/01 11:57:50    932s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 66
[08/01 11:57:50    932s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 1
[08/01 11:57:50    932s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 11:57:50    932s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 11:57:50    932s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 11:57:50    932s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 11:57:50    932s] (I)      Number of ignored nets                =     67
[08/01 11:57:50    932s] (I)      Number of connected nets              =      0
[08/01 11:57:50    932s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 11:57:50    932s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 11:57:50    932s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 11:57:50    932s] (I)      Ndr track 0 does not exist
[08/01 11:57:50    932s] (I)      ---------------------Grid Graph Info--------------------
[08/01 11:57:50    932s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 11:57:50    932s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 11:57:50    932s] (I)      Site width          :   380  (dbu)
[08/01 11:57:50    932s] (I)      Row height          :  2800  (dbu)
[08/01 11:57:50    932s] (I)      GCell row height    :  2800  (dbu)
[08/01 11:57:50    932s] (I)      GCell width         :  2800  (dbu)
[08/01 11:57:50    932s] (I)      GCell height        :  2800  (dbu)
[08/01 11:57:50    932s] (I)      Grid                :   281   281    10
[08/01 11:57:50    932s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 11:57:50    932s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 11:57:50    932s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 11:57:50    932s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 11:57:50    932s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 11:57:50    932s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 11:57:50    932s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 11:57:50    932s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 11:57:50    932s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 11:57:50    932s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 11:57:50    932s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 11:57:50    932s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 11:57:50    932s] (I)      --------------------------------------------------------
[08/01 11:57:50    932s] 
[08/01 11:57:50    932s] [NR-eGR] ============ Routing rule table ============
[08/01 11:57:50    932s] [NR-eGR] Rule id: 0  Nets: 57476
[08/01 11:57:50    932s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 11:57:50    932s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 11:57:50    932s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 11:57:50    932s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:57:50    932s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 11:57:50    932s] [NR-eGR] ========================================
[08/01 11:57:50    932s] [NR-eGR] 
[08/01 11:57:50    932s] (I)      =============== Blocked Tracks ===============
[08/01 11:57:50    932s] (I)      +-------+---------+----------+---------------+
[08/01 11:57:50    932s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 11:57:50    932s] (I)      +-------+---------+----------+---------------+
[08/01 11:57:50    932s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 11:57:50    932s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 11:57:50    932s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 11:57:50    932s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 11:57:50    932s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 11:57:50    932s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 11:57:50    932s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 11:57:50    932s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 11:57:50    932s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 11:57:50    932s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 11:57:50    932s] (I)      +-------+---------+----------+---------------+
[08/01 11:57:50    932s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3495.94 MB )
[08/01 11:57:50    932s] (I)      Reset routing kernel
[08/01 11:57:50    932s] (I)      Started Global Routing ( Curr Mem: 3495.94 MB )
[08/01 11:57:50    932s] (I)      totalPins=185088  totalGlobalPin=175157 (94.63%)
[08/01 11:57:50    932s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 11:57:50    932s] (I)      
[08/01 11:57:50    932s] (I)      ============  Phase 1a Route ============
[08/01 11:57:50    932s] [NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[08/01 11:57:50    932s] (I)      Usage: 367297 = (188047 H, 179250 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.510e+05um V)
[08/01 11:57:50    932s] (I)      
[08/01 11:57:50    932s] (I)      ============  Phase 1b Route ============
[08/01 11:57:50    932s] (I)      Usage: 367297 = (188047 H, 179250 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.510e+05um V)
[08/01 11:57:50    932s] (I)      Overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.142158e+05um
[08/01 11:57:50    932s] (I)      Congestion metric : 0.00%H 0.09%V, 0.10%HV
[08/01 11:57:50    932s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 11:57:50    932s] (I)      
[08/01 11:57:50    932s] (I)      ============  Phase 1c Route ============
[08/01 11:57:50    932s] (I)      Usage: 367297 = (188047 H, 179250 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.510e+05um V)
[08/01 11:57:50    932s] (I)      
[08/01 11:57:50    932s] (I)      ============  Phase 1d Route ============
[08/01 11:57:50    932s] (I)      Usage: 367297 = (188047 H, 179250 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.510e+05um V)
[08/01 11:57:50    932s] (I)      
[08/01 11:57:50    932s] (I)      ============  Phase 1e Route ============
[08/01 11:57:50    932s] (I)      Usage: 367297 = (188047 H, 179250 V) = (14.59% H, 12.72% V) = (2.633e+05um H, 2.510e+05um V)
[08/01 11:57:50    932s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.142158e+05um
[08/01 11:57:50    932s] (I)      
[08/01 11:57:50    932s] (I)      ============  Phase 1l Route ============
[08/01 11:57:51    932s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 11:57:51    932s] (I)      Layer  2:     548601    172111       247           0      579747    ( 0.00%) 
[08/01 11:57:51    932s] (I)      Layer  3:     766621    209384         2           0      786800    ( 0.00%) 
[08/01 11:57:51    932s] (I)      Layer  4:     368097     97297        57           0      393400    ( 0.00%) 
[08/01 11:57:51    932s] (I)      Layer  5:     372635     36859         2           0      393400    ( 0.00%) 
[08/01 11:57:51    932s] (I)      Layer  6:     359227     35828         4           0      393400    ( 0.00%) 
[08/01 11:57:51    932s] (I)      Layer  7:     107890       277         3       11407      119727    ( 8.70%) 
[08/01 11:57:51    932s] (I)      Layer  8:      96318       596         0       29803      101330    (22.73%) 
[08/01 11:57:51    932s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 11:57:51    932s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 11:57:51    932s] (I)      Total:       2706173    552352       315       99811     2843611    ( 3.39%) 
[08/01 11:57:51    932s] (I)      
[08/01 11:57:51    932s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 11:57:51    932s] [NR-eGR]                        OverCon           OverCon            
[08/01 11:57:51    932s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 11:57:51    932s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 11:57:51    932s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:57:51    932s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR]  metal2 ( 2)       190( 0.24%)         9( 0.01%)   ( 0.25%) 
[08/01 11:57:51    932s] [NR-eGR]  metal3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR]  metal4 ( 4)        53( 0.07%)         0( 0.00%)   ( 0.07%) 
[08/01 11:57:51    932s] [NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR]  metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 11:57:51    932s] [NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 11:57:51    932s] [NR-eGR] ---------------------------------------------------------------
[08/01 11:57:51    932s] [NR-eGR]        Total       254( 0.04%)         9( 0.00%)   ( 0.04%) 
[08/01 11:57:51    932s] [NR-eGR] 
[08/01 11:57:51    932s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.31 sec, Curr Mem: 3503.94 MB )
[08/01 11:57:51    932s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 11:57:51    932s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 11:57:51    932s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.52 sec, Curr Mem: 3503.94 MB )
[08/01 11:57:51    932s] (I)      ====================================== Runtime Summary =======================================
[08/01 11:57:51    932s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 11:57:51    932s] (I)      ----------------------------------------------------------------------------------------------
[08/01 11:57:51    932s] (I)       Early Global Route kernel              100.00%  1983.82 sec  1984.34 sec  0.52 sec  0.50 sec 
[08/01 11:57:51    932s] (I)       +-Import and model                      37.63%  1983.82 sec  1984.02 sec  0.20 sec  0.19 sec 
[08/01 11:57:51    932s] (I)       | +-Create place DB                     16.54%  1983.82 sec  1983.91 sec  0.09 sec  0.09 sec 
[08/01 11:57:51    932s] (I)       | | +-Import place data                 16.53%  1983.82 sec  1983.91 sec  0.09 sec  0.09 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read instances and placement     3.64%  1983.82 sec  1983.84 sec  0.02 sec  0.02 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read nets                       12.86%  1983.84 sec  1983.91 sec  0.07 sec  0.07 sec 
[08/01 11:57:51    932s] (I)       | +-Create route DB                     18.99%  1983.91 sec  1984.01 sec  0.10 sec  0.09 sec 
[08/01 11:57:51    932s] (I)       | | +-Import route data (1T)            18.95%  1983.91 sec  1984.01 sec  0.10 sec  0.09 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.55%  1983.92 sec  1983.93 sec  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read routing blockages         0.00%  1983.92 sec  1983.92 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read instance blockages        0.81%  1983.92 sec  1983.92 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read PG blockages              1.02%  1983.92 sec  1983.93 sec  0.01 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read clock blockages           0.07%  1983.93 sec  1983.93 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read other blockages           0.07%  1983.93 sec  1983.93 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read halo blockages            0.05%  1983.93 sec  1983.93 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Read boundary cut boxes        0.00%  1983.93 sec  1983.93 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read blackboxes                  0.00%  1983.93 sec  1983.93 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read prerouted                   6.05%  1983.93 sec  1983.96 sec  0.03 sec  0.03 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read unlegalized nets            0.68%  1983.96 sec  1983.97 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | +-Read nets                        1.65%  1983.97 sec  1983.98 sec  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)       | | | +-Set up via pillars               0.12%  1983.98 sec  1983.98 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | +-Initialize 3D grid graph         0.29%  1983.98 sec  1983.98 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | +-Model blockage capacity          3.61%  1983.98 sec  1984.00 sec  0.02 sec  0.02 sec 
[08/01 11:57:51    932s] (I)       | | | | +-Initialize 3D capacity         3.30%  1983.99 sec  1984.00 sec  0.02 sec  0.02 sec 
[08/01 11:57:51    932s] (I)       | +-Read aux data                        0.00%  1984.01 sec  1984.01 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | +-Others data preparation              0.35%  1984.01 sec  1984.01 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | +-Create route kernel                  1.23%  1984.01 sec  1984.01 sec  0.01 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       +-Global Routing                        59.14%  1984.02 sec  1984.32 sec  0.31 sec  0.29 sec 
[08/01 11:57:51    932s] (I)       | +-Initialization                       2.61%  1984.02 sec  1984.03 sec  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)       | +-Net group 1                         51.79%  1984.03 sec  1984.30 sec  0.27 sec  0.27 sec 
[08/01 11:57:51    932s] (I)       | | +-Generate topology                  5.67%  1984.03 sec  1984.06 sec  0.03 sec  0.03 sec 
[08/01 11:57:51    932s] (I)       | | +-Phase 1a                          13.67%  1984.07 sec  1984.14 sec  0.07 sec  0.07 sec 
[08/01 11:57:51    932s] (I)       | | | +-Pattern routing (1T)            10.83%  1984.07 sec  1984.12 sec  0.06 sec  0.06 sec 
[08/01 11:57:51    932s] (I)       | | | +-Add via demand to 2D             2.70%  1984.12 sec  1984.14 sec  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)       | | +-Phase 1b                           0.08%  1984.14 sec  1984.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | +-Phase 1c                           0.00%  1984.14 sec  1984.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | +-Phase 1d                           0.00%  1984.14 sec  1984.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | +-Phase 1e                           0.03%  1984.14 sec  1984.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | | +-Route legalization               0.00%  1984.14 sec  1984.14 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       | | +-Phase 1l                          31.06%  1984.14 sec  1984.30 sec  0.16 sec  0.16 sec 
[08/01 11:57:51    932s] (I)       | | | +-Layer assignment (1T)           30.44%  1984.14 sec  1984.30 sec  0.16 sec  0.16 sec 
[08/01 11:57:51    932s] (I)       | +-Clean cong LA                        0.00%  1984.30 sec  1984.30 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)       +-Export 3D cong map                     2.12%  1984.32 sec  1984.33 sec  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)       | +-Export 2D cong map                   0.22%  1984.33 sec  1984.33 sec  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)      ===================== Summary by functions =====================
[08/01 11:57:51    932s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 11:57:51    932s] (I)      ----------------------------------------------------------------
[08/01 11:57:51    932s] (I)        0  Early Global Route kernel      100.00%  0.52 sec  0.50 sec 
[08/01 11:57:51    932s] (I)        1  Global Routing                  59.14%  0.31 sec  0.29 sec 
[08/01 11:57:51    932s] (I)        1  Import and model                37.63%  0.20 sec  0.19 sec 
[08/01 11:57:51    932s] (I)        1  Export 3D cong map               2.12%  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)        2  Net group 1                     51.79%  0.27 sec  0.27 sec 
[08/01 11:57:51    932s] (I)        2  Create route DB                 18.99%  0.10 sec  0.09 sec 
[08/01 11:57:51    932s] (I)        2  Create place DB                 16.54%  0.09 sec  0.09 sec 
[08/01 11:57:51    932s] (I)        2  Initialization                   2.61%  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)        2  Create route kernel              1.23%  0.01 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        2  Others data preparation          0.35%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        2  Export 2D cong map               0.22%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        3  Phase 1l                        31.06%  0.16 sec  0.16 sec 
[08/01 11:57:51    932s] (I)        3  Import route data (1T)          18.95%  0.10 sec  0.09 sec 
[08/01 11:57:51    932s] (I)        3  Import place data               16.53%  0.09 sec  0.09 sec 
[08/01 11:57:51    932s] (I)        3  Phase 1a                        13.67%  0.07 sec  0.07 sec 
[08/01 11:57:51    932s] (I)        3  Generate topology                5.67%  0.03 sec  0.03 sec 
[08/01 11:57:51    932s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        4  Layer assignment (1T)           30.44%  0.16 sec  0.16 sec 
[08/01 11:57:51    932s] (I)        4  Read nets                       14.50%  0.08 sec  0.08 sec 
[08/01 11:57:51    932s] (I)        4  Pattern routing (1T)            10.83%  0.06 sec  0.06 sec 
[08/01 11:57:51    932s] (I)        4  Read prerouted                   6.05%  0.03 sec  0.03 sec 
[08/01 11:57:51    932s] (I)        4  Read instances and placement     3.64%  0.02 sec  0.02 sec 
[08/01 11:57:51    932s] (I)        4  Model blockage capacity          3.61%  0.02 sec  0.02 sec 
[08/01 11:57:51    932s] (I)        4  Add via demand to 2D             2.70%  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)        4  Read blockages ( Layer 2-10 )    2.55%  0.01 sec  0.01 sec 
[08/01 11:57:51    932s] (I)        4  Read unlegalized nets            0.68%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        4  Initialize 3D grid graph         0.29%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        4  Set up via pillars               0.12%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Initialize 3D capacity           3.30%  0.02 sec  0.02 sec 
[08/01 11:57:51    932s] (I)        5  Read PG blockages                1.02%  0.01 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Read instance blockages          0.81%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Read other blockages             0.07%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Read clock blockages             0.07%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 11:57:51    932s] OPERPROF: Starting HotSpotCal at level 1, MEM:3503.9M, EPOCH TIME: 1754074671.075082
[08/01 11:57:51    932s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:51    932s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:57:51    932s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:51    932s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:57:51    932s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:57:51    932s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:51    932s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:57:51    932s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3519.9M, EPOCH TIME: 1754074671.081209
[08/01 11:57:51    932s] [hotspot] Hotspot report including placement blocked areas
[08/01 11:57:51    932s] OPERPROF: Starting HotSpotCal at level 1, MEM:3519.9M, EPOCH TIME: 1754074671.081315
[08/01 11:57:51    932s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:51    932s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 11:57:51    932s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:51    932s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 11:57:51    932s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 11:57:51    932s] [hotspot] +------------+---------------+---------------+
[08/01 11:57:51    932s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 11:57:51    932s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3519.9M, EPOCH TIME: 1754074671.086447
[08/01 11:57:51    932s] Reported timing to dir ./timingReports
[08/01 11:57:51    932s] **opt_design ... cpu = 0:01:17, real = 0:01:18, mem = 2686.5M, totSessionCpu=0:15:33 **
[08/01 11:57:51    932s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3461.9M, EPOCH TIME: 1754074671.112802
[08/01 11:57:51    932s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:51    932s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:51    932s] 
[08/01 11:57:51    932s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:51    932s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3461.9M, EPOCH TIME: 1754074671.125281
[08/01 11:57:51    932s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:51    932s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s] ------------------------------------------------------------------
[08/01 11:57:53    934s]      opt_design Final Summary
[08/01 11:57:53    934s] ------------------------------------------------------------------
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s] Setup views included:
[08/01 11:57:53    934s]  nangate_view_setup 
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s] +--------------------+---------+---------+---------+
[08/01 11:57:53    934s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:57:53    934s] +--------------------+---------+---------+---------+
[08/01 11:57:53    934s] |           WNS (ns):|  0.000  |  0.000  |  0.714  |
[08/01 11:57:53    934s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 11:57:53    934s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 11:57:53    934s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:57:53    934s] +--------------------+---------+---------+---------+
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s] +----------------+-------------------------------+------------------+
[08/01 11:57:53    934s] |                |              Real             |       Total      |
[08/01 11:57:53    934s] |    DRVs        +------------------+------------+------------------|
[08/01 11:57:53    934s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:57:53    934s] +----------------+------------------+------------+------------------+
[08/01 11:57:53    934s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:57:53    934s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:57:53    934s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:57:53    934s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:57:53    934s] +----------------+------------------+------------+------------------+
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3462.1M, EPOCH TIME: 1754074673.738627
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:53    934s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:3462.1M, EPOCH TIME: 1754074673.752427
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] Density: 70.446%
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s] Routing Overflow: 0.00% H and 0.00% V
[08/01 11:57:53    934s] ------------------------------------------------------------------
[08/01 11:57:53    934s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3462.1M, EPOCH TIME: 1754074673.784930
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] 
[08/01 11:57:53    934s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:53    934s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3462.1M, EPOCH TIME: 1754074673.797347
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] **opt_design ... cpu = 0:01:19, real = 0:01:20, mem = 2692.3M, totSessionCpu=0:15:35 **
[08/01 11:57:53    934s] *** Finished opt_design ***
[08/01 11:57:53    934s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:57:53    934s] UM:*                                       0.000 ns          0.000 ns  final
[08/01 11:57:53    934s] UM: Running design category ...
[08/01 11:57:53    934s] All LLGs are deleted
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3462.1M, EPOCH TIME: 1754074673.866716
[08/01 11:57:53    934s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3462.1M, EPOCH TIME: 1754074673.866784
[08/01 11:57:53    934s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3462.1M, EPOCH TIME: 1754074673.867507
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3462.1M, EPOCH TIME: 1754074673.868314
[08/01 11:57:53    934s] Max number of tech site patterns supported in site array is 256.
[08/01 11:57:53    934s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:57:53    934s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3462.1M, EPOCH TIME: 1754074673.872235
[08/01 11:57:53    934s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:57:53    934s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:57:53    934s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3462.1M, EPOCH TIME: 1754074673.883348
[08/01 11:57:53    934s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:57:53    934s] SiteArray: use 2,723,840 bytes
[08/01 11:57:53    934s] SiteArray: current memory after site array memory allocation 3462.1M
[08/01 11:57:53    934s] SiteArray: FP blocked sites are writable
[08/01 11:57:53    934s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3462.1M, EPOCH TIME: 1754074673.889512
[08/01 11:57:53    934s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.031, REAL:0.031, MEM:3462.1M, EPOCH TIME: 1754074673.920120
[08/01 11:57:53    934s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:57:53    934s] Atter site array init, number of instance map data is 0.
[08/01 11:57:53    934s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.056, REAL:0.056, MEM:3462.1M, EPOCH TIME: 1754074673.924423
[08/01 11:57:53    934s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.059, MEM:3462.1M, EPOCH TIME: 1754074673.926082
[08/01 11:57:53    934s] All LLGs are deleted
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3462.1M, EPOCH TIME: 1754074673.937580
[08/01 11:57:53    934s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3462.1M, EPOCH TIME: 1754074673.937638
[08/01 11:57:53    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:53    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] 	Current design flip-flop statistics
[08/01 11:57:54    935s] 
[08/01 11:57:54    935s] Single-Bit FF Count          :         5575
[08/01 11:57:54    935s] Multi-Bit FF Count           :            0
[08/01 11:57:54    935s] Total Bit Count              :         5575
[08/01 11:57:54    935s] Total FF Count               :         5575
[08/01 11:57:54    935s] Bits Per Flop                :        1.000
[08/01 11:57:54    935s] Total Clock Pin Cap(FF)      :     5000.215
[08/01 11:57:54    935s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s]             Multi-bit cell usage statistics
[08/01 11:57:54    935s] 
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] ============================================================
[08/01 11:57:54    935s] Sequential Multibit cells usage statistics
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] 
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] Total 0
[08/01 11:57:54    935s] ============================================================
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] Category            Num of Insts Rejected     Reasons
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s] ------------------------------------------------------------
[08/01 11:57:54    935s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:57:54    935s] UM:             80             81          0.000 ns          0.000 ns  opt_design_postcts
[08/01 11:57:54    935s] 
[08/01 11:57:54    935s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:34 real=  0:01:35)
[08/01 11:57:54    935s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[08/01 11:57:54    935s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.2 real=0:00:07.2)
[08/01 11:57:54    935s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:14.3 real=0:00:14.3)
[08/01 11:57:54    935s] Deleting Lib Analyzer.
[08/01 11:57:54    935s] Info: Destroy the CCOpt slew target map.
[08/01 11:57:54    935s] clean pInstBBox. size 0
[08/01 11:57:54    935s] 
[08/01 11:57:54    935s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:57:54    935s] 
[08/01 11:57:54    935s] TimeStamp Deleting Cell Server End ...
[08/01 11:57:54    935s] Set place::cacheFPlanSiteMark to 0
[08/01 11:57:54    935s] All LLGs are deleted
[08/01 11:57:54    935s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:54    935s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:54    935s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3462.1M, EPOCH TIME: 1754074674.889454
[08/01 11:57:54    935s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3462.1M, EPOCH TIME: 1754074674.889513
[08/01 11:57:54    935s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:57:54    935s] (ccopt_design): dumping clock statistics to metric
[08/01 11:57:54    935s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
[08/01 11:57:54    935s] End AAE Lib Interpolated Model. (MEM=3462.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:57:54    935s] (I)      Initializing Steiner engine. 
[08/01 11:57:54    935s] (I)      ==================== Layers =====================
[08/01 11:57:54    935s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:54    935s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 11:57:54    935s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:54    935s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 11:57:54    935s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 11:57:54    935s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:54    935s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 11:57:54    935s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 11:57:54    935s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 11:57:54    935s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
[08/01 11:57:55    936s] Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 11:57:55    936s] Clock DAG hash : 900184728339761501 16013307187315416812
[08/01 11:57:55    936s] CTS services accumulated run-time stats :
[08/01 11:57:55    936s]   delay calculator: calls=42633, total_wall_time=7.277s, mean_wall_time=0.171ms
[08/01 11:57:55    936s]   legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 11:57:55    936s]   steiner router: calls=35086, total_wall_time=6.285s, mean_wall_time=0.179ms
[08/01 11:57:55    936s] UM: Running design category ...
[08/01 11:57:55    936s] All LLGs are deleted
[08/01 11:57:55    936s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:55    936s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:55    936s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3500.3M, EPOCH TIME: 1754074675.423835
[08/01 11:57:55    936s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3500.3M, EPOCH TIME: 1754074675.423908
[08/01 11:57:55    936s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3500.3M, EPOCH TIME: 1754074675.424534
[08/01 11:57:55    936s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:55    936s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:55    936s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3500.3M, EPOCH TIME: 1754074675.425249
[08/01 11:57:55    936s] Max number of tech site patterns supported in site array is 256.
[08/01 11:57:55    936s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:57:55    936s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3500.3M, EPOCH TIME: 1754074675.428891
[08/01 11:57:55    936s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:57:55    936s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:57:55    936s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3500.3M, EPOCH TIME: 1754074675.439510
[08/01 11:57:55    936s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:57:55    936s] SiteArray: use 2,723,840 bytes
[08/01 11:57:55    936s] SiteArray: current memory after site array memory allocation 3500.3M
[08/01 11:57:55    936s] SiteArray: FP blocked sites are writable
[08/01 11:57:55    936s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3500.3M, EPOCH TIME: 1754074675.446139
[08/01 11:57:55    936s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.029, REAL:0.029, MEM:3500.3M, EPOCH TIME: 1754074675.474905
[08/01 11:57:55    936s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:57:55    936s] Atter site array init, number of instance map data is 0.
[08/01 11:57:55    936s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.053, REAL:0.054, MEM:3500.3M, EPOCH TIME: 1754074675.479083
[08/01 11:57:55    936s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.055, REAL:0.056, MEM:3500.3M, EPOCH TIME: 1754074675.480544
[08/01 11:57:55    936s] All LLGs are deleted
[08/01 11:57:55    936s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:55    936s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:55    936s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3500.3M, EPOCH TIME: 1754074675.493582
[08/01 11:57:55    936s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3500.3M, EPOCH TIME: 1754074675.493626
[08/01 11:57:55    936s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:55    936s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:56    937s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 11:57:56    937s] Summary for sequential cells identification: 
[08/01 11:57:56    937s]   Identified SBFF number: 16
[08/01 11:57:56    937s]   Identified MBFF number: 0
[08/01 11:57:56    937s]   Identified SB Latch number: 0
[08/01 11:57:56    937s]   Identified MB Latch number: 0
[08/01 11:57:56    937s]   Not identified SBFF number: 0
[08/01 11:57:56    937s]   Not identified MBFF number: 0
[08/01 11:57:56    937s]   Not identified SB Latch number: 0
[08/01 11:57:56    937s]   Not identified MB Latch number: 0
[08/01 11:57:56    937s]   Number of sequential cells which are not FFs: 13
[08/01 11:57:56    937s]  Visiting view : nangate_view_setup
[08/01 11:57:56    937s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 11:57:56    937s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 11:57:56    937s]  Visiting view : nangate_view_hold
[08/01 11:57:56    937s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 11:57:56    937s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 11:57:56    937s] TLC MultiMap info (StdDelay):
[08/01 11:57:56    937s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 11:57:56    937s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 11:57:56    937s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 11:57:56    937s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 11:57:56    937s]  Setting StdDelay to: 8.5ps
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] 	Current design flip-flop statistics
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] Single-Bit FF Count          :         5575
[08/01 11:57:56    937s] Multi-Bit FF Count           :            0
[08/01 11:57:56    937s] Total Bit Count              :         5575
[08/01 11:57:56    937s] Total FF Count               :         5575
[08/01 11:57:56    937s] Bits Per Flop                :        1.000
[08/01 11:57:56    937s] Total Clock Pin Cap(FF)      :     5000.215
[08/01 11:57:56    937s] Multibit Conversion Ratio(%) :         0.00
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s]             Multi-bit cell usage statistics
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] ============================================================
[08/01 11:57:56    937s] Sequential Multibit cells usage statistics
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] Seq_Mbit libcell              Bitwidth        Count
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] Total 0
[08/01 11:57:56    937s] ============================================================
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] Category            Num of Insts Rejected     Reasons
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s] ------------------------------------------------------------
[08/01 11:57:56    937s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 11:57:56    937s] UM:         134.07            135          0.000 ns          0.000 ns  ccopt_design
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] *** Summary of all messages that are not suppressed in this session:
[08/01 11:57:56    937s] Severity  ID               Count  Summary                                  
[08/01 11:57:56    937s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[08/01 11:57:56    937s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[08/01 11:57:56    937s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/01 11:57:56    937s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/01 11:57:56    937s] WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
[08/01 11:57:56    937s] WARNING   IMPCCOPT-5046       70  Net '%s' in clock tree '%s' has existing...
[08/01 11:57:56    937s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[08/01 11:57:56    937s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[08/01 11:57:56    937s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[08/01 11:57:56    937s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[08/01 11:57:56    937s] *** Message Summary: 426 warning(s), 0 error(s)
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] *** ccopt_design #2 [finish] : cpu/real = 0:02:20.2/0:02:21.5 (1.0), totSession cpu/real = 0:15:37.4/1:02:49.8 (0.2), mem = 3500.3M
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] =============================================================================================
[08/01 11:57:56    937s]  Final TAT Report : ccopt_design #2                                             21.18-s099_1
[08/01 11:57:56    937s] =============================================================================================
[08/01 11:57:56    937s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:57:56    937s] ---------------------------------------------------------------------------------------------
[08/01 11:57:56    937s] [ InitOpt                ]      1   0:00:02.2  (   1.5 % )     0:00:09.9 /  0:00:09.9    1.0
[08/01 11:57:56    937s] [ TnsOpt                 ]      1   0:00:01.6  (   1.1 % )     0:00:03.1 /  0:00:03.1    1.0
[08/01 11:57:56    937s] [ GlobalOpt              ]      1   0:00:02.2  (   1.5 % )     0:00:02.2 /  0:00:02.2    1.0
[08/01 11:57:56    937s] [ DrvOpt                 ]      2   0:00:04.2  (   3.0 % )     0:00:04.2 /  0:00:04.2    1.0
[08/01 11:57:56    937s] [ SimplifyNetlist        ]      1   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:57:56    937s] [ AreaOpt                ]      1   0:00:05.2  (   3.7 % )     0:00:06.7 /  0:00:06.6    1.0
[08/01 11:57:56    937s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:57:56    937s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:10.5 /  0:00:09.7    0.9
[08/01 11:57:56    937s] [ DrvReport              ]      2   0:00:02.1  (   1.5 % )     0:00:02.1 /  0:00:01.3    0.6
[08/01 11:57:56    937s] [ CongRefineRouteType    ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 11:57:56    937s] [ SlackTraversorInit     ]      7   0:00:02.1  (   1.5 % )     0:00:02.1 /  0:00:02.1    1.0
[08/01 11:57:56    937s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:56    937s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:56    937s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:56    937s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:57:56    937s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.0
[08/01 11:57:56    937s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:57:56    937s] [ ReportFanoutViolation  ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:57:56    937s] [ IncrReplace            ]      1   0:00:01.4  (   1.0 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 11:57:56    937s] [ RefinePlace            ]      2   0:00:02.9  (   2.0 % )     0:00:02.9 /  0:00:02.9    1.0
[08/01 11:57:56    937s] [ CTS                    ]      1   0:00:45.6  (  32.3 % )     0:00:52.8 /  0:00:52.5    1.0
[08/01 11:57:56    937s] [ EarlyGlobalRoute       ]      7   0:00:06.9  (   4.9 % )     0:00:06.9 /  0:00:06.7    1.0
[08/01 11:57:56    937s] [ ExtractRC              ]      5   0:00:01.7  (   1.2 % )     0:00:01.7 /  0:00:01.6    1.0
[08/01 11:57:56    937s] [ TimingUpdate           ]     28   0:00:04.5  (   3.2 % )     0:00:17.9 /  0:00:17.9    1.0
[08/01 11:57:56    937s] [ FullDelayCalc          ]      4   0:00:27.5  (  19.5 % )     0:00:27.5 /  0:00:27.5    1.0
[08/01 11:57:56    937s] [ TimingReport           ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 11:57:56    937s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/01 11:57:56    937s] [ MISC                   ]          0:00:28.2  (  20.0 % )     0:00:28.2 /  0:00:28.1    1.0
[08/01 11:57:56    937s] ---------------------------------------------------------------------------------------------
[08/01 11:57:56    937s]  ccopt_design #2 TOTAL              0:02:21.5  ( 100.0 % )     0:02:21.5 /  0:02:20.2    1.0
[08/01 11:57:56    937s] ---------------------------------------------------------------------------------------------
[08/01 11:57:56    937s] 
[08/01 11:57:56    937s] #% End ccopt_design (date=08/01 11:57:56, total cpu=0:02:20, real=0:02:21, peak res=2882.5M, current mem=2596.2M)
[08/01 11:57:56    937s] @@file 4: time_design -post_cts
[08/01 11:57:56    937s] *** time_design #4 [begin] : totSession cpu/real = 0:15:37.4/1:02:49.8 (0.2), mem = 3385.3M
[08/01 11:57:56    937s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3385.3M, EPOCH TIME: 1754074676.560260
[08/01 11:57:56    937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:56    937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:56    937s] All LLGs are deleted
[08/01 11:57:56    937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:56    937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:56    937s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3385.3M, EPOCH TIME: 1754074676.560307
[08/01 11:57:56    937s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3385.3M, EPOCH TIME: 1754074676.560328
[08/01 11:57:56    937s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3385.3M, EPOCH TIME: 1754074676.560362
[08/01 11:57:56    937s] Start to check current routing status for nets...
[08/01 11:57:56    937s] All nets are already routed correctly.
[08/01 11:57:56    937s] End to check current routing status for nets (mem=3385.3M)
[08/01 11:57:56    937s] Effort level <high> specified for reg2reg path_group
[08/01 11:57:57    938s] All LLGs are deleted
[08/01 11:57:57    938s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:57    938s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:57    938s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3387.3M, EPOCH TIME: 1754074677.363311
[08/01 11:57:57    938s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3387.3M, EPOCH TIME: 1754074677.363377
[08/01 11:57:57    938s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3387.3M, EPOCH TIME: 1754074677.372176
[08/01 11:57:57    938s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:57    938s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:57    938s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3387.3M, EPOCH TIME: 1754074677.372389
[08/01 11:57:57    938s] Max number of tech site patterns supported in site array is 256.
[08/01 11:57:57    938s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:57:57    938s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3387.3M, EPOCH TIME: 1754074677.376742
[08/01 11:57:57    938s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 11:57:57    938s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 11:57:57    938s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3387.3M, EPOCH TIME: 1754074677.387866
[08/01 11:57:57    938s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 11:57:57    938s] SiteArray: use 2,723,840 bytes
[08/01 11:57:57    938s] SiteArray: current memory after site array memory allocation 3387.3M
[08/01 11:57:57    938s] SiteArray: FP blocked sites are writable
[08/01 11:57:57    938s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3387.3M, EPOCH TIME: 1754074677.394345
[08/01 11:57:57    938s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.028, REAL:0.028, MEM:3387.3M, EPOCH TIME: 1754074677.422054
[08/01 11:57:57    938s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 11:57:57    938s] Atter site array init, number of instance map data is 0.
[08/01 11:57:57    938s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.054, REAL:0.054, MEM:3387.3M, EPOCH TIME: 1754074677.426471
[08/01 11:57:57    938s] 
[08/01 11:57:57    938s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:57:57    938s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.059, MEM:3387.3M, EPOCH TIME: 1754074677.431035
[08/01 11:57:57    938s] All LLGs are deleted
[08/01 11:57:57    938s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:57:57    938s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:57:57    938s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3387.3M, EPOCH TIME: 1754074677.440508
[08/01 11:57:57    938s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3387.3M, EPOCH TIME: 1754074677.440551
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] ------------------------------------------------------------------
[08/01 11:58:00    940s]          time_design Summary
[08/01 11:58:00    940s] ------------------------------------------------------------------
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] Setup views included:
[08/01 11:58:00    940s]  nangate_view_setup 
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] +--------------------+---------+---------+---------+
[08/01 11:58:00    940s] |     Setup mode     |   all   | reg2reg | default |
[08/01 11:58:00    940s] +--------------------+---------+---------+---------+
[08/01 11:58:00    940s] |           WNS (ns):|  0.000  |  0.000  |  0.714  |
[08/01 11:58:00    940s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 11:58:00    940s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 11:58:00    940s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:58:00    940s] +--------------------+---------+---------+---------+
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] +----------------+-------------------------------+------------------+
[08/01 11:58:00    940s] |                |              Real             |       Total      |
[08/01 11:58:00    940s] |    DRVs        +------------------+------------+------------------|
[08/01 11:58:00    940s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 11:58:00    940s] +----------------+------------------+------------+------------------+
[08/01 11:58:00    940s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:58:00    940s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 11:58:00    940s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:58:00    940s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 11:58:00    940s] +----------------+------------------+------------+------------------+
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:58:00    940s] All LLGs are deleted
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3385.5M, EPOCH TIME: 1754074680.088938
[08/01 11:58:00    940s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3385.5M, EPOCH TIME: 1754074680.088998
[08/01 11:58:00    940s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3385.5M, EPOCH TIME: 1754074680.097635
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3385.5M, EPOCH TIME: 1754074680.097829
[08/01 11:58:00    940s] Max number of tech site patterns supported in site array is 256.
[08/01 11:58:00    940s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:58:00    940s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3385.5M, EPOCH TIME: 1754074680.102026
[08/01 11:58:00    940s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:58:00    940s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:58:00    940s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3385.5M, EPOCH TIME: 1754074680.113110
[08/01 11:58:00    940s] Fast DP-INIT is on for default
[08/01 11:58:00    940s] Atter site array init, number of instance map data is 0.
[08/01 11:58:00    940s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:3385.5M, EPOCH TIME: 1754074680.119539
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:58:00    940s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.027, MEM:3385.5M, EPOCH TIME: 1754074680.124169
[08/01 11:58:00    940s] All LLGs are deleted
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3385.5M, EPOCH TIME: 1754074680.134158
[08/01 11:58:00    940s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3385.5M, EPOCH TIME: 1754074680.134202
[08/01 11:58:00    940s] Density: 70.446%
[08/01 11:58:00    940s] Routing Overflow: 0.00% H and 0.00% V
[08/01 11:58:00    940s] ------------------------------------------------------------------
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] All LLGs are deleted
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3385.5M, EPOCH TIME: 1754074680.145713
[08/01 11:58:00    940s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3385.5M, EPOCH TIME: 1754074680.145756
[08/01 11:58:00    940s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3385.5M, EPOCH TIME: 1754074680.153374
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3385.5M, EPOCH TIME: 1754074680.153531
[08/01 11:58:00    940s] Max number of tech site patterns supported in site array is 256.
[08/01 11:58:00    940s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:58:00    940s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3385.5M, EPOCH TIME: 1754074680.157222
[08/01 11:58:00    940s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:58:00    940s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:58:00    940s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.009, MEM:3385.5M, EPOCH TIME: 1754074680.166108
[08/01 11:58:00    940s] Fast DP-INIT is on for default
[08/01 11:58:00    940s] Atter site array init, number of instance map data is 0.
[08/01 11:58:00    940s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3385.5M, EPOCH TIME: 1754074680.171885
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:58:00    940s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3385.5M, EPOCH TIME: 1754074680.176241
[08/01 11:58:00    940s] All LLGs are deleted
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3385.5M, EPOCH TIME: 1754074680.186617
[08/01 11:58:00    940s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3385.5M, EPOCH TIME: 1754074680.186667
[08/01 11:58:00    940s] Reported timing to dir ./timingReports
[08/01 11:58:00    940s] Total CPU time: 2.94 sec
[08/01 11:58:00    940s] Total Real time: 4.0 sec
[08/01 11:58:00    940s] Total Memory Usage: 3385.46875 Mbytes
[08/01 11:58:00    940s] Info: pop threads available for lower-level modules during optimization.
[08/01 11:58:00    940s] *** time_design #4 [finish] : cpu/real = 0:00:02.9/0:00:03.7 (0.8), totSession cpu/real = 0:15:40.4/1:02:53.5 (0.2), mem = 3385.5M
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] =============================================================================================
[08/01 11:58:00    940s]  Final TAT Report : time_design #4                                              21.18-s099_1
[08/01 11:58:00    940s] =============================================================================================
[08/01 11:58:00    940s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:58:00    940s] ---------------------------------------------------------------------------------------------
[08/01 11:58:00    940s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:58:00    940s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.6 % )     0:00:02.8 /  0:00:02.1    0.7
[08/01 11:58:00    940s] [ DrvReport              ]      1   0:00:01.7  (  45.7 % )     0:00:01.7 /  0:00:00.9    0.6
[08/01 11:58:00    940s] [ TimingUpdate           ]      1   0:00:00.7  (  18.5 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 11:58:00    940s] [ TimingReport           ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:58:00    940s] [ GenerateReports        ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 11:58:00    940s] [ MISC                   ]          0:00:00.9  (  23.1 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 11:58:00    940s] ---------------------------------------------------------------------------------------------
[08/01 11:58:00    940s]  time_design #4 TOTAL               0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:02.9    0.8
[08/01 11:58:00    940s] ---------------------------------------------------------------------------------------------
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] @@file 5: time_design -post_cts -hold
[08/01 11:58:00    940s] *** time_design #5 [begin] : totSession cpu/real = 0:15:40.4/1:02:53.5 (0.2), mem = 3385.5M
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] TimeStamp Deleting Cell Server Begin ...
[08/01 11:58:00    940s] 
[08/01 11:58:00    940s] TimeStamp Deleting Cell Server End ...
[08/01 11:58:00    940s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3364.0M, EPOCH TIME: 1754074680.434574
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] All LLGs are deleted
[08/01 11:58:00    940s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:00    940s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3364.0M, EPOCH TIME: 1754074680.434630
[08/01 11:58:00    940s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3364.0M, EPOCH TIME: 1754074680.434653
[08/01 11:58:00    940s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3364.0M, EPOCH TIME: 1754074680.434716
[08/01 11:58:00    940s] Start to check current routing status for nets...
[08/01 11:58:00    940s] All nets are already routed correctly.
[08/01 11:58:00    940s] End to check current routing status for nets (mem=3364.0M)
[08/01 11:58:00    940s] Effort level <high> specified for reg2reg path_group
[08/01 11:58:01    941s] All LLGs are deleted
[08/01 11:58:01    941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:01    941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:01    941s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3376.0M, EPOCH TIME: 1754074681.743940
[08/01 11:58:01    941s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3376.0M, EPOCH TIME: 1754074681.744009
[08/01 11:58:01    941s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3376.0M, EPOCH TIME: 1754074681.752093
[08/01 11:58:01    941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:01    941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:01    941s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3376.0M, EPOCH TIME: 1754074681.752292
[08/01 11:58:01    941s] Max number of tech site patterns supported in site array is 256.
[08/01 11:58:01    941s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:58:01    941s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3376.0M, EPOCH TIME: 1754074681.755509
[08/01 11:58:01    941s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:58:01    941s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:58:01    941s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.011, MEM:3376.0M, EPOCH TIME: 1754074681.766148
[08/01 11:58:01    941s] Fast DP-INIT is on for default
[08/01 11:58:01    941s] Atter site array init, number of instance map data is 0.
[08/01 11:58:01    941s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:3376.0M, EPOCH TIME: 1754074681.772746
[08/01 11:58:01    941s] 
[08/01 11:58:01    941s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:58:01    941s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3376.0M, EPOCH TIME: 1754074681.777383
[08/01 11:58:01    941s] All LLGs are deleted
[08/01 11:58:01    941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:58:01    941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:01    941s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3376.0M, EPOCH TIME: 1754074681.788333
[08/01 11:58:01    941s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3376.0M, EPOCH TIME: 1754074681.788376
[08/01 11:58:01    941s] OPTC: user 20.0
[08/01 11:58:01    941s] Starting delay calculation for Hold views
[08/01 11:58:01    942s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 11:58:01    942s] #################################################################################
[08/01 11:58:01    942s] # Design Stage: PreRoute
[08/01 11:58:01    942s] # Design Name: top
[08/01 11:58:01    942s] # Design Mode: 45nm
[08/01 11:58:01    942s] # Analysis Mode: MMMC Non-OCV 
[08/01 11:58:01    942s] # Parasitics Mode: No SPEF/RCDB 
[08/01 11:58:01    942s] # Signoff Settings: SI Off 
[08/01 11:58:01    942s] #################################################################################
[08/01 11:58:01    942s] Calculate delays in BcWc mode...
[08/01 11:58:02    942s] Topological Sorting (REAL = 0:00:01.0, MEM = 3374.0M, InitMEM = 3374.0M)
[08/01 11:58:02    942s] Start delay calculation (fullDC) (1 T). (MEM=3373.99)
[08/01 11:58:02    942s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 11:58:02    942s] End AAE Lib Interpolated Model. (MEM=3385.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 11:58:03    943s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[08/01 11:58:07    947s] Total number of fetched objects 60322
[08/01 11:58:07    947s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 11:58:07    947s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 11:58:07    947s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 3409.2M) ***
[08/01 11:58:07    947s] End delay calculation. (MEM=3409.2 CPU=0:00:04.7 REAL=0:00:04.0)
[08/01 11:58:07    947s] End delay calculation (fullDC). (MEM=3409.2 CPU=0:00:05.7 REAL=0:00:05.0)
[08/01 11:58:08    948s] *** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:15:49 mem=3409.2M)
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s] ------------------------------------------------------------------
[08/01 11:58:08    948s]          time_design Summary
[08/01 11:58:08    948s] ------------------------------------------------------------------
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s] Hold views included:
[08/01 11:58:08    948s]  nangate_view_hold 
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s] +--------------------+---------+---------+---------+
[08/01 11:58:08    948s] |     Hold mode      |   all   | reg2reg | default |
[08/01 11:58:08    948s] +--------------------+---------+---------+---------+
[08/01 11:58:08    948s] |           WNS (ns):| -0.113  | -0.031  | -0.113  |
[08/01 11:58:08    948s] |           TNS (ns):|-567.705 | -36.377 |-531.329 |
[08/01 11:58:08    948s] |    Violating Paths:|  7816   |  2204   |  5612   |
[08/01 11:58:08    948s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 11:58:08    948s] +--------------------+---------+---------+---------+
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/01 11:58:08    948s] All LLGs are deleted
[08/01 11:58:08    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3360.2M, EPOCH TIME: 1754074688.671680
[08/01 11:58:08    948s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3360.2M, EPOCH TIME: 1754074688.671745
[08/01 11:58:08    948s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3360.2M, EPOCH TIME: 1754074688.679768
[08/01 11:58:08    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3360.2M, EPOCH TIME: 1754074688.680020
[08/01 11:58:08    948s] Max number of tech site patterns supported in site array is 256.
[08/01 11:58:08    948s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:58:08    948s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3360.2M, EPOCH TIME: 1754074688.683407
[08/01 11:58:08    948s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:58:08    948s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:58:08    948s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.010, MEM:3360.2M, EPOCH TIME: 1754074688.693044
[08/01 11:58:08    948s] Fast DP-INIT is on for default
[08/01 11:58:08    948s] Atter site array init, number of instance map data is 0.
[08/01 11:58:08    948s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:3360.2M, EPOCH TIME: 1754074688.700079
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:58:08    948s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3360.2M, EPOCH TIME: 1754074688.704650
[08/01 11:58:08    948s] All LLGs are deleted
[08/01 11:58:08    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:58:08    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3360.2M, EPOCH TIME: 1754074688.715850
[08/01 11:58:08    948s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3360.2M, EPOCH TIME: 1754074688.715896
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s] Density: 70.446%
[08/01 11:58:08    948s] Routing Overflow: 0.00% H and 0.00% V
[08/01 11:58:08    948s] ------------------------------------------------------------------
[08/01 11:58:08    948s] All LLGs are deleted
[08/01 11:58:08    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3360.2M, EPOCH TIME: 1754074688.727366
[08/01 11:58:08    948s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3360.2M, EPOCH TIME: 1754074688.727410
[08/01 11:58:08    948s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3360.2M, EPOCH TIME: 1754074688.734660
[08/01 11:58:08    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3360.2M, EPOCH TIME: 1754074688.734818
[08/01 11:58:08    948s] Max number of tech site patterns supported in site array is 256.
[08/01 11:58:08    948s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 11:58:08    948s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3360.2M, EPOCH TIME: 1754074688.738493
[08/01 11:58:08    948s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 11:58:08    948s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 11:58:08    948s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.007, MEM:3360.2M, EPOCH TIME: 1754074688.745743
[08/01 11:58:08    948s] Fast DP-INIT is on for default
[08/01 11:58:08    948s] Atter site array init, number of instance map data is 0.
[08/01 11:58:08    948s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:3360.2M, EPOCH TIME: 1754074688.751391
[08/01 11:58:08    948s] 
[08/01 11:58:08    948s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 11:58:08    948s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:3360.2M, EPOCH TIME: 1754074688.755817
[08/01 11:58:08    948s] All LLGs are deleted
[08/01 11:58:08    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 11:58:08    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 11:58:08    948s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3360.2M, EPOCH TIME: 1754074688.764790
[08/01 11:58:08    948s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3360.2M, EPOCH TIME: 1754074688.764829
[08/01 11:58:08    949s] Reported timing to dir ./timingReports
[08/01 11:58:08    949s] Total CPU time: 8.74 sec
[08/01 11:58:08    949s] Total Real time: 8.0 sec
[08/01 11:58:08    949s] Total Memory Usage: 3338.710938 Mbytes
[08/01 11:58:08    949s] *** time_design #5 [finish] : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:15:49.1/1:03:02.3 (0.3), mem = 3338.7M
[08/01 11:58:08    949s] 
[08/01 11:58:08    949s] =============================================================================================
[08/01 11:58:08    949s]  Final TAT Report : time_design #5                                              21.18-s099_1
[08/01 11:58:08    949s] =============================================================================================
[08/01 11:58:08    949s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 11:58:08    949s] ---------------------------------------------------------------------------------------------
[08/01 11:58:08    949s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 11:58:08    949s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.9 % )     0:00:07.0 /  0:00:07.0    1.0
[08/01 11:58:08    949s] [ TimingUpdate           ]      1   0:00:00.8  (   9.1 % )     0:00:06.6 /  0:00:06.6    1.0
[08/01 11:58:08    949s] [ FullDelayCalc          ]      1   0:00:05.8  (  66.9 % )     0:00:05.8 /  0:00:05.8    1.0
[08/01 11:58:08    949s] [ TimingReport           ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 11:58:08    949s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[08/01 11:58:08    949s] [ MISC                   ]          0:00:01.7  (  19.5 % )     0:00:01.7 /  0:00:01.7    1.0
[08/01 11:58:08    949s] ---------------------------------------------------------------------------------------------
[08/01 11:58:08    949s]  time_design #5 TOTAL               0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.7    1.0
[08/01 11:58:08    949s] ---------------------------------------------------------------------------------------------
[08/01 11:58:08    949s] 
[08/01 11:58:08    949s] @file 6:
[08/01 11:58:08    949s] #@ End verbose source: _5_CTS.tcl
[08/01 11:58:08    949s] 0
[08/01 11:58:08    949s] @innovus 76> gui_select -point {177.53950 -10.68250}
[08/01 11:59:38    951s] @innovus 77> set_layer_preference pgPower -is_visible 0
[08/01 11:59:48    952s] @innovus 78> set_layer_preference pgGround -is_visible 0
[08/01 11:59:50    952s] @innovus 79> set_layer_preference block -is_visible 0
[08/01 11:59:59    952s] @innovus 80> set_layer_preference block -is_visible 1
[08/01 12:00:00    952s] @innovus 81> set_layer_preference stdCell -is_visible 0
[08/01 12:00:00    952s] @innovus 82> set_layer_preference stdCell -is_visible 1
[08/01 12:00:01    952s] @innovus 83> set_layer_preference pgGround -is_visible 1
[08/01 12:00:23    955s] @innovus 84> set_layer_preference pgPower -is_visible 1
[08/01 12:00:24    955s] @innovus 85> set_layer_preference densityMap -is_visible 1
[08/01 12:09:09    970s] @innovus 86> check_legacy_design -io -netlist -physical_library -power_ground -tie_hi_lo -timing_library -spef -floorplan -place -out_dir checkDesign
[08/01 12:09:22    970s] OPERPROF: Starting checkPlace at level 1, MEM:3347.7M, EPOCH TIME: 1754075362.366406
[08/01 12:09:22    970s] Processing tracks to init pin-track alignment.
[08/01 12:09:22    970s] z: 2, totalTracks: 1
[08/01 12:09:22    970s] z: 4, totalTracks: 1
[08/01 12:09:22    970s] z: 6, totalTracks: 1
[08/01 12:09:22    970s] z: 8, totalTracks: 1
[08/01 12:09:22    970s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:09:22    970s] All LLGs are deleted
[08/01 12:09:22    970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    970s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3347.7M, EPOCH TIME: 1754075362.380326
[08/01 12:09:22    970s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3347.7M, EPOCH TIME: 1754075362.380389
[08/01 12:09:22    970s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3347.7M, EPOCH TIME: 1754075362.381067
[08/01 12:09:22    970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    970s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3347.7M, EPOCH TIME: 1754075362.381888
[08/01 12:09:22    970s] Max number of tech site patterns supported in site array is 256.
[08/01 12:09:22    970s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:09:22    970s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3347.7M, EPOCH TIME: 1754075362.385955
[08/01 12:09:22    970s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:09:22    970s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:09:22    970s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3347.7M, EPOCH TIME: 1754075362.396931
[08/01 12:09:22    970s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 12:09:22    970s] SiteArray: use 2,723,840 bytes
[08/01 12:09:22    970s] SiteArray: current memory after site array memory allocation 3347.7M
[08/01 12:09:22    970s] SiteArray: FP blocked sites are writable
[08/01 12:09:22    970s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:09:22    970s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3347.7M, EPOCH TIME: 1754075362.404175
[08/01 12:09:22    970s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.030, MEM:3347.7M, EPOCH TIME: 1754075362.434529
[08/01 12:09:22    970s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 12:09:22    970s] Atter site array init, number of instance map data is 0.
[08/01 12:09:22    970s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.056, REAL:0.057, MEM:3347.7M, EPOCH TIME: 1754075362.438612
[08/01 12:09:22    970s] 
[08/01 12:09:22    970s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:09:22    970s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:3347.7M, EPOCH TIME: 1754075362.440160
[08/01 12:09:22    970s] Begin checking placement ... (start mem=3347.7M, init mem=3347.7M)
[08/01 12:09:22    970s] Begin checking exclusive groups violation ...
[08/01 12:09:22    970s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 12:09:22    970s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 12:09:22    970s] 
[08/01 12:09:22    970s] Running CheckPlace using 1 thread in normal mode...
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] ...checkPlace normal is done!
[08/01 12:09:22    971s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3347.7M, EPOCH TIME: 1754075362.867835
[08/01 12:09:22    971s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.014, REAL:0.014, MEM:3347.7M, EPOCH TIME: 1754075362.881836
[08/01 12:09:22    971s] *info: Recommended don't use cell = 0           
[08/01 12:09:22    971s] *info: Placed = 47190          (Fixed = 66)
[08/01 12:09:22    971s] *info: Unplaced = 0           
[08/01 12:09:22    971s] Placement Density:70.45%(97895/138965)
[08/01 12:09:22    971s] Placement Density (including fixed std cells):70.45%(97895/138965)
[08/01 12:09:22    971s] All LLGs are deleted
[08/01 12:09:22    971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:47190).
[08/01 12:09:22    971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    971s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3347.7M, EPOCH TIME: 1754075362.892959
[08/01 12:09:22    971s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3347.7M, EPOCH TIME: 1754075362.893024
[08/01 12:09:22    971s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    971s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:09:22    971s] Finished check_place (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3347.7M)
[08/01 12:09:22    971s] OPERPROF: Finished checkPlace at level 1, CPU:0.524, REAL:0.527, MEM:3347.7M, EPOCH TIME: 1754075362.893530
[08/01 12:09:22    971s] ############################################################################
[08/01 12:09:22    971s] # Innovus Netlist Design Rule Check
[08/01 12:09:22    971s] # Fri Aug  1 12:09:22 2025
[08/01 12:09:22    971s] ############################################################################
[08/01 12:09:22    971s] Design: top
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] ------ Design Summary:
[08/01 12:09:22    971s] Total Standard Cell Number   (cells) : 47190
[08/01 12:09:22    971s] Total Block Cell Number      (cells) : 0
[08/01 12:09:22    971s] Total I/O Pad Cell Number    (cells) : 0
[08/01 12:09:22    971s] Total Standard Cell Area     ( um^2) : 97895.18
[08/01 12:09:22    971s] Total Block Cell Area        ( um^2) : 0.00
[08/01 12:09:22    971s] Total I/O Pad Cell Area      ( um^2) : 0.00
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] ------ Design Statistics:
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Number of Instances            : 47190
[08/01 12:09:22    971s] Number of Non-uniquified Insts : 47184
[08/01 12:09:22    971s] Number of Nets                 : 57797
[08/01 12:09:22    971s] Average number of Pins per Net : 3.31
[08/01 12:09:22    971s] Maximum number of Pins in Net  : 5576
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] ------ I/O Port summary
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Number of Primary I/O Ports    : 324
[08/01 12:09:22    971s] Number of Input Ports          : 132
[08/01 12:09:22    971s] Number of Output Ports         : 192
[08/01 12:09:22    971s] Number of Bidirectional Ports  : 0
[08/01 12:09:22    971s] Number of Power/Ground Ports   : 0
[08/01 12:09:22    971s] Number of Floating Ports                     *: 0
[08/01 12:09:22    971s] Number of Ports Connected to Multiple Pads   *: 0
[08/01 12:09:22    971s] Number of Ports Connected to Core Instances   : 324
[08/01 12:09:22    971s] **WARN: (IMPREPO-202):	There are 324 Ports connected to core instances.
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] ------ Design Rule Checking:
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Number of Output Pins connect to Power/Ground *: 0
[08/01 12:09:22    971s] Number of Insts with Input Pins tied together ?: 330
[08/01 12:09:22    971s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/01 12:09:22    971s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'acc_reg_out_reg[4]54' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[08/01 12:09:22    971s] Number of Input/InOut Floating Pins            : 1
[08/01 12:09:22    971s] Number of Output Floating Pins                 : 0
[08/01 12:09:22    971s] Number of Output Term Marked TieHi/Lo         *: 0
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] **WARN: (IMPREPO-216):	There are 330 Instances with input pins tied together.
[08/01 12:09:22    971s] **WARN: (IMPREPO-218):	There are 1 Floating Instance terminals.
[08/01 12:09:22    971s] Number of nets with tri-state drivers          : 0
[08/01 12:09:22    971s] Number of nets with parallel drivers           : 0
[08/01 12:09:22    971s] Number of nets with multiple drivers           : 0
[08/01 12:09:22    971s] Number of nets with no driver (No FanIn)       : 0
[08/01 12:09:22    971s] Number of Output Floating nets (No FanOut)     : 0
[08/01 12:09:22    971s] Number of High Fanout nets (>50)               : 102
[08/01 12:09:22    971s] **WARN: (IMPREPO-227):	There are 102 High Fanout nets (>50).
[08/01 12:09:22    971s] **WARN: (IMPREPO-213):	There are 324 I/O Pins connected to Non-IO Insts.
[08/01 12:09:22    971s] Checking routing tracks.....
[08/01 12:09:22    971s] Checking other grids.....
[08/01 12:09:22    971s] Checking FINFET Grid is on Manufacture Grid.....
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Checking core/die box is on Grid.....
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Checking snap rule ......
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Checking Row is on grid......
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Checking AreaIO row.....
[08/01 12:09:22    971s] Checking routing blockage.....
[08/01 12:09:22    971s] Checking components.....
[08/01 12:09:22    971s] Checking constraints (guide/region/fence).....
[08/01 12:09:22    971s] Checking groups.....
[08/01 12:09:22    971s] Checking Ptn Core Box.....
[08/01 12:09:22    971s] 
[08/01 12:09:22    971s] Checking Preroutes.....
[08/01 12:09:23    971s] No. of regular pre-routes not on tracks : 0 
[08/01 12:09:23    971s]  Design check done.
[08/01 12:09:23    971s] Report saved in file checkDesign/top.main.htm.ascii
[08/01 12:09:23    971s] 
[08/01 12:09:23    971s] *** Summary of all messages that are not suppressed in this session:
[08/01 12:09:23    971s] Severity  ID               Count  Summary                                  
[08/01 12:09:23    971s] WARNING   IMPDB-2136           1  %s term '%s' of %s instance '%s' does no...
[08/01 12:09:23    971s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/01 12:09:23    971s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[08/01 12:09:23    971s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[08/01 12:09:23    971s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/01 12:09:23    971s] WARNING   IMPREPO-218          1  There are %d Floating Instance terminals...
[08/01 12:09:23    971s] *** Message Summary: 6 warning(s), 0 error(s)
[08/01 12:09:23    971s] 
[08/01 12:09:23    971s] @innovus 87> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
[08/01 12:10:29    973s] @innovus 88> opt_design -post_cts -hold
[08/01 12:10:29    973s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2619.4M, totSessionCpu=0:16:13 **
[08/01 12:10:29    973s] **WARN: (IMPOPT-576):	324 nets have unplaced terms. 
[08/01 12:10:29    973s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:10:29    973s] *** opt_design #1 [begin] : totSession cpu/real = 0:16:13.3/1:15:22.6 (0.2), mem = 3347.7M
[08/01 12:10:29    973s] GigaOpt running with 1 threads.
[08/01 12:10:29    973s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:16:13.3/1:15:22.6 (0.2), mem = 3347.7M
[08/01 12:10:29    973s] **INFO: User settings:
[08/01 12:10:35    979s] delaycal_enable_high_fanout                                    true
[08/01 12:10:35    979s] delaycal_ignore_net_load                                       false
[08/01 12:10:35    979s] delaycal_socv_accuracy_mode                                    low
[08/01 12:10:35    979s] setAnalysisMode -cts                                           postCTS
[08/01 12:10:35    979s] setAnalysisMode -skew                                          true
[08/01 12:10:35    979s] setDelayCalMode -engine                                        aae
[08/01 12:10:35    979s] design_process_node                                            45
[08/01 12:10:35    979s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:10:35    979s] extract_rc_engine                                              pre_route
[08/01 12:10:35    979s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:10:35    979s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:10:35    979s] opt_drv_fix_max_cap                                            true
[08/01 12:10:35    979s] opt_drv_fix_max_tran                                           true
[08/01 12:10:35    979s] opt_drv_margin                                                 0.0
[08/01 12:10:35    979s] opt_fix_drv                                                    true
[08/01 12:10:35    979s] opt_fix_fanout_load                                            true
[08/01 12:10:35    979s] opt_preserve_all_sequential                                    false
[08/01 12:10:35    979s] opt_resize_flip_flops                                          true
[08/01 12:10:35    979s] opt_setup_target_slack                                         0.0
[08/01 12:10:35    979s] opt_useful_skew_eco_route                                      false
[08/01 12:10:35    979s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:10:35    979s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:10:35    979s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:10:35    979s] route_early_global_bottom_routing_layer                        2
[08/01 12:10:35    979s] route_early_global_honor_partition_pin_guide                   true
[08/01 12:10:35    979s] route_early_global_honor_power_domain                          false
[08/01 12:10:35    979s] route_early_global_top_routing_layer                           10
[08/01 12:10:35    979s] getAnalysisMode -cts                                           postCTS
[08/01 12:10:35    979s] getAnalysisMode -skew                                          true
[08/01 12:10:35    979s] getDelayCalMode -engine                                        aae
[08/01 12:10:35    979s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:10:35    979s] getAnalysisMode -cts                                           postCTS
[08/01 12:10:35    979s] getAnalysisMode -skew                                          true
[08/01 12:10:35    979s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[08/01 12:10:36    980s] 
[08/01 12:10:36    980s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:10:36    980s] Summary for sequential cells identification: 
[08/01 12:10:36    980s]   Identified SBFF number: 16
[08/01 12:10:36    980s]   Identified MBFF number: 0
[08/01 12:10:36    980s]   Identified SB Latch number: 0
[08/01 12:10:36    980s]   Identified MB Latch number: 0
[08/01 12:10:36    980s]   Not identified SBFF number: 0
[08/01 12:10:36    980s]   Not identified MBFF number: 0
[08/01 12:10:36    980s]   Not identified SB Latch number: 0
[08/01 12:10:36    980s]   Not identified MB Latch number: 0
[08/01 12:10:36    980s]   Number of sequential cells which are not FFs: 13
[08/01 12:10:36    980s]  Visiting view : nangate_view_setup
[08/01 12:10:36    980s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:10:36    980s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:10:36    980s]  Visiting view : nangate_view_hold
[08/01 12:10:36    980s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:10:36    980s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:10:36    980s] TLC MultiMap info (StdDelay):
[08/01 12:10:36    980s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:10:36    980s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:10:36    980s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:10:36    980s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:10:36    980s]  Setting StdDelay to: 8.5ps
[08/01 12:10:36    980s] 
[08/01 12:10:36    980s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:10:36    980s] Need call spDPlaceInit before registerPrioInstLoc.
[08/01 12:10:36    980s] OPERPROF: Starting DPlace-Init at level 1, MEM:3359.8M, EPOCH TIME: 1754075436.941303
[08/01 12:10:36    980s] Processing tracks to init pin-track alignment.
[08/01 12:10:36    980s] z: 2, totalTracks: 1
[08/01 12:10:36    980s] z: 4, totalTracks: 1
[08/01 12:10:36    980s] z: 6, totalTracks: 1
[08/01 12:10:36    980s] z: 8, totalTracks: 1
[08/01 12:10:36    980s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:10:36    980s] All LLGs are deleted
[08/01 12:10:36    980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:36    980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:36    980s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3359.8M, EPOCH TIME: 1754075436.950855
[08/01 12:10:36    980s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3359.8M, EPOCH TIME: 1754075436.950909
[08/01 12:10:36    980s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3359.8M, EPOCH TIME: 1754075436.957896
[08/01 12:10:36    980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:36    980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:36    980s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3359.8M, EPOCH TIME: 1754075436.958615
[08/01 12:10:36    980s] Max number of tech site patterns supported in site array is 256.
[08/01 12:10:36    980s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:10:36    980s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3359.8M, EPOCH TIME: 1754075436.961755
[08/01 12:10:36    980s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:10:36    980s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:10:36    980s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.008, MEM:3359.8M, EPOCH TIME: 1754075436.970210
[08/01 12:10:36    980s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 12:10:36    980s] SiteArray: use 2,723,840 bytes
[08/01 12:10:36    980s] SiteArray: current memory after site array memory allocation 3359.8M
[08/01 12:10:36    980s] SiteArray: FP blocked sites are writable
[08/01 12:10:36    980s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:10:36    980s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3359.8M, EPOCH TIME: 1754075436.976266
[08/01 12:10:37    980s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.026, REAL:0.026, MEM:3359.8M, EPOCH TIME: 1754075437.002668
[08/01 12:10:37    980s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 12:10:37    980s] Atter site array init, number of instance map data is 0.
[08/01 12:10:37    980s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.048, REAL:0.048, MEM:3359.8M, EPOCH TIME: 1754075437.006664
[08/01 12:10:37    980s] 
[08/01 12:10:37    980s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:10:37    980s] OPERPROF:     Starting CMU at level 3, MEM:3359.8M, EPOCH TIME: 1754075437.009611
[08/01 12:10:37    980s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3359.8M, EPOCH TIME: 1754075437.010924
[08/01 12:10:37    980s] 
[08/01 12:10:37    980s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:10:37    980s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:3359.8M, EPOCH TIME: 1754075437.013168
[08/01 12:10:37    980s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3359.8M, EPOCH TIME: 1754075437.013199
[08/01 12:10:37    980s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3375.8M, EPOCH TIME: 1754075437.013725
[08/01 12:10:37    980s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3375.8MB).
[08/01 12:10:37    980s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:3375.8M, EPOCH TIME: 1754075437.022787
[08/01 12:10:37    980s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3375.8M, EPOCH TIME: 1754075437.022823
[08/01 12:10:37    980s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:10:37    980s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.107, REAL:0.108, MEM:3373.8M, EPOCH TIME: 1754075437.130758
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] Creating Lib Analyzer ...
[08/01 12:10:37    981s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:10:37    981s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:10:37    981s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:10:37    981s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:21 mem=3379.8M
[08/01 12:10:37    981s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:21 mem=3379.8M
[08/01 12:10:37    981s] Creating Lib Analyzer, finished. 
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/01 12:10:37    981s] Type 'man IMPOPT-665' for more detail.
[08/01 12:10:37    981s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/01 12:10:37    981s] To increase the message display limit, refer to the product command reference manual.
[08/01 12:10:37    981s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2652.2M, totSessionCpu=0:16:21 **
[08/01 12:10:37    981s] *** opt_design -post_cts ***
[08/01 12:10:37    981s] DRC Margin: user margin 0.0
[08/01 12:10:37    981s] Hold Target Slack: user slack 0
[08/01 12:10:37    981s] Setup Target Slack: user slack 0;
[08/01 12:10:37    981s] set_db opt_useful_skew_eco_route false
[08/01 12:10:37    981s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3379.8M, EPOCH TIME: 1754075437.339491
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:10:37    981s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3379.8M, EPOCH TIME: 1754075437.350739
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:10:37    981s] Deleting Lib Analyzer.
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Deleting Cell Server End ...
[08/01 12:10:37    981s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:10:37    981s] Summary for sequential cells identification: 
[08/01 12:10:37    981s]   Identified SBFF number: 16
[08/01 12:10:37    981s]   Identified MBFF number: 0
[08/01 12:10:37    981s]   Identified SB Latch number: 0
[08/01 12:10:37    981s]   Identified MB Latch number: 0
[08/01 12:10:37    981s]   Not identified SBFF number: 0
[08/01 12:10:37    981s]   Not identified MBFF number: 0
[08/01 12:10:37    981s]   Not identified SB Latch number: 0
[08/01 12:10:37    981s]   Not identified MB Latch number: 0
[08/01 12:10:37    981s]   Number of sequential cells which are not FFs: 13
[08/01 12:10:37    981s]  Visiting view : nangate_view_setup
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:10:37    981s]  Visiting view : nangate_view_hold
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:10:37    981s] TLC MultiMap info (StdDelay):
[08/01 12:10:37    981s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:10:37    981s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:10:37    981s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:10:37    981s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:10:37    981s]  Setting StdDelay to: 8.5ps
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Deleting Cell Server End ...
[08/01 12:10:37    981s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3379.8M, EPOCH TIME: 1754075437.369098
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] All LLGs are deleted
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3379.8M, EPOCH TIME: 1754075437.369161
[08/01 12:10:37    981s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3379.8M, EPOCH TIME: 1754075437.369185
[08/01 12:10:37    981s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3373.8M, EPOCH TIME: 1754075437.369472
[08/01 12:10:37    981s] Start to check current routing status for nets...
[08/01 12:10:37    981s] All nets are already routed correctly.
[08/01 12:10:37    981s] End to check current routing status for nets (mem=3373.8M)
[08/01 12:10:37    981s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:16:21.5/1:15:30.8 (0.2), mem = 3373.8M
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] =============================================================================================
[08/01 12:10:37    981s]  Step TAT Report : InitOpt #1 / opt_design #1                                   21.18-s099_1
[08/01 12:10:37    981s] =============================================================================================
[08/01 12:10:37    981s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:10:37    981s] ---------------------------------------------------------------------------------------------
[08/01 12:10:37    981s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:10:37    981s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:10:37    981s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:10:37    981s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:10:37    981s] [ MISC                   ]          0:00:08.0  (  97.8 % )     0:00:08.0 /  0:00:08.0    1.0
[08/01 12:10:37    981s] ---------------------------------------------------------------------------------------------
[08/01 12:10:37    981s]  InitOpt #1 TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[08/01 12:10:37    981s] ---------------------------------------------------------------------------------------------
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:10:37    981s] ### Creating PhyDesignMc. totSessionCpu=0:16:22 mem=3373.8M
[08/01 12:10:37    981s] OPERPROF: Starting DPlace-Init at level 1, MEM:3373.8M, EPOCH TIME: 1754075437.540446
[08/01 12:10:37    981s] Processing tracks to init pin-track alignment.
[08/01 12:10:37    981s] z: 2, totalTracks: 1
[08/01 12:10:37    981s] z: 4, totalTracks: 1
[08/01 12:10:37    981s] z: 6, totalTracks: 1
[08/01 12:10:37    981s] z: 8, totalTracks: 1
[08/01 12:10:37    981s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:10:37    981s] All LLGs are deleted
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3373.8M, EPOCH TIME: 1754075437.551040
[08/01 12:10:37    981s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3373.8M, EPOCH TIME: 1754075437.551082
[08/01 12:10:37    981s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3373.8M, EPOCH TIME: 1754075437.557589
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3373.8M, EPOCH TIME: 1754075437.558283
[08/01 12:10:37    981s] Max number of tech site patterns supported in site array is 256.
[08/01 12:10:37    981s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:10:37    981s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3373.8M, EPOCH TIME: 1754075437.561684
[08/01 12:10:37    981s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:10:37    981s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:10:37    981s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.009, MEM:3373.8M, EPOCH TIME: 1754075437.570750
[08/01 12:10:37    981s] Fast DP-INIT is on for default
[08/01 12:10:37    981s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:10:37    981s] Atter site array init, number of instance map data is 0.
[08/01 12:10:37    981s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.019, MEM:3373.8M, EPOCH TIME: 1754075437.577032
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:10:37    981s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3373.8M, EPOCH TIME: 1754075437.582515
[08/01 12:10:37    981s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3373.8M, EPOCH TIME: 1754075437.582550
[08/01 12:10:37    981s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3373.8M, EPOCH TIME: 1754075437.583009
[08/01 12:10:37    981s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3373.8MB).
[08/01 12:10:37    981s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.046, MEM:3373.8M, EPOCH TIME: 1754075437.586243
[08/01 12:10:37    981s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 12:10:37    981s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:22 mem=3373.8M
[08/01 12:10:37    981s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3373.8M, EPOCH TIME: 1754075437.626695
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:10:37    981s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.087, REAL:0.088, MEM:3373.8M, EPOCH TIME: 1754075437.714457
[08/01 12:10:37    981s] TotalInstCnt at PhyDesignMc Destruction: 47190
[08/01 12:10:37    981s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 12:10:37    981s] GigaOpt Hold Optimizer is used
[08/01 12:10:37    981s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[08/01 12:10:37    981s] End AAE Lib Interpolated Model. (MEM=3373.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] Creating Lib Analyzer ...
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:10:37    981s] Summary for sequential cells identification: 
[08/01 12:10:37    981s]   Identified SBFF number: 16
[08/01 12:10:37    981s]   Identified MBFF number: 0
[08/01 12:10:37    981s]   Identified SB Latch number: 0
[08/01 12:10:37    981s]   Identified MB Latch number: 0
[08/01 12:10:37    981s]   Not identified SBFF number: 0
[08/01 12:10:37    981s]   Not identified MBFF number: 0
[08/01 12:10:37    981s]   Not identified SB Latch number: 0
[08/01 12:10:37    981s]   Not identified MB Latch number: 0
[08/01 12:10:37    981s]   Number of sequential cells which are not FFs: 13
[08/01 12:10:37    981s]  Visiting view : nangate_view_setup
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:10:37    981s]  Visiting view : nangate_view_hold
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:10:37    981s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:10:37    981s] TLC MultiMap info (StdDelay):
[08/01 12:10:37    981s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:10:37    981s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:10:37    981s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:10:37    981s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:10:37    981s]  Setting StdDelay to: 8.5ps
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:10:37    981s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:10:37    981s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:10:37    981s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:10:37    981s] 
[08/01 12:10:37    981s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:10:37    981s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:22 mem=3379.8M
[08/01 12:10:37    981s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:22 mem=3379.8M
[08/01 12:10:37    981s] Creating Lib Analyzer, finished. 
[08/01 12:10:37    981s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:22 mem=3379.8M ***
[08/01 12:10:37    981s] *** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:16:21.9/1:15:31.2 (0.2), mem = 3379.8M
[08/01 12:10:37    981s] Effort level <high> specified for reg2reg path_group
[08/01 12:10:38    982s] 
[08/01 12:10:38    982s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:10:38    982s] Deleting Lib Analyzer.
[08/01 12:10:38    982s] OPTC: user 20.0
[08/01 12:10:38    982s] 
[08/01 12:10:38    982s] TimeStamp Deleting Cell Server End ...
[08/01 12:10:39    983s] Starting delay calculation for Hold views
[08/01 12:10:39    983s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:10:39    983s] #################################################################################
[08/01 12:10:39    983s] # Design Stage: PreRoute
[08/01 12:10:39    983s] # Design Name: top
[08/01 12:10:39    983s] # Design Mode: 45nm
[08/01 12:10:39    983s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:10:39    983s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:10:39    983s] # Signoff Settings: SI Off 
[08/01 12:10:39    983s] #################################################################################
[08/01 12:10:39    983s] Calculate delays in BcWc mode...
[08/01 12:10:39    983s] Topological Sorting (REAL = 0:00:00.0, MEM = 3379.8M, InitMEM = 3379.8M)
[08/01 12:10:39    983s] Start delay calculation (fullDC) (1 T). (MEM=3379.78)
[08/01 12:10:39    983s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 12:10:40    984s] End AAE Lib Interpolated Model. (MEM=3391.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:10:45    989s] Total number of fetched objects 60322
[08/01 12:10:45    989s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:10:45    989s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 12:10:45    989s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 3423.0M) ***
[08/01 12:10:45    989s] End delay calculation. (MEM=3422.99 CPU=0:00:04.7 REAL=0:00:05.0)
[08/01 12:10:45    989s] End delay calculation (fullDC). (MEM=3422.99 CPU=0:00:05.7 REAL=0:00:06.0)
[08/01 12:10:46    990s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:16:30 mem=3423.0M)
[08/01 12:10:47    991s] 
[08/01 12:10:47    991s] Active hold views:
[08/01 12:10:47    991s]  nangate_view_hold
[08/01 12:10:47    991s]   Dominating endpoints: 0
[08/01 12:10:47    991s]   Dominating TNS: -0.000
[08/01 12:10:47    991s] 
[08/01 12:10:47    991s] Done building cte hold timing graph (fixHold) cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=0:16:31 mem=3455.0M ***
[08/01 12:10:47    991s] OPTC: user 20.0
[08/01 12:10:51    995s] Done building hold timer [158372 node(s), 362761 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:16:36 mem=3520.1M ***
[08/01 12:10:52    996s] Starting delay calculation for Setup views
[08/01 12:10:52    996s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:10:52    996s] #################################################################################
[08/01 12:10:52    996s] # Design Stage: PreRoute
[08/01 12:10:52    996s] # Design Name: top
[08/01 12:10:52    996s] # Design Mode: 45nm
[08/01 12:10:52    996s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:10:52    996s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:10:52    996s] # Signoff Settings: SI Off 
[08/01 12:10:52    996s] #################################################################################
[08/01 12:10:53    997s] Calculate delays in BcWc mode...
[08/01 12:10:53    997s] Topological Sorting (REAL = 0:00:00.0, MEM = 3508.5M, InitMEM = 3508.5M)
[08/01 12:10:53    997s] Start delay calculation (fullDC) (1 T). (MEM=3508.55)
[08/01 12:10:53    997s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 12:10:53    997s] End AAE Lib Interpolated Model. (MEM=3520.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:10:58   1002s] Total number of fetched objects 60322
[08/01 12:10:58   1002s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:10:58   1002s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 12:10:58   1002s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 3488.1M) ***
[08/01 12:10:58   1002s] End delay calculation. (MEM=3488.06 CPU=0:00:04.8 REAL=0:00:04.0)
[08/01 12:10:58   1002s] End delay calculation (fullDC). (MEM=3488.06 CPU=0:00:05.8 REAL=0:00:05.0)
[08/01 12:10:59   1003s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:16:44 mem=3488.1M)
[08/01 12:10:59   1003s] Done building cte setup timing graph (fixHold) cpu=0:00:21.7 real=0:00:22.0 totSessionCpu=0:16:44 mem=3488.1M ***
[08/01 12:11:00   1004s] *info: category slack lower bound [L 0.0] default
[08/01 12:11:00   1004s] *info: category slack lower bound [H 0.0] reg2reg 
[08/01 12:11:00   1004s] --------------------------------------------------- 
[08/01 12:11:00   1004s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/01 12:11:00   1004s] --------------------------------------------------- 
[08/01 12:11:00   1004s]          WNS    reg2regWNS
[08/01 12:11:00   1004s]     0.000 ns      0.000 ns
[08/01 12:11:00   1004s] --------------------------------------------------- 
[08/01 12:11:01   1005s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:11:01   1005s] Summary for sequential cells identification: 
[08/01 12:11:01   1005s]   Identified SBFF number: 16
[08/01 12:11:01   1005s]   Identified MBFF number: 0
[08/01 12:11:01   1005s]   Identified SB Latch number: 0
[08/01 12:11:01   1005s]   Identified MB Latch number: 0
[08/01 12:11:01   1005s]   Not identified SBFF number: 0
[08/01 12:11:01   1005s]   Not identified MBFF number: 0
[08/01 12:11:01   1005s]   Not identified SB Latch number: 0
[08/01 12:11:01   1005s]   Not identified MB Latch number: 0
[08/01 12:11:01   1005s]   Number of sequential cells which are not FFs: 13
[08/01 12:11:01   1005s]  Visiting view : nangate_view_setup
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:11:01   1005s]  Visiting view : nangate_view_hold
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:11:01   1005s] TLC MultiMap info (StdDelay):
[08/01 12:11:01   1005s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:11:01   1005s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:11:01   1005s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:11:01   1005s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:11:01   1005s]  Setting StdDelay to: 8.5ps
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] TimeStamp Deleting Cell Server End ...
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] Creating Lib Analyzer ...
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:11:01   1005s] Summary for sequential cells identification: 
[08/01 12:11:01   1005s]   Identified SBFF number: 16
[08/01 12:11:01   1005s]   Identified MBFF number: 0
[08/01 12:11:01   1005s]   Identified SB Latch number: 0
[08/01 12:11:01   1005s]   Identified MB Latch number: 0
[08/01 12:11:01   1005s]   Not identified SBFF number: 0
[08/01 12:11:01   1005s]   Not identified MBFF number: 0
[08/01 12:11:01   1005s]   Not identified SB Latch number: 0
[08/01 12:11:01   1005s]   Not identified MB Latch number: 0
[08/01 12:11:01   1005s]   Number of sequential cells which are not FFs: 13
[08/01 12:11:01   1005s]  Visiting view : nangate_view_setup
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:11:01   1005s]  Visiting view : nangate_view_hold
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:11:01   1005s] TLC MultiMap info (StdDelay):
[08/01 12:11:01   1005s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:11:01   1005s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:11:01   1005s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:11:01   1005s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:11:01   1005s]  Setting StdDelay to: 8.5ps
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:11:01   1005s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/01 12:11:01   1005s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/01 12:11:01   1005s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:11:01   1005s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:45 mem=3504.1M
[08/01 12:11:01   1005s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:45 mem=3504.1M
[08/01 12:11:01   1005s] Creating Lib Analyzer, finished. 
[08/01 12:11:01   1005s] Footprint list for hold buffering (delay unit: ps)
[08/01 12:11:01   1005s] =================================================================
[08/01 12:11:01   1005s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[08/01 12:11:01   1005s] ------------------------------------------------------------------
[08/01 12:11:01   1005s] *Info:       13.9       1.54     17.16    3.0  16.23 BUF_X1 (A,Z)
[08/01 12:11:01   1005s] *Info:       18.4       1.54     23.41    3.0  23.84 CLKBUF_X1 (A,Z)
[08/01 12:11:01   1005s] *Info:       14.4       1.44      9.36    4.0   8.11 BUF_X2 (A,Z)
[08/01 12:11:01   1005s] *Info:       17.8       1.41     13.26    4.0  11.91 CLKBUF_X2 (A,Z)
[08/01 12:11:01   1005s] *Info:       18.0       1.44      9.36    5.0   8.01 CLKBUF_X3 (A,Z)
[08/01 12:11:01   1005s] *Info:       13.6       1.49      6.24    7.0   4.07 BUF_X4 (A,Z)
[08/01 12:11:01   1005s] *Info:       14.5       1.48      2.34   13.0   2.05 BUF_X8 (A,Z)
[08/01 12:11:01   1005s] *Info:       14.6       1.47      1.56   25.0   1.03 BUF_X16 (A,Z)
[08/01 12:11:01   1005s] *Info:       15.1       1.48      0.78   49.0   0.54 BUF_X32 (A,Z)
[08/01 12:11:01   1005s] =================================================================
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
[08/01 12:11:01   1005s] *Info: worst delay setup view: nangate_view_setup
[08/01 12:11:01   1005s] Hold Timer stdDelay =  6.0ps
[08/01 12:11:01   1005s]  Visiting view : nangate_view_hold
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:11:01   1005s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:11:01   1005s] Hold Timer stdDelay =  6.0ps (nangate_view_hold)
[08/01 12:11:01   1005s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3504.1M, EPOCH TIME: 1754075461.886587
[08/01 12:11:01   1005s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:01   1005s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:01   1005s] 
[08/01 12:11:01   1005s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:01   1005s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3504.1M, EPOCH TIME: 1754075461.899654
[08/01 12:11:01   1005s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:01   1005s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] ------------------------------------------------------------------
[08/01 12:11:02   1006s]      Hold Opt Initial Summary
[08/01 12:11:02   1006s] ------------------------------------------------------------------
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] Setup views included:
[08/01 12:11:02   1006s]  nangate_view_setup
[08/01 12:11:02   1006s] Hold views included:
[08/01 12:11:02   1006s]  nangate_view_hold
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] +--------------------+---------+---------+---------+
[08/01 12:11:02   1006s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:11:02   1006s] +--------------------+---------+---------+---------+
[08/01 12:11:02   1006s] |           WNS (ns):|  0.000  |  0.000  |  0.714  |
[08/01 12:11:02   1006s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:11:02   1006s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:11:02   1006s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 12:11:02   1006s] +--------------------+---------+---------+---------+
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] +--------------------+---------+---------+---------+
[08/01 12:11:02   1006s] |     Hold mode      |   all   | reg2reg | default |
[08/01 12:11:02   1006s] +--------------------+---------+---------+---------+
[08/01 12:11:02   1006s] |           WNS (ns):| -0.113  | -0.031  | -0.113  |
[08/01 12:11:02   1006s] |           TNS (ns):|-567.705 | -36.377 |-531.329 |
[08/01 12:11:02   1006s] |    Violating Paths:|  7816   |  2204   |  5612   |
[08/01 12:11:02   1006s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 12:11:02   1006s] +--------------------+---------+---------+---------+
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] +----------------+-------------------------------+------------------+
[08/01 12:11:02   1006s] |                |              Real             |       Total      |
[08/01 12:11:02   1006s] |    DRVs        +------------------+------------+------------------|
[08/01 12:11:02   1006s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:11:02   1006s] +----------------+------------------+------------+------------------+
[08/01 12:11:02   1006s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:11:02   1006s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:11:02   1006s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:11:02   1006s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:11:02   1006s] +----------------+------------------+------------+------------------+
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3504.1M, EPOCH TIME: 1754075462.306907
[08/01 12:11:02   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:02   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:02   1006s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3504.1M, EPOCH TIME: 1754075462.318767
[08/01 12:11:02   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:02   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] Density: 70.446%
[08/01 12:11:02   1006s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:11:02   1006s] ------------------------------------------------------------------
[08/01 12:11:02   1006s] **opt_design ... cpu = 0:00:33, real = 0:00:33, mem = 2727.5M, totSessionCpu=0:16:46 **
[08/01 12:11:02   1006s] *** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:24.4/0:00:24.4 (1.0), totSession cpu/real = 0:16:46.3/1:15:55.6 (0.2), mem = 3437.1M
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] =============================================================================================
[08/01 12:11:02   1006s]  Step TAT Report : BuildHoldData #1 / opt_design #1                             21.18-s099_1
[08/01 12:11:02   1006s] =============================================================================================
[08/01 12:11:02   1006s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:11:02   1006s] ---------------------------------------------------------------------------------------------
[08/01 12:11:02   1006s] [ ViewPruning            ]      5   0:00:00.9  (   3.7 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:11:02   1006s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/01 12:11:02   1006s] [ DrvReport              ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:11:02   1006s] [ SlackTraversorInit     ]      3   0:00:01.2  (   4.9 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 12:11:02   1006s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:02   1006s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:02   1006s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:02   1006s] [ HoldTimerInit          ]      1   0:00:03.3  (  13.5 % )     0:00:03.3 /  0:00:03.3    1.0
[08/01 12:11:02   1006s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:02   1006s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:02   1006s] [ ReportCapViolation     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    1.0
[08/01 12:11:02   1006s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:11:02   1006s] [ HoldTimerNodeList      ]      1   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.8    1.0
[08/01 12:11:02   1006s] [ TimingUpdate           ]      9   0:00:01.5  (   6.3 % )     0:00:13.3 /  0:00:13.2    1.0
[08/01 12:11:02   1006s] [ FullDelayCalc          ]      2   0:00:11.7  (  48.0 % )     0:00:11.7 /  0:00:11.7    1.0
[08/01 12:11:02   1006s] [ TimingReport           ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:11:02   1006s] [ MISC                   ]          0:00:03.6  (  14.7 % )     0:00:03.6 /  0:00:03.6    1.0
[08/01 12:11:02   1006s] ---------------------------------------------------------------------------------------------
[08/01 12:11:02   1006s]  BuildHoldData #1 TOTAL             0:00:24.4  ( 100.0 % )     0:00:24.4 /  0:00:24.4    1.0
[08/01 12:11:02   1006s] ---------------------------------------------------------------------------------------------
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] *** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:16:46.3/1:15:55.6 (0.2), mem = 3437.1M
[08/01 12:11:02   1006s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2496899.33
[08/01 12:11:02   1006s] #optDebug: Start CG creation (mem=3437.1M)
[08/01 12:11:02   1006s]  ...initializing CG  maxDriveDist 277.888500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.788500 
[08/01 12:11:02   1006s] (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgPrt (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgEgp (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgPbk (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgNrb(cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgObs (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgCon (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s]  ...processing cgPdm (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3598.0M)
[08/01 12:11:02   1006s] {MMLU 0 67 57795}
[08/01 12:11:02   1006s] ### Creating LA Mngr. totSessionCpu=0:16:46 mem=3598.0M
[08/01 12:11:02   1006s] ### Creating LA Mngr, finished. totSessionCpu=0:16:46 mem=3598.0M
[08/01 12:11:02   1006s] HoldSingleBuffer minRootGain=0.000
[08/01 12:11:02   1006s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2800 dbu)
[08/01 12:11:02   1006s] HoldSingleBuffer minRootGain=0.000
[08/01 12:11:02   1006s] HoldSingleBuffer minRootGain=0.000
[08/01 12:11:02   1006s] HoldSingleBuffer minRootGain=0.000
[08/01 12:11:02   1006s] *info: Run opt_design holdfix with 1 thread.
[08/01 12:11:02   1006s] Info: 67 nets with fixed/cover wires excluded.
[08/01 12:11:02   1006s] Info: 67 clock nets excluded from IPO operation.
[08/01 12:11:02   1006s] --------------------------------------------------- 
[08/01 12:11:02   1006s]    Hold Timing Summary  - Initial 
[08/01 12:11:02   1006s] --------------------------------------------------- 
[08/01 12:11:02   1006s]  Target slack:       0.0000 ns
[08/01 12:11:02   1006s]  View: nangate_view_hold 
[08/01 12:11:02   1006s]    WNS:      -0.1132
[08/01 12:11:02   1006s]    TNS:    -567.7034
[08/01 12:11:02   1006s]    VP :         7815
[08/01 12:11:02   1006s]    Worst hold path end point: acc_reg_out_reg[15]164/RN 
[08/01 12:11:02   1006s] --------------------------------------------------- 
[08/01 12:11:02   1006s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/01 12:11:02   1006s] ### Creating PhyDesignMc. totSessionCpu=0:16:47 mem=3617.1M
[08/01 12:11:02   1006s] OPERPROF: Starting DPlace-Init at level 1, MEM:3617.1M, EPOCH TIME: 1754075462.712329
[08/01 12:11:02   1006s] Processing tracks to init pin-track alignment.
[08/01 12:11:02   1006s] z: 2, totalTracks: 1
[08/01 12:11:02   1006s] z: 4, totalTracks: 1
[08/01 12:11:02   1006s] z: 6, totalTracks: 1
[08/01 12:11:02   1006s] z: 8, totalTracks: 1
[08/01 12:11:02   1006s] Info: Done creating the CCOpt slew target map.
[08/01 12:11:02   1006s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:11:02   1006s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3617.1M, EPOCH TIME: 1754075462.733389
[08/01 12:11:02   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:02   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s]  Skipping Bad Lib Cell Checking (CMU) !
[08/01 12:11:02   1006s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:3617.1M, EPOCH TIME: 1754075462.746224
[08/01 12:11:02   1006s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3617.1M, EPOCH TIME: 1754075462.746290
[08/01 12:11:02   1006s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3633.1M, EPOCH TIME: 1754075462.746807
[08/01 12:11:02   1006s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3633.1MB).
[08/01 12:11:02   1006s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.038, MEM:3633.1M, EPOCH TIME: 1754075462.750155
[08/01 12:11:02   1006s] TotalInstCnt at PhyDesignMc Initialization: 47190
[08/01 12:11:02   1006s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:47 mem=3633.1M
[08/01 12:11:02   1006s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3633.1M, EPOCH TIME: 1754075462.899064
[08/01 12:11:02   1006s] Found 0 hard placement blockage before merging.
[08/01 12:11:02   1006s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3633.1M, EPOCH TIME: 1754075462.899542
[08/01 12:11:02   1006s] Optimizer Target Slack 0.000 StdDelay is 0.00600  
[08/01 12:11:02   1006s] 
[08/01 12:11:02   1006s] *** Starting Core Fixing (fixHold) cpu=0:00:25.0 real=0:00:25.0 totSessionCpu=0:16:47 mem=3633.1M density=70.446% ***
[08/01 12:11:04   1008s] ### Creating RouteCongInterface, started
[08/01 12:11:04   1008s] 
[08/01 12:11:04   1008s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/01 12:11:04   1008s] 
[08/01 12:11:04   1008s] #optDebug: {0, 0.900}
[08/01 12:11:04   1008s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.714  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 70.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:11:05   1008s] *info: Hold Batch Commit is enabled
[08/01 12:11:05   1008s] *info: Levelized Batch Commit is enabled
[08/01 12:11:05   1008s] 
[08/01 12:11:05   1008s] Phase I ......
[08/01 12:11:05   1008s] Executing transform: ECO Safe Resize
[08/01 12:11:05   1008s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:05   1008s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:11:05   1008s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:05   1009s] Worst hold path end point:
[08/01 12:11:05   1009s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:05   1009s]     net: rst_n (nrTerm=5576)
[08/01 12:11:05   1009s] |   0|  -0.113|  -567.70|    7815|          0|       0(     0)|   70.45%|   0:00:00.0|  3633.1M|
[08/01 12:11:05   1009s] Worst hold path end point:
[08/01 12:11:05   1009s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:05   1009s]     net: rst_n (nrTerm=5576)
[08/01 12:11:05   1009s] 
[08/01 12:11:05   1009s] Capturing REF for hold ...
[08/01 12:11:05   1009s]    Hold Timing Snapshot: (REF)
[08/01 12:11:05   1009s]              All PG WNS: -0.113
[08/01 12:11:05   1009s]              All PG TNS: -567.703
[08/01 12:11:05   1009s] |   1|  -0.113|  -567.70|    7815|          0|       0(     0)|   70.45%|   0:00:00.0|  3633.1M|
[08/01 12:11:05   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:05   1009s] Executing transform: AddBuffer + LegalResize
[08/01 12:11:05   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:05   1009s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:11:05   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:05   1009s] Worst hold path end point:
[08/01 12:11:05   1009s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:05   1009s]     net: rst_n (nrTerm=5576)
[08/01 12:11:05   1009s] |   0|  -0.113|  -567.70|    7815|          0|       0(     0)|   70.45%|   0:00:00.0|  3633.1M|
[08/01 12:11:14   1018s] Worst hold path end point:
[08/01 12:11:14   1018s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:14   1018s]     net: rst_n (nrTerm=5576)
[08/01 12:11:14   1018s] |   1|  -0.113|  -538.43|    6800|       2239|       0(     0)|   71.73%|   0:00:09.0|  3667.7M|
[08/01 12:11:19   1022s] Worst hold path end point:
[08/01 12:11:19   1022s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:19   1022s]     net: rst_n (nrTerm=5576)
[08/01 12:11:19   1022s] |   2|  -0.113|  -531.28|    5575|       1224|       1(     0)|   72.43%|   0:00:04.0|  3667.7M|
[08/01 12:11:19   1023s] Worst hold path end point:
[08/01 12:11:19   1023s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:19   1023s]     net: rst_n (nrTerm=5576)
[08/01 12:11:19   1023s] 
[08/01 12:11:19   1023s] Capturing REF for hold ...
[08/01 12:11:19   1023s]    Hold Timing Snapshot: (REF)
[08/01 12:11:19   1023s]              All PG WNS: -0.113
[08/01 12:11:19   1023s]              All PG TNS: -531.282
[08/01 12:11:19   1023s] |   3|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:01.0|  3667.7M|
[08/01 12:11:19   1023s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:19   1023s] 
[08/01 12:11:19   1023s] *info:    Total 3463 cells added for Phase I
[08/01 12:11:19   1023s] *info:        in which 0 is ripple commits (0.000%)
[08/01 12:11:19   1023s] *info:    Total 1 instances resized for Phase I
[08/01 12:11:19   1023s] *info:        in which 0 FF resizing 
[08/01 12:11:19   1023s] *info:        in which 0 ripple resizing (0.000%)
[08/01 12:11:19   1023s] --------------------------------------------------- 
[08/01 12:11:19   1023s]    Hold Timing Summary  - Phase I 
[08/01 12:11:19   1023s] --------------------------------------------------- 
[08/01 12:11:19   1023s]  Target slack:       0.0000 ns
[08/01 12:11:19   1023s]  View: nangate_view_hold 
[08/01 12:11:19   1023s]    WNS:      -0.1132
[08/01 12:11:19   1023s]    TNS:    -531.2815
[08/01 12:11:19   1023s]    VP :         5575
[08/01 12:11:19   1023s]    Worst hold path end point: acc_reg_out_reg[15]164/RN 
[08/01 12:11:19   1023s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.712  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 72.435%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:11:19   1023s] *info: Hold Batch Commit is enabled
[08/01 12:11:19   1023s] *info: Levelized Batch Commit is enabled
[08/01 12:11:19   1023s] 
[08/01 12:11:19   1023s] Phase II ......
[08/01 12:11:19   1023s] Executing transform: AddBuffer
[08/01 12:11:19   1023s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:19   1023s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:11:19   1023s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:19   1023s] Worst hold path end point:
[08/01 12:11:19   1023s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:19   1023s]     net: rst_n (nrTerm=5576)
[08/01 12:11:19   1023s] |   0|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
[08/01 12:11:19   1023s] Worst hold path end point:
[08/01 12:11:19   1023s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:19   1023s]     net: rst_n (nrTerm=5576)
[08/01 12:11:19   1023s] 
[08/01 12:11:19   1023s] Capturing REF for hold ...
[08/01 12:11:19   1023s]    Hold Timing Snapshot: (REF)
[08/01 12:11:19   1023s]              All PG WNS: -0.113
[08/01 12:11:19   1023s]              All PG TNS: -531.282
[08/01 12:11:19   1023s] |   1|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
[08/01 12:11:19   1023s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:19   1023s] --------------------------------------------------- 
[08/01 12:11:19   1023s]    Hold Timing Summary  - Phase II 
[08/01 12:11:19   1023s] --------------------------------------------------- 
[08/01 12:11:19   1023s]  Target slack:       0.0000 ns
[08/01 12:11:19   1023s]  View: nangate_view_hold 
[08/01 12:11:19   1023s]    WNS:      -0.1132
[08/01 12:11:19   1023s]    TNS:    -531.2815
[08/01 12:11:19   1023s]    VP :         5575
[08/01 12:11:19   1023s]    Worst hold path end point: acc_reg_out_reg[15]164/RN 
[08/01 12:11:19   1023s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.712  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 72.435%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:11:20   1023s] *info: Hold Batch Commit is enabled
[08/01 12:11:20   1023s] *info: Levelized Batch Commit is enabled
[08/01 12:11:20   1023s] 
[08/01 12:11:20   1023s] Phase III ......
[08/01 12:11:20   1023s] Executing transform: AddBuffer + LegalResize
[08/01 12:11:20   1023s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:20   1023s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:11:20   1023s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:20   1023s] Worst hold path end point:
[08/01 12:11:20   1023s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:20   1023s]     net: rst_n (nrTerm=5576)
[08/01 12:11:20   1023s] |   0|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
[08/01 12:11:20   1024s] Worst hold path end point:
[08/01 12:11:20   1024s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:20   1024s]     net: rst_n (nrTerm=5576)
[08/01 12:11:20   1024s] |   1|  -0.113|  -531.28|    5575|          0|       0(     0)[08/01 12:11:20   1024s] 
|   72.43%|   0:00:00.0|  3667.7M|
[08/01 12:11:20   1024s] Capturing REF for hold ...
[08/01 12:11:20   1024s]    Hold Timing Snapshot: (REF)
[08/01 12:11:20   1024s]              All PG WNS: -0.113
[08/01 12:11:20   1024s]              All PG TNS: -531.282
[08/01 12:11:20   1024s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:20   1024s] --------------------------------------------------- 
[08/01 12:11:20   1024s]    Hold Timing Summary  - Phase III 
[08/01 12:11:20   1024s] --------------------------------------------------- 
[08/01 12:11:20   1024s]  Target slack:       0.0000 ns
[08/01 12:11:20   1024s]  View: nangate_view_hold 
[08/01 12:11:20   1024s]    WNS:      -0.1132
[08/01 12:11:20   1024s]    TNS:    -531.2815
[08/01 12:11:20   1024s]    VP :         5575
[08/01 12:11:20   1024s]    Worst hold path end point: acc_reg_out_reg[15]164/RN 
[08/01 12:11:20   1024s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.712  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 72.435%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:11:20   1024s] *info: Hold Batch Commit is enabled
[08/01 12:11:20   1024s] *info: Levelized Batch Commit is enabled
[08/01 12:11:20   1024s] 
[08/01 12:11:20   1024s] Phase IV ......
[08/01 12:11:20   1024s] Executing transform: AddBuffer + Resize
[08/01 12:11:20   1024s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:20   1024s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[08/01 12:11:20   1024s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:20   1024s] Worst hold path end point:
[08/01 12:11:20   1024s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:20   1024s]     net: rst_n (nrTerm=5576)
[08/01 12:11:20   1024s] |   0|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
[08/01 12:11:20   1024s] Worst hold path end point:
[08/01 12:11:20   1024s]   acc_reg_out_reg[11]164/RN
[08/01 12:11:20   1024s]     net: rst_n (nrTerm=5576)
[08/01 12:11:20   1024s] |   1|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%[08/01 12:11:20   1024s] 
[08/01 12:11:20   1024s] Capturing REF for hold ...
[08/01 12:11:20   1024s]    Hold Timing Snapshot: (REF)
[08/01 12:11:20   1024s]              All PG WNS: -0.113
|   0:00:00.0|  3667.7M|
[08/01 12:11:20   1024s]              All PG TNS: -531.282
[08/01 12:11:20   1024s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[08/01 12:11:20   1024s] --------------------------------------------------- 
[08/01 12:11:20   1024s]    Hold Timing Summary  - Phase IV 
[08/01 12:11:20   1024s] --------------------------------------------------- 
[08/01 12:11:20   1024s]  Target slack:       0.0000 ns
[08/01 12:11:20   1024s]  View: nangate_view_hold 
[08/01 12:11:20   1024s]    WNS:      -0.1132
[08/01 12:11:20   1024s]    TNS:    -531.2815
[08/01 12:11:20   1024s]    VP :         5575
[08/01 12:11:20   1024s]    Worst hold path end point: acc_reg_out_reg[15]164/RN 
[08/01 12:11:20   1024s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.712  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 72.435%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] =======================================================================
[08/01 12:11:21   1025s]                 Reasons for remaining hold violations
[08/01 12:11:21   1025s] =======================================================================
[08/01 12:11:21   1025s] *info: Total 1 net(s) have violated hold timing slacks.
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] Buffering failure reasons
[08/01 12:11:21   1025s] ------------------------------------------------
[08/01 12:11:21   1025s] *info:     1 net(s): Could not be fixed because it is a high fanout nets.
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] Resizing failure reasons
[08/01 12:11:21   1025s] ------------------------------------------------
[08/01 12:11:21   1025s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] *info:          in which 3181 termBuffering
[08/01 12:11:21   1025s] *info:          in which 0 dummyBuffering
[08/01 12:11:21   1025s]  (3.0, 	16.234) (3.0, 	23.843) (5.0, 	8.008)[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] *** Finished Core Fixing (fixHold) cpu=0:00:43.2 real=0:00:44.0 totSessionCpu=0:17:05 mem=3667.7M density=72.435% ***
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] *info:
[08/01 12:11:21   1025s] *info: Added a total of 3463 cells to fix/reduce hold violation
[08/01 12:11:21   1025s] *info:
[08/01 12:11:21   1025s] *info: Summary: 
[08/01 12:11:21   1025s] *info:         2067 cells of type 'BUF_X1' used
[08/01 12:11:21   1025s] *info:         1395 cells of type 'CLKBUF_X1' used
[08/01 12:11:21   1025s] *info:            1 cell  of type 'CLKBUF_X3' used
[08/01 12:11:21   1025s] *info:
[08/01 12:11:21   1025s] *info: Total 1 instances resized
[08/01 12:11:21   1025s] *info:       in which 0 FF resizing
[08/01 12:11:21   1025s] *info:
[08/01 12:11:21   1025s] 
OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3667.7M, EPOCH TIME: 1754075481.220142
[08/01 12:11:21   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50653).
[08/01 12:11:21   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:21   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:21   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:21   1025s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.124, REAL:0.125, MEM:3639.7M, EPOCH TIME: 1754075481.345067
[08/01 12:11:21   1025s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3639.7M, EPOCH TIME: 1754075481.352138
[08/01 12:11:21   1025s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3639.7M, EPOCH TIME: 1754075481.352183
[08/01 12:11:21   1025s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3639.7M, EPOCH TIME: 1754075481.372453
[08/01 12:11:21   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:21   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:21   1025s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:3639.7M, EPOCH TIME: 1754075481.384819
[08/01 12:11:21   1025s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3639.7M, EPOCH TIME: 1754075481.384865
[08/01 12:11:21   1025s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3639.7M, EPOCH TIME: 1754075481.385253
[08/01 12:11:21   1025s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3639.7M, EPOCH TIME: 1754075481.389970
[08/01 12:11:21   1025s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:3639.7M, EPOCH TIME: 1754075481.390477
[08/01 12:11:21   1025s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.038, MEM:3639.7M, EPOCH TIME: 1754075481.390523
[08/01 12:11:21   1025s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.038, MEM:3639.7M, EPOCH TIME: 1754075481.390539
[08/01 12:11:21   1025s] TDRefine: refinePlace mode is spiral
[08/01 12:11:21   1025s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.23
[08/01 12:11:21   1025s] OPERPROF: Starting RefinePlace at level 1, MEM:3639.7M, EPOCH TIME: 1754075481.390579
[08/01 12:11:21   1025s] *** Starting place_detail (0:17:05 mem=3639.7M) ***
[08/01 12:11:21   1025s] Total net bbox length = 5.399e+05 (2.713e+05 2.686e+05) (ext = 9.608e+04)
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:21   1025s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:11:21   1025s] (I)      Default pattern map key = top_default.
[08/01 12:11:21   1025s] (I)      Default pattern map key = top_default.
[08/01 12:11:21   1025s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3639.7M, EPOCH TIME: 1754075481.424606
[08/01 12:11:21   1025s] Starting refinePlace ...
[08/01 12:11:21   1025s] (I)      Default pattern map key = top_default.
[08/01 12:11:21   1025s] One DDP V2 for no tweak run.
[08/01 12:11:21   1025s] (I)      Default pattern map key = top_default.
[08/01 12:11:21   1025s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3643.2M, EPOCH TIME: 1754075481.482438
[08/01 12:11:21   1025s] DDP initSite1 nrRow 266 nrJob 266
[08/01 12:11:21   1025s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3643.2M, EPOCH TIME: 1754075481.482489
[08/01 12:11:21   1025s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3643.2M, EPOCH TIME: 1754075481.482761
[08/01 12:11:21   1025s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3643.2M, EPOCH TIME: 1754075481.482837
[08/01 12:11:21   1025s] DDP markSite nrRow 266 nrJob 266
[08/01 12:11:21   1025s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3643.2M, EPOCH TIME: 1754075481.483597
[08/01 12:11:21   1025s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3643.2M, EPOCH TIME: 1754075481.483613
[08/01 12:11:21   1025s]   Spread Effort: high, pre-route mode, useDDP on.
[08/01 12:11:21   1025s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3650.2MB) @(0:17:05 - 0:17:05).
[08/01 12:11:21   1025s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:11:21   1025s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 12:11:21   1025s] 
[08/01 12:11:21   1025s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 12:11:22   1026s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 12:11:22   1026s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:11:22   1026s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:11:22   1026s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[08/01 12:11:22   1026s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:11:22   1026s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=3634.2MB) @(0:17:05 - 0:17:06).
[08/01 12:11:22   1026s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:11:22   1026s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3634.2MB
[08/01 12:11:22   1026s] Statistics of distance of Instance movement in refine placement:
[08/01 12:11:22   1026s]   maximum (X+Y) =         0.00 um
[08/01 12:11:22   1026s]   mean    (X+Y) =         0.00 um
[08/01 12:11:22   1026s] Total instances moved : 0
[08/01 12:11:22   1026s] Summary Report:
[08/01 12:11:22   1026s] Instances move: 0 (out of 50587 movable)
[08/01 12:11:22   1026s] Instances flipped: 0
[08/01 12:11:22   1026s] Mean displacement: 0.00 um
[08/01 12:11:22   1026s] Max displacement: 0.00 um 
[08/01 12:11:22   1026s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.800, REAL:0.799, MEM:3634.2M, EPOCH TIME: 1754075482.223246
[08/01 12:11:22   1026s] Total net bbox length = 5.399e+05 (2.713e+05 2.686e+05) (ext = 9.608e+04)
[08/01 12:11:22   1026s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3634.2MB) @(0:17:05 - 0:17:06).
[08/01 12:11:22   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.23
[08/01 12:11:22   1026s] OPERPROF: Finished RefinePlace at level 1, CPU:0.846, REAL:0.844, MEM:3634.2M, EPOCH TIME: 1754075482.234554
[08/01 12:11:22   1026s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3634.2MB
[08/01 12:11:22   1026s] *** Finished place_detail (0:17:06 mem=3634.2M) ***
[08/01 12:11:22   1026s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3634.2M, EPOCH TIME: 1754075482.417576
[08/01 12:11:22   1026s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50653).
[08/01 12:11:22   1026s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:22   1026s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:22   1026s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:22   1026s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.097, REAL:0.098, MEM:3625.2M, EPOCH TIME: 1754075482.515366
[08/01 12:11:22   1026s] *** maximum move = 0.00 um ***
[08/01 12:11:22   1026s] *** Finished re-routing un-routed nets (3625.2M) ***
[08/01 12:11:22   1026s] OPERPROF: Starting DPlace-Init at level 1, MEM:3625.2M, EPOCH TIME: 1754075482.551865
[08/01 12:11:22   1026s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3625.2M, EPOCH TIME: 1754075482.570887
[08/01 12:11:22   1026s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:22   1026s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:22   1026s] 
[08/01 12:11:22   1026s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:22   1026s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3625.2M, EPOCH TIME: 1754075482.583142
[08/01 12:11:22   1026s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3625.2M, EPOCH TIME: 1754075482.583185
[08/01 12:11:22   1026s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3641.2M, EPOCH TIME: 1754075482.583716
[08/01 12:11:22   1026s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3641.2M, EPOCH TIME: 1754075482.587766
[08/01 12:11:22   1026s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:3641.2M, EPOCH TIME: 1754075482.588278
[08/01 12:11:22   1026s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:3641.2M, EPOCH TIME: 1754075482.588322
[08/01 12:11:22   1026s] 
[08/01 12:11:22   1026s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=3641.2M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.712  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 72.435%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[08/01 12:11:22   1026s] *** Finish Post CTS Hold Fixing (cpu=0:00:44.9 real=0:00:45.0 totSessionCpu=0:17:07 mem=3651.2M density=72.435%) ***
[08/01 12:11:22   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2496899.33
[08/01 12:11:22   1026s] **INFO: total 17186 insts, 15833 nets marked don't touch
[08/01 12:11:22   1026s] **INFO: total 17186 insts, 15833 nets marked don't touch DB property
[08/01 12:11:22   1026s] **INFO: total 17186 insts, 15833 nets unmarked don't touch
[08/01 12:11:22   1026s] 
[08/01 12:11:23   1026s] Deleting 0 temporary hard placement blockage(s).
[08/01 12:11:23   1026s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3632.1M, EPOCH TIME: 1754075483.013613
[08/01 12:11:23   1026s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:23   1026s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:23   1026s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:23   1026s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:23   1026s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.124, REAL:0.125, MEM:3509.1M, EPOCH TIME: 1754075483.138249
[08/01 12:11:23   1026s] TotalInstCnt at PhyDesignMc Destruction: 50653
[08/01 12:11:23   1026s] *** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:20.7/0:00:20.8 (1.0), totSession cpu/real = 0:17:07.0/1:16:16.4 (0.2), mem = 3509.1M
[08/01 12:11:23   1026s] 
[08/01 12:11:23   1026s] =============================================================================================
[08/01 12:11:23   1026s]  Step TAT Report : HoldOpt #1 / opt_design #1                                   21.18-s099_1
[08/01 12:11:23   1026s] =============================================================================================
[08/01 12:11:23   1026s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:11:23   1026s] ---------------------------------------------------------------------------------------------
[08/01 12:11:23   1026s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[08/01 12:11:23   1026s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:23   1026s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:23   1026s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:11:23   1026s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:23   1026s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:11:23   1026s] [ OptimizationStep       ]      5   0:00:00.1  (   0.6 % )     0:00:14.8 /  0:00:14.8    1.0
[08/01 12:11:23   1026s] [ OptSingleIteration     ]     12   0:00:00.1  (   0.3 % )     0:00:14.7 /  0:00:14.6    1.0
[08/01 12:11:23   1026s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ OptEval                ]      7   0:00:07.8  (  37.4 % )     0:00:07.8 /  0:00:07.8    1.0
[08/01 12:11:23   1026s] [ OptCommit              ]      7   0:00:00.4  (   2.1 % )     0:00:05.5 /  0:00:05.4    1.0
[08/01 12:11:23   1026s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/01 12:11:23   1026s] [ IncrDelayCalc          ]     16   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:11:23   1026s] [ HoldReEval             ]      4   0:00:03.6  (  17.5 % )     0:00:03.6 /  0:00:03.6    1.0
[08/01 12:11:23   1026s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ HoldCollectNode        ]     13   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:11:23   1026s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:23   1026s] [ HoldBottleneckCount    ]      8   0:00:01.6  (   7.7 % )     0:00:01.6 /  0:00:01.6    1.0
[08/01 12:11:23   1026s] [ HoldCacheNodeWeight    ]      7   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[08/01 12:11:23   1026s] [ HoldBuildSlackGraph    ]      7   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:23   1026s] [ HoldDBCommit           ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:23   1026s] [ HoldTimerCalcSummary   ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[08/01 12:11:23   1026s] [ RefinePlace            ]      1   0:00:01.5  (   7.4 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 12:11:23   1026s] [ TimingUpdate           ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/01 12:11:23   1026s] [ TimingReport           ]      6   0:00:00.9  (   4.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/01 12:11:23   1026s] [ IncrTimingUpdate       ]     12   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/01 12:11:23   1026s] [ MISC                   ]          0:00:01.2  (   5.7 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 12:11:23   1026s] ---------------------------------------------------------------------------------------------
[08/01 12:11:23   1026s]  HoldOpt #1 TOTAL                   0:00:20.8  ( 100.0 % )     0:00:20.8 /  0:00:20.7    1.0
[08/01 12:11:23   1026s] ---------------------------------------------------------------------------------------------
[08/01 12:11:23   1026s] 
[08/01 12:11:23   1027s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3509.1M, EPOCH TIME: 1754075483.160949
[08/01 12:11:23   1027s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:23   1027s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:23   1027s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3509.1M, EPOCH TIME: 1754075483.173897
[08/01 12:11:23   1027s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:23   1027s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:23   1027s] *** Steiner Routed Nets: 9.729%; Threshold: 100; Threshold for Hold: 100
[08/01 12:11:23   1027s] ### Creating LA Mngr. totSessionCpu=0:17:07 mem=3509.1M
[08/01 12:11:23   1027s] ### Creating LA Mngr, finished. totSessionCpu=0:17:07 mem=3509.1M
[08/01 12:11:23   1027s] Re-routed 252 nets
[08/01 12:11:23   1027s] GigaOpt_HOLD: Recover setup timing after hold fixing
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:11:23   1027s] Deleting Lib Analyzer.
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] TimeStamp Deleting Cell Server End ...
[08/01 12:11:23   1027s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:11:23   1027s] Summary for sequential cells identification: 
[08/01 12:11:23   1027s]   Identified SBFF number: 16
[08/01 12:11:23   1027s]   Identified MBFF number: 0
[08/01 12:11:23   1027s]   Identified SB Latch number: 0
[08/01 12:11:23   1027s]   Identified MB Latch number: 0
[08/01 12:11:23   1027s]   Not identified SBFF number: 0
[08/01 12:11:23   1027s]   Not identified MBFF number: 0
[08/01 12:11:23   1027s]   Not identified SB Latch number: 0
[08/01 12:11:23   1027s]   Not identified MB Latch number: 0
[08/01 12:11:23   1027s]   Number of sequential cells which are not FFs: 13
[08/01 12:11:23   1027s]  Visiting view : nangate_view_setup
[08/01 12:11:23   1027s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:11:23   1027s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:11:23   1027s]  Visiting view : nangate_view_hold
[08/01 12:11:23   1027s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:11:23   1027s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:11:23   1027s] TLC MultiMap info (StdDelay):
[08/01 12:11:23   1027s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:11:23   1027s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:11:23   1027s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:11:23   1027s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:11:23   1027s]  Setting StdDelay to: 8.5ps
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] TimeStamp Deleting Cell Server End ...
[08/01 12:11:23   1027s] Extraction called for design 'top' of instances=50653 and nets=61260 using extraction engine 'pre_route' .
[08/01 12:11:23   1027s] pre_route RC Extraction called for design top.
[08/01 12:11:23   1027s] RC Extraction called in multi-corner(1) mode.
[08/01 12:11:23   1027s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:11:23   1027s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:11:23   1027s] RCMode: PreRoute
[08/01 12:11:23   1027s]       RC Corner Indexes            0   
[08/01 12:11:23   1027s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:11:23   1027s] Resistance Scaling Factor    : 1.00000 
[08/01 12:11:23   1027s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:11:23   1027s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:11:23   1027s] Shrink Factor                : 1.00000
[08/01 12:11:23   1027s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:11:23   1027s] 
[08/01 12:11:23   1027s] Trim Metal Layers:
[08/01 12:11:23   1027s] LayerId::1 widthSet size::1
[08/01 12:11:23   1027s] LayerId::2 widthSet size::1
[08/01 12:11:23   1027s] LayerId::3 widthSet size::1
[08/01 12:11:23   1027s] LayerId::4 widthSet size::1
[08/01 12:11:23   1027s] LayerId::5 widthSet size::1
[08/01 12:11:23   1027s] LayerId::6 widthSet size::1
[08/01 12:11:23   1027s] LayerId::7 widthSet size::1
[08/01 12:11:23   1027s] LayerId::8 widthSet size::1
[08/01 12:11:23   1027s] LayerId::9 widthSet size::1
[08/01 12:11:23   1027s] LayerId::10 widthSet size::1
[08/01 12:11:23   1027s] eee: pegSigSF::1.070000
[08/01 12:11:23   1027s] Skipped RC grid update for preRoute extraction.
[08/01 12:11:23   1027s] Initializing multi-corner resistance tables ...
[08/01 12:11:23   1027s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 12:11:23   1027s] eee: l::2 avDens::0.169222 usedTrk::9725.834286 availTrk::57473.684211 sigTrk::9725.834286
[08/01 12:11:23   1027s] eee: l::3 avDens::0.218240 usedTrk::17022.693587 availTrk::78000.000000 sigTrk::17022.693587
[08/01 12:11:23   1027s] eee: l::4 avDens::0.196142 usedTrk::7649.533919 availTrk::39000.000000 sigTrk::7649.533919
[08/01 12:11:23   1027s] eee: l::5 avDens::0.089873 usedTrk::3316.324641 availTrk::36900.000000 sigTrk::3316.324641
[08/01 12:11:23   1027s] eee: l::6 avDens::0.098647 usedTrk::3575.935714 availTrk::36250.000000 sigTrk::3575.935714
[08/01 12:11:23   1027s] eee: l::7 avDens::0.012885 usedTrk::24.051429 availTrk::1866.666667 sigTrk::24.051429
[08/01 12:11:23   1027s] eee: l::8 avDens::0.042631 usedTrk::68.920000 availTrk::1616.666667 sigTrk::68.920000
[08/01 12:11:23   1027s] eee: l::9 avDens::0.219904 usedTrk::109.677143 availTrk::498.750000 sigTrk::109.677143
[08/01 12:11:23   1027s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 12:11:23   1027s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:11:23   1027s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248556 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.863200 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.364862 siPrev=0 viaL=0.000000 crit=0.017075 shortMod=0.085373 fMod=0.004269 
[08/01 12:11:23   1027s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3509.102M)
[08/01 12:11:23   1027s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:11:23   1027s] #################################################################################
[08/01 12:11:23   1027s] # Design Stage: PreRoute
[08/01 12:11:23   1027s] # Design Name: top
[08/01 12:11:23   1027s] # Design Mode: 45nm
[08/01 12:11:23   1027s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:11:23   1027s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:11:23   1027s] # Signoff Settings: SI Off 
[08/01 12:11:23   1027s] #################################################################################
[08/01 12:11:24   1028s] Calculate delays in BcWc mode...
[08/01 12:11:25   1028s] Topological Sorting (REAL = 0:00:01.0, MEM = 3497.6M, InitMEM = 3497.6M)
[08/01 12:11:25   1028s] Start delay calculation (fullDC) (1 T). (MEM=3497.59)
[08/01 12:11:25   1029s] End AAE Lib Interpolated Model. (MEM=3509.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:11:30   1034s] Total number of fetched objects 63785
[08/01 12:11:30   1034s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:11:30   1034s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 12:11:30   1034s] *** CDM Built up (cpu=0:00:07.1  real=0:00:07.0  mem= 3524.8M) ***
[08/01 12:11:30   1034s] End delay calculation. (MEM=3524.8 CPU=0:00:04.9 REAL=0:00:04.0)
[08/01 12:11:30   1034s] End delay calculation (fullDC). (MEM=3524.8 CPU=0:00:05.9 REAL=0:00:05.0)
[08/01 12:11:32   1036s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[08/01 12:11:32   1036s] OPTC: user 20.0
[08/01 12:11:33   1036s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/01 12:11:33   1036s] 
[08/01 12:11:33   1036s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:11:33   1036s] Summary for sequential cells identification: 
[08/01 12:11:33   1036s]   Identified SBFF number: 16
[08/01 12:11:33   1036s]   Identified MBFF number: 0
[08/01 12:11:33   1036s]   Identified SB Latch number: 0
[08/01 12:11:33   1036s]   Identified MB Latch number: 0
[08/01 12:11:33   1036s]   Not identified SBFF number: 0
[08/01 12:11:33   1036s]   Not identified MBFF number: 0
[08/01 12:11:33   1036s]   Not identified SB Latch number: 0
[08/01 12:11:33   1036s]   Not identified MB Latch number: 0
[08/01 12:11:33   1036s]   Number of sequential cells which are not FFs: 13
[08/01 12:11:33   1036s]  Visiting view : nangate_view_setup
[08/01 12:11:33   1036s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:11:33   1036s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:11:33   1036s]  Visiting view : nangate_view_hold
[08/01 12:11:33   1036s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:11:33   1036s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:11:33   1036s] TLC MultiMap info (StdDelay):
[08/01 12:11:33   1036s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:11:33   1036s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:11:33   1036s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:11:33   1036s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:11:33   1036s]  Setting StdDelay to: 8.5ps
[08/01 12:11:33   1036s] 
[08/01 12:11:33   1036s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:11:33   1037s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[08/01 12:11:33   1037s] GigaOpt: WNS bump threshold: 0.00425
[08/01 12:11:33   1037s] GigaOpt: Skipping postEco optimization
[08/01 12:11:33   1037s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[08/01 12:11:33   1037s] GigaOpt: Skipping nonLegal postEco optimization
[08/01 12:11:33   1037s] 
[08/01 12:11:33   1037s] Active setup views:
[08/01 12:11:33   1037s]  nangate_view_setup
[08/01 12:11:33   1037s]   Dominating endpoints: 0
[08/01 12:11:33   1037s]   Dominating TNS: -0.000
[08/01 12:11:33   1037s] 
[08/01 12:11:33   1037s] OPTC: user 20.0
[08/01 12:11:33   1037s] OPTC: user 20.0
[08/01 12:11:33   1037s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3556.80 MB )
[08/01 12:11:33   1037s] (I)      ==================== Layers =====================
[08/01 12:11:33   1037s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:11:33   1037s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:11:33   1037s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:11:33   1037s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:11:33   1037s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:11:33   1037s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:11:33   1037s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:11:33   1037s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:11:33   1037s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:11:33   1037s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:11:33   1037s] (I)      Started Import and model ( Curr Mem: 3556.80 MB )
[08/01 12:11:33   1037s] (I)      Default pattern map key = top_default.
[08/01 12:11:34   1037s] (I)      == Non-default Options ==
[08/01 12:11:34   1037s] (I)      Build term to term wires                           : false
[08/01 12:11:34   1037s] (I)      Maximum routing layer                              : 10
[08/01 12:11:34   1037s] (I)      Number of threads                                  : 1
[08/01 12:11:34   1037s] (I)      Method to set GCell size                           : row
[08/01 12:11:34   1037s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:11:34   1037s] (I)      Use row-based GCell size
[08/01 12:11:34   1037s] (I)      Use row-based GCell align
[08/01 12:11:34   1037s] (I)      layer 0 area = 0
[08/01 12:11:34   1037s] (I)      layer 1 area = 0
[08/01 12:11:34   1037s] (I)      layer 2 area = 0
[08/01 12:11:34   1037s] (I)      layer 3 area = 0
[08/01 12:11:34   1037s] (I)      layer 4 area = 0
[08/01 12:11:34   1037s] (I)      layer 5 area = 0
[08/01 12:11:34   1037s] (I)      layer 6 area = 0
[08/01 12:11:34   1037s] (I)      layer 7 area = 0
[08/01 12:11:34   1037s] (I)      layer 8 area = 0
[08/01 12:11:34   1037s] (I)      layer 9 area = 0
[08/01 12:11:34   1037s] (I)      GCell unit size   : 2800
[08/01 12:11:34   1037s] (I)      GCell multiplier  : 1
[08/01 12:11:34   1037s] (I)      GCell row height  : 2800
[08/01 12:11:34   1037s] (I)      Actual row height : 2800
[08/01 12:11:34   1037s] (I)      GCell align ref   : 20140 20160
[08/01 12:11:34   1037s] [NR-eGR] Track table information for default rule: 
[08/01 12:11:34   1037s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:11:34   1037s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:11:34   1037s] (I)      ============== Default via ===============
[08/01 12:11:34   1037s] (I)      +---+------------------+-----------------+
[08/01 12:11:34   1037s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:11:34   1037s] (I)      +---+------------------+-----------------+
[08/01 12:11:34   1037s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:11:34   1037s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:11:34   1037s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:11:34   1037s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:11:34   1037s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:11:34   1037s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:11:34   1037s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:11:34   1037s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:11:34   1037s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:11:34   1037s] (I)      +---+------------------+-----------------+
[08/01 12:11:34   1037s] [NR-eGR] Read 81886 PG shapes
[08/01 12:11:34   1037s] [NR-eGR] Read 0 clock shapes
[08/01 12:11:34   1037s] [NR-eGR] Read 0 other shapes
[08/01 12:11:34   1037s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:11:34   1037s] [NR-eGR] #Instance Blockages : 0
[08/01 12:11:34   1037s] [NR-eGR] #PG Blockages       : 81886
[08/01 12:11:34   1037s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:11:34   1037s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:11:34   1037s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:11:34   1037s] [NR-eGR] #Other Blockages    : 0
[08/01 12:11:34   1037s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:11:34   1037s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[08/01 12:11:34   1037s] [NR-eGR] Read 61006 nets ( ignored 67 )
[08/01 12:11:34   1037s] (I)      early_global_route_priority property id does not exist.
[08/01 12:11:34   1037s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20590  Num CS=0
[08/01 12:11:34   1037s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10307
[08/01 12:11:34   1037s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8955
[08/01 12:11:34   1037s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1261
[08/01 12:11:34   1037s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 66
[08/01 12:11:34   1037s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 1
[08/01 12:11:34   1037s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 12:11:34   1037s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 12:11:34   1037s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 12:11:34   1037s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 12:11:34   1037s] (I)      Number of ignored nets                =     67
[08/01 12:11:34   1037s] (I)      Number of connected nets              =      0
[08/01 12:11:34   1037s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 12:11:34   1037s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:11:34   1037s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:11:34   1037s] (I)      Ndr track 0 does not exist
[08/01 12:11:34   1037s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:11:34   1037s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 12:11:34   1037s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 12:11:34   1037s] (I)      Site width          :   380  (dbu)
[08/01 12:11:34   1037s] (I)      Row height          :  2800  (dbu)
[08/01 12:11:34   1037s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:11:34   1037s] (I)      GCell width         :  2800  (dbu)
[08/01 12:11:34   1037s] (I)      GCell height        :  2800  (dbu)
[08/01 12:11:34   1037s] (I)      Grid                :   281   281    10
[08/01 12:11:34   1037s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:11:34   1037s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:11:34   1037s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:11:34   1037s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:11:34   1037s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:11:34   1037s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:11:34   1037s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:11:34   1037s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:11:34   1037s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:11:34   1037s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 12:11:34   1037s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:11:34   1037s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:11:34   1037s] (I)      --------------------------------------------------------
[08/01 12:11:34   1037s] 
[08/01 12:11:34   1037s] [NR-eGR] ============ Routing rule table ============
[08/01 12:11:34   1037s] [NR-eGR] Rule id: 0  Nets: 60939
[08/01 12:11:34   1037s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:11:34   1037s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:11:34   1037s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:11:34   1037s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:11:34   1037s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:11:34   1037s] [NR-eGR] ========================================
[08/01 12:11:34   1037s] [NR-eGR] 
[08/01 12:11:34   1037s] (I)      =============== Blocked Tracks ===============
[08/01 12:11:34   1037s] (I)      +-------+---------+----------+---------------+
[08/01 12:11:34   1037s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:11:34   1037s] (I)      +-------+---------+----------+---------------+
[08/01 12:11:34   1037s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:11:34   1037s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 12:11:34   1037s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 12:11:34   1037s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 12:11:34   1037s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 12:11:34   1037s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 12:11:34   1037s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 12:11:34   1037s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 12:11:34   1037s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 12:11:34   1037s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 12:11:34   1037s] (I)      +-------+---------+----------+---------------+
[08/01 12:11:34   1037s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 3556.80 MB )
[08/01 12:11:34   1037s] (I)      Reset routing kernel
[08/01 12:11:34   1037s] (I)      Started Global Routing ( Curr Mem: 3556.80 MB )
[08/01 12:11:34   1038s] (I)      totalPins=192014  totalGlobalPin=180158 (93.83%)
[08/01 12:11:34   1038s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] (I)      ============  Phase 1a Route ============
[08/01 12:11:34   1038s] [NR-eGR] Layer group 1: route 60939 net(s) in layer range [2, 10]
[08/01 12:11:34   1038s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] (I)      ============  Phase 1b Route ============
[08/01 12:11:34   1038s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:11:34   1038s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.193776e+05um
[08/01 12:11:34   1038s] (I)      Congestion metric : 0.00%H 0.11%V, 0.11%HV
[08/01 12:11:34   1038s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] (I)      ============  Phase 1c Route ============
[08/01 12:11:34   1038s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] (I)      ============  Phase 1d Route ============
[08/01 12:11:34   1038s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] (I)      ============  Phase 1e Route ============
[08/01 12:11:34   1038s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] (I)      ============  Phase 1l Route ============
[08/01 12:11:34   1038s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.193776e+05um
[08/01 12:11:34   1038s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:11:34   1038s] (I)      Layer  2:     548601    176278       309           0      579747    ( 0.00%) 
[08/01 12:11:34   1038s] (I)      Layer  3:     766621    211555         3           0      786800    ( 0.00%) 
[08/01 12:11:34   1038s] (I)      Layer  4:     368097     98936        60           0      393400    ( 0.00%) 
[08/01 12:11:34   1038s] (I)      Layer  5:     372635     38196         3           0      393400    ( 0.00%) 
[08/01 12:11:34   1038s] (I)      Layer  6:     359227     36965         6           0      393400    ( 0.00%) 
[08/01 12:11:34   1038s] (I)      Layer  7:     107890       311         3       11407      119727    ( 8.70%) 
[08/01 12:11:34   1038s] (I)      Layer  8:      96318       702         0       29803      101330    (22.73%) 
[08/01 12:11:34   1038s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 12:11:34   1038s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 12:11:34   1038s] (I)      Total:       2706173    562943       384       99811     2843611    ( 3.39%) 
[08/01 12:11:34   1038s] (I)      
[08/01 12:11:34   1038s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:11:34   1038s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:11:34   1038s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:11:34   1038s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:11:34   1038s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:11:34   1038s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal2 ( 2)       243( 0.31%)         9( 0.01%)   ( 0.32%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal4 ( 4)        56( 0.07%)         0( 0.00%)   ( 0.07%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:11:34   1038s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:11:34   1038s] [NR-eGR]        Total       314( 0.05%)         9( 0.00%)   ( 0.05%) 
[08/01 12:11:34   1038s] [NR-eGR] 
[08/01 12:11:34   1038s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3556.80 MB )
[08/01 12:11:34   1038s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 12:11:34   1038s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:11:34   1038s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 0.58 sec, Curr Mem: 3556.80 MB )
[08/01 12:11:34   1038s] (I)      ====================================== Runtime Summary =======================================
[08/01 12:11:34   1038s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 12:11:34   1038s] (I)      ----------------------------------------------------------------------------------------------
[08/01 12:11:34   1038s] (I)       Early Global Route kernel              100.00%  2807.19 sec  2807.77 sec  0.58 sec  0.55 sec 
[08/01 12:11:34   1038s] (I)       +-Import and model                      41.04%  2807.19 sec  2807.43 sec  0.24 sec  0.23 sec 
[08/01 12:11:34   1038s] (I)       | +-Create place DB                     17.82%  2807.19 sec  2807.29 sec  0.10 sec  0.10 sec 
[08/01 12:11:34   1038s] (I)       | | +-Import place data                 17.81%  2807.19 sec  2807.29 sec  0.10 sec  0.10 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read instances and placement     4.02%  2807.19 sec  2807.22 sec  0.02 sec  0.02 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read nets                       13.77%  2807.22 sec  2807.29 sec  0.08 sec  0.08 sec 
[08/01 12:11:34   1038s] (I)       | +-Create route DB                     20.95%  2807.29 sec  2807.42 sec  0.12 sec  0.11 sec 
[08/01 12:11:34   1038s] (I)       | | +-Import route data (1T)            20.92%  2807.29 sec  2807.42 sec  0.12 sec  0.11 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.45%  2807.31 sec  2807.32 sec  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read routing blockages         0.00%  2807.31 sec  2807.31 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read instance blockages        0.79%  2807.31 sec  2807.31 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read PG blockages              0.99%  2807.31 sec  2807.32 sec  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read clock blockages           0.06%  2807.32 sec  2807.32 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read other blockages           0.06%  2807.32 sec  2807.32 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read halo blockages            0.09%  2807.32 sec  2807.32 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Read boundary cut boxes        0.00%  2807.32 sec  2807.32 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read blackboxes                  0.00%  2807.32 sec  2807.32 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read prerouted                   7.46%  2807.32 sec  2807.37 sec  0.04 sec  0.04 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read unlegalized nets            0.68%  2807.37 sec  2807.37 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Read nets                        1.89%  2807.37 sec  2807.38 sec  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Set up via pillars               0.07%  2807.39 sec  2807.39 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Initialize 3D grid graph         0.28%  2807.39 sec  2807.39 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Model blockage capacity          3.71%  2807.39 sec  2807.41 sec  0.02 sec  0.02 sec 
[08/01 12:11:34   1038s] (I)       | | | | +-Initialize 3D capacity         3.41%  2807.39 sec  2807.41 sec  0.02 sec  0.02 sec 
[08/01 12:11:34   1038s] (I)       | +-Read aux data                        0.00%  2807.42 sec  2807.42 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | +-Others data preparation              0.42%  2807.42 sec  2807.42 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | +-Create route kernel                  1.14%  2807.42 sec  2807.42 sec  0.01 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       +-Global Routing                        56.03%  2807.43 sec  2807.75 sec  0.32 sec  0.31 sec 
[08/01 12:11:34   1038s] (I)       | +-Initialization                       2.38%  2807.43 sec  2807.44 sec  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)       | +-Net group 1                         49.06%  2807.44 sec  2807.73 sec  0.28 sec  0.28 sec 
[08/01 12:11:34   1038s] (I)       | | +-Generate topology                  5.07%  2807.44 sec  2807.47 sec  0.03 sec  0.03 sec 
[08/01 12:11:34   1038s] (I)       | | +-Phase 1a                          13.45%  2807.48 sec  2807.56 sec  0.08 sec  0.08 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Pattern routing (1T)            10.84%  2807.48 sec  2807.54 sec  0.06 sec  0.06 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Add via demand to 2D             2.48%  2807.54 sec  2807.56 sec  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)       | | +-Phase 1b                           0.08%  2807.56 sec  2807.56 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | +-Phase 1c                           0.00%  2807.56 sec  2807.56 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | +-Phase 1d                           0.00%  2807.56 sec  2807.56 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | +-Phase 1e                           0.03%  2807.56 sec  2807.56 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Route legalization               0.00%  2807.56 sec  2807.56 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       | | +-Phase 1l                          29.16%  2807.56 sec  2807.73 sec  0.17 sec  0.17 sec 
[08/01 12:11:34   1038s] (I)       | | | +-Layer assignment (1T)           28.62%  2807.56 sec  2807.73 sec  0.16 sec  0.16 sec 
[08/01 12:11:34   1038s] (I)       | +-Clean cong LA                        0.00%  2807.73 sec  2807.73 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)       +-Export 3D cong map                     1.89%  2807.75 sec  2807.76 sec  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)       | +-Export 2D cong map                   0.18%  2807.76 sec  2807.76 sec  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)      ===================== Summary by functions =====================
[08/01 12:11:34   1038s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:11:34   1038s] (I)      ----------------------------------------------------------------
[08/01 12:11:34   1038s] (I)        0  Early Global Route kernel      100.00%  0.58 sec  0.55 sec 
[08/01 12:11:34   1038s] (I)        1  Global Routing                  56.03%  0.32 sec  0.31 sec 
[08/01 12:11:34   1038s] (I)        1  Import and model                41.04%  0.24 sec  0.23 sec 
[08/01 12:11:34   1038s] (I)        1  Export 3D cong map               1.89%  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)        2  Net group 1                     49.06%  0.28 sec  0.28 sec 
[08/01 12:11:34   1038s] (I)        2  Create route DB                 20.95%  0.12 sec  0.11 sec 
[08/01 12:11:34   1038s] (I)        2  Create place DB                 17.82%  0.10 sec  0.10 sec 
[08/01 12:11:34   1038s] (I)        2  Initialization                   2.38%  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)        2  Create route kernel              1.14%  0.01 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        2  Others data preparation          0.42%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        2  Export 2D cong map               0.18%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        3  Phase 1l                        29.16%  0.17 sec  0.17 sec 
[08/01 12:11:34   1038s] (I)        3  Import route data (1T)          20.92%  0.12 sec  0.11 sec 
[08/01 12:11:34   1038s] (I)        3  Import place data               17.81%  0.10 sec  0.10 sec 
[08/01 12:11:34   1038s] (I)        3  Phase 1a                        13.45%  0.08 sec  0.08 sec 
[08/01 12:11:34   1038s] (I)        3  Generate topology                5.07%  0.03 sec  0.03 sec 
[08/01 12:11:34   1038s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        4  Layer assignment (1T)           28.62%  0.16 sec  0.16 sec 
[08/01 12:11:34   1038s] (I)        4  Read nets                       15.66%  0.09 sec  0.09 sec 
[08/01 12:11:34   1038s] (I)        4  Pattern routing (1T)            10.84%  0.06 sec  0.06 sec 
[08/01 12:11:34   1038s] (I)        4  Read prerouted                   7.46%  0.04 sec  0.04 sec 
[08/01 12:11:34   1038s] (I)        4  Read instances and placement     4.02%  0.02 sec  0.02 sec 
[08/01 12:11:34   1038s] (I)        4  Model blockage capacity          3.71%  0.02 sec  0.02 sec 
[08/01 12:11:34   1038s] (I)        4  Add via demand to 2D             2.48%  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)        4  Read blockages ( Layer 2-10 )    2.45%  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)        4  Read unlegalized nets            0.68%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        4  Set up via pillars               0.07%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        5  Initialize 3D capacity           3.41%  0.02 sec  0.02 sec 
[08/01 12:11:34   1038s] (I)        5  Read PG blockages                0.99%  0.01 sec  0.01 sec 
[08/01 12:11:34   1038s] (I)        5  Read instance blockages          0.79%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        5  Read halo blockages              0.09%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        5  Read other blockages             0.06%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:11:34   1038s] OPERPROF: Starting HotSpotCal at level 1, MEM:3556.8M, EPOCH TIME: 1754075494.503145
[08/01 12:11:34   1038s] [hotspot] +------------+---------------+---------------+
[08/01 12:11:34   1038s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:11:34   1038s] [hotspot] +------------+---------------+---------------+
[08/01 12:11:34   1038s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:11:34   1038s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:11:34   1038s] [hotspot] +------------+---------------+---------------+
[08/01 12:11:34   1038s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:11:34   1038s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.007, MEM:3556.8M, EPOCH TIME: 1754075494.509773
[08/01 12:11:34   1038s] [hotspot] Hotspot report including placement blocked areas
[08/01 12:11:34   1038s] OPERPROF: Starting HotSpotCal at level 1, MEM:3556.8M, EPOCH TIME: 1754075494.510021
[08/01 12:11:34   1038s] [hotspot] +------------+---------------+---------------+
[08/01 12:11:34   1038s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:11:34   1038s] [hotspot] +------------+---------------+---------------+
[08/01 12:11:34   1038s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:11:34   1038s] [hotspot] +------------+---------------+---------------+
[08/01 12:11:34   1038s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:11:34   1038s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:11:34   1038s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3556.8M, EPOCH TIME: 1754075494.515248
[08/01 12:11:34   1038s] Reported timing to dir ./timingReports
[08/01 12:11:34   1038s] **opt_design ... cpu = 0:01:05, real = 0:01:05, mem = 2729.7M, totSessionCpu=0:17:19 **
[08/01 12:11:34   1038s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3481.3M, EPOCH TIME: 1754075494.739835
[08/01 12:11:34   1038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:34   1038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:34   1038s] 
[08/01 12:11:34   1038s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:34   1038s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:3481.3M, EPOCH TIME: 1754075494.752541
[08/01 12:11:34   1038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:34   1038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:34   1038s] 
[08/01 12:11:34   1038s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:11:34   1038s] 
[08/01 12:11:34   1038s] TimeStamp Deleting Cell Server End ...
[08/01 12:11:35   1039s] Starting delay calculation for Hold views
[08/01 12:11:36   1039s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:11:36   1039s] #################################################################################
[08/01 12:11:36   1039s] # Design Stage: PreRoute
[08/01 12:11:36   1039s] # Design Name: top
[08/01 12:11:36   1039s] # Design Mode: 45nm
[08/01 12:11:36   1039s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:11:36   1039s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:11:36   1039s] # Signoff Settings: SI Off 
[08/01 12:11:36   1039s] #################################################################################
[08/01 12:11:36   1039s] Calculate delays in BcWc mode...
[08/01 12:11:36   1039s] Topological Sorting (REAL = 0:00:00.0, MEM = 3489.3M, InitMEM = 3489.3M)
[08/01 12:11:36   1039s] Start delay calculation (fullDC) (1 T). (MEM=3489.32)
[08/01 12:11:36   1039s] *** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
[08/01 12:11:36   1040s] End AAE Lib Interpolated Model. (MEM=3500.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:11:41   1045s] Total number of fetched objects 63785
[08/01 12:11:41   1045s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:11:41   1045s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 12:11:41   1045s] *** CDM Built up (cpu=0:00:05.9  real=0:00:05.0  mem= 3516.5M) ***
[08/01 12:11:41   1045s] End delay calculation. (MEM=3516.53 CPU=0:00:04.8 REAL=0:00:04.0)
[08/01 12:11:41   1045s] End delay calculation (fullDC). (MEM=3516.53 CPU=0:00:05.8 REAL=0:00:05.0)
[08/01 12:11:42   1046s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:17:26 mem=3516.5M)
[08/01 12:11:44   1047s] Starting delay calculation for Setup views
[08/01 12:11:44   1048s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/01 12:11:44   1048s] #################################################################################
[08/01 12:11:44   1048s] # Design Stage: PreRoute
[08/01 12:11:44   1048s] # Design Name: top
[08/01 12:11:44   1048s] # Design Mode: 45nm
[08/01 12:11:44   1048s] # Analysis Mode: MMMC Non-OCV 
[08/01 12:11:44   1048s] # Parasitics Mode: No SPEF/RCDB 
[08/01 12:11:44   1048s] # Signoff Settings: SI Off 
[08/01 12:11:44   1048s] #################################################################################
[08/01 12:11:44   1048s] Calculate delays in BcWc mode...
[08/01 12:11:44   1048s] Topological Sorting (REAL = 0:00:00.0, MEM = 3460.0M, InitMEM = 3460.0M)
[08/01 12:11:44   1048s] Start delay calculation (fullDC) (1 T). (MEM=3460.04)
[08/01 12:11:44   1048s] *** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
[08/01 12:11:44   1048s] End AAE Lib Interpolated Model. (MEM=3471.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:11:50   1053s] Total number of fetched objects 63785
[08/01 12:11:50   1053s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[08/01 12:11:50   1053s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/01 12:11:50   1053s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 3519.2M) ***
[08/01 12:11:50   1053s] End delay calculation. (MEM=3519.25 CPU=0:00:04.9 REAL=0:00:05.0)
[08/01 12:11:50   1053s] End delay calculation (fullDC). (MEM=3519.25 CPU=0:00:05.8 REAL=0:00:06.0)
[08/01 12:11:50   1054s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:17:35 mem=3519.2M)
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] ------------------------------------------------------------------
[08/01 12:11:52   1055s]      opt_design Final Summary
[08/01 12:11:52   1055s] ------------------------------------------------------------------
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] Setup views included:
[08/01 12:11:52   1055s]  nangate_view_setup 
[08/01 12:11:52   1055s] Hold views included:
[08/01 12:11:52   1055s]  nangate_view_hold
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] +--------------------+---------+---------+---------+
[08/01 12:11:52   1055s] |     Setup mode     |   all   | reg2reg | default |
[08/01 12:11:52   1055s] +--------------------+---------+---------+---------+
[08/01 12:11:52   1055s] |           WNS (ns):|  0.000  |  0.000  |  0.713  |
[08/01 12:11:52   1055s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[08/01 12:11:52   1055s] |    Violating Paths:|    0    |    0    |    0    |
[08/01 12:11:52   1055s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 12:11:52   1055s] +--------------------+---------+---------+---------+
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] +--------------------+---------+---------+---------+
[08/01 12:11:52   1055s] |     Hold mode      |   all   | reg2reg | default |
[08/01 12:11:52   1055s] +--------------------+---------+---------+---------+
[08/01 12:11:52   1055s] |           WNS (ns):| -0.113  | -0.000  | -0.113  |
[08/01 12:11:52   1055s] |           TNS (ns):|-531.286 |  0.000  |-531.286 |
[08/01 12:11:52   1055s] |    Violating Paths:|  5578   |    3    |  5575   |
[08/01 12:11:52   1055s] |          All Paths:|  11342  |  5575   |  7229   |
[08/01 12:11:52   1055s] +--------------------+---------+---------+---------+
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] +----------------+-------------------------------+------------------+
[08/01 12:11:52   1055s] |                |              Real             |       Total      |
[08/01 12:11:52   1055s] |    DRVs        +------------------+------------+------------------|
[08/01 12:11:52   1055s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[08/01 12:11:52   1055s] +----------------+------------------+------------+------------------+
[08/01 12:11:52   1055s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:11:52   1055s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[08/01 12:11:52   1055s] |   max_fanout   [08/01 12:11:52   1055s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |     0      |      0 (0)       |
[08/01 12:11:52   1055s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[08/01 12:11:52   1055s] +----------------+------------------+------------+------------------+
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3486.4M, EPOCH TIME: 1754075512.792252
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:52   1055s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:3486.4M, EPOCH TIME: 1754075512.803891
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s] Density: 72.435%
[08/01 12:11:52   1055s] Routing Overflow: 0.00% H and 0.00% V
[08/01 12:11:52   1055s] ------------------------------------------------------------------
[08/01 12:11:52   1055s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3486.4M, EPOCH TIME: 1754075512.830837
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:52   1055s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:3486.4M, EPOCH TIME: 1754075512.841650
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3486.4M, EPOCH TIME: 1754075512.866590
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] 
[08/01 12:11:52   1055s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:11:52   1055s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3486.4M, EPOCH TIME: 1754075512.876917
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] *** Final Summary (holdfix) CPU=0:00:17.4, REAL=0:00:18.0, MEM=3486.4M
[08/01 12:11:52   1055s] **opt_design ... cpu = 0:01:23, real = 0:01:23, mem = 2780.5M, totSessionCpu=0:17:36 **
[08/01 12:11:52   1055s] *** Finished opt_design ***
[08/01 12:11:52   1055s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:11:52   1055s] UM:*                                       0.000 ns          0.000 ns  final
[08/01 12:11:52   1055s] UM: Running design category ...
[08/01 12:11:52   1055s] All LLGs are deleted
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3486.4M, EPOCH TIME: 1754075512.937355
[08/01 12:11:52   1055s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3486.4M, EPOCH TIME: 1754075512.937420
[08/01 12:11:52   1055s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3486.4M, EPOCH TIME: 1754075512.938216
[08/01 12:11:52   1055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:52   1055s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3486.4M, EPOCH TIME: 1754075512.939066
[08/01 12:11:52   1055s] Max number of tech site patterns supported in site array is 256.
[08/01 12:11:52   1055s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:11:52   1056s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3486.4M, EPOCH TIME: 1754075512.943051
[08/01 12:11:52   1056s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:11:52   1056s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:11:52   1056s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.011, MEM:3486.4M, EPOCH TIME: 1754075512.953691
[08/01 12:11:52   1056s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 12:11:52   1056s] SiteArray: use 2,723,840 bytes
[08/01 12:11:52   1056s] SiteArray: current memory after site array memory allocation 3486.4M
[08/01 12:11:52   1056s] SiteArray: FP blocked sites are writable
[08/01 12:11:52   1056s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3486.4M, EPOCH TIME: 1754075512.960857
[08/01 12:11:52   1056s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.032, REAL:0.032, MEM:3486.4M, EPOCH TIME: 1754075512.992819
[08/01 12:11:52   1056s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 12:11:52   1056s] Atter site array init, number of instance map data is 0.
[08/01 12:11:52   1056s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.057, REAL:0.058, MEM:3486.4M, EPOCH TIME: 1754075512.997270
[08/01 12:11:52   1056s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:3486.4M, EPOCH TIME: 1754075512.999113
[08/01 12:11:53   1056s] All LLGs are deleted
[08/01 12:11:53   1056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[08/01 12:11:53   1056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:53   1056s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3486.4M, EPOCH TIME: 1754075513.014624
[08/01 12:11:53   1056s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3486.4M, EPOCH TIME: 1754075513.014673
[08/01 12:11:53   1056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:53   1056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:53   1056s] 
[08/01 12:11:53   1056s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/01 12:11:53   1056s] Summary for sequential cells identification: 
[08/01 12:11:53   1056s]   Identified SBFF number: 16
[08/01 12:11:53   1056s]   Identified MBFF number: 0
[08/01 12:11:53   1056s]   Identified SB Latch number: 0
[08/01 12:11:53   1056s]   Identified MB Latch number: 0
[08/01 12:11:53   1056s]   Not identified SBFF number: 0
[08/01 12:11:53   1056s]   Not identified MBFF number: 0
[08/01 12:11:53   1056s]   Not identified SB Latch number: 0
[08/01 12:11:53   1056s]   Not identified MB Latch number: 0
[08/01 12:11:53   1056s]   Number of sequential cells which are not FFs: 13
[08/01 12:11:53   1056s]  Visiting view : nangate_view_setup
[08/01 12:11:53   1056s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[08/01 12:11:53   1056s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[08/01 12:11:53   1056s]  Visiting view : nangate_view_hold
[08/01 12:11:53   1056s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[08/01 12:11:53   1056s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[08/01 12:11:53   1056s] TLC MultiMap info (StdDelay):
[08/01 12:11:53   1056s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + no RcCorner := 5.5ps
[08/01 12:11:53   1056s]   : nangate_delay_corner_fast + nangate_libset_fast + 1 + nangate_rc_typical := 6ps
[08/01 12:11:53   1056s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + no RcCorner := 7.8ps
[08/01 12:11:53   1056s]   : nangate_delay_corner_worst + nangate_libset_worst + 1 + nangate_rc_typical := 8.5ps
[08/01 12:11:53   1056s]  Setting StdDelay to: 8.5ps
[08/01 12:11:53   1056s] 
[08/01 12:11:53   1056s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] 	Current design flip-flop statistics
[08/01 12:11:53   1056s] 
[08/01 12:11:53   1056s] Single-Bit FF Count          :         5575
[08/01 12:11:53   1056s] Multi-Bit FF Count           :            0
[08/01 12:11:53   1056s] Total Bit Count              :         5575
[08/01 12:11:53   1056s] Total FF Count               :         5575
[08/01 12:11:53   1056s] Bits Per Flop                :        1.000
[08/01 12:11:53   1056s] Total Clock Pin Cap(FF)      :     5000.215
[08/01 12:11:53   1056s] Multibit Conversion Ratio(%) :         0.00
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s]             Multi-bit cell usage statistics
[08/01 12:11:53   1056s] 
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] ============================================================
[08/01 12:11:53   1056s] Sequential Multibit cells usage statistics
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] -FlipFlops             5575                    0        0.00                    1.00
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] 
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] Seq_Mbit libcell              Bitwidth        Count
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] Total 0
[08/01 12:11:53   1056s] ============================================================
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] Category            Num of Insts Rejected     Reasons
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:53   1056s] ------------------------------------------------------------
[08/01 12:11:54   1057s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:11:54   1057s] UM:         119.75            837          0.000 ns          0.000 ns  opt_design_postcts_hold
[08/01 12:11:54   1057s] Info: Destroy the CCOpt slew target map.
[08/01 12:11:54   1057s] clean pInstBBox. size 0
[08/01 12:11:54   1057s] All LLGs are deleted
[08/01 12:11:54   1057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:54   1057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:11:54   1057s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3488.4M, EPOCH TIME: 1754075514.202932
[08/01 12:11:54   1057s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3488.4M, EPOCH TIME: 1754075514.202993
[08/01 12:11:54   1057s] Info: pop threads available for lower-level modules during optimization.
[08/01 12:11:54   1057s] *** opt_design #1 [finish] : cpu/real = 0:01:23.9/0:01:24.9 (1.0), totSession cpu/real = 0:17:37.2/1:16:47.5 (0.2), mem = 3488.4M
[08/01 12:11:54   1057s] 
[08/01 12:11:54   1057s] =============================================================================================
[08/01 12:11:54   1057s]  Final TAT Report : opt_design #1                                               21.18-s099_1
[08/01 12:11:54   1057s] =============================================================================================
[08/01 12:11:54   1057s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:11:54   1057s] ---------------------------------------------------------------------------------------------
[08/01 12:11:54   1057s] [ InitOpt                ]      1   0:00:08.2  (   9.7 % )     0:00:08.2 /  0:00:08.2    1.0
[08/01 12:11:54   1057s] [ HoldOpt                ]      1   0:00:18.3  (  21.6 % )     0:00:20.8 /  0:00:20.7    1.0
[08/01 12:11:54   1057s] [ ViewPruning            ]      8   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.2    1.0
[08/01 12:11:54   1057s] [ BuildHoldData          ]      1   0:00:09.5  (  11.2 % )     0:00:24.4 /  0:00:24.4    1.0
[08/01 12:11:54   1057s] [ OptSummaryReport       ]      8   0:00:02.8  (   3.3 % )     0:00:19.6 /  0:00:18.8    1.0
[08/01 12:11:54   1057s] [ DrvReport              ]      2   0:00:02.0  (   2.4 % )     0:00:02.0 /  0:00:01.3    0.6
[08/01 12:11:54   1057s] [ SlackTraversorInit     ]      4   0:00:01.4  (   1.7 % )     0:00:01.4 /  0:00:01.4    1.0
[08/01 12:11:54   1057s] [ CellServerInit         ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/01 12:11:54   1057s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:54   1057s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/01 12:11:54   1057s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:11:54   1057s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/01 12:11:54   1057s] [ RefinePlace            ]      1   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 12:11:54   1057s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/01 12:11:54   1057s] [ ExtractRC              ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/01 12:11:54   1057s] [ TimingUpdate           ]     33   0:00:03.7  (   4.4 % )     0:00:27.3 /  0:00:27.3    1.0
[08/01 12:11:54   1057s] [ FullDelayCalc          ]      5   0:00:30.7  (  36.2 % )     0:00:30.7 /  0:00:30.7    1.0
[08/01 12:11:54   1057s] [ TimingReport           ]     10   0:00:01.5  (   1.7 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 12:11:54   1057s] [ GenerateReports        ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[08/01 12:11:54   1057s] [ MISC                   ]          0:00:02.3  (   2.7 % )     0:00:02.3 /  0:00:02.3    1.0
[08/01 12:11:54   1057s] ---------------------------------------------------------------------------------------------
[08/01 12:11:54   1057s]  opt_design #1 TOTAL                0:01:24.9  ( 100.0 % )     0:01:24.9 /  0:01:23.9    1.0
[08/01 12:11:54   1057s] ---------------------------------------------------------------------------------------------
[08/01 12:11:54   1057s] 
[08/01 12:11:54   1057s] 
[08/01 12:11:54   1057s] TimeStamp Deleting Cell Server Begin ...
[08/01 12:11:54   1057s] 
[08/01 12:11:54   1057s] TimeStamp Deleting Cell Server End ...
[08/01 12:11:54   1057s] @innovus 89> source _5_CTS.tcl 

[08/01 12:12:32   1058s] #@ Begin verbose source (pre): source _5_CTS.tcl 
[08/01 12:12:32   1058s] @@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[08/01 12:12:32   1058s] @@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
[08/01 12:12:32   1058s] @@file 3: ccopt_design
[08/01 12:12:32   1058s] #% Begin ccopt_design (date=08/01 12:12:32, mem=2686.2M)
[08/01 12:12:32   1058s] *** ccopt_design #3 [begin] : totSession cpu/real = 0:17:38.3/1:17:26.0 (0.2), mem = 3419.4M
[08/01 12:12:32   1058s] Runtime...
[08/01 12:12:32   1058s] **INFO: User's settings:
[08/01 12:12:35   1061s] **INFO (INTERRUPT): The current script will stop before next command.
[08/01 12:12:35   1061s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[08/01 12:12:38   1063s] delaycal_enable_high_fanout                                    true
[08/01 12:12:38   1063s] delaycal_ignore_net_load                                       false
[08/01 12:12:38   1063s] delaycal_socv_accuracy_mode                                    low
[08/01 12:12:38   1063s] setAnalysisMode -cts                                           postCTS
[08/01 12:12:38   1063s] setAnalysisMode -skew                                          true
[08/01 12:12:38   1063s] setDelayCalMode -engine                                        aae
[08/01 12:12:38   1063s] design_process_node                                            45
[08/01 12:12:38   1063s] extract_rc_coupling_cap_threshold                              0.1
[08/01 12:12:38   1063s] extract_rc_engine                                              pre_route
[08/01 12:12:38   1063s] extract_rc_relative_cap_threshold                              1.0
[08/01 12:12:38   1063s] extract_rc_total_cap_threshold                                 0.0
[08/01 12:12:38   1063s] opt_drv_fix_max_cap                                            true
[08/01 12:12:38   1063s] opt_drv_fix_max_tran                                           true
[08/01 12:12:38   1063s] opt_drv_margin                                                 0.0
[08/01 12:12:38   1063s] opt_fix_drv                                                    true
[08/01 12:12:38   1063s] opt_fix_fanout_load                                            true
[08/01 12:12:38   1063s] opt_preserve_all_sequential                                    true
[08/01 12:12:38   1063s] opt_resize_flip_flops                                          true
[08/01 12:12:38   1063s] opt_setup_target_slack                                         0.0
[08/01 12:12:38   1063s] opt_useful_skew_eco_route                                      false
[08/01 12:12:38   1063s] opt_view_pruning_hold_target_slack_auto_flow                   0
[08/01 12:12:38   1063s] opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
[08/01 12:12:38   1063s] opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
[08/01 12:12:38   1063s] opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
[08/01 12:12:38   1063s] opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
[08/01 12:12:38   1063s] opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
[08/01 12:12:38   1063s] route_design_extract_third_party_compatible                    false
[08/01 12:12:38   1063s] route_design_global_exp_timing_driven_std_delay                8.5
[08/01 12:12:38   1063s] route_early_global_bottom_routing_layer                        2
[08/01 12:12:38   1063s] route_early_global_honor_partition_pin_guide                   true
[08/01 12:12:38   1063s] route_early_global_honor_power_domain                          false
[08/01 12:12:38   1063s] route_early_global_top_routing_layer                           10
[08/01 12:12:38   1063s] getAnalysisMode -cts                                           postCTS
[08/01 12:12:38   1063s] getAnalysisMode -skew                                          true
[08/01 12:12:38   1063s] getDelayCalMode -engine                                        aae
[08/01 12:12:38   1063s] get_power_analysis_mode -report_power_quiet                    false
[08/01 12:12:38   1063s] getAnalysisMode -cts                                           postCTS
[08/01 12:12:38   1063s] getAnalysisMode -skew                                          true
[08/01 12:12:38   1063s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[08/01 12:12:38   1063s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[08/01 12:12:38   1063s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[08/01 12:12:38   1063s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[08/01 12:12:38   1063s] Set place::cacheFPlanSiteMark to 1
[08/01 12:12:38   1063s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/01 12:12:38   1063s] Using CCOpt effort standard.
[08/01 12:12:38   1063s] CCOpt::Phase::Initialization...
[08/01 12:12:38   1063s] Check Prerequisites...
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_33' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_16' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_17' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5046):	Net 'CTS_22' in clock tree 'clk' has existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5046' for more detail.
[08/01 12:12:38   1063s] **WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
[08/01 12:12:38   1063s] To increase the message display limit, refer to the product command reference manual.
[08/01 12:12:38   1063s] **WARN: (IMPCCOPT-5047):	Found 67 clock net(s) with existing routing that will be removed by CCOpt.
[08/01 12:12:38   1063s] Type 'man IMPCCOPT-5047' for more detail.
[08/01 12:12:38   1063s] Leaving CCOpt scope - CheckPlace...
[08/01 12:12:38   1063s] OPERPROF: Starting checkPlace at level 1, MEM:3419.4M, EPOCH TIME: 1754075558.276277
[08/01 12:12:38   1063s] Processing tracks to init pin-track alignment.
[08/01 12:12:38   1063s] z: 2, totalTracks: 1
[08/01 12:12:38   1063s] z: 4, totalTracks: 1
[08/01 12:12:38   1063s] z: 6, totalTracks: 1
[08/01 12:12:38   1063s] z: 8, totalTracks: 1
[08/01 12:12:38   1063s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:38   1063s] All LLGs are deleted
[08/01 12:12:38   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1063s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3419.4M, EPOCH TIME: 1754075558.289825
[08/01 12:12:38   1063s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3419.4M, EPOCH TIME: 1754075558.289883
[08/01 12:12:38   1063s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3419.4M, EPOCH TIME: 1754075558.290636
[08/01 12:12:38   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1063s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3419.4M, EPOCH TIME: 1754075558.291442
[08/01 12:12:38   1063s] Max number of tech site patterns supported in site array is 256.
[08/01 12:12:38   1063s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:12:38   1063s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3419.4M, EPOCH TIME: 1754075558.292947
[08/01 12:12:38   1063s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:12:38   1063s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:12:38   1063s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3419.4M, EPOCH TIME: 1754075558.304040
[08/01 12:12:38   1063s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 12:12:38   1063s] SiteArray: use 2,723,840 bytes
[08/01 12:12:38   1063s] SiteArray: current memory after site array memory allocation 3419.4M
[08/01 12:12:38   1063s] SiteArray: FP blocked sites are writable
[08/01 12:12:38   1063s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 12:12:38   1063s] Atter site array init, number of instance map data is 0.
[08/01 12:12:38   1063s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.024, MEM:3419.4M, EPOCH TIME: 1754075558.315355
[08/01 12:12:38   1063s] 
[08/01 12:12:38   1063s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:38   1063s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.027, MEM:3419.4M, EPOCH TIME: 1754075558.317202
[08/01 12:12:38   1063s] Begin checking placement ... (start mem=3419.4M, init mem=3419.4M)
[08/01 12:12:38   1063s] Begin checking exclusive groups violation ...
[08/01 12:12:38   1063s] There are 0 groups to check, max #box is 0, total #box is 0
[08/01 12:12:38   1063s] Finished checking exclusive groups violations. Found 0 Vio.
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] Running CheckPlace using 1 thread in normal mode...
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] ...checkPlace normal is done!
[08/01 12:12:38   1064s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3419.4M, EPOCH TIME: 1754075558.575677
[08/01 12:12:38   1064s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.015, REAL:0.015, MEM:3419.4M, EPOCH TIME: 1754075558.590942
[08/01 12:12:38   1064s] *info: Placed = 50653          (Fixed = 66)
[08/01 12:12:38   1064s] *info: Unplaced = 0           
[08/01 12:12:38   1064s] Placement Density:72.43%(100659/138965)
[08/01 12:12:38   1064s] Placement Density (including fixed std cells):72.43%(100659/138965)
[08/01 12:12:38   1064s] All LLGs are deleted
[08/01 12:12:38   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50653).
[08/01 12:12:38   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3419.4M, EPOCH TIME: 1754075558.602493
[08/01 12:12:38   1064s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3419.4M, EPOCH TIME: 1754075558.602553
[08/01 12:12:38   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] OPERPROF: Finished checkPlace at level 1, CPU:0.342, REAL:0.327, MEM:3419.4M, EPOCH TIME: 1754075558.603053
[08/01 12:12:38   1064s] Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3419.4M)
[08/01 12:12:38   1064s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 12:12:38   1064s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/01 12:12:38   1064s]  * There are 2 clocks in propagated mode.
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.3)
[08/01 12:12:38   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:38   1064s] UM:*                                                                   Check Prerequisites
[08/01 12:12:38   1064s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:12:38   1064s] Info: 1 threads available for lower-level modules during optimization.
[08/01 12:12:38   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:38   1064s] UM:*                                                                   CCOpt::Phase::Initialization
[08/01 12:12:38   1064s] Executing ccopt post-processing.
[08/01 12:12:38   1064s] Synthesizing clock trees with CCOpt...
[08/01 12:12:38   1064s] *** CTS #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:17:44.3/1:17:31.9 (0.2), mem = 3419.4M
[08/01 12:12:38   1064s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/01 12:12:38   1064s] CCOpt::Phase::PreparingToBalance...
[08/01 12:12:38   1064s] Leaving CCOpt scope - Initializing power interface...
[08/01 12:12:38   1064s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] Positive (advancing) pin insertion delays
[08/01 12:12:38   1064s] =========================================
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] Negative (delaying) pin insertion delays
[08/01 12:12:38   1064s] Found 0 advancing pin insertion delay (0.000% of 5575 clock tree sinks)
[08/01 12:12:38   1064s] ========================================
[08/01 12:12:38   1064s] 
[08/01 12:12:38   1064s] Found 0 delaying pin insertion delay (0.000% of 5575 clock tree sinks)
[08/01 12:12:38   1064s] Notify start of optimization...
[08/01 12:12:38   1064s] Notify start of optimization done.
[08/01 12:12:38   1064s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/01 12:12:38   1064s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3419.4M, EPOCH TIME: 1754075558.693632
[08/01 12:12:38   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] All LLGs are deleted
[08/01 12:12:38   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:38   1064s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3419.4M, EPOCH TIME: 1754075558.693691
[08/01 12:12:38   1064s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3419.4M, EPOCH TIME: 1754075558.693716
[08/01 12:12:38   1064s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3419.4M, EPOCH TIME: 1754075558.694323
[08/01 12:12:38   1064s] ### Creating LA Mngr. totSessionCpu=0:17:45 mem=3419.4M
[08/01 12:12:38   1064s] ### Creating LA Mngr, finished. totSessionCpu=0:17:45 mem=3419.4M
[08/01 12:12:38   1064s] (I)      ==================== Layers =====================
[08/01 12:12:38   1064s] (I)      +-----+----[08/01 12:12:38   1064s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3419.43 MB )
+---------+---------+--------+-------+
[08/01 12:12:38   1064s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:12:38   1064s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:38   1064s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:12:38   1064s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:12:38   1064s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:38   1064s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:12:38   1064s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:12:38   1064s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:12:38   1064s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:38   1064s] (I)      Started Import and model ( Curr Mem: 3419.43 MB )
[08/01 12:12:38   1064s] (I)      Default pattern map key = top_default.
[08/01 12:12:38   1064s] (I)      == Non-default Options ==
[08/01 12:12:38   1064s] (I)      Maximum routing layer                              : 10
[08/01 12:12:38   1064s] (I)      Number of threads                                  : 1
[08/01 12:12:38   1064s] (I)      Method to set GCell size                           : row
[08/01 12:12:38   1064s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:12:38   1064s] (I)      Use row-based GCell size
[08/01 12:12:38   1064s] (I)      Use row-based GCell align
[08/01 12:12:38   1064s] (I)      layer 0 area = 0
[08/01 12:12:38   1064s] (I)      layer 1 area = 0
[08/01 12:12:38   1064s] (I)      layer 2 area = 0
[08/01 12:12:38   1064s] (I)      layer 3 area = 0
[08/01 12:12:38   1064s] (I)      layer 4 area = 0
[08/01 12:12:38   1064s] (I)      layer 5 area = 0
[08/01 12:12:38   1064s] (I)      layer 6 area = 0
[08/01 12:12:38   1064s] (I)      layer 7 area = 0
[08/01 12:12:38   1064s] (I)      layer 8 area = 0
[08/01 12:12:38   1064s] (I)      layer 9 area = 0
[08/01 12:12:38   1064s] (I)      GCell unit size   : 2800
[08/01 12:12:38   1064s] (I)      GCell multiplier  : 1
[08/01 12:12:38   1064s] (I)      GCell row height  : 2800
[08/01 12:12:38   1064s] (I)      Actual row height : 2800
[08/01 12:12:38   1064s] (I)      GCell align ref   : 20140 20160
[08/01 12:12:38   1064s] [NR-eGR] Track table information for default rule: 
[08/01 12:12:38   1064s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:12:38   1064s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:12:38   1064s] (I)      ============== Default via ===============
[08/01 12:12:38   1064s] (I)      +---+------------------+-----------------+
[08/01 12:12:38   1064s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:12:38   1064s] (I)      +---+------------------+-----------------+
[08/01 12:12:38   1064s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:12:38   1064s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:12:38   1064s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:12:38   1064s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:12:38   1064s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:12:38   1064s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:12:38   1064s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:12:38   1064s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:12:38   1064s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:12:38   1064s] (I)      +---+------------------+-----------------+
[08/01 12:12:38   1064s] [NR-eGR] Read 81886 PG shapes
[08/01 12:12:38   1064s] [NR-eGR] Read 0 clock shapes
[08/01 12:12:38   1064s] [NR-eGR] Read 0 other shapes
[08/01 12:12:38   1064s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:12:38   1064s] [NR-eGR] #Instance Blockages : 0
[08/01 12:12:38   1064s] [NR-eGR] #PG Blockages       : 81886
[08/01 12:12:38   1064s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:12:38   1064s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:12:38   1064s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:12:38   1064s] [NR-eGR] #Other Blockages    : 0
[08/01 12:12:38   1064s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:12:38   1064s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[08/01 12:12:39   1064s] [NR-eGR] Read 61006 nets ( ignored 67 )
[08/01 12:12:39   1064s] (I)      early_global_route_priority property id does not exist.
[08/01 12:12:39   1064s] (I)      Read Num Blocks=81886  Num Prerouted Wires=20590  Num CS=0
[08/01 12:12:39   1064s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 10307
[08/01 12:12:39   1064s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8955
[08/01 12:12:39   1064s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1261
[08/01 12:12:39   1064s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 66
[08/01 12:12:39   1064s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 1
[08/01 12:12:39   1064s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 12:12:39   1064s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 12:12:39   1064s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 12:12:39   1064s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 12:12:39   1064s] (I)      Number of ignored nets                =     67
[08/01 12:12:39   1064s] (I)      Number of connected nets              =      0
[08/01 12:12:39   1064s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Number of clock nets                  =     67.  Ignored: No
[08/01 12:12:39   1064s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:12:39   1064s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:12:39   1064s] (I)      Ndr track 0 does not exist
[08/01 12:12:39   1064s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:12:39   1064s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 12:12:39   1064s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 12:12:39   1064s] (I)      Site width          :   380  (dbu)
[08/01 12:12:39   1064s] (I)      Row height          :  2800  (dbu)
[08/01 12:12:39   1064s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:12:39   1064s] (I)      GCell width         :  2800  (dbu)
[08/01 12:12:39   1064s] (I)      GCell height        :  2800  (dbu)
[08/01 12:12:39   1064s] (I)      Grid                :   281   281    10
[08/01 12:12:39   1064s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:12:39   1064s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:12:39   1064s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:12:39   1064s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:12:39   1064s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:12:39   1064s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:12:39   1064s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:12:39   1064s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:12:39   1064s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:12:39   1064s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 12:12:39   1064s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:12:39   1064s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:12:39   1064s] (I)      --------------------------------------------------------
[08/01 12:12:39   1064s] 
[08/01 12:12:39   1064s] [NR-eGR] ============ Routing rule table ============
[08/01 12:12:39   1064s] [NR-eGR] Rule id: 0  Nets: 60939
[08/01 12:12:39   1064s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:12:39   1064s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:12:39   1064s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:12:39   1064s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:12:39   1064s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:12:39   1064s] [NR-eGR] ========================================
[08/01 12:12:39   1064s] [NR-eGR] 
[08/01 12:12:39   1064s] (I)      =============== Blocked Tracks ===============
[08/01 12:12:39   1064s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:39   1064s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:12:39   1064s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:39   1064s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:12:39   1064s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 12:12:39   1064s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 12:12:39   1064s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 12:12:39   1064s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 12:12:39   1064s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 12:12:39   1064s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 12:12:39   1064s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 12:12:39   1064s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 12:12:39   1064s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 12:12:39   1064s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:39   1064s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3464.69 MB )
[08/01 12:12:39   1064s] (I)      Reset routing kernel
[08/01 12:12:39   1064s] (I)      Started Global Routing ( Curr Mem: 3464.69 MB )
[08/01 12:12:39   1064s] (I)      totalPins=192014  totalGlobalPin=180158 (93.83%)
[08/01 12:12:39   1064s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 12:12:39   1064s] (I)      
[08/01 12:12:39   1064s] (I)      ============  Phase 1a Route ============
[08/01 12:12:39   1064s] [NR-eGR] Layer group 1: route 60939 net(s) in layer range [2, 10]
[08/01 12:12:39   1064s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:12:39   1064s] (I)      
[08/01 12:12:39   1064s] (I)      ============  Phase 1b Route ============
[08/01 12:12:39   1064s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:12:39   1064s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.193776e+05um
[08/01 12:12:39   1064s] (I)      Congestion metric : 0.00%H 0.11%V, 0.11%HV
[08/01 12:12:39   1064s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:12:39   1064s] (I)      
[08/01 12:12:39   1064s] (I)      ============  Phase 1c Route ============
[08/01 12:12:39   1064s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:12:39   1064s] (I)      
[08/01 12:12:39   1064s] (I)      ============  Phase 1d Route ============
[08/01 12:12:39   1064s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:12:39   1064s] (I)      
[08/01 12:12:39   1064s] (I)      ============  Phase 1e Route ============
[08/01 12:12:39   1064s] (I)      Usage: 370984 = (190316 H, 180668 V) = (14.77% H, 12.82% V) = (2.664e+05um H, 2.529e+05um V)
[08/01 12:12:39   1064s] (I)      
[08/01 12:12:39   1064s] (I)      ============  Phase 1l Route ============
[08/01 12:12:39   1064s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.193776e+05um
[08/01 12:12:39   1065s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:12:39   1065s] (I)      Layer  2:     548601    176278       309           0      579747    ( 0.00%) 
[08/01 12:12:39   1065s] (I)      Layer  3:     766621    211555         3           0      786800    ( 0.00%) 
[08/01 12:12:39   1065s] (I)      Layer  4:     368097     98936        60           0      393400    ( 0.00%) 
[08/01 12:12:39   1065s] (I)      Layer  5:     372635     38196         3           0      393400    ( 0.00%) 
[08/01 12:12:39   1065s] (I)      Layer  6:     359227     36965         6           0      393400    ( 0.00%) 
[08/01 12:12:39   1065s] (I)      Layer  7:     107890       311         3       11407      119727    ( 8.70%) 
[08/01 12:12:39   1065s] (I)      Layer  8:      96318       702         0       29803      101330    (22.73%) 
[08/01 12:12:39   1065s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 12:12:39   1065s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 12:12:39   1065s] (I)      Total:       2706173    562943       384       99811     2843611    ( 3.39%) 
[08/01 12:12:39   1065s] (I)      
[08/01 12:12:39   1065s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:12:39   1065s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:12:39   1065s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:12:39   1065s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[08/01 12:12:39   1065s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:12:39   1065s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal2 ( 2)       243( 0.31%)         9( 0.01%)   ( 0.32%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal4 ( 4)        56( 0.07%)         0( 0.00%)   ( 0.07%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:39   1065s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:12:39   1065s] [NR-eGR]        Total       314( 0.05%)         9( 0.00%)   ( 0.05%) 
[08/01 12:12:39   1065s] [NR-eGR] 
[08/01 12:12:39   1065s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3476.69 MB )
[08/01 12:12:39   1065s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 12:12:39   1065s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:12:39   1065s] (I)      ============= Track Assignment ============
[08/01 12:12:39   1065s] (I)      Started Track Assignment (1T) ( Curr Mem: 3476.69 MB )
[08/01 12:12:39   1065s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:12:39   1065s] (I)      Run Multi-thread track assignment
[08/01 12:12:39   1065s] (I)      Finished Track Assignment (1T) ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 3476.69 MB )
[08/01 12:12:39   1065s] (I)      Started Export ( Curr Mem: 3476.69 MB )
[08/01 12:12:40   1065s] [NR-eGR]                  Length (um)    Vias 
[08/01 12:12:40   1065s] [NR-eGR] -------------------------------------
[08/01 12:12:40   1065s] [NR-eGR]  metal1   (1H)             0  197721 
[08/01 12:12:40   1065s] [NR-eGR]  metal2   (2V)        136258  238924 
[08/01 12:12:40   1065s] [NR-eGR]  metal3   (3H)        240565   78431 
[08/01 12:12:40   1065s] [NR-eGR]  metal4   (4V)        108848   12301 
[08/01 12:12:40   1065s] [NR-eGR]  metal5   (5H)         47619   10019 
[08/01 12:12:40   1065s] [NR-eGR]  metal6   (6V)         51798     210 
[08/01 12:12:40   1065s] [NR-eGR]  metal7   (7H)           375      92 
[08/01 12:12:40   1065s] [NR-eGR]  metal8   (8V)           988       2 
[08/01 12:12:40   1065s] [NR-eGR]  metal9   (9H)             1       0 
[08/01 12:12:40   1065s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 12:12:40   1065s] [NR-eGR] -------------------------------------
[08/01 12:12:40   1065s] [NR-eGR]           Total       586453  537700 
[08/01 12:12:40   1065s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:40   1065s] [NR-eGR] Total half perimeter of net bounding box: 539932um
[08/01 12:12:40   1065s] [NR-eGR] Total length: 586453um, number of vias: 537700
[08/01 12:12:40   1065s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:40   1065s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 12:12:40   1065s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:40   1065s] (I)      Finished Export ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 3467.17 MB )
[08/01 12:12:40   1065s] Saved RC grid cleaned up.
[08/01 12:12:40   1065s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.51 sec, Curr Mem: 3467.17 MB )
[08/01 12:12:40   1065s] (I)      ====================================== Runtime Summary =======================================
[08/01 12:12:40   1065s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/01 12:12:40   1065s] (I)      ----------------------------------------------------------------------------------------------
[08/01 12:12:40   1065s] (I)       Early Global Route kernel              100.00%  2872.13 sec  2873.64 sec  1.51 sec  1.48 sec 
[08/01 12:12:40   1065s] (I)       +-Import and model                      13.29%  2872.13 sec  2872.33 sec  0.20 sec  0.19 sec 
[08/01 12:12:40   1065s] (I)       | +-Create place DB                      6.32%  2872.13 sec  2872.23 sec  0.10 sec  0.10 sec 
[08/01 12:12:40   1065s] (I)       | | +-Import place data                  6.32%  2872.13 sec  2872.23 sec  0.10 sec  0.10 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read instances and placement     1.56%  2872.13 sec  2872.16 sec  0.02 sec  0.02 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read nets                        4.76%  2872.16 sec  2872.23 sec  0.07 sec  0.07 sec 
[08/01 12:12:40   1065s] (I)       | +-Create route DB                      5.96%  2872.23 sec  2872.32 sec  0.09 sec  0.08 sec 
[08/01 12:12:40   1065s] (I)       | | +-Import route data (1T)             5.95%  2872.23 sec  2872.32 sec  0.09 sec  0.08 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.01%  2872.24 sec  2872.26 sec  0.02 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read routing blockages         0.00%  2872.24 sec  2872.24 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read instance blockages        0.27%  2872.24 sec  2872.25 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read PG blockages              0.41%  2872.25 sec  2872.25 sec  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read clock blockages           0.03%  2872.25 sec  2872.25 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read other blockages           0.03%  2872.25 sec  2872.26 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read halo blockages            0.03%  2872.26 sec  2872.26 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Read boundary cut boxes        0.00%  2872.26 sec  2872.26 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read blackboxes                  0.00%  2872.26 sec  2872.26 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read prerouted                   0.42%  2872.26 sec  2872.27 sec  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read unlegalized nets            0.26%  2872.27 sec  2872.27 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Read nets                        0.89%  2872.27 sec  2872.28 sec  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Set up via pillars               0.03%  2872.29 sec  2872.29 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Initialize 3D grid graph         0.11%  2872.29 sec  2872.29 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Model blockage capacity          1.46%  2872.29 sec  2872.32 sec  0.02 sec  0.02 sec 
[08/01 12:12:40   1065s] (I)       | | | | +-Initialize 3D capacity         1.34%  2872.29 sec  2872.31 sec  0.02 sec  0.02 sec 
[08/01 12:12:40   1065s] (I)       | +-Read aux data                        0.00%  2872.32 sec  2872.32 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | +-Others data preparation              0.19%  2872.32 sec  2872.32 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | +-Create route kernel                  0.50%  2872.32 sec  2872.33 sec  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       +-Global Routing                        22.61%  2872.33 sec  2872.67 sec  0.34 sec  0.33 sec 
[08/01 12:12:40   1065s] (I)       | +-Initialization                       1.07%  2872.33 sec  2872.35 sec  0.02 sec  0.02 sec 
[08/01 12:12:40   1065s] (I)       | +-Net group 1                         19.82%  2872.35 sec  2872.65 sec  0.30 sec  0.30 sec 
[08/01 12:12:40   1065s] (I)       | | +-Generate topology                  2.21%  2872.35 sec  2872.38 sec  0.03 sec  0.03 sec 
[08/01 12:12:40   1065s] (I)       | | +-Phase 1a                           5.94%  2872.39 sec  2872.48 sec  0.09 sec  0.09 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Pattern routing (1T)             4.86%  2872.39 sec  2872.46 sec  0.07 sec  0.07 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Add via demand to 2D             1.02%  2872.47 sec  2872.48 sec  0.02 sec  0.02 sec 
[08/01 12:12:40   1065s] (I)       | | +-Phase 1b                           0.03%  2872.48 sec  2872.48 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | +-Phase 1c                           0.00%  2872.48 sec  2872.48 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | +-Phase 1d                           0.00%  2872.48 sec  2872.48 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | +-Phase 1e                           0.02%  2872.48 sec  2872.48 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Route legalization               0.00%  2872.48 sec  2872.48 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | | +-Phase 1l                          11.10%  2872.48 sec  2872.65 sec  0.17 sec  0.17 sec 
[08/01 12:12:40   1065s] (I)       | | | +-Layer assignment (1T)           10.90%  2872.48 sec  2872.65 sec  0.16 sec  0.16 sec 
[08/01 12:12:40   1065s] (I)       | +-Clean cong LA                        0.00%  2872.65 sec  2872.65 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       +-Export 3D cong map                     0.71%  2872.67 sec  2872.69 sec  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       | +-Export 2D cong map                   0.07%  2872.68 sec  2872.69 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       +-Extract Global 3D Wires                0.45%  2872.69 sec  2872.69 sec  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)       +-Track Assignment (1T)                 23.66%  2872.69 sec  2873.05 sec  0.36 sec  0.36 sec 
[08/01 12:12:40   1065s] (I)       | +-Initialization                       0.14%  2872.69 sec  2872.70 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       | +-Track Assignment Kernel             23.02%  2872.70 sec  2873.04 sec  0.35 sec  0.35 sec 
[08/01 12:12:40   1065s] (I)       | +-Free Memory                          0.01%  2873.05 sec  2873.05 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)       +-Export                                38.45%  2873.05 sec  2873.63 sec  0.58 sec  0.58 sec 
[08/01 12:12:40   1065s] (I)       | +-Export DB wires                     14.65%  2873.05 sec  2873.27 sec  0.22 sec  0.22 sec 
[08/01 12:12:40   1065s] (I)       | | +-Export all nets                    9.65%  2873.06 sec  2873.20 sec  0.15 sec  0.15 sec 
[08/01 12:12:40   1065s] (I)       | | +-Set wire vias                      4.45%  2873.20 sec  2873.27 sec  0.07 sec  0.07 sec 
[08/01 12:12:40   1065s] (I)       | +-Report wirelength                    6.59%  2873.27 sec  2873.37 sec  0.10 sec  0.10 sec 
[08/01 12:12:40   1065s] (I)       | +-Update net boxes                     6.26%  2873.37 sec  2873.47 sec  0.09 sec  0.09 sec 
[08/01 12:12:40   1065s] (I)       | +-Update timing                       10.93%  2873.47 sec  2873.63 sec  0.16 sec  0.16 sec 
[08/01 12:12:40   1065s] (I)       +-Postprocess design                     0.01%  2873.63 sec  2873.63 sec  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)      ===================== Summary by functions =====================
[08/01 12:12:40   1065s] (I)       Lv  Step                                 %      Real       CPU 
[08/01 12:12:40   1065s] (I)      ----------------------------------------------------------------
[08/01 12:12:40   1065s] (I)        0  Early Global Route kernel      100.00%  1.51 sec  1.48 sec 
[08/01 12:12:40   1065s] (I)        1  Export                          38.45%  0.58 sec  0.58 sec 
[08/01 12:12:40   1065s] (I)        1  Track Assignment (1T)           23.66%  0.36 sec  0.36 sec 
[08/01 12:12:40   1065s] (I)        1  Global Routing                  22.61%  0.34 sec  0.33 sec 
[08/01 12:12:40   1065s] (I)        1  Import and model                13.29%  0.20 sec  0.19 sec 
[08/01 12:12:40   1065s] (I)        1  Export 3D cong map               0.71%  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)        1  Extract Global 3D Wires          0.45%  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)        2  Track Assignment Kernel         23.02%  0.35 sec  0.35 sec 
[08/01 12:12:40   1065s] (I)        2  Net group 1                     19.82%  0.30 sec  0.30 sec 
[08/01 12:12:40   1065s] (I)        2  Export DB wires                 14.65%  0.22 sec  0.22 sec 
[08/01 12:12:40   1065s] (I)        2  Update timing                   10.93%  0.16 sec  0.16 sec 
[08/01 12:12:40   1065s] (I)        2  Report wirelength                6.59%  0.10 sec  0.10 sec 
[08/01 12:12:40   1065s] (I)        2  Create place DB                  6.32%  0.10 sec  0.10 sec 
[08/01 12:12:40   1065s] (I)        2  Update net boxes                 6.26%  0.09 sec  0.09 sec 
[08/01 12:12:40   1065s] (I)        2  Create route DB                  5.96%  0.09 sec  0.08 sec 
[08/01 12:12:40   1065s] (I)        2  Initialization                   1.21%  0.02 sec  0.02 sec 
[08/01 12:12:40   1065s] (I)        2  Create route kernel              0.50%  0.01 sec  0.01 sec 
[08/01 12:12:40   1065s] (I)        2  Others data preparation          0.19%  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[08/01 12:12:40   1065s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        3  Phase 1l                        11.10%  0.17 sec  0.17 sec 
[08/01 12:12:40   1066s] (I)        3  Export all nets                  9.65%  0.15 sec  0.15 sec 
[08/01 12:12:40   1066s] (I)        3  Import place data                6.32%  0.10 sec  0.10 sec 
[08/01 12:12:40   1066s] (I)        3  Import route data (1T)           5.95%  0.09 sec  0.08 sec 
[08/01 12:12:40   1066s] (I)        3  Phase 1a                         5.94%  0.09 sec  0.09 sec 
[08/01 12:12:40   1066s] (I)        3  Set wire vias                    4.45%  0.07 sec  0.07 sec 
[08/01 12:12:40   1066s] (I)        3  Generate topology                2.21%  0.03 sec  0.03 sec 
[08/01 12:12:40   1066s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        4  Layer assignment (1T)           10.90%  0.16 sec  0.16 sec 
[08/01 12:12:40   1066s] (I)        4  Read nets                        5.65%  0.09 sec  0.08 sec 
[08/01 12:12:40   1066s] (I)        4  Pattern routing (1T)             4.86%  0.07 sec  0.07 sec 
[08/01 12:12:40   1066s] (I)        4  Read instances and placement     1.56%  0.02 sec  0.02 sec 
[08/01 12:12:40   1066s] (I)        4  Model blockage capacity          1.46%  0.02 sec  0.02 sec 
[08/01 12:12:40   1066s] (I)        4  Add via demand to 2D             1.02%  0.02 sec  0.02 sec 
[08/01 12:12:40   1066s] (I)        4  Read blockages ( Layer 2-10 )    1.01%  0.02 sec  0.01 sec 
[08/01 12:12:40   1066s] (I)        4  Read prerouted                   0.42%  0.01 sec  0.01 sec 
[08/01 12:12:40   1066s] (I)        4  Read unlegalized nets            0.26%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        4  Initialize 3D grid graph         0.11%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        5  Initialize 3D capacity           1.34%  0.02 sec  0.02 sec 
[08/01 12:12:40   1066s] (I)        5  Read PG blockages                0.41%  0.01 sec  0.01 sec 
[08/01 12:12:40   1066s] (I)        5  Read instance blockages          0.27%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/01 12:12:40   1066s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/01 12:12:40   1066s] Legalization setup...
[08/01 12:12:40   1066s] Using cell based legalization.
[08/01 12:12:40   1066s] Leaving CCOpt scope - Initializing placement interface...
[08/01 12:12:40   1066s] OPERPROF: Starting DPlace-Init at level 1, MEM:3467.2M, EPOCH TIME: 1754075560.386031
[08/01 12:12:40   1066s] Processing tracks to init pin-track alignment.
[08/01 12:12:40   1066s] z: 2, totalTracks: 1
[08/01 12:12:40   1066s] z: 4, totalTracks: 1
[08/01 12:12:40   1066s] z: 6, totalTracks: 1
[08/01 12:12:40   1066s] z: 8, totalTracks: 1
[08/01 12:12:40   1066s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:40   1066s] All LLGs are deleted
[08/01 12:12:40   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:40   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:40   1066s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3467.2M, EPOCH TIME: 1754075560.398293
[08/01 12:12:40   1066s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3467.2M, EPOCH TIME: 1754075560.398348
[08/01 12:12:40   1066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3467.2M, EPOCH TIME: 1754075560.407011
[08/01 12:12:40   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:40   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:40   1066s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3467.2M, EPOCH TIME: 1754075560.407838
[08/01 12:12:40   1066s] Max number of tech site patterns supported in site array is 256.
[08/01 12:12:40   1066s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:12:40   1066s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3467.2M, EPOCH TIME: 1754075560.411908
[08/01 12:12:40   1066s] After signature check, allow fast init is false, keep pre-filter is true.
[08/01 12:12:40   1066s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[08/01 12:12:40   1066s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3467.2M, EPOCH TIME: 1754075560.422559
[08/01 12:12:40   1066s] SiteArray: non-trimmed site array dimensions = 266 x 1964
[08/01 12:12:40   1066s] SiteArray: use 2,723,840 bytes
[08/01 12:12:40   1066s] SiteArray: current memory after site array memory allocation 3467.2M
[08/01 12:12:40   1066s] SiteArray: FP blocked sites are writable
[08/01 12:12:40   1066s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:12:40   1066s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3467.2M, EPOCH TIME: 1754075560.428147
[08/01 12:12:40   1066s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.027, REAL:0.027, MEM:3467.2M, EPOCH TIME: 1754075560.455187
[08/01 12:12:40   1066s] SiteArray: number of non floorplan blocked sites for llg default is 522424
[08/01 12:12:40   1066s] Atter site array init, number of instance map data is 0.
[08/01 12:12:40   1066s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.051, REAL:0.052, MEM:3467.2M, EPOCH TIME: 1754075560.459464
[08/01 12:12:40   1066s] 
[08/01 12:12:40   1066s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:40   1066s] OPERPROF:     Starting CMU at level 3, MEM:3467.2M, EPOCH TIME: 1754075560.461976
[08/01 12:12:40   1066s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3467.2M, EPOCH TIME: 1754075560.463147
[08/01 12:12:40   1066s] 
[08/01 12:12:40   1066s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:12:40   1066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:3467.2M, EPOCH TIME: 1754075560.465241
[08/01 12:12:40   1066s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3467.2M, EPOCH TIME: 1754075560.465277
[08/01 12:12:40   1066s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3467.2M, EPOCH TIME: 1754075560.465493
[08/01 12:12:40   1066s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3467.2MB).
[08/01 12:12:40   1066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.083, MEM:3467.2M, EPOCH TIME: 1754075560.468639
[08/01 12:12:40   1066s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:40   1066s] (I)      Default pattern map key = top_default.
[08/01 12:12:40   1066s] (I)      Load db... (mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Read data from FE... (mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Number of ignored instance 0
[08/01 12:12:40   1066s] (I)      Number of inbound cells 0
[08/01 12:12:40   1066s] (I)      Number of opened ILM blockages 0
[08/01 12:12:40   1066s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/01 12:12:40   1066s] (I)      numMoveCells=50653, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/01 12:12:40   1066s] (I)      cell height: 2800, count: 50653
[08/01 12:12:40   1066s] (I)      Read rows... (mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Done Read rows (cpu=0.000s, mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Done Read data from FE (cpu=0.021s, mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Done Load db (cpu=0.021s, mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Constructing placeable region... (mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Constructing bin map
[08/01 12:12:40   1066s] (I)      Initialize bin information with width=28000 height=28000
[08/01 12:12:40   1066s] (I)      Done constructing bin map
[08/01 12:12:40   1066s] (I)      Compute region effective width... (mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Done Compute region effective width (cpu=0.000s, mem=3467.2M)
[08/01 12:12:40   1066s] (I)      Done Constructing placeable region (cpu=0.008s, mem=3467.2M)
[08/01 12:12:40   1066s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:40   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:40   1066s] UM:*                                                                   Legalization setup
[08/01 12:12:40   1066s] Validating CTS configuration...
[08/01 12:12:40   1066s] Checking module port directions...
[08/01 12:12:40   1066s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:40   1066s] Non-default attributes:
[08/01 12:12:40   1066s]   Public non-default attributes:
[08/01 12:12:40   1066s]     cts_buffer_cells is set for at least one object
[08/01 12:12:40   1066s]     cts_inverter_cells is set for at least one object
[08/01 12:12:40   1066s]     cts_merge_clock_gates is set for at least one object
[08/01 12:12:40   1066s]     cts_merge_clock_logic is set for at least one object
[08/01 12:12:40   1066s]     cts_route_type is set for at least one object
[08/01 12:12:40   1066s]     cts_skew_group_target_insertion_delay is set for at least one object
[08/01 12:12:40   1066s]     cts_target_skew is set for at least one object
[08/01 12:12:40   1066s]     cts_target_skew_wire is set for at least one object
[08/01 12:12:40   1066s]   Private non-default attributes:
[08/01 12:12:40   1066s]     cts_clock_nets_detailed_routed: true (default: false)
[08/01 12:12:40   1066s]     cts_exp_use_early_global_min_max_route_layers: false (default: true)
[08/01 12:12:40   1066s] Route type trimming info:
[08/01 12:12:40   1066s]   No route type modifications were made.
[08/01 12:12:40   1066s] 
[08/01 12:12:40   1066s] Trim Metal Layers:
[08/01 12:12:40   1066s] LayerId::1 widthSet size::1
[08/01 12:12:40   1066s] LayerId::2 widthSet size::1
[08/01 12:12:40   1066s] LayerId::3 widthSet size::1
[08/01 12:12:40   1066s] LayerId::4 widthSet size::1
[08/01 12:12:40   1066s] LayerId::5 widthSet size::1
[08/01 12:12:40   1066s] LayerId::6 widthSet size::1
[08/01 12:12:40   1066s] LayerId::7 widthSet size::1
[08/01 12:12:40   1066s] LayerId::8 widthSet size::1
[08/01 12:12:40   1066s] LayerId::9 widthSet size::1
[08/01 12:12:40   1066s] LayerId::10 widthSet size::1
[08/01 12:12:40   1066s] eee: pegSigSF::1.070000
[08/01 12:12:40   1066s] Updating RC grid for preRoute extraction ...
[08/01 12:12:40   1066s] Initializing multi-corner resistance tables ...
[08/01 12:12:40   1066s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 12:12:40   1066s] eee: l::2 avDens::0.169342 usedTrk::9732.733588 availTrk::57473.684211 sigTrk::9732.733588
[08/01 12:12:40   1066s] eee: l::3 avDens::0.220298 usedTrk::17183.239642 availTrk::78000.000000 sigTrk::17183.239642
[08/01 12:12:40   1066s] eee: l::4 avDens::0.199612 usedTrk::7774.873201 availTrk::38950.000000 sigTrk::7774.873201
[08/01 12:12:40   1066s] eee: l::5 avDens::0.091558 usedTrk::3401.390349 availTrk::37150.000000 sigTrk::3401.390349
[08/01 12:12:40   1066s] eee: l::6 avDens::0.101505 usedTrk::3699.843577 availTrk::36450.000000 sigTrk::3699.843577
[08/01 12:12:40   1066s] eee: l::7 avDens::0.013050 usedTrk::26.752500 availTrk::2050.000000 sigTrk::26.752500
[08/01 12:12:40   1066s] eee: l::8 avDens::0.041927 usedTrk::70.577500 availTrk::1683.333333 sigTrk::70.577500
[08/01 12:12:40   1066s] eee: l::9 avDens::0.219904 usedTrk::109.677143 availTrk::498.750000 sigTrk::109.677143
[08/01 12:12:40   1066s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 12:12:40   1066s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:12:40   1066s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248929 uaWl=0.990438 uaWlH=0.344373 aWlH=0.009348 lMod=0 pMax=0.864100 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.365425 siPrev=0 viaL=0.000000 crit=0.017450 shortMod=0.087250 fMod=0.004363 
[08/01 12:12:40   1066s] End AAE Lib Interpolated Model. (MEM=3467.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000549
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000558
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000562
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000566
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.00057
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000614
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000618
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000622
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000626
[08/01 12:12:40   1066s] (I)      Initializing Steiner engine. 
[08/01 12:12:40   1066s] (I)      ==================== Layers =====================
[08/01 12:12:40   1066s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:40   1066s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:12:40   1066s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:40   1066s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:12:40   1066s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:12:40   1066s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:40   1066s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:12:40   1066s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:12:40   1066s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:12:40   1066s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:40   1066s] Library trimming buffers in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 1 of 9 cells
[08/01 12:12:40   1066s] Original list had 9 cells:
[08/01 12:12:40   1066s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 CLKBUF_X2 BUF_X1 CLKBUF_X1 
[08/01 12:12:40   1066s] New trimmed list has 8 cells:
[08/01 12:12:40   1066s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1 
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.00066
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000667
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000676
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000679
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000683
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000686
[08/01 12:12:40   1066s] Library trimming inverters in power domain auto-default and half-corner nangate_delay_corner_worst:setup.late removed 0 of 6 cells
[08/01 12:12:40   1066s] Original list had 6 cells:
[08/01 12:12:40   1066s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 12:12:40   1066s] Library trimming was not able to trim any cells:
[08/01 12:12:40   1066s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.00071
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000718
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000725
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.00073
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000736
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000741
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.000746
[08/01 12:12:40   1066s] Accumulated time to calculate placeable region: 0.00075
[08/01 12:12:41   1067s] Clock tree balancer configuration for clock_tree clk:
[08/01 12:12:41   1067s] Non-default attributes:
[08/01 12:12:41   1067s]   Public non-default attributes:
[08/01 12:12:41   1067s]     cts_merge_clock_gates: true (default: false)
[08/01 12:12:41   1067s]     cts_merge_clock_logic: true (default: false)
[08/01 12:12:41   1067s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[08/01 12:12:41   1067s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[08/01 12:12:41   1067s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[08/01 12:12:41   1067s]   No private non-default attributes
[08/01 12:12:41   1067s] For power domain auto-default:
[08/01 12:12:41   1067s]   Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
[08/01 12:12:41   1067s]   Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[08/01 12:12:41   1067s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[08/01 12:12:41   1067s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[08/01 12:12:41   1067s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 138964.784um^2
[08/01 12:12:41   1067s] Top Routing info:
[08/01 12:12:41   1067s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:12:41   1067s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:12:41   1067s] Trunk Routing info:
[08/01 12:12:41   1067s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:12:41   1067s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:12:41   1067s] Leaf Routing info:
[08/01 12:12:41   1067s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:12:41   1067s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:12:41   1067s] For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
[08/01 12:12:41   1067s]   Slew time target (leaf):    0.071ns
[08/01 12:12:41   1067s]   Slew time target (trunk):   0.071ns
[08/01 12:12:41   1067s]   Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
[08/01 12:12:41   1067s]   Buffer unit delay: 0.040ns
[08/01 12:12:41   1067s]   Buffer max distance: 518.605um
[08/01 12:12:41   1067s] Fastest wire driving cells and distances:
[08/01 12:12:41   1067s]   Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
[08/01 12:12:41   1067s]   Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
[08/01 12:12:41   1067s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
[08/01 12:12:41   1067s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Logic Sizing Table:
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] ----------------------------------------------------------
[08/01 12:12:41   1067s] Cell    Instance count    Source    Eligible library cells
[08/01 12:12:41   1067s] ----------------------------------------------------------
[08/01 12:12:41   1067s]   (empty table)
[08/01 12:12:41   1067s] ----------------------------------------------------------
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
[08/01 12:12:41   1067s]   Sources:                     pin clk
[08/01 12:12:41   1067s]   Total number of sinks:       5575
[08/01 12:12:41   1067s]   Delay constrained sinks:     5575
[08/01 12:12:41   1067s]   Constrains:                  default
[08/01 12:12:41   1067s]   Non-leaf sinks:              0
[08/01 12:12:41   1067s]   Ignore pins:                 0
[08/01 12:12:41   1067s]  Timing corner nangate_delay_corner_worst:setup.late:
[08/01 12:12:41   1067s]   Skew target:                 0.040ns
[08/01 12:12:41   1067s] Primary reporting skew groups are:
[08/01 12:12:41   1067s] skew_group clk/nangate_constraint_mode with 5575 clock sinks
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Clock DAG stats initial state:
[08/01 12:12:41   1067s]   cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
[08/01 12:12:41   1067s]   sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:41   1067s]   misc counts      : r=1, pp=0
[08/01 12:12:41   1067s]   cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
[08/01 12:12:41   1067s]   hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
[08/01 12:12:41   1067s] Clock DAG library cell distribution initial state {count}:
[08/01 12:12:41   1067s]    Bufs: BUF_X16: 2 BUF_X8: 64 
[08/01 12:12:41   1067s] Clock DAG hash initial state: 900184728339761501 16013307187315416812
[08/01 12:12:41   1067s] CTS services accumulated run-time stats initial state:
[08/01 12:12:41   1067s]   delay calculator: calls=51942, total_wall_time=7.619s, mean_wall_time=0.147ms
[08/01 12:12:41   1067s]   legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 12:12:41   1067s]   steiner router: calls=42576, total_wall_time=6.311s, mean_wall_time=0.148ms
[08/01 12:12:41   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:41   1067s] UM:*                                                                   InitialState
[08/01 12:12:41   1067s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:12:41   1067s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Layer information for route type default_route_type_leaf:
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 12:12:41   1067s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] metal1     N            H          5.429         0.162         0.881
[08/01 12:12:41   1067s] metal2     N            V          3.571         0.143         0.511
[08/01 12:12:41   1067s] metal3     Y            H          3.571         0.165         0.588
[08/01 12:12:41   1067s] metal4     Y            V          1.500         0.171         0.256
[08/01 12:12:41   1067s] metal5     N            H          1.500         0.171         0.256
[08/01 12:12:41   1067s] metal6     N            V          1.500         0.171         0.256
[08/01 12:12:41   1067s] metal7     N            H          0.188         0.196         0.037
[08/01 12:12:41   1067s] metal8     N            V          0.188         0.196         0.037
[08/01 12:12:41   1067s] metal9     N            H          0.037         0.265         0.010
[08/01 12:12:41   1067s] metal10    N            V          0.037         0.216         0.008
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:12:41   1067s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Layer information for route type default_route_type_nonleaf:
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 12:12:41   1067s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] metal1     N            H          5.429         0.249         1.353
[08/01 12:12:41   1067s] metal2     N            V          3.571         0.220         0.786
[08/01 12:12:41   1067s] metal3     Y            H          3.571         0.251         0.896
[08/01 12:12:41   1067s] metal4     Y            V          1.500         0.255         0.383
[08/01 12:12:41   1067s] metal5     N            H          1.500         0.255         0.383
[08/01 12:12:41   1067s] metal6     N            V          1.500         0.255         0.383
[08/01 12:12:41   1067s] metal7     N            H          0.188         0.269         0.050
[08/01 12:12:41   1067s] metal8     N            V          0.188         0.269         0.050
[08/01 12:12:41   1067s] metal9     N            H          0.037         0.341         0.013
[08/01 12:12:41   1067s] metal10    N            V          0.037         0.326         0.012
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[08/01 12:12:41   1067s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Layer information for route type default_route_type_nonleaf:
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] Layer      Preferred    Route    Res.          Cap.          RC
[08/01 12:12:41   1067s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] metal1     N            H          5.429         0.162         0.881
[08/01 12:12:41   1067s] metal2     N            V          3.571         0.143         0.511
[08/01 12:12:41   1067s] metal3     Y            H          3.571         0.165         0.588
[08/01 12:12:41   1067s] metal4     Y            V          1.500         0.171         0.256
[08/01 12:12:41   1067s] metal5     N            H          1.500         0.171         0.256
[08/01 12:12:41   1067s] metal6     N            V          1.500         0.171         0.256
[08/01 12:12:41   1067s] metal7     N            H          0.188         0.196         0.037
[08/01 12:12:41   1067s] metal8     N            V          0.188         0.196         0.037
[08/01 12:12:41   1067s] metal9     N            H          0.037         0.265         0.010
[08/01 12:12:41   1067s] metal10    N            V          0.037         0.216         0.008
[08/01 12:12:41   1067s] ----------------------------------------------------------------------
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Via selection for estimated routes (rule default):
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] ---------------------------------------------------------------------
[08/01 12:12:41   1067s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[08/01 12:12:41   1067s] Range                         (Ohm)    (fF)     (fs)     Only
[08/01 12:12:41   1067s] ---------------------------------------------------------------------
[08/01 12:12:41   1067s] metal1-metal2     via1_7      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal2-metal3     via2_5      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[08/01 12:12:41   1067s] ---------------------------------------------------------------------
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] No ideal or dont_touch nets found in the clock tree
[08/01 12:12:41   1067s] No dont_touch hnets found in the clock tree
[08/01 12:12:41   1067s] No dont_touch hpins found in the clock network.
[08/01 12:12:41   1067s] Checking for illegal sizes of clock logic instances...
[08/01 12:12:41   1067s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:41   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:41   1067s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Filtering reasons for cell type: buffer
[08/01 12:12:41   1067s] =======================================
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] ----------------------------------------------------------------
[08/01 12:12:41   1067s] Clock trees    Power domain    Reason              Library cells
[08/01 12:12:41   1067s] ----------------------------------------------------------------
[08/01 12:12:41   1067s] all            auto-default    Library trimming    { CLKBUF_X2 }
[08/01 12:12:41   1067s] ----------------------------------------------------------------
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] 
[08/01 12:12:41   1067s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/01 12:12:41   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:41   1067s] UM:*                                                                   Validating CTS configuration
[08/01 12:12:41   1067s] CCOpt configuration status: all checks passed.
[08/01 12:12:41   1067s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[08/01 12:12:41   1067s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/01 12:12:41   1067s]   No exclusion drivers are needed.
[08/01 12:12:41   1067s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[08/01 12:12:41   1067s] Antenna diode management...
[08/01 12:12:41   1067s]   Found 0 antenna diodes in the clock trees.
[08/01 12:12:41   1067s]   
[08/01 12:12:41   1067s] Antenna diode management done.
[08/01 12:12:41   1067s] Adding driver cells for primary IOs...
[08/01 12:12:41   1067s]   
[08/01 12:12:41   1067s]   ----------------------------------------------------------------------------------------------
[08/01 12:12:41   1067s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/01 12:12:41   1067s]   ----------------------------------------------------------------------------------------------
[08/01 12:12:41   1067s]     (empty table)
[08/01 12:12:41   1067s]   ----------------------------------------------------------------------------------------------
[08/01 12:12:41   1067s]   
[08/01 12:12:41   1067s]   
[08/01 12:12:41   1067s] Adding driver cells for primary IOs done.
[08/01 12:12:41   1067s] Adding driver cell for primary IO roots...
[08/01 12:12:41   1067s] Adding driver cell for primary IO roots done.
[08/01 12:12:41   1067s] Maximizing clock DAG abstraction...
[08/01 12:12:41   1067s]   Removing clock DAG drivers
[08/01 12:12:41   1067s] Maximizing clock DAG abstraction done.
[08/01 12:12:41   1067s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.3 real=0:00:03.3)
[08/01 12:12:41   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:41   1067s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[08/01 12:12:41   1067s] Synthesizing clock trees...
[08/01 12:12:41   1067s]   Preparing To Balance...
[08/01 12:12:41   1067s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:12:41   1067s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3514.9M, EPOCH TIME: 1754075561.993357
[08/01 12:12:41   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:41   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:42   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:42   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:42   1067s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.108, REAL:0.109, MEM:3456.9M, EPOCH TIME: 1754075562.102000
[08/01 12:12:42   1067s] OPERPROF: Starting DPlace-Init at level 1, MEM:3447.3M, EPOCH TIME: 1754075562.102180
[08/01 12:12:42   1067s] Processing tracks to init pin-track alignment.
[08/01 12:12:42   1067s] z: 2, totalTracks: 1
[08/01 12:12:42   1067s] z: 4, totalTracks: 1
[08/01 12:12:42   1067s] z: 6, totalTracks: 1
[08/01 12:12:42   1067s] z: 8, totalTracks: 1
[08/01 12:12:42   1067s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:42   1067s]   Leaving CCOpt scope - Initializing placement interface...
[08/01 12:12:42   1067s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:42   1067s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3447.3M, EPOCH TIME: 1754075562.120460
[08/01 12:12:42   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:42   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:42   1067s] 
[08/01 12:12:42   1067s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:42   1067s] OPERPROF:     Starting CMU at level 3, MEM:3447.3M, EPOCH TIME: 1754075562.129127
[08/01 12:12:42   1067s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3447.3M, EPOCH TIME: 1754075562.130394
[08/01 12:12:42   1067s] 
[08/01 12:12:42   1067s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:12:42   1067s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3447.3M, EPOCH TIME: 1754075562.132660
[08/01 12:12:42   1067s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3447.3M, EPOCH TIME: 1754075562.132696
[08/01 12:12:42   1067s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3447.3M, EPOCH TIME: 1754075562.133180
[08/01 12:12:42   1067s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3447.3MB).
[08/01 12:12:42   1067s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:3447.3M, EPOCH TIME: 1754075562.136453
[08/01 12:12:42   1067s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:42   1067s]   Merging duplicate siblings in DAG...
[08/01 12:12:42   1067s]     Clock DAG stats before merging:
[08/01 12:12:42   1067s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 12:12:42   1067s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:42   1067s]       misc counts      : r=1, pp=0
[08/01 12:12:42   1067s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 12:12:42   1067s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 12:12:42   1067s]     Clock DAG hash before merging: 16092352907588061129 3989693538956098091
[08/01 12:12:42   1067s]     CTS services accumulated run-time stats before merging:
[08/01 12:12:42   1067s]       delay calculator: calls=51942, total_wall_time=7.619s, mean_wall_time=0.147ms
[08/01 12:12:42   1067s]       legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 12:12:42   1067s]       steiner router: calls=42576, total_wall_time=6.311s, mean_wall_time=0.148ms
[08/01 12:12:42   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:42   1067s] UM:*                                                                   before merging
[08/01 12:12:42   1067s]     Resynthesising clock tree into netlist...
[08/01 12:12:42   1067s]       Reset timing graph...
[08/01 12:12:42   1067s] Ignoring AAE DB Resetting ...
[08/01 12:12:42   1067s]       Reset timing graph done.
[08/01 12:12:42   1067s]     Resynthesising clock tree into netlist done.
[08/01 12:12:42   1067s]     Merging duplicate clock dag driver clones in DAG...
[08/01 12:12:42   1067s]     Merging duplicate clock dag driver clones in DAG done.
[08/01 12:12:42   1067s]     
[08/01 12:12:42   1067s]     Disconnecting clock tree from netlist...
[08/01 12:12:42   1067s]     Disconnecting clock tree from netlist done.
[08/01 12:12:42   1067s]   Merging duplicate siblings in DAG done.
[08/01 12:12:42   1067s]   Applying movement limits...
[08/01 12:12:42   1067s]   Applying movement limits done.
[08/01 12:12:42   1067s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:12:42   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:42   1067s] UM:*                                                                   Preparing To Balance
[08/01 12:12:42   1067s]   CCOpt::Phase::Construction...
[08/01 12:12:42   1067s]   Stage::Clustering...
[08/01 12:12:42   1067s]   Clustering...
[08/01 12:12:42   1067s]     Clock DAG hash before 'Clustering': 16092352907588061129 3989693538956098091
[08/01 12:12:42   1067s]     CTS services accumulated run-time stats before 'Clustering':
[08/01 12:12:42   1067s]       delay calculator: calls=51942, total_wall_time=7.619s, mean_wall_time=0.147ms
[08/01 12:12:42   1067s]       legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 12:12:42   1067s]       steiner router: calls=42576, total_wall_time=6.311s, mean_wall_time=0.148ms
[08/01 12:12:42   1067s]     Initialize for clustering...
[08/01 12:12:42   1067s]     Clock DAG stats before clustering:
[08/01 12:12:42   1067s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[08/01 12:12:42   1067s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:42   1067s]       misc counts      : r=1, pp=0
[08/01 12:12:42   1067s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/01 12:12:42   1067s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/01 12:12:42   1067s]     Clock DAG hash before clustering: 16092352907588061129 3989693538956098091
[08/01 12:12:42   1067s]     CTS services accumulated run-time stats before clustering:
[08/01 12:12:42   1067s]       delay calculator: calls=51942, total_wall_time=7.619s, mean_wall_time=0.147ms
[08/01 12:12:42   1067s]       legalizer: calls=14381, total_wall_time=0.262s, mean_wall_time=0.018ms
[08/01 12:12:42   1067s]       steiner router: calls=42576, total_wall_time=6.311s, mean_wall_time=0.148ms
[08/01 12:12:42   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:42   1067s] UM:*                                                                   before clustering
[08/01 12:12:42   1067s]     Computing max distances from locked parents...
[08/01 12:12:42   1067s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/01 12:12:42   1067s]     Computing max distances from locked parents done.
[08/01 12:12:42   1067s]     Computing optimal clock node locations...
[08/01 12:12:42   1067s]     : ...20% ...40% ...60% ...80% ...100% [08/01 12:12:42   1067s]     Optimal path computation stats:

[08/01 12:12:42   1067s]       Successful          : 9
[08/01 12:12:42   1067s]       Unsuccessful        : 0
[08/01 12:12:42   1067s]       Immovable           : 139745350909953
[08/01 12:12:42   1067s]       lockedParentLocation: 0
[08/01 12:12:42   1067s]       Region hash         : e4d0d11cb7a6f7ec
[08/01 12:12:42   1067s]     Unsuccessful details:
[08/01 12:12:42   1067s]     
[08/01 12:12:42   1067s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:42   1067s] End AAE Lib Interpolated Model. (MEM=3447.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:12:42   1067s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:42   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:42   1067s] UM:*                                                                   Initialize for clustering
[08/01 12:12:42   1067s]     Bottom-up phase...
[08/01 12:12:42   1067s]     Clustering bottom-up starting from leaves...
[08/01 12:12:42   1067s]       Clustering clock_tree clk...
[08/01 12:12:43   1069s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:12:43   1069s]           Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:43   1069s]       Clustering clock_tree clk done.
[08/01 12:12:43   1069s]     Clustering bottom-up starting from leaves done.
[08/01 12:12:43   1069s]     Rebuilding the clock tree after clustering...
[08/01 12:12:43   1069s]     Rebuilding the clock tree after clustering done.
[08/01 12:12:43   1069s]     Clock DAG stats after bottom-up phase:
[08/01 12:12:43   1069s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 12:12:43   1069s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:43   1069s]       misc counts      : r=1, pp=0
[08/01 12:12:43   1069s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 12:12:43   1069s]       hp wire lengths  : top=0.000um, trunk=1939.100um, leaf=5626.780um, total=7565.880um
[08/01 12:12:43   1069s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/01 12:12:43   1069s]        Bufs: BUF_X32: 69 
[08/01 12:12:43   1069s]     Clock DAG hash after bottom-up phase: 10669080081041850859 15536018114432230404
[08/01 12:12:43   1069s]     CTS services accumulated run-time stats after bottom-up phase:
[08/01 12:12:43   1069s]       delay calculator: calls=52480, total_wall_time=7.808s, mean_wall_time=0.149ms
[08/01 12:12:43   1069s]       legalizer: calls=15459, total_wall_time=0.275s, mean_wall_time=0.018ms
[08/01 12:12:43   1069s]       steiner router: calls=43064, total_wall_time=6.547s, mean_wall_time=0.152ms
[08/01 12:12:43   1069s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:43   1069s] UM:*                                                                   after bottom-up phase
[08/01 12:12:43   1069s]     Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/01 12:12:43   1069s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:43   1069s] UM:*                                                                   Bottom-up phase
[08/01 12:12:43   1069s]     Legalizing clock trees...
[08/01 12:12:43   1069s]     Resynthesising clock tree into netlist...
[08/01 12:12:43   1069s]       Reset timing graph...
[08/01 12:12:43   1069s] Ignoring AAE DB Resetting ...
[08/01 12:12:43   1069s]       Reset timing graph done.
[08/01 12:12:43   1069s]     Resynthesising clock tree into netlist done.
[08/01 12:12:43   1069s]     Commiting net attributes....
[08/01 12:12:43   1069s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3447.3M, EPOCH TIME: 1754075563.833974
[08/01 12:12:43   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:43   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:43   1069s]     Commiting net attributes. done.
[08/01 12:12:43   1069s]     Leaving CCOpt scope - ClockRefiner...
[08/01 12:12:43   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:43   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:43   1069s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.101, REAL:0.101, MEM:3408.3M, EPOCH TIME: 1754075563.934863
[08/01 12:12:43   1069s]     Assigned high priority to 69 instances.
[08/01 12:12:43   1069s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[08/01 12:12:43   1069s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[08/01 12:12:43   1069s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3408.3M, EPOCH TIME: 1754075563.937853
[08/01 12:12:43   1069s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3408.3M, EPOCH TIME: 1754075563.937906
[08/01 12:12:43   1069s] Processing tracks to init pin-track alignment.
[08/01 12:12:43   1069s] z: 2, totalTracks: 1
[08/01 12:12:43   1069s] z: 4, totalTracks: 1
[08/01 12:12:43   1069s] z: 6, totalTracks: 1
[08/01 12:12:43   1069s] z: 8, totalTracks: 1
[08/01 12:12:43   1069s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:43   1069s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3408.3M, EPOCH TIME: 1754075563.956963
[08/01 12:12:43   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:43   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:43   1069s] 
[08/01 12:12:43   1069s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:43   1069s] OPERPROF:       Starting CMU at level 4, MEM:3408.3M, EPOCH TIME: 1754075563.965523
[08/01 12:12:43   1069s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3408.3M, EPOCH TIME: 1754075563.966797
[08/01 12:12:43   1069s] 
[08/01 12:12:43   1069s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:12:43   1069s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:3408.3M, EPOCH TIME: 1754075563.969090
[08/01 12:12:43   1069s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3408.3M, EPOCH TIME: 1754075563.969123
[08/01 12:12:43   1069s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3408.3M, EPOCH TIME: 1754075563.969519
[08/01 12:12:43   1069s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3408.3MB).
[08/01 12:12:43   1069s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.035, MEM:3408.3M, EPOCH TIME: 1754075563.972717
[08/01 12:12:43   1069s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.035, MEM:3408.3M, EPOCH TIME: 1754075563.972736
[08/01 12:12:43   1069s] TDRefine: refinePlace mode is spiral
[08/01 12:12:43   1069s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.24
[08/01 12:12:43   1069s] OPERPROF: Starting RefinePlace at level 1, MEM:3408.3M, EPOCH TIME: 1754075563.972780
[08/01 12:12:43   1069s] *** Starting place_detail (0:17:50 mem=3408.3M) ***
[08/01 12:12:43   1069s] Total net bbox length = 5.402e+05 (2.713e+05 2.689e+05) (ext = 9.585e+04)
[08/01 12:12:43   1069s] 
[08/01 12:12:43   1069s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:44   1069s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:12:44   1069s] (I)      Default pattern map key = top_default.
[08/01 12:12:44   1069s] (I)      Default pattern map key = top_default.
[08/01 12:12:44   1069s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3408.3M, EPOCH TIME: 1754075564.006271
[08/01 12:12:44   1069s] Starting refinePlace ...
[08/01 12:12:44   1069s] (I)      Default pattern map key = top_default.
[08/01 12:12:44   1069s] One DDP V2 for no tweak run.
[08/01 12:12:44   1069s] (I)      Default pattern map key = top_default.
[08/01 12:12:44   1069s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3414.9M, EPOCH TIME: 1754075564.064973
[08/01 12:12:44   1069s] DDP initSite1 nrRow 266 nrJob 266
[08/01 12:12:44   1069s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3414.9M, EPOCH TIME: 1754075564.065035
[08/01 12:12:44   1069s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3414.9M, EPOCH TIME: 1754075564.065313
[08/01 12:12:44   1069s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3414.9M, EPOCH TIME: 1754075564.065332
[08/01 12:12:44   1069s] DDP markSite nrRow 266 nrJob 266
[08/01 12:12:44   1069s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3414.9M, EPOCH TIME: 1754075564.066334
[08/01 12:12:44   1069s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3414.9M, EPOCH TIME: 1754075564.066425
[08/01 12:12:44   1069s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3421.8M, EPOCH TIME: 1754075564.075323
[08/01 12:12:44   1069s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3421.8M, EPOCH TIME: 1754075564.075361
[08/01 12:12:44   1069s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3421.8M, EPOCH TIME: 1754075564.079369
[08/01 12:12:44   1069s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:12:44   1069s]  ** Cut row section real time 0:00:00.0.
[08/01 12:12:44   1069s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.004, MEM:3421.8M, EPOCH TIME: 1754075564.079517
[08/01 12:12:44   1070s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 12:12:44   1070s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3421.8MB) @(0:17:50 - 0:17:50).
[08/01 12:12:44   1070s] Move report: preRPlace moves 1299 insts, mean move: 0.93 um, max move: 8.40 um 
[08/01 12:12:44   1070s] 	Max move on inst (CTS_ccl_a_buf_00163): (140.60, 95.48) --> (140.60, 87.08)
[08/01 12:12:44   1070s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/01 12:12:44   1070s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 12:12:44   1070s] 
[08/01 12:12:44   1070s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 12:12:45   1071s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 12:12:45   1071s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:12:45   1071s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:12:45   1071s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[08/01 12:12:45   1071s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:12:45   1071s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=3405.8MB) @(0:17:50 - 0:17:51).
[08/01 12:12:45   1071s] Move report: Detail placement moves 1299 insts, mean move: 0.93 um, max move: 8.40 um 
[08/01 12:12:45   1071s] 	Max move on inst (CTS_ccl_a_buf_00163): (140.60, 95.48) --> (140.60, 87.08)
[08/01 12:12:45   1071s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3405.8MB
[08/01 12:12:45   1071s] Statistics of distance of Instance movement in refine placement:
[08/01 12:12:45   1071s]   maximum (X+Y) =         8.40 um
[08/01 12:12:45   1071s]   inst (CTS_ccl_a_buf_00163) with max move: (140.6, 95.48) -> (140.6, 87.08)
[08/01 12:12:45   1071s]   mean    (X+Y) =         0.93 um
[08/01 12:12:45   1071s] Total instances moved : 1299
[08/01 12:12:45   1071s] Summary Report:
[08/01 12:12:45   1071s] Instances move: 1299 (out of 50656 movable)
[08/01 12:12:45   1071s] Instances flipped: 0
[08/01 12:12:45   1071s] Mean displacement: 0.93 um
[08/01 12:12:45   1071s] Max displacement: 8.40 um (Instance: CTS_ccl_a_buf_00163) (140.6, 95.48) -> (140.6, 87.08)
[08/01 12:12:45   1071s] 	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
[08/01 12:12:45   1071s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.457, REAL:1.459, MEM:3405.8M, EPOCH TIME: 1754075565.465515
[08/01 12:12:45   1071s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=3405.8MB) @(0:17:50 - 0:17:51).
[08/01 12:12:45   1071s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.24
[08/01 12:12:45   1071s] OPERPROF: Finished RefinePlace at level 1, CPU:1.503, REAL:1.506, MEM:3405.8M, EPOCH TIME: 1754075565.478511
[08/01 12:12:45   1071s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3405.8M, EPOCH TIME: 1754075565.478537
[08/01 12:12:45   1071s] Total net bbox length = 5.409e+05 (2.716e+05 2.692e+05) (ext = 9.585e+04)
[08/01 12:12:45   1071s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3405.8MB
[08/01 12:12:45   1071s] *** Finished place_detail (0:17:51 mem=3405.8M) ***
[08/01 12:12:45   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50656).
[08/01 12:12:45   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.135, REAL:0.135, MEM:3391.8M, EPOCH TIME: 1754075565.613662
[08/01 12:12:45   1071s]     Non-sink clock instances: Moved 9, flipped 0 and cell swapped 0 (out of a total of 69).
[08/01 12:12:45   1071s]     The largest move was 8.4 um for CTS_ccl_a_buf_00163.
[08/01 12:12:45   1071s]     Clock sinks: Moved 190, flipped 53 and cell swapped 0 (out of a total of 5575).
[08/01 12:12:45   1071s]     The largest move was 4.7 um for x_reg_out_reg[0]131.
[08/01 12:12:45   1071s]     Revert refine place priority changes on 0 instances.
[08/01 12:12:45   1071s]     ClockRefiner summary
[08/01 12:12:45   1071s]     All clock instances: Moved 199, flipped 53 and cell swapped 0 (out of a total of 5644).
[08/01 12:12:45   1071s]     The largest move was 8.4 um for CTS_ccl_a_buf_00163.
[08/01 12:12:45   1071s] OPERPROF: Starting DPlace-Init at level 1, MEM:3391.8M, EPOCH TIME: 1754075565.619010
[08/01 12:12:45   1071s] Processing tracks to init pin-track alignment.
[08/01 12:12:45   1071s] z: 2, totalTracks: 1
[08/01 12:12:45   1071s] z: 4, totalTracks: 1
[08/01 12:12:45   1071s] z: 6, totalTracks: 1
[08/01 12:12:45   1071s] z: 8, totalTracks: 1
[08/01 12:12:45   1071s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:45   1071s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3391.8M, EPOCH TIME: 1754075565.636574
[08/01 12:12:45   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] 
[08/01 12:12:45   1071s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:45   1071s] OPERPROF:     Starting CMU at level 3, MEM:3391.8M, EPOCH TIME: 1754075565.645342
[08/01 12:12:45   1071s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3391.8M, EPOCH TIME: 1754075565.646875
[08/01 12:12:45   1071s] 
[08/01 12:12:45   1071s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:12:45   1071s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:3391.8M, EPOCH TIME: 1754075565.649286
[08/01 12:12:45   1071s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3391.8M, EPOCH TIME: 1754075565.649324
[08/01 12:12:45   1071s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3407.8M, EPOCH TIME: 1754075565.650104
[08/01 12:12:45   1071s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3407.8MB).
[08/01 12:12:45   1071s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.035, MEM:3407.8M, EPOCH TIME: 1754075565.653854
[08/01 12:12:45   1071s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.8 real=0:00:01.8)
[08/01 12:12:45   1071s]     Disconnecting clock tree from netlist...
[08/01 12:12:45   1071s]     Disconnecting clock tree from netlist done.
[08/01 12:12:45   1071s]     Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:12:45   1071s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3407.8M, EPOCH TIME: 1754075565.661563
[08/01 12:12:45   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.102, REAL:0.103, MEM:3407.8M, EPOCH TIME: 1754075565.764290
[08/01 12:12:45   1071s] OPERPROF: Starting DPlace-Init at level 1, MEM:3407.8M, EPOCH TIME: 1754075565.765469
[08/01 12:12:45   1071s] Processing tracks to init pin-track alignment.
[08/01 12:12:45   1071s] z: 2, totalTracks: 1
[08/01 12:12:45   1071s] z: 4, totalTracks: 1
[08/01 12:12:45   1071s] z: 6, totalTracks: 1
[08/01 12:12:45   1071s] z: 8, totalTracks: 1
[08/01 12:12:45   1071s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:45   1071s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 12:12:45   1071s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:45   1071s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3407.8M, EPOCH TIME: 1754075565.783387
[08/01 12:12:45   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:45   1071s] 
[08/01 12:12:45   1071s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:45   1071s] OPERPROF:     Starting CMU at level 3, MEM:3407.8M, EPOCH TIME: 1754075565.797921
[08/01 12:12:45   1071s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3407.8M, EPOCH TIME: 1754075565.799541
[08/01 12:12:45   1071s] 
[08/01 12:12:45   1071s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:12:45   1071s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3407.8M, EPOCH TIME: 1754075565.802484
[08/01 12:12:45   1071s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3407.8M, EPOCH TIME: 1754075565.802518
[08/01 12:12:45   1071s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3407.8M, EPOCH TIME: 1754075565.803354
[08/01 12:12:45   1071s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3407.8MB).
[08/01 12:12:45   1071s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:3407.8M, EPOCH TIME: 1754075565.806796
[08/01 12:12:45   1071s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:45   1071s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:12:45   1071s] End AAE Lib Interpolated Model. (MEM=3407.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:12:45   1071s]     Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:12:45   1071s]     
[08/01 12:12:45   1071s]     Clock tree legalization - Histogram:
[08/01 12:12:45   1071s]     ====================================
[08/01 12:12:45   1071s]     
[08/01 12:12:45   1071s]     ------------------------------------
[08/01 12:12:45   1071s]     Movement (um)        Number of cells
[08/01 12:12:45   1071s]     ------------------------------------
[08/01 12:12:45   1071s]     [2.8,4.66667)               7
[08/01 12:12:45   1071s]     [4.66667,6.53333)           1
[08/01 12:12:45   1071s]     [6.53333,8.4)               1
[08/01 12:12:45   1071s]     ------------------------------------
[08/01 12:12:45   1071s]     
[08/01 12:12:45   1071s]     
[08/01 12:12:45   1071s]     Clock tree legalization - Top 10 Movements:
[08/01 12:12:45   1071s]     ===========================================
[08/01 12:12:45   1071s]     
[08/01 12:12:45   1071s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:12:45   1071s]     Movement (um)    Desired              Achieved             Node
[08/01 12:12:45   1071s]                      location             location             
[08/01 12:12:45   1071s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:12:45   1071s]          8.4         (140.600,95.480)     (140.600,87.080)     CTS_ccl_a_buf_00163 (a lib_cell BUF_X32) at (140.600,87.080), in power domain auto-default
[08/01 12:12:45   1071s]          5.6         (137.750,95.480)     (137.750,89.880)     CTS_ccl_a_buf_00220 (a lib_cell BUF_X32) at (137.750,89.880), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (266.570,61.880)     (266.570,59.080)     CTS_ccl_a_buf_00203 (a lib_cell BUF_X32) at (266.570,59.080), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (111.910,291.480)    (111.910,288.680)    CTS_ccl_a_buf_00181 (a lib_cell BUF_X32) at (111.910,288.680), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (63.080,291.480)     (63.080,294.280)     CTS_ccl_a_buf_00183 (a lib_cell BUF_X32) at (63.080,294.280), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (137.750,95.480)     (137.750,92.680)     CTS_ccl_a_buf_00213 (a lib_cell BUF_X32) at (137.750,92.680), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (255.740,291.480)    (255.740,288.680)    CTS_ccl_a_buf_00211 (a lib_cell BUF_X32) at (255.740,288.680), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (137.750,95.480)     (137.750,98.280)     CTS_ccl_a_buf_00216 (a lib_cell BUF_X32) at (137.750,98.280), in power domain auto-default
[08/01 12:12:45   1071s]          2.8         (62.130,291.480)     (62.130,288.680)     CTS_ccl_a_buf_00217 (a lib_cell BUF_X32) at (62.130,288.680), in power domain auto-default
[08/01 12:12:45   1071s]          0           (13.235,11.012)      (13.235,11.012)      CTS_ccl_a_buf_00219 (a lib_cell BUF_X32) at (10.070,10.080), in power domain auto-default
[08/01 12:12:45   1071s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[08/01 12:12:45   1071s]     
[08/01 12:12:45   1071s]     Legalizing clock trees done. (took cpu=0:00:02.2 real=0:00:02.2)
[08/01 12:12:46   1071s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:46   1071s] UM:*                                                                   Legalizing clock trees
[08/01 12:12:46   1071s]     Clock DAG stats after 'Clustering':
[08/01 12:12:46   1071s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 12:12:46   1071s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:46   1071s]       misc counts      : r=1, pp=0
[08/01 12:12:46   1071s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 12:12:46   1071s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 12:12:46   1071s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:46   1071s]       wire capacitance : top=0.000fF, trunk=284.915fF, leaf=2002.558fF, total=2287.473fF
[08/01 12:12:46   1071s]       wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
[08/01 12:12:46   1071s]       hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
[08/01 12:12:46   1071s]     Clock DAG net violations after 'Clustering': none
[08/01 12:12:46   1071s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/01 12:12:46   1071s]       Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:46   1071s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:46   1071s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/01 12:12:46   1071s]        Bufs: BUF_X32: 69 
[08/01 12:12:46   1071s]     Clock DAG hash after 'Clustering': 13647913351350788668 3377004744557634051
[08/01 12:12:46   1071s]     CTS services accumulated run-time stats after 'Clustering':
[08/01 12:12:46   1071s]       delay calculator: calls=52550, total_wall_time=7.837s, mean_wall_time=0.149ms
[08/01 12:12:46   1071s]       legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:46   1071s]       steiner router: calls=43134, total_wall_time=6.592s, mean_wall_time=0.153ms
[08/01 12:12:46   1071s]     Primary reporting skew groups after 'Clustering':
[08/01 12:12:46   1071s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.223, avg=0.148, sd=0.030], skew [0.128 vs 0.040*], 55.2% {0.113, 0.152} (wid=0.104 ws=0.095) (gid=0.121 gs=0.035)
[08/01 12:12:46   1071s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:46   1071s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:46   1071s]     Skew group summary after 'Clustering':
[08/01 12:12:46   1071s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.223, avg=0.148, sd=0.030], skew [0.128 vs 0.040*], 55.2% {0.113, 0.152} (wid=0.104 ws=0.095) (gid=0.121 gs=0.035)
[08/01 12:12:46   1071s]     Legalizer API calls during this step: 1285 succeeded with high effort: 1285 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:46   1071s]   Clustering done. (took cpu=0:00:03.9 real=0:00:03.9)
[08/01 12:12:46   1071s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:46   1071s] UM:*                                                                   Clustering
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Post-Clustering Statistics Report
[08/01 12:12:46   1071s]   =================================
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Fanout Statistics:
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   ------------------------------------------------------------------------------------------------
[08/01 12:12:46   1071s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/01 12:12:46   1071s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/01 12:12:46   1071s]   ------------------------------------------------------------------------------------------------
[08/01 12:12:46   1071s]   Trunk        15       4.667       1         8        2.690      {5 <= 2, 2 <= 4, 2 <= 6, 6 <= 8}
[08/01 12:12:46   1071s]   Leaf         56      99.554      95       100        0.971      {2 <= 96, 3 <= 98, 51 <= 100}
[08/01 12:12:46   1071s]   ------------------------------------------------------------------------------------------------
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Clustering Failure Statistics:
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   ----------------------------------------------------------
[08/01 12:12:46   1071s]   Net Type    Clusters    Clusters    Net Skew    Transition
[08/01 12:12:46   1071s]               Tried       Failed      Failures    Failures
[08/01 12:12:46   1071s]   ----------------------------------------------------------
[08/01 12:12:46   1071s]   Trunk          62          31          31           21
[08/01 12:12:46   1071s]   Leaf           56           0           0            0
[08/01 12:12:46   1071s]   ----------------------------------------------------------
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Clustering Partition Statistics:
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   --------------------------------------------------------------------------------------
[08/01 12:12:46   1071s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[08/01 12:12:46   1071s]               Fraction    Fraction    Count        Size        Size    Size    Size
[08/01 12:12:46   1071s]   --------------------------------------------------------------------------------------
[08/01 12:12:46   1071s]   Trunk        0.000       1.000          3          22.333       3      56     29.263
[08/01 12:12:46   1071s]   Leaf         0.000       1.000          1        5575.000    5575    5575      0.000
[08/01 12:12:46   1071s]   --------------------------------------------------------------------------------------
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Longest 5 runtime clustering solutions:
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   ----------------------------------------------------------------------------
[08/01 12:12:46   1071s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[08/01 12:12:46   1071s]   ----------------------------------------------------------------------------
[08/01 12:12:46   1071s]     1.472       5575        0                  0          clk           clk
[08/01 12:12:46   1071s]   ----------------------------------------------------------------------------
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Bottom-up runtime statistics:
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   --------------------------------------------
[08/01 12:12:46   1071s]   Mean     Min      Max      Std. Dev    Count
[08/01 12:12:46   1071s]   --------------------------------------------
[08/01 12:12:46   1071s]   1.472    1.472    1.472     0.000         1
[08/01 12:12:46   1071s]   --------------------------------------------
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   
[08/01 12:12:46   1071s]   Looking for fanout violations...
[08/01 12:12:46   1071s]   Looking for fanout violations done.
[08/01 12:12:46   1071s]   CongRepair After Initial Clustering...
[08/01 12:12:46   1071s]   Reset timing graph...
[08/01 12:12:46   1071s] Ignoring AAE DB Resetting ...
[08/01 12:12:46   1071s]   Reset timing graph done.
[08/01 12:12:46   1071s]   Leaving CCOpt scope - Early Global Route...
[08/01 12:12:46   1071s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3446.0M, EPOCH TIME: 1754075566.174618
[08/01 12:12:46   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 12:12:46   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:46   1071s] All LLGs are deleted
[08/01 12:12:46   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:46   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:46   1071s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3446.0M, EPOCH TIME: 1754075566.290940
[08/01 12:12:46   1071s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3446.0M, EPOCH TIME: 1754075566.291014
[08/01 12:12:46   1071s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.117, REAL:0.118, MEM:3407.0M, EPOCH TIME: 1754075566.292155
[08/01 12:12:46   1071s]   Clock implementation routing...
[08/01 12:12:46   1071s] Net route status summary:
[08/01 12:12:46   1071s]   Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:12:46   1071s]   Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:12:46   1072s]     Routing using eGR only...
[08/01 12:12:46   1072s]       Early Global Route - eGR only step...
[08/01 12:12:46   1072s] (ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
[08/01 12:12:46   1072s] (ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
[08/01 12:12:46   1072s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:12:46   1072s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:12:46   1072s] (ccopt eGR): Start to route 70 all nets
[08/01 12:12:46   1072s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3406.97 MB )
[08/01 12:12:46   1072s] (I)      ==================== Layers =====================
[08/01 12:12:46   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:46   1072s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:12:46   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:46   1072s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:12:46   1072s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:12:46   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:46   1072s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:12:46   1072s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:12:46   1072s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:12:46   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:46   1072s] (I)      Started Import and model ( Curr Mem: 3406.97 MB )
[08/01 12:12:46   1072s] (I)      Default pattern map key = top_default.
[08/01 12:12:46   1072s] (I)      == Non-default Options ==
[08/01 12:12:46   1072s] (I)      Clean congestion better                            : true
[08/01 12:12:46   1072s] (I)      Estimate vias on DPT layer                         : true
[08/01 12:12:46   1072s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 12:12:46   1072s] (I)      Layer constraints as soft constraints              : true
[08/01 12:12:46   1072s] (I)      Soft top layer                                     : true
[08/01 12:12:46   1072s] (I)      Skip prospective layer relax nets                  : true
[08/01 12:12:46   1072s] (I)      Better NDR handling                                : true
[08/01 12:12:46   1072s] (I)      Improved NDR modeling in LA                        : true
[08/01 12:12:46   1072s] (I)      Routing cost fix for NDR handling                  : true
[08/01 12:12:46   1072s] (I)      Block tracks for preroutes                         : true
[08/01 12:12:46   1072s] (I)      Assign IRoute by net group key                     : true
[08/01 12:12:46   1072s] (I)      Block unroutable channels                          : true
[08/01 12:12:46   1072s] (I)      Block unroutable channels 3D                       : true
[08/01 12:12:46   1072s] (I)      Bound layer relaxed segment wl                     : true
[08/01 12:12:46   1072s] (I)      Blocked pin reach length threshold                 : 2
[08/01 12:12:46   1072s] (I)      Check blockage within NDR space in TA              : true
[08/01 12:12:46   1072s] (I)      Skip must join for term with via pillar            : true
[08/01 12:12:46   1072s] (I)      Model find APA for IO pin                          : true
[08/01 12:12:46   1072s] (I)      On pin location for off pin term                   : true
[08/01 12:12:46   1072s] (I)      Handle EOL spacing                                 : true
[08/01 12:12:46   1072s] (I)      Merge PG vias by gap                               : true
[08/01 12:12:46   1072s] (I)      Maximum routing layer                              : 10
[08/01 12:12:46   1072s] (I)      Route selected nets only                           : true
[08/01 12:12:46   1072s] (I)      Refine MST                                         : true
[08/01 12:12:46   1072s] (I)      Honor PRL                                          : true
[08/01 12:12:46   1072s] (I)      Strong congestion aware                            : true
[08/01 12:12:46   1072s] (I)      Improved initial location for IRoutes              : true
[08/01 12:12:46   1072s] (I)      Multi panel TA                                     : true
[08/01 12:12:46   1072s] (I)      Penalize wire overlap                              : true
[08/01 12:12:46   1072s] (I)      Expand small instance blockage                     : true
[08/01 12:12:46   1072s] (I)      Reduce via in TA                                   : true
[08/01 12:12:46   1072s] (I)      SS-aware routing                                   : true
[08/01 12:12:46   1072s] (I)      Improve tree edge sharing                          : true
[08/01 12:12:46   1072s] (I)      Improve 2D via estimation                          : true
[08/01 12:12:46   1072s] (I)      Refine Steiner tree                                : true
[08/01 12:12:46   1072s] (I)      Build spine tree                                   : true
[08/01 12:12:46   1072s] (I)      Model pass through capacity                        : true
[08/01 12:12:46   1072s] (I)      Extend blockages by a half GCell                   : true
[08/01 12:12:46   1072s] (I)      Consider pin shapes                                : true
[08/01 12:12:46   1072s] (I)      Consider pin shapes for all nodes                  : true
[08/01 12:12:46   1072s] (I)      Consider NR APA                                    : true
[08/01 12:12:46   1072s] (I)      Consider IO pin shape                              : true
[08/01 12:12:46   1072s] (I)      Fix pin connection bug                             : true
[08/01 12:12:46   1072s] (I)      Consider layer RC for local wires                  : true
[08/01 12:12:46   1072s] (I)      Route to clock mesh pin                            : true
[08/01 12:12:46   1072s] (I)      LA-aware pin escape length                         : 2
[08/01 12:12:46   1072s] (I)      Connect multiple ports                             : true
[08/01 12:12:46   1072s] (I)      Split for must join                                : true
[08/01 12:12:46   1072s] (I)      Number of threads                                  : 1
[08/01 12:12:46   1072s] (I)      Routing effort level                               : 10000
[08/01 12:12:46   1072s] (I)      Prefer layer length threshold                      : 8
[08/01 12:12:46   1072s] (I)      Overflow penalty cost                              : 10
[08/01 12:12:46   1072s] (I)      A-star cost                                        : 0.300000
[08/01 12:12:46   1072s] (I)      Misalignment cost                                  : 10.000000
[08/01 12:12:46   1072s] (I)      Threshold for short IRoute                         : 6
[08/01 12:12:46   1072s] (I)      Via cost during post routing                       : 1.000000
[08/01 12:12:46   1072s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 12:12:46   1072s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:12:46   1072s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 12:12:46   1072s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 12:12:46   1072s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 12:12:46   1072s] (I)      PG-aware similar topology routing                  : true
[08/01 12:12:46   1072s] (I)      Maze routing via cost fix                          : true
[08/01 12:12:46   1072s] (I)      Apply PRL on PG terms                              : true
[08/01 12:12:46   1072s] (I)      Apply PRL on obs objects                           : true
[08/01 12:12:46   1072s] (I)      Handle range-type spacing rules                    : true
[08/01 12:12:46   1072s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 12:12:46   1072s] (I)      Parallel spacing query fix                         : true
[08/01 12:12:46   1072s] (I)      Force source to root IR                            : true
[08/01 12:12:46   1072s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 12:12:46   1072s] (I)      Do not relax to DPT layer                          : true
[08/01 12:12:46   1072s] (I)      No DPT in post routing                             : true
[08/01 12:12:46   1072s] (I)      Modeling PG via merging fix                        : true
[08/01 12:12:46   1072s] (I)      Shield aware TA                                    : true
[08/01 12:12:46   1072s] (I)      Strong shield aware TA                             : true
[08/01 12:12:46   1072s] (I)      Overflow calculation fix in LA                     : true
[08/01 12:12:46   1072s] (I)      Post routing fix                                   : true
[08/01 12:12:46   1072s] (I)      Strong post routing                                : true
[08/01 12:12:46   1072s] (I)      NDR via pillar fix                                 : true
[08/01 12:12:46   1072s] (I)      Violation on path threshold                        : 1
[08/01 12:12:46   1072s] (I)      Pass through capacity modeling                     : true
[08/01 12:12:46   1072s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 12:12:46   1072s] (I)      Select term pin box for io pin                     : true
[08/01 12:12:46   1072s] (I)      Penalize NDR sharing                               : true
[08/01 12:12:46   1072s] (I)      Enable special modeling                            : false
[08/01 12:12:46   1072s] (I)      Keep fixed segments                                : true
[08/01 12:12:46   1072s] (I)      Reorder net groups by key                          : true
[08/01 12:12:46   1072s] (I)      Increase net scenic ratio                          : true
[08/01 12:12:46   1072s] (I)      Method to set GCell size                           : row
[08/01 12:12:46   1072s] (I)      Connect multiple ports and must join fix           : true
[08/01 12:12:46   1072s] (I)      Avoid high resistance layers                       : true
[08/01 12:12:46   1072s] (I)      Model find APA for IO pin fix                      : true
[08/01 12:12:46   1072s] (I)      Avoid connecting non-metal layers                  : true
[08/01 12:12:46   1072s] (I)      Use track pitch for NDR                            : true
[08/01 12:12:46   1072s] (I)      Enable layer relax to lower layer                  : true
[08/01 12:12:46   1072s] (I)      Enable layer relax to upper layer                  : true
[08/01 12:12:46   1072s] (I)      Top layer relaxation fix                           : true
[08/01 12:12:46   1072s] (I)      Handle non-default track width                     : false
[08/01 12:12:46   1072s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:12:46   1072s] (I)      Use row-based GCell size
[08/01 12:12:46   1072s] (I)      Use row-based GCell align
[08/01 12:12:46   1072s] (I)      layer 0 area = 0
[08/01 12:12:46   1072s] (I)      layer 1 area = 0
[08/01 12:12:46   1072s] (I)      layer 2 area = 0
[08/01 12:12:46   1072s] (I)      layer 3 area = 0
[08/01 12:12:46   1072s] (I)      layer 4 area = 0
[08/01 12:12:46   1072s] (I)      layer 5 area = 0
[08/01 12:12:46   1072s] (I)      layer 6 area = 0
[08/01 12:12:46   1072s] (I)      layer 7 area = 0
[08/01 12:12:46   1072s] (I)      layer 8 area = 0
[08/01 12:12:46   1072s] (I)      layer 9 area = 0
[08/01 12:12:46   1072s] (I)      GCell unit size   : 2800
[08/01 12:12:46   1072s] (I)      GCell multiplier  : 1
[08/01 12:12:46   1072s] (I)      GCell row height  : 2800
[08/01 12:12:46   1072s] (I)      Actual row height : 2800
[08/01 12:12:46   1072s] (I)      GCell align ref   : 20140 20160
[08/01 12:12:46   1072s] [NR-eGR] Track table information for default rule: 
[08/01 12:12:46   1072s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:12:46   1072s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:12:46   1072s] (I)      ============== Default via ===============
[08/01 12:12:46   1072s] (I)      +---+------------------+-----------------+
[08/01 12:12:46   1072s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:12:46   1072s] (I)      +---+------------------+-----------------+
[08/01 12:12:46   1072s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:12:46   1072s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:12:46   1072s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:12:46   1072s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:12:46   1072s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:12:46   1072s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:12:46   1072s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:12:46   1072s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:12:46   1072s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:12:46   1072s] (I)      +---+------------------+-----------------+
[08/01 12:12:46   1072s] [NR-eGR] Read 177722 PG shapes
[08/01 12:12:46   1072s] [NR-eGR] Read 0 clock shapes
[08/01 12:12:46   1072s] [NR-eGR] Read 0 other shapes
[08/01 12:12:46   1072s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:12:46   1072s] [NR-eGR] #Instance Blockages : 0
[08/01 12:12:46   1072s] [NR-eGR] #PG Blockages       : 177722
[08/01 12:12:46   1072s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:12:46   1072s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:12:46   1072s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:12:46   1072s] [NR-eGR] #Other Blockages    : 0
[08/01 12:12:46   1072s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:12:46   1072s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:12:46   1072s] [NR-eGR] Read 61009 nets ( ignored 60939 )
[08/01 12:12:46   1072s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 12:12:46   1072s] (I)      early_global_route_priority property id does not exist.
[08/01 12:12:46   1072s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 12:12:46   1072s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 12:12:46   1072s] (I)      Moved 0 terms for better access 
[08/01 12:12:46   1072s] (I)      Number of ignored nets                =      0
[08/01 12:12:46   1072s] (I)      Number of connected nets              =      0
[08/01 12:12:46   1072s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:12:46   1072s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 12:12:46   1072s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:12:46   1072s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:12:46   1072s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:12:46   1072s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:12:46   1072s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:12:46   1072s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:12:46   1072s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:12:46   1072s] [NR-eGR] There are 70 clock nets ( 70 with NDR ).
[08/01 12:12:46   1072s] (I)      Ndr track 0 does not exist
[08/01 12:12:46   1072s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:12:46   1072s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 12:12:46   1072s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 12:12:46   1072s] (I)      Site width          :   380  (dbu)
[08/01 12:12:46   1072s] (I)      Row height          :  2800  (dbu)
[08/01 12:12:46   1072s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:12:46   1072s] (I)      GCell width         :  2800  (dbu)
[08/01 12:12:46   1072s] (I)      GCell height        :  2800  (dbu)
[08/01 12:12:46   1072s] (I)      Grid                :   281   281    10
[08/01 12:12:46   1072s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:12:46   1072s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:12:46   1072s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:12:46   1072s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:12:46   1072s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:12:46   1072s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:12:46   1072s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:12:46   1072s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:12:46   1072s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:12:46   1072s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 12:12:46   1072s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:12:46   1072s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:12:46   1072s] (I)      --------------------------------------------------------
[08/01 12:12:46   1072s] 
[08/01 12:12:46   1072s] [NR-eGR] ============ Routing rule table ============
[08/01 12:12:46   1072s] [NR-eGR] Rule id: 0  Nets: 70
[08/01 12:12:46   1072s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 12:12:46   1072s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 12:12:46   1072s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 12:12:46   1072s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 12:12:46   1072s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 12:12:46   1072s] [NR-eGR] ========================================
[08/01 12:12:46   1072s] [NR-eGR] 
[08/01 12:12:46   1072s] (I)      =============== Blocked Tracks ===============
[08/01 12:12:46   1072s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:46   1072s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:12:46   1072s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:46   1072s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:12:46   1072s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 12:12:46   1072s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 12:12:46   1072s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 12:12:46   1072s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 12:12:46   1072s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 12:12:46   1072s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 12:12:46   1072s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 12:12:46   1072s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 12:12:46   1072s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 12:12:46   1072s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:46   1072s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3437.34 MB )
[08/01 12:12:46   1072s] (I)      Reset routing kernel
[08/01 12:12:46   1072s] (I)      Started Global Routing ( Curr Mem: 3437.34 MB )
[08/01 12:12:46   1072s] (I)      totalPins=5713  totalGlobalPin=5582 (97.71%)
[08/01 12:12:46   1072s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1a Route ============
[08/01 12:12:46   1072s] [NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[08/01 12:12:46   1072s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 143
[08/01 12:12:46   1072s] (I)      Usage: 14645 = (7003 H, 7642 V) = (0.91% H, 2.19% V) = (9.804e+03um H, 1.070e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1b Route ============
[08/01 12:12:46   1072s] (I)      Usage: 14645 = (7005 H, 7640 V) = (0.92% H, 2.19% V) = (9.807e+03um H, 1.070e+04um V)
[08/01 12:12:46   1072s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.050300e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1c Route ============
[08/01 12:12:46   1072s] (I)      Level2 Grid: 57 x 57
[08/01 12:12:46   1072s] (I)      Usage: 14645 = (7005 H, 7640 V) = (0.92% H, 2.19% V) = (9.807e+03um H, 1.070e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1d Route ============
[08/01 12:12:46   1072s] (I)      Usage: 14794 = (7132 H, 7662 V) = (0.93% H, 2.19% V) = (9.985e+03um H, 1.073e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1e Route ============
[08/01 12:12:46   1072s] (I)      Usage: 14794 = (7132 H, 7662 V) = (0.93% H, 2.19% V) = (9.985e+03um H, 1.073e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1f Route ============
[08/01 12:12:46   1072s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.071160e+04um
[08/01 12:12:46   1072s] (I)      Usage: 14812 = (7157 H, 7655 V) = (0.93% H, 2.19% V) = (1.002e+04um H, 1.072e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1g Route ============
[08/01 12:12:46   1072s] (I)      Usage: 13821 = (6712 H, 7109 V) = (0.88% H, 2.04% V) = (9.397e+03um H, 9.953e+03um V)
[08/01 12:12:46   1072s] (I)      #Nets         : 70
[08/01 12:12:46   1072s] (I)      #Relaxed nets : 52
[08/01 12:12:46   1072s] (I)      Wire length   : 3105
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1h Route ============
[08/01 12:12:46   1072s] [NR-eGR] Create a new net group with 52 nets and layer range [3, 6]
[08/01 12:12:46   1072s] (I)      Usage: 13821 = (6713 H, 7108 V) = (0.88% H, 2.04% V) = (9.398e+03um H, 9.951e+03um V)
[08/01 12:12:46   1072s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1a Route ============
[08/01 12:12:46   1072s] [NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 6]
[08/01 12:12:46   1072s] (I)      Usage: 25365 = (12194 H, 13171 V) = (1.07% H, 1.88% V) = (1.707e+04um H, 1.844e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1b Route ============
[08/01 12:12:46   1072s] (I)      Usage: 25365 = (12194 H, 13171 V) = (1.07% H, 1.88% V) = (1.707e+04um H, 1.844e+04um V)
[08/01 12:12:46   1072s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.551100e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1c Route ============
[08/01 12:12:46   1072s] (I)      Usage: 25365 = (12194 H, 13171 V) = (1.07% H, 1.88% V) = (1.707e+04um H, 1.844e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1d Route ============
[08/01 12:12:46   1072s] (I)      Usage: 25365 = (12194 H, 13171 V) = (1.07% H, 1.88% V) = (1.707e+04um H, 1.844e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1e Route ============
[08/01 12:12:46   1072s] (I)      Usage: 25365 = (12194 H, 13171 V) = (1.07% H, 1.88% V) = (1.707e+04um H, 1.844e+04um V)
[08/01 12:12:46   1072s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.551100e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1f Route ============
[08/01 12:12:46   1072s] (I)      Usage: 25365 = (12194 H, 13171 V) = (1.07% H, 1.88% V) = (1.707e+04um H, 1.844e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1g Route ============
[08/01 12:12:46   1072s] (I)      Usage: 24757 = (11936 H, 12821 V) = (1.05% H, 1.83% V) = (1.671e+04um H, 1.795e+04um V)
[08/01 12:12:46   1072s] (I)      #Nets         : 52
[08/01 12:12:46   1072s] (I)      #Relaxed nets : 46
[08/01 12:12:46   1072s] (I)      Wire length   : 997
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] [NR-eGR] Create a new net group with 46 nets and layer range [3, 8]
[08/01 12:12:46   1072s] (I)      ============  Phase 1h Route ============
[08/01 12:12:46   1072s] (I)      Usage: 24753 = (11939 H, 12814 V) = (1.05% H, 1.83% V) = (1.671e+04um H, 1.794e+04um V)
[08/01 12:12:46   1072s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1a Route ============
[08/01 12:12:46   1072s] [NR-eGR] Layer group 3: route 46 net(s) in layer range [3, 8]
[08/01 12:12:46   1072s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 138
[08/01 12:12:46   1072s] (I)      Usage: 35296 = (16949 H, 18347 V) = (1.36% H, 2.30% V) = (2.373e+04um H, 2.569e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1b Route ============
[08/01 12:12:46   1072s] (I)      Usage: 35296 = (16949 H, 18347 V) = (1.36% H, 2.30% V) = (2.373e+04um H, 2.569e+04um V)
[08/01 12:12:46   1072s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.941440e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1c Route ============
[08/01 12:12:46   1072s] (I)      Level2 Grid: 57 x 57
[08/01 12:12:46   1072s] (I)      Usage: 35296 = (16949 H, 18347 V) = (1.36% H, 2.30% V) = (2.373e+04um H, 2.569e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1d Route ============
[08/01 12:12:46   1072s] (I)      Usage: 35296 = (16949 H, 18347 V) = (1.36% H, 2.30% V) = (2.373e+04um H, 2.569e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1e Route ============
[08/01 12:12:46   1072s] (I)      Usage: 35296 = (16949 H, 18347 V) = (1.36% H, 2.30% V) = (2.373e+04um H, 2.569e+04um V)
[08/01 12:12:46   1072s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.941440e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1f Route ============
[08/01 12:12:46   1072s] (I)      Usage: 35296 = (16949 H, 18347 V) = (1.36% H, 2.30% V) = (2.373e+04um H, 2.569e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1g Route ============
[08/01 12:12:46   1072s] (I)      Usage: 34697 = (16697 H, 18000 V) = (1.34% H, 2.26% V) = (2.338e+04um H, 2.520e+04um V)
[08/01 12:12:46   1072s] (I)      #Nets         : 46
[08/01 12:12:46   1072s] (I)      #Relaxed nets : 46
[08/01 12:12:46   1072s] (I)      Wire length   : 0
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1h Route ============
[08/01 12:12:46   1072s] [NR-eGR] Create a new net group with 46 nets and layer range [3, 10]
[08/01 12:12:46   1072s] (I)      Usage: 34697 = (16697 H, 18000 V) = (1.34% H, 2.26% V) = (2.338e+04um H, 2.520e+04um V)
[08/01 12:12:46   1072s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1a Route ============
[08/01 12:12:46   1072s] [NR-eGR] Layer group 4: route 46 net(s) in layer range [3, 10]
[08/01 12:12:46   1072s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 137
[08/01 12:12:46   1072s] (I)      Usage: 45240 = (21706 H, 23534 V) = (1.69% H, 2.80% V) = (3.039e+04um H, 3.295e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1b Route ============
[08/01 12:12:46   1072s] (I)      Usage: 45240 = (21706 H, 23534 V) = (1.69% H, 2.80% V) = (3.039e+04um H, 3.295e+04um V)
[08/01 12:12:46   1072s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.333600e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1c Route ============
[08/01 12:12:46   1072s] (I)      Level2 Grid: 57 x 57
[08/01 12:12:46   1072s] (I)      Usage: 45240 = (21706 H, 23534 V) = (1.69% H, 2.80% V) = (3.039e+04um H, 3.295e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1d Route ============
[08/01 12:12:46   1072s] (I)      Usage: 45240 = (21706 H, 23534 V) = (1.69% H, 2.80% V) = (3.039e+04um H, 3.295e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1e Route ============
[08/01 12:12:46   1072s] (I)      Usage: 45240 = (21706 H, 23534 V) = (1.69% H, 2.80% V) = (3.039e+04um H, 3.295e+04um V)
[08/01 12:12:46   1072s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.333600e+04um
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1f Route ============
[08/01 12:12:46   1072s] (I)      Usage: 45240 = (21706 H, 23534 V) = (1.69% H, 2.80% V) = (3.039e+04um H, 3.295e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1g Route ============
[08/01 12:12:46   1072s] (I)      Usage: 44609 = (21440 H, 23169 V) = (1.66% H, 2.76% V) = (3.002e+04um H, 3.244e+04um V)
[08/01 12:12:46   1072s] (I)      #Nets         : 46
[08/01 12:12:46   1072s] (I)      #Relaxed nets : 46
[08/01 12:12:46   1072s] (I)      Wire length   : 0
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1h Route ============
[08/01 12:12:46   1072s] [NR-eGR] Create a new net group with 46 nets and layer range [2, 10]
[08/01 12:12:46   1072s] (I)      Usage: 44609 = (21440 H, 23169 V) = (1.66% H, 2.76% V) = (3.002e+04um H, 3.244e+04um V)
[08/01 12:12:46   1072s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] [NR-eGR] Layer group 5: route 46 net(s) in layer range [2, 10]
[08/01 12:12:46   1072s] (I)      ============  Phase 1a Route ============
[08/01 12:12:46   1072s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 161
[08/01 12:12:46   1072s] (I)      Usage: 65214 = (31288 H, 33926 V) = (2.43% H, 2.45% V) = (4.380e+04um H, 4.750e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1b Route ============
[08/01 12:12:46   1072s] (I)      Usage: 65214 = (31288 H, 33926 V) = (2.43% H, 2.45% V) = (4.380e+04um H, 4.750e+04um V)
[08/01 12:12:46   1072s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.129960e+04um
[08/01 12:12:46   1072s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 12:12:46   1072s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1c Route ============
[08/01 12:12:46   1072s] (I)      Level2 Grid: 57 x 57
[08/01 12:12:46   1072s] (I)      Usage: 65214 = (31288 H, 33926 V) = (2.43% H, 2.45% V) = (4.380e+04um H, 4.750e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1d Route ============
[08/01 12:12:46   1072s] (I)      Usage: 65297 = (31392 H, 33905 V) = (2.44% H, 2.45% V) = (4.395e+04um H, 4.747e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1e Route ============
[08/01 12:12:46   1072s] (I)      Usage: 65297 = (31392 H, 33905 V) = (2.44% H, 2.45% V) = (4.395e+04um H, 4.747e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1f Route ============
[08/01 12:12:46   1072s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.141580e+04um
[08/01 12:12:46   1072s] (I)      Usage: 65315 = (31413 H, 33902 V) = (2.44% H, 2.45% V) = (4.398e+04um H, 4.746e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1g Route ============
[08/01 12:12:46   1072s] (I)      Usage: 65165 = (31272 H, 33893 V) = (2.43% H, 2.45% V) = (4.378e+04um H, 4.745e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] (I)      ============  Phase 1h Route ============
[08/01 12:12:46   1072s] (I)      Usage: 65166 = (31275 H, 33891 V) = (2.43% H, 2.45% V) = (4.378e+04um H, 4.745e+04um V)
[08/01 12:12:46   1072s] (I)      
[08/01 12:12:46   1072s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:12:46   1072s] [NR-eGR]                        OverCon            
[08/01 12:12:46   1072s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:12:46   1072s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 12:12:46   1072s] [NR-eGR] ----------------------------------------------
[08/01 12:12:46   1072s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR] ----------------------------------------------
[08/01 12:12:46   1072s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 12:12:46   1072s] [NR-eGR] 
[08/01 12:12:46   1072s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 3437.34 MB )
[08/01 12:12:46   1072s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 12:12:46   1072s] (I)      ============= Track Assignment ============
[08/01 12:12:46   1072s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:12:46   1072s] (I)      Started Track Assignment (1T) ( Curr Mem: 3437.34 MB )
[08/01 12:12:46   1072s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:12:46   1072s] (I)      Run Multi-thread track assignment
[08/01 12:12:46   1072s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3437.34 MB )
[08/01 12:12:46   1072s] (I)      Started Export ( Curr Mem: 3437.34 MB )
[08/01 12:12:47   1072s] [NR-eGR]                  Length (um)    Vias 
[08/01 12:12:47   1072s] [NR-eGR] -------------------------------------
[08/01 12:12:47   1072s] [NR-eGR]  metal1   (1H)             0  197727 
[08/01 12:12:47   1072s] [NR-eGR]  metal2   (2V)        138427  239656 
[08/01 12:12:47   1072s] [NR-eGR]  metal3   (3H)        240210   78079 
[08/01 12:12:47   1072s] [NR-eGR]  metal4   (4V)        107878   12377 
[08/01 12:12:47   1072s] [NR-eGR]  metal5   (5H)         47873   10021 
[08/01 12:12:47   1072s] [NR-eGR]  metal6   (6V)         51711     210 
[08/01 12:12:47   1072s] [NR-eGR]  metal7   (7H)           375      92 
[08/01 12:12:47   1072s] [NR-eGR]  metal8   (8V)           988       2 
[08/01 12:12:47   1072s] [NR-eGR]  metal9   (9H)             1       0 
[08/01 12:12:47   1072s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 12:12:47   1072s] [NR-eGR] -------------------------------------
[08/01 12:12:47   1072s] [NR-eGR]           Total       587462  538164 
[08/01 12:12:47   1072s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:47   1072s] [NR-eGR] Total half perimeter of net bounding box: 540865um
[08/01 12:12:47   1072s] [NR-eGR] Total length: 587462um, number of vias: 538164
[08/01 12:12:47   1072s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:47   1072s] [NR-eGR] Total eGR-routed clock nets wire length: 21821um, number of vias: 16547
[08/01 12:12:47   1072s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:47   1072s] [NR-eGR] Report for selected net(s) only.
[08/01 12:12:47   1072s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:12:47   1072s] [NR-eGR] ------------------------------------
[08/01 12:12:47   1072s] [NR-eGR]  metal1   (1H)             0   5713 
[08/01 12:12:47   1072s] [NR-eGR]  metal2   (2V)          3634   6345 
[08/01 12:12:47   1072s] [NR-eGR]  metal3   (3H)          9441   4254 
[08/01 12:12:47   1072s] [NR-eGR]  metal4   (4V)          7920    227 
[08/01 12:12:47   1072s] [NR-eGR]  metal5   (5H)           818      8 
[08/01 12:12:47   1072s] [NR-eGR]  metal6   (6V)             9      0 
[08/01 12:12:47   1072s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:12:47   1072s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:12:47   1072s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:12:47   1072s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:12:47   1072s] [NR-eGR] ------------------------------------
[08/01 12:12:47   1072s] [NR-eGR]           Total        21821  16547 
[08/01 12:12:47   1072s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:47   1072s] [NR-eGR] Total half perimeter of net bounding box: 7830um
[08/01 12:12:47   1072s] [NR-eGR] Total length: 21821um, number of vias: 16547
[08/01 12:12:47   1072s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:47   1072s] [NR-eGR] Total routed clock nets wire length: 21821um, number of vias: 16547
[08/01 12:12:47   1072s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:47   1072s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3437.34 MB )
[08/01 12:12:47   1072s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.76 sec, Curr Mem: 3437.34 MB )
[08/01 12:12:47   1072s] (I)      ========================================= Runtime Summary =========================================
[08/01 12:12:47   1072s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 12:12:47   1072s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 12:12:47   1072s] (I)       Early Global Route kernel                   100.00%  2879.73 sec  2880.49 sec  0.76 sec  0.74 sec 
[08/01 12:12:47   1072s] (I)       +-Import and model                           26.21%  2879.73 sec  2879.93 sec  0.20 sec  0.19 sec 
[08/01 12:12:47   1072s] (I)       | +-Create place DB                          12.14%  2879.73 sec  2879.82 sec  0.09 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)       | | +-Import place data                      12.14%  2879.73 sec  2879.82 sec  0.09 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read instances and placement          2.78%  2879.73 sec  2879.75 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read nets                             9.35%  2879.75 sec  2879.82 sec  0.07 sec  0.07 sec 
[08/01 12:12:47   1072s] (I)       | +-Create route DB                          12.81%  2879.82 sec  2879.92 sec  0.10 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)       | | +-Import route data (1T)                 12.71%  2879.82 sec  2879.92 sec  0.10 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.33%  2879.84 sec  2879.86 sec  0.02 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read routing blockages              0.00%  2879.84 sec  2879.84 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read instance blockages             0.57%  2879.84 sec  2879.84 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read PG blockages                   1.16%  2879.84 sec  2879.85 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read clock blockages                0.06%  2879.85 sec  2879.85 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read other blockages                0.06%  2879.85 sec  2879.85 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read halo blockages                 0.04%  2879.85 sec  2879.85 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Read boundary cut boxes             0.00%  2879.85 sec  2879.85 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read blackboxes                       0.00%  2879.86 sec  2879.86 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read prerouted                        3.95%  2879.86 sec  2879.89 sec  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read unlegalized nets                 0.49%  2879.89 sec  2879.89 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Read nets                             0.06%  2879.89 sec  2879.89 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Set up via pillars                    0.00%  2879.89 sec  2879.89 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Initialize 3D grid graph              0.39%  2879.89 sec  2879.89 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Model blockage capacity               3.32%  2879.89 sec  2879.92 sec  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Initialize 3D capacity              3.02%  2879.89 sec  2879.92 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Move terms for access (1T)            0.10%  2879.92 sec  2879.92 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Read aux data                             0.00%  2879.92 sec  2879.92 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Others data preparation                   0.02%  2879.92 sec  2879.92 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Create route kernel                       0.88%  2879.92 sec  2879.93 sec  0.01 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       +-Global Routing                             36.27%  2879.93 sec  2880.20 sec  0.28 sec  0.27 sec 
[08/01 12:12:47   1072s] (I)       | +-Initialization                            0.06%  2879.93 sec  2879.93 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Net group 1                              11.07%  2879.93 sec  2880.01 sec  0.08 sec  0.08 sec 
[08/01 12:12:47   1072s] (I)       | | +-Generate topology                       3.39%  2879.93 sec  2879.96 sec  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1a                                0.57%  2879.96 sec  2879.96 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern routing (1T)                  0.16%  2879.96 sec  2879.96 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  2879.96 sec  2879.96 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1b                                0.38%  2879.96 sec  2879.97 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Monotonic routing (1T)                0.20%  2879.96 sec  2879.96 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1c                                0.17%  2879.97 sec  2879.97 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Two level Routing                     0.16%  2879.97 sec  2879.97 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  2879.97 sec  2879.97 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2879.97 sec  2879.97 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1d                                2.02%  2879.97 sec  2879.98 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Detoured routing (1T)                 2.01%  2879.97 sec  2879.98 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1e                                0.06%  2879.98 sec  2879.98 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Route legalization                    0.04%  2879.98 sec  2879.98 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2879.98 sec  2879.98 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1f                                0.50%  2879.98 sec  2879.99 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Congestion clean                      0.49%  2879.98 sec  2879.99 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1g                                2.14%  2879.99 sec  2880.00 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          2.13%  2879.99 sec  2880.00 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1h                                0.49%  2880.00 sec  2880.01 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          0.48%  2880.00 sec  2880.01 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Layer assignment (1T)                   0.78%  2880.01 sec  2880.01 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | +-Net group 2                               5.83%  2880.01 sec  2880.06 sec  0.04 sec  0.04 sec 
[08/01 12:12:47   1072s] (I)       | | +-Generate topology                       2.99%  2880.01 sec  2880.04 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1a                                0.30%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern routing (1T)                  0.11%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1b                                0.14%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1c                                0.00%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1d                                0.00%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1e                                0.06%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Route legalization                    0.03%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1f                                0.00%  2880.04 sec  2880.04 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1g                                1.47%  2880.04 sec  2880.06 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          1.46%  2880.04 sec  2880.06 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1h                                0.13%  2880.06 sec  2880.06 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          0.13%  2880.06 sec  2880.06 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Layer assignment (1T)                   0.16%  2880.06 sec  2880.06 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Net group 3                               6.18%  2880.06 sec  2880.11 sec  0.05 sec  0.05 sec 
[08/01 12:12:47   1072s] (I)       | | +-Generate topology                       2.86%  2880.06 sec  2880.08 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1a                                0.42%  2880.08 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern routing (1T)                  0.11%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1b                                0.25%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Monotonic routing (1T)                0.11%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1c                                0.16%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Two level Routing                     0.16%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1d                                0.25%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Detoured routing (1T)                 0.24%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1e                                0.06%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Route legalization                    0.04%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1f                                0.10%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Congestion clean                      0.09%  2880.09 sec  2880.09 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1g                                1.33%  2880.09 sec  2880.10 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          1.32%  2880.09 sec  2880.10 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1h                                0.05%  2880.10 sec  2880.11 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          0.04%  2880.10 sec  2880.11 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Net group 4                               5.95%  2880.11 sec  2880.15 sec  0.05 sec  0.05 sec 
[08/01 12:12:47   1072s] (I)       | | +-Generate topology                       2.62%  2880.11 sec  2880.13 sec  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1a                                0.39%  2880.13 sec  2880.13 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern routing (1T)                  0.10%  2880.13 sec  2880.13 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  2880.13 sec  2880.13 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1b                                0.22%  2880.13 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Monotonic routing (1T)                0.10%  2880.13 sec  2880.13 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1c                                0.15%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Two level Routing                     0.14%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1d                                0.24%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Detoured routing (1T)                 0.23%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1e                                0.06%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Route legalization                    0.04%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1f                                0.09%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Congestion clean                      0.09%  2880.14 sec  2880.14 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1g                                1.33%  2880.14 sec  2880.15 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          1.32%  2880.14 sec  2880.15 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1h                                0.04%  2880.15 sec  2880.15 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          0.03%  2880.15 sec  2880.15 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Net group 5                               5.20%  2880.15 sec  2880.19 sec  0.04 sec  0.04 sec 
[08/01 12:12:47   1072s] (I)       | | +-Generate topology                       0.00%  2880.15 sec  2880.15 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1a                                0.23%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern routing (1T)                  0.07%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Add via demand to 2D                  0.05%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1b                                0.19%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Monotonic routing (1T)                0.06%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1c                                0.14%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Two level Routing                     0.13%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2880.16 sec  2880.16 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1d                                1.15%  2880.16 sec  2880.17 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Detoured routing (1T)                 1.14%  2880.16 sec  2880.17 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1e                                0.03%  2880.17 sec  2880.17 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Route legalization                    0.01%  2880.17 sec  2880.17 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2880.17 sec  2880.17 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1f                                0.18%  2880.17 sec  2880.17 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Congestion clean                      0.17%  2880.17 sec  2880.17 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1g                                0.19%  2880.17 sec  2880.18 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          0.18%  2880.17 sec  2880.18 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Phase 1h                                0.17%  2880.18 sec  2880.18 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | | +-Post Routing                          0.16%  2880.18 sec  2880.18 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Layer assignment (1T)                   1.34%  2880.18 sec  2880.19 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       +-Export 3D cong map                          1.17%  2880.21 sec  2880.21 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | +-Export 2D cong map                        0.14%  2880.21 sec  2880.21 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       +-Extract Global 3D Wires                     0.02%  2880.21 sec  2880.21 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       +-Track Assignment (1T)                       4.66%  2880.21 sec  2880.25 sec  0.04 sec  0.04 sec 
[08/01 12:12:47   1072s] (I)       | +-Initialization                            0.00%  2880.21 sec  2880.21 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Track Assignment Kernel                   4.62%  2880.21 sec  2880.25 sec  0.04 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)       | +-Free Memory                               0.00%  2880.25 sec  2880.25 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       +-Export                                     31.22%  2880.25 sec  2880.49 sec  0.24 sec  0.24 sec 
[08/01 12:12:47   1072s] (I)       | +-Export DB wires                           0.68%  2880.25 sec  2880.25 sec  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)       | | +-Export all nets                         0.52%  2880.25 sec  2880.25 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | | +-Set wire vias                           0.12%  2880.25 sec  2880.25 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       | +-Report wirelength                        14.93%  2880.25 sec  2880.37 sec  0.11 sec  0.11 sec 
[08/01 12:12:47   1072s] (I)       | +-Update net boxes                         15.59%  2880.37 sec  2880.49 sec  0.12 sec  0.12 sec 
[08/01 12:12:47   1072s] (I)       | +-Update timing                             0.00%  2880.49 sec  2880.49 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)       +-Postprocess design                          0.03%  2880.49 sec  2880.49 sec  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)      ======================= Summary by functions ========================
[08/01 12:12:47   1072s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 12:12:47   1072s] (I)      ---------------------------------------------------------------------
[08/01 12:12:47   1072s] (I)        0  Early Global Route kernel           100.00%  0.76 sec  0.74 sec 
[08/01 12:12:47   1072s] (I)        1  Global Routing                       36.27%  0.28 sec  0.27 sec 
[08/01 12:12:47   1072s] (I)        1  Export                               31.22%  0.24 sec  0.24 sec 
[08/01 12:12:47   1072s] (I)        1  Import and model                     26.21%  0.20 sec  0.19 sec 
[08/01 12:12:47   1072s] (I)        1  Track Assignment (1T)                 4.66%  0.04 sec  0.04 sec 
[08/01 12:12:47   1072s] (I)        1  Export 3D cong map                    1.17%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Update net boxes                     15.59%  0.12 sec  0.12 sec 
[08/01 12:12:47   1072s] (I)        2  Report wirelength                    14.93%  0.11 sec  0.11 sec 
[08/01 12:12:47   1072s] (I)        2  Create route DB                      12.81%  0.10 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)        2  Create place DB                      12.14%  0.09 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)        2  Net group 1                          11.07%  0.08 sec  0.08 sec 
[08/01 12:12:47   1072s] (I)        2  Net group 3                           6.18%  0.05 sec  0.05 sec 
[08/01 12:12:47   1072s] (I)        2  Net group 4                           5.95%  0.05 sec  0.05 sec 
[08/01 12:12:47   1072s] (I)        2  Net group 2                           5.83%  0.04 sec  0.04 sec 
[08/01 12:12:47   1072s] (I)        2  Net group 5                           5.20%  0.04 sec  0.04 sec 
[08/01 12:12:47   1072s] (I)        2  Track Assignment Kernel               4.62%  0.04 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)        2  Create route kernel                   0.88%  0.01 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Export DB wires                       0.68%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        3  Import route data (1T)               12.71%  0.10 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)        3  Import place data                    12.14%  0.09 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)        3  Generate topology                    11.87%  0.09 sec  0.09 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1g                              6.47%  0.05 sec  0.05 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1d                              3.65%  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)        3  Layer assignment (1T)                 2.27%  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1a                              1.92%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1b                              1.18%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1h                              0.87%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1f                              0.86%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1c                              0.62%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        3  Export all nets                       0.52%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        3  Phase 1e                              0.26%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        3  Set wire vias                         0.12%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Read nets                             9.41%  0.07 sec  0.07 sec 
[08/01 12:12:47   1072s] (I)        4  Post Routing                          7.25%  0.06 sec  0.06 sec 
[08/01 12:12:47   1072s] (I)        4  Read prerouted                        3.95%  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)        4  Detoured routing (1T)                 3.62%  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)        4  Model blockage capacity               3.32%  0.03 sec  0.03 sec 
[08/01 12:12:47   1072s] (I)        4  Read instances and placement          2.78%  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)        4  Read blockages ( Layer 2-10 )         2.33%  0.02 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        4  Congestion clean                      0.83%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        4  Two level Routing                     0.59%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Pattern routing (1T)                  0.55%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Read unlegalized nets                 0.49%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Monotonic routing (1T)                0.47%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Pattern Routing Avoiding Blockages    0.43%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Initialize 3D grid graph              0.39%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Move terms for access (1T)            0.10%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Initialize 3D capacity                3.02%  0.02 sec  0.02 sec 
[08/01 12:12:47   1072s] (I)        5  Read PG blockages                     1.16%  0.01 sec  0.01 sec 
[08/01 12:12:47   1072s] (I)        5  Read instance blockages               0.57%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Two Level Routing (Regular)           0.22%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Legalize Blockage Violations          0.13%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Read other blockages                  0.06%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 12:12:47   1072s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:12:47   1072s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:12:47   1072s]       Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 12:12:47   1072s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:47   1072s] UM:*                                                                   Early Global Route - eGR only step
[08/01 12:12:47   1072s]     Routing using eGR only done.
[08/01 12:12:47   1072s] Net route status summary:
[08/01 12:12:47   1072s]   Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:12:47   1072s]   Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:12:47   1072s] 
[08/01 12:12:47   1072s] CCOPT: Done with clock implementation routing.
[08/01 12:12:47   1072s] 
[08/01 12:12:47   1072s]   Clock implementation routing done.
[08/01 12:12:47   1072s]   Fixed 70 wires.
[08/01 12:12:47   1072s]   CCOpt: Starting congestion repair using flow wrapper...
[08/01 12:12:47   1072s]     Congestion Repair...
[08/01 12:12:47   1072s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #3) : totSession cpu/real = 0:17:53.0/1:17:40.6 (0.2), mem = 3437.3M
[08/01 12:12:47   1072s] Info: Disable timing driven in postCTS congRepair.
[08/01 12:12:47   1072s] User Input Parameters:
[08/01 12:12:47   1072s] 
[08/01 12:12:47   1072s] Starting congRepair ...
[08/01 12:12:47   1072s] - Congestion Driven    : On
[08/01 12:12:47   1072s] - Timing Driven        : Off
[08/01 12:12:47   1072s] - Area-Violation Based : On
[08/01 12:12:47   1072s] - Start Rollback Level : -5
[08/01 12:12:47   1072s] - Legalized            : On
[08/01 12:12:47   1072s] - Window Based         : Off
[08/01 12:12:47   1072s] - eDen incr mode       : Off
[08/01 12:12:47   1072s] - Small incr mode      : Off
[08/01 12:12:47   1072s] 
[08/01 12:12:47   1072s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3437.3M, EPOCH TIME: 1754075567.370647
[08/01 12:12:47   1072s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:3437.3M, EPOCH TIME: 1754075567.380206
[08/01 12:12:47   1072s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3437.3M, EPOCH TIME: 1754075567.380260
[08/01 12:12:47   1072s] Starting Early Global Route congestion estimation: mem = 3437.3M
[08/01 12:12:47   1072s] (I)      ==================== Layers =====================
[08/01 12:12:47   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:47   1072s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:12:47   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:47   1072s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:12:47   1072s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:12:47   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:47   1072s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:12:47   1072s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:12:47   1072s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:12:47   1072s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:12:47   1072s] (I)      Started Import and model ( Curr Mem: 3437.34 MB )
[08/01 12:12:47   1072s] (I)      Default pattern map key = top_default.
[08/01 12:12:47   1073s] (I)      == Non-default Options ==
[08/01 12:12:47   1073s] (I)      Maximum routing layer                              : 10
[08/01 12:12:47   1073s] (I)      Number of threads                                  : 1
[08/01 12:12:47   1073s] (I)      Use non-blocking free Dbs wires                    : false
[08/01 12:12:47   1073s] (I)      Method to set GCell size                           : row
[08/01 12:12:47   1073s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:12:47   1073s] (I)      Use row-based GCell size
[08/01 12:12:47   1073s] (I)      Use row-based GCell align
[08/01 12:12:47   1073s] (I)      layer 0 area = 0
[08/01 12:12:47   1073s] (I)      layer 1 area = 0
[08/01 12:12:47   1073s] (I)      layer 2 area = 0
[08/01 12:12:47   1073s] (I)      layer 3 area = 0
[08/01 12:12:47   1073s] (I)      layer 4 area = 0
[08/01 12:12:47   1073s] (I)      layer 5 area = 0
[08/01 12:12:47   1073s] (I)      layer 6 area = 0
[08/01 12:12:47   1073s] (I)      layer 7 area = 0
[08/01 12:12:47   1073s] (I)      layer 8 area = 0
[08/01 12:12:47   1073s] (I)      layer 9 area = 0
[08/01 12:12:47   1073s] (I)      GCell unit size   : 2800
[08/01 12:12:47   1073s] (I)      GCell multiplier  : 1
[08/01 12:12:47   1073s] (I)      GCell row height  : 2800
[08/01 12:12:47   1073s] (I)      Actual row height : 2800
[08/01 12:12:47   1073s] (I)      GCell align ref   : 20140 20160
[08/01 12:12:47   1073s] [NR-eGR] Track table information for default rule: 
[08/01 12:12:47   1073s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:12:47   1073s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:12:47   1073s] (I)      ============== Default via ===============
[08/01 12:12:47   1073s] (I)      +---+------------------+-----------------+
[08/01 12:12:47   1073s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:12:47   1073s] (I)      +---+------------------+-----------------+
[08/01 12:12:47   1073s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:12:47   1073s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:12:47   1073s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:12:47   1073s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:12:47   1073s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:12:47   1073s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:12:47   1073s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:12:47   1073s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:12:47   1073s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:12:47   1073s] (I)      +---+------------------+-----------------+
[08/01 12:12:47   1073s] [NR-eGR] Read 81886 PG shapes
[08/01 12:12:47   1073s] [NR-eGR] Read 0 clock shapes
[08/01 12:12:47   1073s] [NR-eGR] Read 0 other shapes
[08/01 12:12:47   1073s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:12:47   1073s] [NR-eGR] #Instance Blockages : 0
[08/01 12:12:47   1073s] [NR-eGR] #PG Blockages       : 81886
[08/01 12:12:47   1073s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:12:47   1073s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:12:47   1073s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:12:47   1073s] [NR-eGR] #Other Blockages    : 0
[08/01 12:12:47   1073s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:12:47   1073s] [NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 24840
[08/01 12:12:47   1073s] [NR-eGR] Read 61009 nets ( ignored 70 )
[08/01 12:12:47   1073s] (I)      early_global_route_priority property id does not exist.
[08/01 12:12:47   1073s] (I)      Read Num Blocks=81886  Num Prerouted Wires=24840  Num CS=0
[08/01 12:12:47   1073s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 14883
[08/01 12:12:47   1073s] (I)      Layer 2 (H) : #blockages 9612 : #preroutes 8320
[08/01 12:12:47   1073s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 1540
[08/01 12:12:47   1073s] (I)      Layer 4 (H) : #blockages 9612 : #preroutes 93
[08/01 12:12:47   1073s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 4
[08/01 12:12:47   1073s] (I)      Layer 6 (H) : #blockages 9612 : #preroutes 0
[08/01 12:12:47   1073s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 12:12:47   1073s] (I)      Layer 8 (H) : #blockages 9688 : #preroutes 0
[08/01 12:12:47   1073s] (I)      Layer 9 (V) : #blockages 4914 : #preroutes 0
[08/01 12:12:47   1073s] (I)      Number of ignored nets                =     70
[08/01 12:12:47   1073s] (I)      Number of connected nets              =      0
[08/01 12:12:47   1073s] (I)      Number of fixed nets                  =     70.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Number of clock nets                  =     70.  Ignored: No
[08/01 12:12:47   1073s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:12:47   1073s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:12:47   1073s] (I)      Ndr track 0 does not exist
[08/01 12:12:47   1073s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:12:47   1073s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 12:12:47   1073s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 12:12:47   1073s] (I)      Site width          :   380  (dbu)
[08/01 12:12:47   1073s] (I)      Row height          :  2800  (dbu)
[08/01 12:12:47   1073s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:12:47   1073s] (I)      GCell width         :  2800  (dbu)
[08/01 12:12:47   1073s] (I)      GCell height        :  2800  (dbu)
[08/01 12:12:47   1073s] (I)      Grid                :   281   281    10
[08/01 12:12:47   1073s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:12:47   1073s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:12:47   1073s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:12:47   1073s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:12:47   1073s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:12:47   1073s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:12:47   1073s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:12:47   1073s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:12:47   1073s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:12:47   1073s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 12:12:47   1073s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:12:47   1073s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:12:47   1073s] (I)      --------------------------------------------------------
[08/01 12:12:47   1073s] 
[08/01 12:12:47   1073s] [NR-eGR] ============ Routing rule table ============
[08/01 12:12:47   1073s] [NR-eGR] Rule id: 1  Nets: 60939
[08/01 12:12:47   1073s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/01 12:12:47   1073s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[08/01 12:12:47   1073s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[08/01 12:12:47   1073s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:12:47   1073s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[08/01 12:12:47   1073s] [NR-eGR] ========================================
[08/01 12:12:47   1073s] [NR-eGR] 
[08/01 12:12:47   1073s] (I)      =============== Blocked Tracks ===============
[08/01 12:12:47   1073s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:47   1073s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:12:47   1073s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:47   1073s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:12:47   1073s] (I)      |     2 |  581670 |   103330 |        17.76% |
[08/01 12:12:47   1073s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 12:12:47   1073s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 12:12:47   1073s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 12:12:47   1073s] (I)      |     6 |  394524 |    85172 |        21.59% |
[08/01 12:12:47   1073s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 12:12:47   1073s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 12:12:47   1073s] (I)      |     9 |   68564 |    26554 |        38.73% |
[08/01 12:12:47   1073s] (I)      |    10 |   65473 |    21822 |        33.33% |
[08/01 12:12:47   1073s] (I)      +-------+---------+----------+---------------+
[08/01 12:12:47   1073s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 3452.23 MB )
[08/01 12:12:47   1073s] (I)      Reset routing kernel
[08/01 12:12:47   1073s] (I)      Started Global Routing ( Curr Mem: 3452.23 MB )
[08/01 12:12:47   1073s] (I)      totalPins=192014  totalGlobalPin=180073 (93.78%)
[08/01 12:12:47   1073s] (I)      total 2D Cap : 2697682 = (1288796 H, 1408886 V)
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] (I)      ============  Phase 1a Route ============
[08/01 12:12:47   1073s] [NR-eGR] Layer group 1: route 60939 net(s) in layer range [2, 10]
[08/01 12:12:47   1073s] (I)      Usage: 371522 = (190591 H, 180931 V) = (14.79% H, 12.84% V) = (2.668e+05um H, 2.533e+05um V)
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] (I)      ============  Phase 1b Route ============
[08/01 12:12:47   1073s] (I)      Usage: 371522 = (190591 H, 180931 V) = (14.79% H, 12.84% V) = (2.668e+05um H, 2.533e+05um V)
[08/01 12:12:47   1073s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.201308e+05um
[08/01 12:12:47   1073s] (I)      Congestion metric : 0.00%H 0.11%V, 0.12%HV
[08/01 12:12:47   1073s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] (I)      ============  Phase 1c Route ============
[08/01 12:12:47   1073s] (I)      Usage: 371522 = (190591 H, 180931 V) = (14.79% H, 12.84% V) = (2.668e+05um H, 2.533e+05um V)
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] (I)      ============  Phase 1d Route ============
[08/01 12:12:47   1073s] (I)      Usage: 371522 = (190591 H, 180931 V) = (14.79% H, 12.84% V) = (2.668e+05um H, 2.533e+05um V)
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] (I)      ============  Phase 1e Route ============
[08/01 12:12:47   1073s] (I)      Usage: 371522 = (190591 H, 180931 V) = (14.79% H, 12.84% V) = (2.668e+05um H, 2.533e+05um V)
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] (I)      ============  Phase 1l Route ============
[08/01 12:12:47   1073s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.201308e+05um
[08/01 12:12:47   1073s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/01 12:12:47   1073s] (I)      Layer  2:     548601    180128       371           0      579747    ( 0.00%) 
[08/01 12:12:47   1073s] (I)      Layer  3:     766621    210969         7           0      786800    ( 0.00%) 
[08/01 12:12:47   1073s] (I)      Layer  4:     368097     97974        61           0      393400    ( 0.00%) 
[08/01 12:12:47   1073s] (I)      Layer  5:     372635     39026         5           0      393400    ( 0.00%) 
[08/01 12:12:47   1073s] (I)      Layer  6:     359227     37302         7           0      393400    ( 0.00%) 
[08/01 12:12:47   1073s] (I)      Layer  7:     107890       333         3       11407      119727    ( 8.70%) 
[08/01 12:12:47   1073s] (I)      Layer  8:      96318       861         0       29803      101330    (22.73%) 
[08/01 12:12:47   1073s] (I)      Layer  9:      43317         0         0       29277       39568    (42.53%) 
[08/01 12:12:47   1073s] (I)      Layer 10:      43467         0         0       29327       36240    (44.73%) 
[08/01 12:12:47   1073s] (I)      Total:       2706173    566593       454       99811     2843611    ( 3.39%) 
[08/01 12:12:47   1073s] (I)      
[08/01 12:12:47   1073s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:12:47   1073s] [NR-eGR]                        OverCon           OverCon            
[08/01 12:12:47   1073s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/01 12:12:47   1073s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[08/01 12:12:47   1073s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:12:47   1073s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal2 ( 2)       295( 0.37%)        12( 0.02%)   ( 0.39%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal3 ( 3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal4 ( 4)        60( 0.08%)         0( 0.00%)   ( 0.08%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal5 ( 5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:47   1073s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:47   1073s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/01 12:12:47   1073s] [NR-eGR] ---------------------------------------------------------------
[08/01 12:12:47   1073s] [NR-eGR]        Total       376( 0.06%)        12( 0.00%)   ( 0.06%) 
[08/01 12:12:47   1073s] [NR-eGR] 
[08/01 12:12:47   1073s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.36 sec, Curr Mem: 3464.23 MB )
[08/01 12:12:47   1073s] (I)      total 2D Cap : 2716731 = (1295751 H, 1420980 V)
[08/01 12:12:47   1073s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[08/01 12:12:47   1073s] Early Global Route congestion estimation runtime: 0.61 seconds, mem = 3464.2M
[08/01 12:12:47   1073s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.609, MEM:3464.2M, EPOCH TIME: 1754075567.989013
[08/01 12:12:47   1073s] OPERPROF: Starting HotSpotCal at level 1, MEM:3464.2M, EPOCH TIME: 1754075567.989043
[08/01 12:12:47   1073s] [hotspot] +------------+---------------+---------------+
[08/01 12:12:47   1073s] [hotspot] |            |   max hotspot | total hotspot |
[08/01 12:12:47   1073s] [hotspot] +------------+---------------+---------------+
[08/01 12:12:47   1073s] [hotspot] | normalized |          0.00 |          0.00 |
[08/01 12:12:47   1073s] [hotspot] +------------+---------------+---------------+
[08/01 12:12:47   1073s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/01 12:12:47   1073s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/01 12:12:47   1073s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3464.2M, EPOCH TIME: 1754075567.995156
[08/01 12:12:47   1073s] Skipped repairing congestion.
[08/01 12:12:47   1073s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3464.2M, EPOCH TIME: 1754075567.995206
[08/01 12:12:47   1073s] Starting Early Global Route wiring: mem = 3464.2M
[08/01 12:12:48   1073s] (I)      ============= Track Assignment ============
[08/01 12:12:48   1073s] (I)      Started Track Assignment (1T) ( Curr Mem: 3464.23 MB )
[08/01 12:12:48   1073s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:12:48   1073s] (I)      Run Multi-thread track assignment
[08/01 12:12:48   1074s] (I)      Finished Track Assignment (1T) ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 3464.23 MB )
[08/01 12:12:48   1074s] (I)      Started Export ( Curr Mem: 3464.23 MB )
[08/01 12:12:48   1074s] [NR-eGR]                  Length (um)    Vias 
[08/01 12:12:48   1074s] [NR-eGR] -------------------------------------
[08/01 12:12:48   1074s] [NR-eGR]  metal1   (1H)             0  197727 
[08/01 12:12:48   1074s] [NR-eGR]  metal2   (2V)        136696  239149 
[08/01 12:12:48   1074s] [NR-eGR]  metal3   (3H)        240377   79153 
[08/01 12:12:48   1074s] [NR-eGR]  metal4   (4V)        109082   12614 
[08/01 12:12:48   1074s] [NR-eGR]  metal5   (5H)         48252   10158 
[08/01 12:12:48   1074s] [NR-eGR]  metal6   (6V)         52449     231 
[08/01 12:12:48   1074s] [NR-eGR]  metal7   (7H)           383     109 
[08/01 12:12:48   1074s] [NR-eGR]  metal8   (8V)          1216       4 
[08/01 12:12:48   1074s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 12:12:48   1074s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 12:12:48   1074s] [NR-eGR] -------------------------------------
[08/01 12:12:48   1074s] [NR-eGR]           Total       588456  539145 
[08/01 12:12:48   1074s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:48   1074s] [NR-eGR] Total half perimeter of net bounding box: 540865um
[08/01 12:12:48   1074s] [NR-eGR] Total length: 588456um, number of vias: 539145
[08/01 12:12:48   1074s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:48   1074s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/01 12:12:48   1074s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:12:48   1074s] (I)      Finished Export ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 3464.23 MB )
[08/01 12:12:48   1074s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.872, REAL:0.874, MEM:3464.2M, EPOCH TIME: 1754075568.869641
[08/01 12:12:48   1074s] Early Global Route wiring runtime: 0.87 seconds, mem = 3464.2M
[08/01 12:12:48   1074s] Tdgp not successfully inited but do clear! skip clearing
[08/01 12:12:48   1074s] End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
[08/01 12:12:48   1074s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #3) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:17:54.4/1:17:42.2 (0.2), mem = 3464.2M
[08/01 12:12:48   1074s] 
[08/01 12:12:48   1074s] =============================================================================================
[08/01 12:12:48   1074s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #3                    21.18-s099_1
[08/01 12:12:48   1074s] =============================================================================================
[08/01 12:12:48   1074s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/01 12:12:48   1074s] ---------------------------------------------------------------------------------------------
[08/01 12:12:48   1074s] [ MISC                   ]          0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 12:12:48   1074s] ---------------------------------------------------------------------------------------------
[08/01 12:12:48   1074s]  IncrReplace #1 TOTAL               0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[08/01 12:12:48   1074s] ---------------------------------------------------------------------------------------------
[08/01 12:12:48   1074s] 
[08/01 12:12:48   1074s]     Congestion Repair done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/01 12:12:48   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:48   1074s] UM:*                                                                   Congestion Repair
[08/01 12:12:48   1074s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/01 12:12:48   1074s] OPERPROF: Starting DPlace-Init at level 1, MEM:3464.2M, EPOCH TIME: 1754075568.927844
[08/01 12:12:48   1074s] Processing tracks to init pin-track alignment.
[08/01 12:12:48   1074s] z: 2, totalTracks: 1
[08/01 12:12:48   1074s] z: 4, totalTracks: 1
[08/01 12:12:48   1074s] z: 6, totalTracks: 1
[08/01 12:12:48   1074s] z: 8, totalTracks: 1
[08/01 12:12:48   1074s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:12:48   1074s] All LLGs are deleted
[08/01 12:12:48   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:48   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:48   1074s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3464.2M, EPOCH TIME: 1754075568.940232
[08/01 12:12:48   1074s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3464.2M, EPOCH TIME: 1754075568.940290
[08/01 12:12:48   1074s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3464.2M, EPOCH TIME: 1754075568.948687
[08/01 12:12:48   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:48   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:12:48   1074s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3464.2M, EPOCH TIME: 1754075568.949519
[08/01 12:12:48   1074s] Max number of tech site patterns supported in site array is 256.
[08/01 12:12:48   1074s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/01 12:12:48   1074s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3464.2M, EPOCH TIME: 1754075568.953518
[08/01 12:12:48   1074s] After signature check, allow fast init is true, keep pre-filter is true.
[08/01 12:12:48   1074s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[08/01 12:12:48   1074s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.011, MEM:3464.2M, EPOCH TIME: 1754075568.964793
[08/01 12:12:48   1074s] Fast DP-INIT is on for default
[08/01 12:12:48   1074s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/01 12:12:48   1074s] Atter site array init, number of instance map data is 0.
[08/01 12:12:48   1074s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.022, MEM:3464.2M, EPOCH TIME: 1754075568.971791
[08/01 12:12:48   1074s] 
[08/01 12:12:48   1074s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:12:48   1074s] OPERPROF:     Starting CMU at level 3, MEM:3464.2M, EPOCH TIME: 1754075568.980322
[08/01 12:12:48   1074s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3464.2M, EPOCH TIME: 1754075568.981863
[08/01 12:12:48   1074s] 
[08/01 12:12:48   1074s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:12:48   1074s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.036, MEM:3464.2M, EPOCH TIME: 1754075568.984504
[08/01 12:12:48   1074s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3464.2M, EPOCH TIME: 1754075568.984538
[08/01 12:12:48   1074s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3464.2M, EPOCH TIME: 1754075568.984893
[08/01 12:12:48   1074s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3464.2MB).
[08/01 12:12:48   1074s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:3464.2M, EPOCH TIME: 1754075568.988360
[08/01 12:12:48   1074s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.8 real=0:00:02.8)
[08/01 12:12:48   1074s]   Leaving CCOpt scope - extractRC...
[08/01 12:12:48   1074s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 12:12:48   1074s] Extraction called for design 'top' of instances=50656 and nets=61263 using extraction engine 'pre_route' .
[08/01 12:12:48   1074s] pre_route RC Extraction called for design top.
[08/01 12:12:48   1074s] RC Extraction called in multi-corner(1) mode.
[08/01 12:12:48   1074s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:12:48   1074s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:12:48   1074s] RCMode: PreRoute
[08/01 12:12:48   1074s]       RC Corner Indexes            0   
[08/01 12:12:48   1074s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:12:48   1074s] Resistance Scaling Factor    : 1.00000 
[08/01 12:12:48   1074s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:12:48   1074s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:12:48   1074s] Shrink Factor                : 1.00000
[08/01 12:12:48   1074s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:12:48   1074s] 
[08/01 12:12:48   1074s] Trim Metal Layers:
[08/01 12:12:49   1074s] LayerId::1 widthSet size::1
[08/01 12:12:49   1074s] LayerId::2 widthSet size::1
[08/01 12:12:49   1074s] LayerId::3 widthSet size::1
[08/01 12:12:49   1074s] LayerId::4 widthSet size::1
[08/01 12:12:49   1074s] LayerId::5 widthSet size::1
[08/01 12:12:49   1074s] LayerId::6 widthSet size::1
[08/01 12:12:49   1074s] LayerId::7 widthSet size::1
[08/01 12:12:49   1074s] LayerId::8 widthSet size::1
[08/01 12:12:49   1074s] LayerId::9 widthSet size::1
[08/01 12:12:49   1074s] LayerId::10 widthSet size::1
[08/01 12:12:49   1074s] eee: pegSigSF::1.070000
[08/01 12:12:49   1074s] Updating RC grid for preRoute extraction ...
[08/01 12:12:49   1074s] Initializing multi-corner resistance tables ...
[08/01 12:12:49   1074s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 12:12:49   1074s] eee: l::2 avDens::0.169669 usedTrk::9763.999275 availTrk::57547.368421 sigTrk::9763.999275
[08/01 12:12:49   1074s] eee: l::3 avDens::0.219843 usedTrk::17169.764275 availTrk::78100.000000 sigTrk::17169.764275
[08/01 12:12:49   1074s] eee: l::4 avDens::0.199784 usedTrk::7791.565009 availTrk::39000.000000 sigTrk::7791.565009
[08/01 12:12:49   1074s] eee: l::5 avDens::0.092649 usedTrk::3446.537143 availTrk::37200.000000 sigTrk::3446.537143
[08/01 12:12:49   1074s] eee: l::6 avDens::0.103063 usedTrk::3746.349997 availTrk::36350.000000 sigTrk::3746.349997
[08/01 12:12:49   1074s] eee: l::7 avDens::0.012636 usedTrk::27.378928 availTrk::2166.666667 sigTrk::27.378928
[08/01 12:12:49   1074s] eee: l::8 avDens::0.047818 usedTrk::86.870000 availTrk::1816.666667 sigTrk::86.870000
[08/01 12:12:49   1074s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 12:12:49   1074s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 12:12:49   1074s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:12:49   1074s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249044 uaWl=0.990446 uaWlH=0.348279 aWlH=0.009336 lMod=0 pMax=0.865100 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.365392 siPrev=0 viaL=0.000000 crit=0.017428 shortMod=0.087140 fMod=0.004357 
[08/01 12:12:49   1074s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 3464.227M)
[08/01 12:12:49   1074s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 12:12:49   1074s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:12:49   1074s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:12:49   1074s] End AAE Lib Interpolated Model. (MEM=3464.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:12:49   1075s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:12:49   1075s]   Clock DAG stats after clustering cong repair call:
[08/01 12:12:49   1075s]     cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 12:12:49   1075s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:49   1075s]     misc counts      : r=1, pp=0
[08/01 12:12:49   1075s]     cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 12:12:49   1075s]     cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 12:12:49   1075s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:49   1075s]     wire capacitance : top=0.000fF, trunk=285.861fF, leaf=2002.697fF, total=2288.558fF
[08/01 12:12:49   1075s]     wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
[08/01 12:12:49   1075s]     hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
[08/01 12:12:49   1075s]   Clock DAG net violations after clustering cong repair call: none
[08/01 12:12:49   1075s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/01 12:12:49   1075s]     Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]     Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/01 12:12:49   1075s]      Bufs: BUF_X32: 69 
[08/01 12:12:49   1075s]   Clock DAG hash after clustering cong repair call: 13647913351350788668 3377004744557634051
[08/01 12:12:49   1075s]   CTS services accumulated run-time stats after clustering cong repair call:
[08/01 12:12:49   1075s]     delay calculator: calls=52620, total_wall_time=7.867s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]     legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]     steiner router: calls=43274, total_wall_time=6.679s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]   Primary reporting skew groups after clustering cong repair call:
[08/01 12:12:49   1075s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
[08/01 12:12:49   1075s]         min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:49   1075s]         max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:49   1075s]   Skew group summary after clustering cong repair call:
[08/01 12:12:49   1075s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
[08/01 12:12:49   1075s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.4 real=0:00:03.5)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   CongRepair After Initial Clustering
[08/01 12:12:49   1075s]   Stage::Clustering done. (took cpu=0:00:07.4 real=0:00:07.4)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   Stage::Clustering
[08/01 12:12:49   1075s]   Stage::DRV Fixing...
[08/01 12:12:49   1075s]   Fixing clock tree slew time and max cap violations...
[08/01 12:12:49   1075s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 13647913351350788668 3377004744557634051
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[08/01 12:12:49   1075s]       delay calculator: calls=52620, total_wall_time=7.867s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43274, total_wall_time=6.679s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:12:49   1075s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/01 12:12:49   1075s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 12:12:49   1075s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:49   1075s]       misc counts      : r=1, pp=0
[08/01 12:12:49   1075s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 12:12:49   1075s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 12:12:49   1075s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:49   1075s]       wire capacitance : top=0.000fF, trunk=285.861fF, leaf=2002.697fF, total=2288.558fF
[08/01 12:12:49   1075s]       wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
[08/01 12:12:49   1075s]       hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
[08/01 12:12:49   1075s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/01 12:12:49   1075s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/01 12:12:49   1075s]       Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/01 12:12:49   1075s]        Bufs: BUF_X32: 69 
[08/01 12:12:49   1075s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 13647913351350788668 3377004744557634051
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[08/01 12:12:49   1075s]       delay calculator: calls=52620, total_wall_time=7.867s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43274, total_wall_time=6.679s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223], skew [0.128 vs 0.040*]
[08/01 12:12:49   1075s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:49   1075s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:49   1075s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223], skew [0.128 vs 0.040*]
[08/01 12:12:49   1075s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:49   1075s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[08/01 12:12:49   1075s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/01 12:12:49   1075s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 13647913351350788668 3377004744557634051
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:12:49   1075s]       delay calculator: calls=52620, total_wall_time=7.867s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43274, total_wall_time=6.679s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:12:49   1075s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:12:49   1075s]       cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
[08/01 12:12:49   1075s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:49   1075s]       misc counts      : r=1, pp=0
[08/01 12:12:49   1075s]       cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
[08/01 12:12:49   1075s]       cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
[08/01 12:12:49   1075s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:49   1075s]       wire capacitance : top=0.000fF, trunk=285.861fF, leaf=2002.697fF, total=2288.558fF
[08/01 12:12:49   1075s]       wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
[08/01 12:12:49   1075s]       hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
[08/01 12:12:49   1075s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/01 12:12:49   1075s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:12:49   1075s]       Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/01 12:12:49   1075s]        Bufs: BUF_X32: 69 
[08/01 12:12:49   1075s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 13647913351350788668 3377004744557634051
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:12:49   1075s]       delay calculator: calls=52620, total_wall_time=7.867s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43274, total_wall_time=6.679s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
[08/01 12:12:49   1075s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:49   1075s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:49   1075s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
[08/01 12:12:49   1075s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:49   1075s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[08/01 12:12:49   1075s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   Stage::DRV Fixing
[08/01 12:12:49   1075s]   Stage::Insertion Delay Reduction...
[08/01 12:12:49   1075s]   Removing unnecessary root buffering...
[08/01 12:12:49   1075s]     Clock DAG hash before 'Removing unnecessary root buffering': 13647913351350788668 3377004744557634051
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[08/01 12:12:49   1075s]       delay calculator: calls=52620, total_wall_time=7.867s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15666, total_wall_time=0.277s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43274, total_wall_time=6.679s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/01 12:12:49   1075s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:49   1075s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:49   1075s]       misc counts      : r=1, pp=0
[08/01 12:12:49   1075s]       cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
[08/01 12:12:49   1075s]       cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
[08/01 12:12:49   1075s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:49   1075s]       wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
[08/01 12:12:49   1075s]       wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
[08/01 12:12:49   1075s]       hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
[08/01 12:12:49   1075s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/01 12:12:49   1075s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/01 12:12:49   1075s]       Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/01 12:12:49   1075s]        Bufs: BUF_X32: 68 
[08/01 12:12:49   1075s]     Clock DAG hash after 'Removing unnecessary root buffering': 12062838990959022410 6837595590649769445
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[08/01 12:12:49   1075s]       delay calculator: calls=52683, total_wall_time=7.871s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15679, total_wall_time=0.278s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43301, total_wall_time=6.683s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:49   1075s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:49   1075s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:49   1075s]     Skew group summary after 'Removing unnecessary root buffering':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:49   1075s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:49   1075s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   Removing unnecessary root buffering
[08/01 12:12:49   1075s]   Removing unconstrained drivers...
[08/01 12:12:49   1075s]     Clock DAG hash before 'Removing unconstrained drivers': 12062838990959022410 6837595590649769445
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[08/01 12:12:49   1075s]       delay calculator: calls=52683, total_wall_time=7.871s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15679, total_wall_time=0.278s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43301, total_wall_time=6.683s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/01 12:12:49   1075s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:49   1075s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:49   1075s]       misc counts      : r=1, pp=0
[08/01 12:12:49   1075s]       cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
[08/01 12:12:49   1075s]       cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
[08/01 12:12:49   1075s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:49   1075s]       wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
[08/01 12:12:49   1075s]       wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
[08/01 12:12:49   1075s]       hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
[08/01 12:12:49   1075s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/01 12:12:49   1075s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/01 12:12:49   1075s]       Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:49   1075s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/01 12:12:49   1075s]        Bufs: BUF_X32: 68 
[08/01 12:12:49   1075s]     Clock DAG hash after 'Removing unconstrained drivers': 12062838990959022410 6837595590649769445
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[08/01 12:12:49   1075s]       delay calculator: calls=52683, total_wall_time=7.871s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15679, total_wall_time=0.278s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43301, total_wall_time=6.683s, mean_wall_time=0.154ms
[08/01 12:12:49   1075s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:49   1075s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:49   1075s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:49   1075s]     Skew group summary after 'Removing unconstrained drivers':
[08/01 12:12:49   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:49   1075s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:49   1075s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:49   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:49   1075s] UM:*                                                                   Removing unconstrained drivers
[08/01 12:12:49   1075s]   Reducing insertion delay 1...
[08/01 12:12:49   1075s]     Clock DAG hash before 'Reducing insertion delay 1': 12062838990959022410 6837595590649769445
[08/01 12:12:49   1075s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[08/01 12:12:49   1075s]       delay calculator: calls=52683, total_wall_time=7.871s, mean_wall_time=0.149ms
[08/01 12:12:49   1075s]       legalizer: calls=15679, total_wall_time=0.278s, mean_wall_time=0.018ms
[08/01 12:12:49   1075s]       steiner router: calls=43301, total_wall_time=6.683s, mean_wall_time=0.154ms
[08/01 12:12:50   1075s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/01 12:12:50   1075s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:50   1075s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:50   1075s]       misc counts      : r=1, pp=0
[08/01 12:12:50   1075s]       cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
[08/01 12:12:50   1075s]       cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
[08/01 12:12:50   1075s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:50   1075s]       wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
[08/01 12:12:50   1075s]       wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
[08/01 12:12:50   1075s]       hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
[08/01 12:12:50   1075s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/01 12:12:50   1075s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/01 12:12:50   1075s]       Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:50   1075s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:50   1075s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/01 12:12:50   1075s]        Bufs: BUF_X32: 68 
[08/01 12:12:50   1075s]     Clock DAG hash after 'Reducing insertion delay 1': 12062838990959022410 6837595590649769445
[08/01 12:12:50   1075s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[08/01 12:12:50   1075s]       delay calculator: calls=52735, total_wall_time=7.874s, mean_wall_time=0.149ms
[08/01 12:12:50   1075s]       legalizer: calls=15687, total_wall_time=0.278s, mean_wall_time=0.018ms
[08/01 12:12:50   1075s]       steiner router: calls=43318, total_wall_time=6.685s, mean_wall_time=0.154ms
[08/01 12:12:50   1075s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/01 12:12:50   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:50   1075s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:50   1075s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:50   1075s]     Skew group summary after 'Reducing insertion delay 1':
[08/01 12:12:50   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:50   1075s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:50   1075s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:50   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:50   1075s] UM:*                                                                   Reducing insertion delay 1
[08/01 12:12:50   1075s]   Removing longest path buffering...
[08/01 12:12:50   1075s]     Clock DAG hash before 'Removing longest path buffering': 12062838990959022410 6837595590649769445
[08/01 12:12:50   1075s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[08/01 12:12:50   1075s]       delay calculator: calls=52735, total_wall_time=7.874s, mean_wall_time=0.149ms
[08/01 12:12:50   1075s]       legalizer: calls=15687, total_wall_time=0.278s, mean_wall_time=0.018ms
[08/01 12:12:50   1075s]       steiner router: calls=43318, total_wall_time=6.685s, mean_wall_time=0.154ms
[08/01 12:12:50   1075s]     Clock DAG stats after 'Removing longest path buffering':
[08/01 12:12:50   1075s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:50   1075s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:50   1075s]       misc counts      : r=1, pp=0
[08/01 12:12:50   1075s]       cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
[08/01 12:12:50   1075s]       cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
[08/01 12:12:50   1075s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:50   1075s]       wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
[08/01 12:12:50   1075s]       wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
[08/01 12:12:50   1075s]       hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
[08/01 12:12:50   1075s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/01 12:12:50   1075s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/01 12:12:50   1075s]       Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:50   1075s]       Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:50   1075s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/01 12:12:50   1075s]        Bufs: BUF_X32: 68 
[08/01 12:12:50   1075s]     Clock DAG hash after 'Removing longest path buffering': 12062838990959022410 6837595590649769445
[08/01 12:12:50   1075s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[08/01 12:12:50   1075s]       delay calculator: calls=53154, total_wall_time=7.996s, mean_wall_time=0.150ms
[08/01 12:12:50   1075s]       legalizer: calls=15718, total_wall_time=0.279s, mean_wall_time=0.018ms
[08/01 12:12:50   1075s]       steiner router: calls=43397, total_wall_time=6.705s, mean_wall_time=0.155ms
[08/01 12:12:50   1075s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/01 12:12:50   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:50   1075s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:50   1075s]           max path sink: weight_reg_reg[5]112/CK
[08/01 12:12:50   1075s]     Skew group summary after 'Removing longest path buffering':
[08/01 12:12:50   1075s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
[08/01 12:12:50   1075s]     Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:50   1075s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.4)
[08/01 12:12:50   1076s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:50   1076s] UM:*                                                                   Removing longest path buffering
[08/01 12:12:50   1076s]   Reducing insertion delay 2...
[08/01 12:12:50   1076s]     Clock DAG hash before 'Reducing insertion delay 2': 12062838990959022410 6837595590649769445
[08/01 12:12:50   1076s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[08/01 12:12:50   1076s]       delay calculator: calls=53154, total_wall_time=7.996s, mean_wall_time=0.150ms
[08/01 12:12:50   1076s]       legalizer: calls=15718, total_wall_time=0.279s, mean_wall_time=0.018ms
[08/01 12:12:50   1076s]       steiner router: calls=43397, total_wall_time=6.705s, mean_wall_time=0.155ms
[08/01 12:12:52   1077s]     Path optimization required 542 stage delay updates 
[08/01 12:12:52   1077s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/01 12:12:52   1077s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:52   1077s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:52   1077s]       misc counts      : r=1, pp=0
[08/01 12:12:52   1077s]       cell areas       : b=873.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=873.544um^2
[08/01 12:12:52   1077s]       cell capacitance : b=1614.801fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1614.801fF
[08/01 12:12:52   1077s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:52   1077s]       wire capacitance : top=0.000fF, trunk=261.571fF, leaf=2011.825fF, total=2273.396fF
[08/01 12:12:52   1077s]       wire lengths     : top=0.000um, trunk=2385.515um, leaf=18587.960um, total=20973.475um
[08/01 12:12:52   1077s]       hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
[08/01 12:12:52   1077s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/01 12:12:52   1077s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/01 12:12:52   1077s]       Trunk : target=0.071ns count=13 avg=0.022ns sd=0.009ns min=0.006ns max=0.035ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:52   1077s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.005ns min=0.012ns max=0.045ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:52   1077s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/01 12:12:52   1077s]        Bufs: BUF_X32: 66 BUF_X16: 2 
[08/01 12:12:52   1077s]     Clock DAG hash after 'Reducing insertion delay 2': 5118871701781906017 17628602610358578222
[08/01 12:12:52   1077s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[08/01 12:12:52   1077s]       delay calculator: calls=54542, total_wall_time=8.448s, mean_wall_time=0.155ms
[08/01 12:12:52   1077s]       legalizer: calls=15962, total_wall_time=0.286s, mean_wall_time=0.018ms
[08/01 12:12:52   1077s]       steiner router: calls=43941, total_wall_time=6.882s, mean_wall_time=0.157ms
[08/01 12:12:52   1077s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/01 12:12:52   1077s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164, avg=0.129, sd=0.016], skew [0.070 vs 0.040*], 76.6% {0.105, 0.145} (wid=0.080 ws=0.070) (gid=0.100 gs=0.024)
[08/01 12:12:52   1077s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:52   1077s]           max path sink: acc_reg_out_reg[15]154/CK
[08/01 12:12:52   1077s]     Skew group summary after 'Reducing insertion delay 2':
[08/01 12:12:52   1077s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164, avg=0.129, sd=0.016], skew [0.070 vs 0.040*], 76.6% {0.105, 0.145} (wid=0.080 ws=0.070) (gid=0.100 gs=0.024)
[08/01 12:12:52   1077s]     Legalizer API calls during this step: 244 succeeded with high effort: 244 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:52   1077s]   Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/01 12:12:52   1077s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:52   1077s] UM:*                                                                   Reducing insertion delay 2
[08/01 12:12:52   1077s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.3 real=0:00:02.3)
[08/01 12:12:52   1077s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:52   1077s] UM:*                                                                   Stage::Insertion Delay Reduction
[08/01 12:12:52   1077s]   CCOpt::Phase::Construction done. (took cpu=0:00:09.9 real=0:00:10.0)
[08/01 12:12:52   1077s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:52   1077s] UM:*                                                                   CCOpt::Phase::Construction
[08/01 12:12:52   1077s]   CCOpt::Phase::Implementation...
[08/01 12:12:52   1077s]   Stage::Reducing Power...
[08/01 12:12:52   1077s]   Improving clock tree routing...
[08/01 12:12:52   1077s]     Clock DAG hash before 'Improving clock tree routing': 5118871701781906017 17628602610358578222
[08/01 12:12:52   1077s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[08/01 12:12:52   1077s]       delay calculator: calls=54542, total_wall_time=8.448s, mean_wall_time=0.155ms
[08/01 12:12:52   1077s]       legalizer: calls=15962, total_wall_time=0.286s, mean_wall_time=0.018ms
[08/01 12:12:52   1077s]       steiner router: calls=43941, total_wall_time=6.882s, mean_wall_time=0.157ms
[08/01 12:12:52   1077s]     Iteration 1...
[08/01 12:12:52   1077s]     Iteration 1 done.
[08/01 12:12:52   1077s]     Clock DAG stats after 'Improving clock tree routing':
[08/01 12:12:52   1077s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:52   1077s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:52   1077s]       misc counts      : r=1, pp=0
[08/01 12:12:52   1077s]       cell areas       : b=873.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=873.544um^2
[08/01 12:12:52   1077s]       cell capacitance : b=1614.801fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1614.801fF
[08/01 12:12:52   1077s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:52   1077s]       wire capacitance : top=0.000fF, trunk=261.571fF, leaf=2011.825fF, total=2273.396fF
[08/01 12:12:52   1077s]       wire lengths     : top=0.000um, trunk=2385.515um, leaf=18587.960um, total=20973.475um
[08/01 12:12:52   1077s]       hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
[08/01 12:12:52   1077s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/01 12:12:52   1077s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/01 12:12:52   1077s]       Trunk : target=0.071ns count=13 avg=0.022ns sd=0.009ns min=0.006ns max=0.035ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:52   1077s]       Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.005ns min=0.012ns max=0.045ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:52   1077s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/01 12:12:52   1077s]        Bufs: BUF_X32: 66 BUF_X16: 2 
[08/01 12:12:52   1077s]     Clock DAG hash after 'Improving clock tree routing': 5118871701781906017 17628602610358578222
[08/01 12:12:52   1077s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[08/01 12:12:52   1077s]       delay calculator: calls=54619, total_wall_time=8.470s, mean_wall_time=0.155ms
[08/01 12:12:52   1077s]       legalizer: calls=16009, total_wall_time=0.288s, mean_wall_time=0.018ms
[08/01 12:12:52   1077s]       steiner router: calls=43987, total_wall_time=6.888s, mean_wall_time=0.157ms
[08/01 12:12:52   1077s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/01 12:12:52   1077s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164], skew [0.070 vs 0.040*]
[08/01 12:12:52   1077s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:52   1077s]           max path sink: acc_reg_out_reg[15]154/CK
[08/01 12:12:52   1077s]     Skew group summary after 'Improving clock tree routing':
[08/01 12:12:52   1077s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164], skew [0.070 vs 0.040*]
[08/01 12:12:52   1077s]     Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:52   1077s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:52   1077s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:52   1077s] UM:*                                                                   Improving clock tree routing
[08/01 12:12:52   1077s]   Reducing clock tree power 1...
[08/01 12:12:52   1077s]     Clock DAG hash before 'Reducing clock tree power 1': 5118871701781906017 17628602610358578222
[08/01 12:12:52   1077s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[08/01 12:12:52   1077s]       delay calculator: calls=54619, total_wall_time=8.470s, mean_wall_time=0.155ms
[08/01 12:12:52   1077s]       legalizer: calls=16009, total_wall_time=0.288s, mean_wall_time=0.018ms
[08/01 12:12:52   1077s]       steiner router: calls=43987, total_wall_time=6.888s, mean_wall_time=0.157ms
[08/01 12:12:52   1077s]     Resizing gates: [08/01 12:12:52   1077s] 
[08/01 12:12:52   1077s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:12:53   1079s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:53   1079s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:53   1079s] UM:*                                                                   Legalizing clock trees
[08/01 12:12:53   1079s]     100% 
[08/01 12:12:53   1079s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[08/01 12:12:53   1079s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:53   1079s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:53   1079s]       misc counts      : r=1, pp=0
[08/01 12:12:53   1079s]       cell areas       : b=273.448um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=273.448um^2
[08/01 12:12:53   1079s]       cell capacitance : b=473.294fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=473.294fF
[08/01 12:12:53   1079s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:53   1079s]       wire capacitance : top=0.000fF, trunk=258.410fF, leaf=2001.415fF, total=2259.825fF
[08/01 12:12:53   1079s]       wire lengths     : top=0.000um, trunk=2360.584um, leaf=18492.016um, total=20852.601um
[08/01 12:12:53   1079s]       hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
[08/01 12:12:53   1079s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[08/01 12:12:53   1079s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[08/01 12:12:53   1079s]       Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.009ns max=0.026ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:53   1079s]       Leaf  : target=0.071ns count=56 avg=0.042ns sd=0.013ns min=0.020ns max=0.070ns {44 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 9 <= 0.068ns, 2 <= 0.071ns}
[08/01 12:12:53   1079s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[08/01 12:12:53   1079s]        Bufs: BUF_X32: 3 BUF_X16: 9 BUF_X8: 44 BUF_X4: 12 
[08/01 12:12:53   1079s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 12806464027203425553 14278032991410996390
[08/01 12:12:53   1079s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[08/01 12:12:53   1079s]       delay calculator: calls=55539, total_wall_time=8.799s, mean_wall_time=0.158ms
[08/01 12:12:53   1079s]       legalizer: calls=16247, total_wall_time=0.292s, mean_wall_time=0.018ms
[08/01 12:12:53   1079s]       steiner router: calls=44231, total_wall_time=6.986s, mean_wall_time=0.158ms
[08/01 12:12:53   1079s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[08/01 12:12:53   1079s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.104, max=0.161], skew [0.056 vs 0.040*]
[08/01 12:12:53   1079s]           min path sink: x_reg_out_reg[4]150/CK
[08/01 12:12:53   1079s]           max path sink: weight_reg_reg[3]16/CK
[08/01 12:12:53   1079s] 
[08/01 12:12:53   1079s]     Legalizer releasing space for clock trees
[08/01 12:12:53   1079s]     Skew group summary after reducing clock tree power 1 iteration 1:
[08/01 12:12:53   1079s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.104, max=0.161], skew [0.056 vs 0.040*]
[08/01 12:12:53   1079s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:12:54   1080s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:54   1080s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:54   1080s] UM:*                                                                   Legalizing clock trees
[08/01 12:12:54   1080s]     100% 
[08/01 12:12:54   1080s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[08/01 12:12:54   1080s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:54   1080s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:54   1080s]       misc counts      : r=1, pp=0
[08/01 12:12:54   1080s]       cell areas       : b=219.184um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=219.184um^2
[08/01 12:12:54   1080s]       cell capacitance : b=375.594fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=375.594fF
[08/01 12:12:54   1080s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:54   1080s]       wire capacitance : top=0.000fF, trunk=258.261fF, leaf=2001.876fF, total=2260.137fF
[08/01 12:12:54   1080s]       wire lengths     : top=0.000um, trunk=2359.204um, leaf=18496.586um, total=20855.790um
[08/01 12:12:54   1080s]       hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
[08/01 12:12:54   1080s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[08/01 12:12:54   1080s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[08/01 12:12:54   1080s]       Trunk : target=0.071ns count=13 avg=0.012ns sd=0.007ns min=0.007ns max=0.032ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:54   1080s]       Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {22 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 18 <= 0.071ns}
[08/01 12:12:54   1080s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[08/01 12:12:54   1080s]        Bufs: BUF_X32: 2 BUF_X16: 6 BUF_X8: 26 BUF_X4: 34 
[08/01 12:12:54   1080s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 14254373074794107573 3128050057752789202
[08/01 12:12:54   1080s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[08/01 12:12:54   1080s]       delay calculator: calls=56229, total_wall_time=9.016s, mean_wall_time=0.160ms
[08/01 12:12:54   1080s]       legalizer: calls=16443, total_wall_time=0.295s, mean_wall_time=0.018ms
[08/01 12:12:54   1080s]       steiner router: calls=44410, total_wall_time=7.044s, mean_wall_time=0.159ms
[08/01 12:12:54   1080s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[08/01 12:12:54   1080s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.161], skew [0.053 vs 0.040*]
[08/01 12:12:54   1080s]           min path sink: weight_reg_reg[6]26/CK
[08/01 12:12:54   1080s]           max path sink: weight_reg_reg[3]126/CK
[08/01 12:12:54   1080s] 
[08/01 12:12:54   1080s]     Legalizer releasing space for clock trees
[08/01 12:12:54   1080s]     Skew group summary after reducing clock tree power 1 iteration 2:
[08/01 12:12:54   1080s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.161], skew [0.053 vs 0.040*]
[08/01 12:12:54   1080s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:12:55   1080s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:55   1080s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:55   1080s] UM:*                                                                   Legalizing clock trees
[08/01 12:12:55   1080s]     100% 
[08/01 12:12:55   1080s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/01 12:12:55   1080s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:55   1080s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:55   1080s]       misc counts      : r=1, pp=0
[08/01 12:12:55   1080s]       cell areas       : b=203.224um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.224um^2
[08/01 12:12:55   1080s]       cell capacitance : b=346.387fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=346.387fF
[08/01 12:12:55   1080s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:55   1080s]       wire capacitance : top=0.000fF, trunk=257.579fF, leaf=2002.333fF, total=2259.912fF
[08/01 12:12:55   1080s]       wire lengths     : top=0.000um, trunk=2358.044um, leaf=18499.382um, total=20857.426um
[08/01 12:12:55   1080s]       hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
[08/01 12:12:55   1080s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/01 12:12:55   1080s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/01 12:12:55   1080s]       Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.007ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:55   1080s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:12:55   1080s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/01 12:12:55   1080s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 26 BUF_X4: 36 
[08/01 12:12:55   1080s]     Clock DAG hash after 'Reducing clock tree power 1': 8962523944804598709 13709289296277586762
[08/01 12:12:55   1080s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[08/01 12:12:55   1080s]       delay calculator: calls=56842, total_wall_time=9.202s, mean_wall_time=0.162ms
[08/01 12:12:55   1080s]       legalizer: calls=16619, total_wall_time=0.297s, mean_wall_time=0.018ms
[08/01 12:12:55   1080s]       steiner router: calls=44549, total_wall_time=7.081s, mean_wall_time=0.159ms
[08/01 12:12:55   1080s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/01 12:12:55   1080s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.110, max=0.161], skew [0.051 vs 0.040*]
[08/01 12:12:55   1080s]           min path sink: weight_reg_reg[5]53/CK
[08/01 12:12:55   1080s]           max path sink: weight_reg_reg[7]42/CK
[08/01 12:12:55   1080s]     Skew group summary after 'Reducing clock tree power 1':
[08/01 12:12:55   1080s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.110, max=0.161], skew [0.051 vs 0.040*]
[08/01 12:12:55   1080s]     Legalizer API calls during this step: 610 succeeded with high effort: 610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:55   1080s]   Reducing clock tree power 1 done. (took cpu=0:00:02.9 real=0:00:02.9)
[08/01 12:12:55   1080s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:55   1080s] UM:*                                                                   Reducing clock tree power 1
[08/01 12:12:55   1080s]   Reducing clock tree power 2...
[08/01 12:12:55   1080s]     Clock DAG hash before 'Reducing clock tree power 2': 8962523944804598709 13709289296277586762
[08/01 12:12:55   1080s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[08/01 12:12:55   1080s]       delay calculator: calls=56842, total_wall_time=9.202s, mean_wall_time=0.162ms
[08/01 12:12:55   1080s]       legalizer: calls=16619, total_wall_time=0.297s, mean_wall_time=0.018ms
[08/01 12:12:55   1080s]       steiner router: calls=44549, total_wall_time=7.081s, mean_wall_time=0.159ms
[08/01 12:12:56   1081s]     Path optimization required 308 stage delay updates 
[08/01 12:12:56   1081s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/01 12:12:56   1081s]       cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:56   1081s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:56   1081s]       misc counts      : r=1, pp=0
[08/01 12:12:56   1081s]       cell areas       : b=203.224um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.224um^2
[08/01 12:12:56   1081s]       cell capacitance : b=346.387fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=346.387fF
[08/01 12:12:56   1081s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:56   1081s]       wire capacitance : top=0.000fF, trunk=258.924fF, leaf=2005.263fF, total=2264.187fF
[08/01 12:12:56   1081s]       wire lengths     : top=0.000um, trunk=2369.758um, leaf=18524.236um, total=20893.995um
[08/01 12:12:56   1081s]       hp wire lengths  : top=0.000um, trunk=1697.520um, leaf=5692.790um, total=7390.310um
[08/01 12:12:56   1081s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/01 12:12:56   1081s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/01 12:12:56   1081s]       Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.007ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:56   1081s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:12:56   1081s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/01 12:12:56   1081s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 26 BUF_X4: 36 
[08/01 12:12:56   1081s]     Clock DAG hash after 'Reducing clock tree power 2': 17733940065113978643 7895679011785986612
[08/01 12:12:56   1081s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[08/01 12:12:56   1081s]       delay calculator: calls=57559, total_wall_time=9.406s, mean_wall_time=0.163ms
[08/01 12:12:56   1081s]       legalizer: calls=16756, total_wall_time=0.301s, mean_wall_time=0.018ms
[08/01 12:12:56   1081s]       steiner router: calls=44858, total_wall_time=7.156s, mean_wall_time=0.160ms
[08/01 12:12:56   1081s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/01 12:12:56   1081s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.161, avg=0.146, sd=0.010], skew [0.047 vs 0.040*], 98.7% {0.121, 0.161} (wid=0.072 ws=0.067) (gid=0.143 gs=0.062)
[08/01 12:12:56   1081s]           min path sink: acc_reg_out_reg[8]10/CK
[08/01 12:12:56   1081s]           max path sink: weight_reg_reg[7]42/CK
[08/01 12:12:56   1081s]     Skew group summary after 'Reducing clock tree power 2':
[08/01 12:12:56   1081s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.161, avg=0.146, sd=0.010], skew [0.047 vs 0.040*], 98.7% {0.121, 0.161} (wid=0.072 ws=0.067) (gid=0.143 gs=0.062)
[08/01 12:12:56   1081s]     Legalizer API calls during this step: 137 succeeded with high effort: 137 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:56   1081s]   Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/01 12:12:56   1081s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:56   1081s] UM:*                                                                   Reducing clock tree power 2
[08/01 12:12:56   1081s]   Stage::Reducing Power done. (took cpu=0:00:04.0 real=0:00:04.0)
[08/01 12:12:56   1081s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:56   1081s] UM:*                                                                   Stage::Reducing Power
[08/01 12:12:56   1081s]   Stage::Balancing...
[08/01 12:12:56   1081s]   Approximately balancing fragments step...
[08/01 12:12:56   1081s]     Clock DAG hash before 'Approximately balancing fragments step': 17733940065113978643 7895679011785986612
[08/01 12:12:56   1081s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[08/01 12:12:56   1081s]       delay calculator: calls=57559, total_wall_time=9.406s, mean_wall_time=0.163ms
[08/01 12:12:56   1081s]       legalizer: calls=16756, total_wall_time=0.301s, mean_wall_time=0.018ms
[08/01 12:12:56   1081s]       steiner router: calls=44858, total_wall_time=7.156s, mean_wall_time=0.160ms
[08/01 12:12:56   1081s]     Resolve constraints - Approximately balancing fragments...
[08/01 12:12:56   1081s]     Resolving skew group constraints...
[08/01 12:12:56   1081s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 12:12:56   1081s]     Resolving skew group constraints done.
[08/01 12:12:56   1081s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:12:56   1081s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:56   1081s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[08/01 12:12:56   1081s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/01 12:12:56   1082s]     Trial balancer estimated the amount of delay to be added in balancing: 0.026ns
[08/01 12:12:56   1082s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:56   1082s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:56   1082s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[08/01 12:12:56   1082s]     Approximately balancing fragments...
[08/01 12:12:56   1082s]       Moving gates to improve sub-tree skew...
[08/01 12:12:56   1082s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 17733940065113978643 7895679011785986612
[08/01 12:12:56   1082s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[08/01 12:12:56   1082s]           delay calculator: calls=57591, total_wall_time=9.408s, mean_wall_time=0.163ms
[08/01 12:12:56   1082s]           legalizer: calls=16756, total_wall_time=0.301s, mean_wall_time=0.018ms
[08/01 12:12:56   1082s]           steiner router: calls=44890, total_wall_time=7.156s, mean_wall_time=0.159ms
[08/01 12:12:56   1082s]         Tried: 70 Succeeded: 0
[08/01 12:12:56   1082s]         Topology Tried: 0 Succeeded: 0
[08/01 12:12:56   1082s]         0 Succeeded with SS ratio
[08/01 12:12:56   1082s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/01 12:12:56   1082s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/01 12:12:56   1082s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/01 12:12:56   1082s]           cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
[08/01 12:12:56   1082s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:56   1082s]           misc counts      : r=1, pp=0
[08/01 12:12:56   1082s]           cell areas       : b=203.224um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.224um^2
[08/01 12:12:56   1082s]           cell capacitance : b=346.387fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=346.387fF
[08/01 12:12:56   1082s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:56   1082s]           wire capacitance : top=0.000fF, trunk=258.924fF, leaf=2005.263fF, total=2264.187fF
[08/01 12:12:56   1082s]           wire lengths     : top=0.000um, trunk=2369.758um, leaf=18524.236um, total=20893.995um
[08/01 12:12:56   1082s]           hp wire lengths  : top=0.000um, trunk=1697.520um, leaf=5692.790um, total=7390.310um
[08/01 12:12:56   1082s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/01 12:12:56   1082s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/01 12:12:56   1082s]           Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.007ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:56   1082s]           Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:12:56   1082s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/01 12:12:56   1082s]            Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 26 BUF_X4: 36 
[08/01 12:12:56   1082s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17733940065113978643 7895679011785986612
[08/01 12:12:56   1082s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[08/01 12:12:56   1082s]           delay calculator: calls=57591, total_wall_time=9.408s, mean_wall_time=0.163ms
[08/01 12:12:56   1082s]           legalizer: calls=16756, total_wall_time=0.301s, mean_wall_time=0.018ms
[08/01 12:12:56   1082s]           steiner router: calls=44890, total_wall_time=7.156s, mean_wall_time=0.159ms
[08/01 12:12:56   1082s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:56   1082s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:56   1082s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:56   1082s] UM:*                                                                   Moving gates to improve sub-tree skew
[08/01 12:12:56   1082s]       Approximately balancing fragments bottom up...
[08/01 12:12:56   1082s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 17733940065113978643 7895679011785986612
[08/01 12:12:56   1082s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[08/01 12:12:56   1082s]           delay calculator: calls=57591, total_wall_time=9.408s, mean_wall_time=0.163ms
[08/01 12:12:56   1082s]           legalizer: calls=16756, total_wall_time=0.301s, mean_wall_time=0.018ms
[08/01 12:12:56   1082s]           steiner router: calls=44890, total_wall_time=7.156s, mean_wall_time=0.159ms
[08/01 12:12:56   1082s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:12:57   1082s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/01 12:12:57   1082s]           cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1082s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1082s]           misc counts      : r=1, pp=0
[08/01 12:12:57   1082s]           cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1082s]           cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1082s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1082s]           wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1082s]           wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1082s]           hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1082s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/01 12:12:57   1082s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/01 12:12:57   1082s]           Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1082s]           Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1082s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/01 12:12:57   1082s]            Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1082s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[08/01 12:12:57   1082s]           delay calculator: calls=58095, total_wall_time=9.557s, mean_wall_time=0.165ms
[08/01 12:12:57   1082s]           legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]           steiner router: calls=44956, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1082s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[08/01 12:12:57   1082s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1082s] UM:*                                                                   Approximately balancing fragments bottom up
[08/01 12:12:57   1082s]       Approximately balancing fragments, wire and cell delays...
[08/01 12:12:57   1082s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/01 12:12:57   1082s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 12:12:57   1082s]           cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1082s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1082s]           misc counts      : r=1, pp=0
[08/01 12:12:57   1082s]           cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1082s]           cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1082s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1082s]           wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1082s]           wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1082s]           hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1082s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/01 12:12:57   1082s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 12:12:57   1082s]           Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1082s]           Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1082s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/01 12:12:57   1082s]            Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1082s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/01 12:12:57   1082s]           delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1082s]           legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]           steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/01 12:12:57   1082s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:57   1082s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1082s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[08/01 12:12:57   1082s]     Approximately balancing fragments done.
[08/01 12:12:57   1082s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/01 12:12:57   1082s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1082s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1082s]       misc counts      : r=1, pp=0
[08/01 12:12:57   1082s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1082s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1082s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1082s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1082s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1082s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1082s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/01 12:12:57   1082s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/01 12:12:57   1082s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1082s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1082s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/01 12:12:57   1082s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1082s]     Clock DAG hash after 'Approximately balancing fragments step': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[08/01 12:12:57   1082s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1082s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1082s]   Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/01 12:12:57   1082s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1082s] UM:*                                                                   Approximately balancing fragments step
[08/01 12:12:57   1082s]   Clock DAG stats after Approximately balancing fragments:
[08/01 12:12:57   1082s]     cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1082s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1082s]     misc counts      : r=1, pp=0
[08/01 12:12:57   1082s]     cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1082s]     cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1082s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1082s]     wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1082s]     wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1082s]     hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1082s]   Clock DAG net violations after Approximately balancing fragments: none
[08/01 12:12:57   1082s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/01 12:12:57   1082s]     Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1082s]     Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1082s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/01 12:12:57   1082s]      Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1082s]   Clock DAG hash after Approximately balancing fragments: 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[08/01 12:12:57   1082s]     delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1082s]     legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]     steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]   Primary reporting skew groups after Approximately balancing fragments:
[08/01 12:12:57   1082s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1082s]         min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1082s]         max path sink: weight_reg_reg[1]84/CK
[08/01 12:12:57   1082s]   Skew group summary after Approximately balancing fragments:
[08/01 12:12:57   1082s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1082s]   Improving fragments clock skew...
[08/01 12:12:57   1082s]     Clock DAG hash before 'Improving fragments clock skew': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[08/01 12:12:57   1082s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1082s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]     Clock DAG stats after 'Improving fragments clock skew':
[08/01 12:12:57   1082s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1082s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1082s]       misc counts      : r=1, pp=0
[08/01 12:12:57   1082s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1082s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1082s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1082s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1082s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1082s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1082s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/01 12:12:57   1082s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/01 12:12:57   1082s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1082s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1082s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/01 12:12:57   1082s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1082s]     Clock DAG hash after 'Improving fragments clock skew': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[08/01 12:12:57   1082s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1082s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/01 12:12:57   1082s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1082s]           min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1082s]           max path sink: weight_reg_reg[1]84/CK
[08/01 12:12:57   1082s]     Skew group summary after 'Improving fragments clock skew':
[08/01 12:12:57   1082s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1082s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1082s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:57   1082s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1082s] UM:*                                                                   Improving fragments clock skew
[08/01 12:12:57   1082s]   Approximately balancing step...
[08/01 12:12:57   1082s]     Clock DAG hash before 'Approximately balancing step': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1082s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[08/01 12:12:57   1082s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1082s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1082s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1082s]     Resolve constraints - Approximately balancing...
[08/01 12:12:57   1082s]     Resolving skew group constraints...
[08/01 12:12:57   1082s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/01 12:12:57   1082s]     Resolving skew group constraints done.
[08/01 12:12:57   1082s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Resolve constraints - Approximately balancing
[08/01 12:12:57   1083s]     Approximately balancing...
[08/01 12:12:57   1083s]       Approximately balancing, wire and cell delays...
[08/01 12:12:57   1083s]       Approximately balancing, wire and cell delays, iteration 1...
[08/01 12:12:57   1083s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 12:12:57   1083s]           cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1083s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1083s]           misc counts      : r=1, pp=0
[08/01 12:12:57   1083s]           cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1083s]           cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1083s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1083s]           wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1083s]           wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1083s]           hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1083s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/01 12:12:57   1083s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/01 12:12:57   1083s]           Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1083s]           Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1083s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/01 12:12:57   1083s]            Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1083s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[08/01 12:12:57   1083s]           delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1083s]           legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]           steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1083s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/01 12:12:57   1083s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Approximately balancing, wire and cell delays
[08/01 12:12:57   1083s]     Approximately balancing done.
[08/01 12:12:57   1083s]     Clock DAG stats after 'Approximately balancing step':
[08/01 12:12:57   1083s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1083s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1083s]       misc counts      : r=1, pp=0
[08/01 12:12:57   1083s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1083s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1083s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1083s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1083s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1083s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1083s]     Clock DAG net violations after 'Approximately balancing step': none
[08/01 12:12:57   1083s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/01 12:12:57   1083s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1083s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1083s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/01 12:12:57   1083s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1083s]     Clock DAG hash after 'Approximately balancing step': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[08/01 12:12:57   1083s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1083s]     Primary reporting skew groups after 'Approximately balancing step':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1083s]           min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1083s]           max path sink: weight_reg_reg[1]84/CK
[08/01 12:12:57   1083s]     Skew group summary after 'Approximately balancing step':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1083s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1083s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Approximately balancing step
[08/01 12:12:57   1083s]   Fixing clock tree overload...
[08/01 12:12:57   1083s]     Clock DAG hash before 'Fixing clock tree overload': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[08/01 12:12:57   1083s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1083s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:12:57   1083s]     Clock DAG stats after 'Fixing clock tree overload':
[08/01 12:12:57   1083s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1083s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1083s]       misc counts      : r=1, pp=0
[08/01 12:12:57   1083s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1083s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1083s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1083s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1083s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1083s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1083s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/01 12:12:57   1083s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/01 12:12:57   1083s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1083s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1083s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/01 12:12:57   1083s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1083s]     Clock DAG hash after 'Fixing clock tree overload': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[08/01 12:12:57   1083s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1083s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1083s]           min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1083s]           max path sink: weight_reg_reg[1]84/CK
[08/01 12:12:57   1083s]     Skew group summary after 'Fixing clock tree overload':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
[08/01 12:12:57   1083s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1083s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Fixing clock tree overload
[08/01 12:12:57   1083s]   Approximately balancing paths...
[08/01 12:12:57   1083s]     Clock DAG hash before 'Approximately balancing paths': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[08/01 12:12:57   1083s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1083s]     Added 0 buffers.
[08/01 12:12:57   1083s]     Clock DAG stats after 'Approximately balancing paths':
[08/01 12:12:57   1083s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1083s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1083s]       misc counts      : r=1, pp=0
[08/01 12:12:57   1083s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1083s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1083s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1083s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1083s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1083s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1083s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/01 12:12:57   1083s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/01 12:12:57   1083s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1083s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:12:57   1083s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/01 12:12:57   1083s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1083s]     Clock DAG hash after 'Approximately balancing paths': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[08/01 12:12:57   1083s]       delay calculator: calls=58097, total_wall_time=9.557s, mean_wall_time=0.164ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=44958, total_wall_time=7.167s, mean_wall_time=0.159ms
[08/01 12:12:57   1083s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160, avg=0.148, sd=0.008], skew [0.037 vs 0.040], 100% {0.122, 0.160} (wid=0.071 ws=0.067) (gid=0.142 gs=0.062)
[08/01 12:12:57   1083s]           min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1083s]           max path sink: weight_reg_reg[1]84/CK
[08/01 12:12:57   1083s]     Skew group summary after 'Approximately balancing paths':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160, avg=0.148, sd=0.008], skew [0.037 vs 0.040], 100% {0.122, 0.160} (wid=0.071 ws=0.067) (gid=0.142 gs=0.062)
[08/01 12:12:57   1083s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1083s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Approximately balancing paths
[08/01 12:12:57   1083s]   Stage::Balancing done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Stage::Balancing
[08/01 12:12:57   1083s]   Stage::Polishing...
[08/01 12:12:57   1083s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:12:57   1083s]   Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:57   1083s]   Clock DAG stats before polishing:
[08/01 12:12:57   1083s]     cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1083s]     sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1083s]     misc counts      : r=1, pp=0
[08/01 12:12:57   1083s]     cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1083s]     cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1083s]     sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1083s]     wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1083s]     wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1083s]     hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1083s]   Clock DAG net violations before polishing: none
[08/01 12:12:57   1083s]   Clock DAG primary half-corner transition distribution before polishing:
[08/01 12:12:57   1083s]     Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1083s]     Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:12:57   1083s]   Clock DAG library cell distribution before polishing {count}:
[08/01 12:12:57   1083s]      Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1083s]   Clock DAG hash before polishing: 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]   CTS services accumulated run-time stats before polishing:
[08/01 12:12:57   1083s]     delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:57   1083s]     legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]     steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:57   1083s]   Primary reporting skew groups before polishing:
[08/01 12:12:57   1083s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
[08/01 12:12:57   1083s]         min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1083s]         max path sink: weight_reg_reg[0]72/CK
[08/01 12:12:57   1083s]   Skew group summary before polishing:
[08/01 12:12:57   1083s]     skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
[08/01 12:12:57   1083s]   Merging balancing drivers for power...
[08/01 12:12:57   1083s]     Clock DAG hash before 'Merging balancing drivers for power': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[08/01 12:12:57   1083s]       delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:57   1083s]     Tried: 72 Succeeded: 0
[08/01 12:12:57   1083s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/01 12:12:57   1083s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:57   1083s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:57   1083s]       misc counts      : r=1, pp=0
[08/01 12:12:57   1083s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:57   1083s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:57   1083s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:57   1083s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:57   1083s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:57   1083s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:57   1083s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/01 12:12:57   1083s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/01 12:12:57   1083s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:57   1083s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:12:57   1083s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/01 12:12:57   1083s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:57   1083s]     Clock DAG hash after 'Merging balancing drivers for power': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[08/01 12:12:57   1083s]       delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:57   1083s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
[08/01 12:12:57   1083s]           min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:57   1083s]           max path sink: weight_reg_reg[0]72/CK
[08/01 12:12:57   1083s]     Skew group summary after 'Merging balancing drivers for power':
[08/01 12:12:57   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
[08/01 12:12:57   1083s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:57   1083s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:57   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:57   1083s] UM:*                                                                   Merging balancing drivers for power
[08/01 12:12:57   1083s]   Improving clock skew...
[08/01 12:12:57   1083s]     Clock DAG hash before 'Improving clock skew': 18097690253138295107 16007616076302692427
[08/01 12:12:57   1083s]     CTS services accumulated run-time stats before 'Improving clock skew':
[08/01 12:12:57   1083s]       delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:57   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:57   1083s]       steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:58   1083s]     Clock DAG stats after 'Improving clock skew':
[08/01 12:12:58   1083s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:12:58   1083s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:12:58   1083s]       misc counts      : r=1, pp=0
[08/01 12:12:58   1083s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:12:58   1083s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:12:58   1083s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:12:58   1083s]       wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
[08/01 12:12:58   1083s]       wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
[08/01 12:12:58   1083s]       hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
[08/01 12:12:58   1083s]     Clock DAG net violations after 'Improving clock skew': none
[08/01 12:12:58   1083s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/01 12:12:58   1083s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:12:58   1083s]       Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:12:58   1083s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/01 12:12:58   1083s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:12:58   1083s]     Clock DAG hash after 'Improving clock skew': 18097690253138295107 16007616076302692427
[08/01 12:12:58   1083s]     CTS services accumulated run-time stats after 'Improving clock skew':
[08/01 12:12:58   1083s]       delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:58   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:58   1083s]       steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:58   1083s]     Primary reporting skew groups after 'Improving clock skew':
[08/01 12:12:58   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162, avg=0.149, sd=0.008], skew [0.038 vs 0.040], 100% {0.124, 0.162} (wid=0.071 ws=0.067) (gid=0.143 gs=0.059)
[08/01 12:12:58   1083s]           min path sink: acc_reg_out_reg[14]64/CK
[08/01 12:12:58   1083s]           max path sink: weight_reg_reg[0]72/CK
[08/01 12:12:58   1083s]     Skew group summary after 'Improving clock skew':
[08/01 12:12:58   1083s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162, avg=0.149, sd=0.008], skew [0.038 vs 0.040], 100% {0.124, 0.162} (wid=0.071 ws=0.067) (gid=0.143 gs=0.059)
[08/01 12:12:58   1083s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:58   1083s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:12:58   1083s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:58   1083s] UM:*                                                                   Improving clock skew
[08/01 12:12:58   1083s]   Moving gates to reduce wire capacitance...
[08/01 12:12:58   1083s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 18097690253138295107 16007616076302692427
[08/01 12:12:58   1083s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[08/01 12:12:58   1083s]       delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:58   1083s]       legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:58   1083s]       steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:58   1083s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[08/01 12:12:58   1083s]     Iteration 1...
[08/01 12:12:58   1083s]       Artificially removing short and long paths...
[08/01 12:12:58   1083s]         Clock DAG hash before 'Artificially removing short and long paths': 18097690253138295107 16007616076302692427
[08/01 12:12:58   1083s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:12:58   1083s]           delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:58   1083s]           legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:58   1083s]           steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:58   1083s]         For skew_group clk/nangate_constraint_mode target band (0.124, 0.162)
[08/01 12:12:58   1083s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:58   1083s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:58   1083s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[08/01 12:12:58   1083s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 18097690253138295107 16007616076302692427
[08/01 12:12:58   1083s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[08/01 12:12:58   1083s]           delay calculator: calls=58168, total_wall_time=9.584s, mean_wall_time=0.165ms
[08/01 12:12:58   1083s]           legalizer: calls=16770, total_wall_time=0.302s, mean_wall_time=0.018ms
[08/01 12:12:58   1083s]           steiner router: calls=45029, total_wall_time=7.213s, mean_wall_time=0.160ms
[08/01 12:12:58   1083s]         Legalizer releasing space for clock trees
[08/01 12:12:58   1084s]         Legalizing clock trees...
[08/01 12:12:58   1084s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:12:58   1084s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:12:58   1084s] UM:*                                                                   Legalizing clock trees
[08/01 12:12:58   1084s]         Legalizer API calls during this step: 477 succeeded with high effort: 477 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:12:58   1084s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/01 12:12:58   1084s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[08/01 12:12:58   1084s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 11850397737832801493 4136053412681494197
[08/01 12:12:58   1084s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[08/01 12:12:58   1084s]           delay calculator: calls=58485, total_wall_time=9.664s, mean_wall_time=0.165ms
[08/01 12:12:58   1084s]           legalizer: calls=17247, total_wall_time=0.308s, mean_wall_time=0.018ms
[08/01 12:12:58   1084s]           steiner router: calls=45334, total_wall_time=7.314s, mean_wall_time=0.161ms
[08/01 12:12:58   1084s]         Moving gates: [08/01 12:12:58   1084s] 
[08/01 12:12:58   1084s]         Legalizer releasing space for clock trees
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:13:00   1086s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:00   1086s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:00   1086s] UM:*                                                                   Legalizing clock trees
[08/01 12:13:00   1086s]         100% 
[08/01 12:13:00   1086s]         Legalizer API calls during this step: 980 succeeded with high effort: 980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:00   1086s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
[08/01 12:13:00   1086s]     Iteration 1 done.
[08/01 12:13:00   1086s]     Iteration 2...
[08/01 12:13:00   1086s]       Artificially removing short and long paths...
[08/01 12:13:00   1086s]         Clock DAG hash before 'Artificially removing short and long paths': 13583558370493355311 533932256648638927
[08/01 12:13:00   1086s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:13:00   1086s]           delay calculator: calls=59614, total_wall_time=9.934s, mean_wall_time=0.167ms
[08/01 12:13:00   1086s]           legalizer: calls=18227, total_wall_time=0.329s, mean_wall_time=0.018ms
[08/01 12:13:00   1086s]           steiner router: calls=46849, total_wall_time=7.834s, mean_wall_time=0.167ms
[08/01 12:13:00   1086s]         For skew_group clk/nangate_constraint_mode target band (0.123, 0.160)
[08/01 12:13:00   1086s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:00   1086s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:00   1086s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[08/01 12:13:00   1086s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 13583558370493355311 533932256648638927
[08/01 12:13:00   1086s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[08/01 12:13:00   1086s]           delay calculator: calls=59622, total_wall_time=9.935s, mean_wall_time=0.167ms
[08/01 12:13:00   1086s]           legalizer: calls=18227, total_wall_time=0.329s, mean_wall_time=0.018ms
[08/01 12:13:00   1086s]           steiner router: calls=46855, total_wall_time=7.835s, mean_wall_time=0.167ms
[08/01 12:13:00   1086s]         Legalizer releasing space for clock trees
[08/01 12:13:01   1087s]         Legalizing clock trees...
[08/01 12:13:01   1087s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:01   1087s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:01   1087s] UM:*                                                                   Legalizing clock trees
[08/01 12:13:01   1087s]         Legalizer API calls during this step: 390 succeeded with high effort: 390 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:01   1087s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/01 12:13:01   1087s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[08/01 12:13:01   1087s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 9787776442538321796 14765107967557342484
[08/01 12:13:01   1087s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[08/01 12:13:01   1087s]           delay calculator: calls=59927, total_wall_time=10.011s, mean_wall_time=0.167ms
[08/01 12:13:01   1087s]           legalizer: calls=18617, total_wall_time=0.337s, mean_wall_time=0.018ms
[08/01 12:13:01   1087s]           steiner router: calls=47302, total_wall_time=7.985s, mean_wall_time=0.169ms
[08/01 12:13:01   1087s] 
[08/01 12:13:01   1087s]         Legalizer releasing space for clock trees
[08/01 12:13:01   1087s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:13:03   1088s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:03   1088s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:03   1088s] UM:*                                                                   Legalizing clock trees
[08/01 12:13:03   1088s]         100% 
[08/01 12:13:03   1088s]         Legalizer API calls during this step: 980 succeeded with high effort: 980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:03   1088s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.8)
[08/01 12:13:03   1088s]     Iteration 2 done.
[08/01 12:13:03   1088s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[08/01 12:13:03   1088s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[08/01 12:13:03   1088s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:03   1088s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:03   1088s]       misc counts      : r=1, pp=0
[08/01 12:13:03   1088s]       cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
[08/01 12:13:03   1088s]       cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
[08/01 12:13:03   1088s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:03   1088s]       wire capacitance : top=0.000fF, trunk=242.201fF, leaf=1968.318fF, total=2210.518fF
[08/01 12:13:03   1088s]       wire lengths     : top=0.000um, trunk=2209.918um, leaf=18176.830um, total=20386.748um
[08/01 12:13:03   1088s]       hp wire lengths  : top=0.000um, trunk=1762.310um, leaf=5669.090um, total=7431.400um
[08/01 12:13:03   1088s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[08/01 12:13:03   1088s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[08/01 12:13:03   1088s]       Trunk : target=0.071ns count=15 avg=0.011ns sd=0.005ns min=0.006ns max=0.024ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:03   1088s]       Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:13:03   1088s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[08/01 12:13:03   1088s]        Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
[08/01 12:13:03   1088s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7518030150270218706 1648040585036555266
[08/01 12:13:03   1088s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[08/01 12:13:03   1088s]       delay calculator: calls=60676, total_wall_time=10.181s, mean_wall_time=0.168ms
[08/01 12:13:03   1088s]       legalizer: calls=19597, total_wall_time=0.356s, mean_wall_time=0.018ms
[08/01 12:13:03   1088s]       steiner router: calls=48903, total_wall_time=8.521s, mean_wall_time=0.174ms
[08/01 12:13:03   1088s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[08/01 12:13:03   1088s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.147, sd=0.009], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.051 ws=0.047) (gid=0.141 gs=0.048)
[08/01 12:13:03   1088s]           min path sink: acc_reg_out_reg[14]65/CK
[08/01 12:13:03   1088s]           max path sink: acc_reg_out_reg[14]114/CK
[08/01 12:13:03   1088s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[08/01 12:13:03   1088s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.147, sd=0.009], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.051 ws=0.047) (gid=0.141 gs=0.048)
[08/01 12:13:03   1088s]     Legalizer API calls during this step: 2827 succeeded with high effort: 2827 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:03   1088s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.4 real=0:00:05.4)
[08/01 12:13:03   1089s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:03   1089s] UM:*                                                                   Moving gates to reduce wire capacitance
[08/01 12:13:03   1089s]   Reducing clock tree power 3...
[08/01 12:13:03   1089s]     Clock DAG hash before 'Reducing clock tree power 3': 7518030150270218706 1648040585036555266
[08/01 12:13:03   1089s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[08/01 12:13:03   1089s]       delay calculator: calls=60676, total_wall_time=10.181s, mean_wall_time=0.168ms
[08/01 12:13:03   1089s]       legalizer: calls=19597, total_wall_time=0.356s, mean_wall_time=0.018ms
[08/01 12:13:03   1089s]       steiner router: calls=48903, total_wall_time=8.521s, mean_wall_time=0.174ms
[08/01 12:13:03   1089s]     Artificially removing short and long paths...
[08/01 12:13:03   1089s]       Clock DAG hash before 'Artificially removing short and long paths': 7518030150270218706 1648040585036555266
[08/01 12:13:03   1089s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:13:03   1089s]         delay calculator: calls=60676, total_wall_time=10.181s, mean_wall_time=0.168ms
[08/01 12:13:03   1089s]         legalizer: calls=19597, total_wall_time=0.356s, mean_wall_time=0.018ms
[08/01 12:13:03   1089s]         steiner router: calls=48903, total_wall_time=8.521s, mean_wall_time=0.174ms
[08/01 12:13:03   1089s]       For skew_group clk/nangate_constraint_mode target band (0.121, 0.161)
[08/01 12:13:03   1089s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:03   1089s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:03   1089s]     Initial gate capacitance is (rise=5355.317fF fall=4963.800fF).
[08/01 12:13:03   1089s]     Resizing gates: [08/01 12:13:03   1089s] 
[08/01 12:13:03   1089s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/01 12:13:04   1089s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:04   1089s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:04   1089s] UM:*                                                                   Legalizing clock trees
[08/01 12:13:04   1089s]     100% 
[08/01 12:13:04   1089s]     Stopping in iteration 1: unable to make further power recovery in this step.
[08/01 12:13:04   1089s]     Iteration 1: gate capacitance is (rise=5347.161fF fall=4956.291fF).
[08/01 12:13:04   1089s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/01 12:13:04   1089s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:04   1089s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:04   1089s]       misc counts      : r=1, pp=0
[08/01 12:13:04   1089s]       cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:04   1089s]       cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:04   1089s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:04   1089s]       wire capacitance : top=0.000fF, trunk=242.262fF, leaf=1968.318fF, total=2210.579fF
[08/01 12:13:04   1089s]       wire lengths     : top=0.000um, trunk=2210.503um, leaf=18176.830um, total=20387.334um
[08/01 12:13:04   1089s]       hp wire lengths  : top=0.000um, trunk=1762.310um, leaf=5669.090um, total=7431.400um
[08/01 12:13:04   1089s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/01 12:13:04   1089s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/01 12:13:04   1089s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.006ns min=0.006ns max=0.024ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:04   1089s]       Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:13:04   1089s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/01 12:13:04   1089s]        Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:04   1089s]     Clock DAG hash after 'Reducing clock tree power 3': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1089s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[08/01 12:13:04   1089s]       delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1089s]       legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1089s]       steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1089s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/01 12:13:04   1089s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
[08/01 12:13:04   1089s]           min path sink: acc_reg_out_reg[14]65/CK
[08/01 12:13:04   1089s]           max path sink: acc_reg_out_reg[14]114/CK
[08/01 12:13:04   1089s]     Skew group summary after 'Reducing clock tree power 3':
[08/01 12:13:04   1089s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
[08/01 12:13:04   1089s]     Legalizer API calls during this step: 177 succeeded with high effort: 177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:04   1089s]   Reducing clock tree power 3 done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/01 12:13:04   1089s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:04   1089s] UM:*                                                                   Reducing clock tree power 3
[08/01 12:13:04   1089s]   Improving insertion delay...
[08/01 12:13:04   1089s]     Clock DAG hash before 'Improving insertion delay': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1089s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[08/01 12:13:04   1089s]       delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1089s]       legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1089s]       steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1089s]     Clock DAG stats after 'Improving insertion delay':
[08/01 12:13:04   1089s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:04   1089s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:04   1089s]       misc counts      : r=1, pp=0
[08/01 12:13:04   1089s]       cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:04   1089s]       cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:04   1089s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:04   1089s]       wire capacitance : top=0.000fF, trunk=242.262fF, leaf=1968.318fF, total=2210.579fF
[08/01 12:13:04   1089s]       wire lengths     : top=0.000um, trunk=2210.503um, leaf=18176.830um, total=20387.334um
[08/01 12:13:04   1089s]       hp wire lengths  : top=0.000um, trunk=1762.310um, leaf=5669.090um, total=7431.400um
[08/01 12:13:04   1089s]     Clock DAG net violations after 'Improving insertion delay': none
[08/01 12:13:04   1089s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/01 12:13:04   1089s]       Trunk : target=0.071ns count=15 avg=0.012ns sd=0.006ns min=0.006ns max=0.024ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:04   1089s]       Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
[08/01 12:13:04   1089s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/01 12:13:04   1089s]        Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:04   1089s]     Clock DAG hash after 'Improving insertion delay': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1089s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[08/01 12:13:04   1089s]       delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1089s]       legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1089s]       steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1089s]     Primary reporting skew groups after 'Improving insertion delay':
[08/01 12:13:04   1089s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
[08/01 12:13:04   1089s]           min path sink: acc_reg_out_reg[14]65/CK
[08/01 12:13:04   1089s]           max path sink: acc_reg_out_reg[14]114/CK
[08/01 12:13:04   1089s]     Skew group summary after 'Improving insertion delay':
[08/01 12:13:04   1089s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
[08/01 12:13:04   1089s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:04   1089s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:04   1089s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:04   1089s] UM:*                                                                   Improving insertion delay
[08/01 12:13:04   1089s]   Wire Opt OverFix...
[08/01 12:13:04   1089s]     Clock DAG hash before 'Wire Opt OverFix': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1089s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[08/01 12:13:04   1089s]       delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1089s]       legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1089s]       steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1089s]     Wire Reduction extra effort...
[08/01 12:13:04   1089s]       Clock DAG hash before 'Wire Reduction extra effort': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1089s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[08/01 12:13:04   1089s]         delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1089s]         legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1089s]         steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1089s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[08/01 12:13:04   1089s]       Artificially removing short and long paths...
[08/01 12:13:04   1090s]         Clock DAG hash before 'Artificially removing short and long paths': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1090s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[08/01 12:13:04   1090s]           delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1090s]           legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1090s]           steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1090s]         For skew_group clk/nangate_constraint_mode target band (0.121, 0.161)
[08/01 12:13:04   1090s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:04   1090s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:04   1090s]       Global shorten wires A0...
[08/01 12:13:04   1090s]         Clock DAG hash before 'Global shorten wires A0': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1090s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[08/01 12:13:04   1090s]           delay calculator: calls=61370, total_wall_time=10.386s, mean_wall_time=0.169ms
[08/01 12:13:04   1090s]           legalizer: calls=19774, total_wall_time=0.358s, mean_wall_time=0.018ms
[08/01 12:13:04   1090s]           steiner router: calls=49037, total_wall_time=8.552s, mean_wall_time=0.174ms
[08/01 12:13:04   1090s]         Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:04   1090s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:04   1090s]       Move For Wirelength - core...
[08/01 12:13:04   1090s]         Clock DAG hash before 'Move For Wirelength - core': 18156005187625968572 13734194270180892436
[08/01 12:13:04   1090s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 12:13:04   1090s]           delay calculator: calls=61382, total_wall_time=10.387s, mean_wall_time=0.169ms
[08/01 12:13:04   1090s]           legalizer: calls=19843, total_wall_time=0.359s, mean_wall_time=0.018ms
[08/01 12:13:04   1090s]           steiner router: calls=49059, total_wall_time=8.554s, mean_wall_time=0.174ms
[08/01 12:13:05   1090s]         Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=3, computed=67, moveTooSmall=62, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=255, accepted=8
[08/01 12:13:05   1090s]         Max accepted move=29.080um, total accepted move=74.400um, average move=9.300um
[08/01 12:13:05   1091s]         Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=3, computed=67, moveTooSmall=62, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=258, accepted=5
[08/01 12:13:05   1091s]         Max accepted move=66.830um, total accepted move=126.820um, average move=25.364um
[08/01 12:13:06   1091s]         Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=3, computed=67, moveTooSmall=63, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=275, accepted=3
[08/01 12:13:06   1091s]         Max accepted move=16.400um, total accepted move=28.740um, average move=9.580um
[08/01 12:13:06   1091s]         Legalizer API calls during this step: 876 succeeded with high effort: 876 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:06   1091s]       Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
[08/01 12:13:06   1091s]       Global shorten wires A1...
[08/01 12:13:06   1091s]         Clock DAG hash before 'Global shorten wires A1': 11900319495072571272 18064123221542937576
[08/01 12:13:06   1091s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[08/01 12:13:06   1091s]           delay calculator: calls=61941, total_wall_time=10.526s, mean_wall_time=0.170ms
[08/01 12:13:06   1091s]           legalizer: calls=20719, total_wall_time=0.380s, mean_wall_time=0.018ms
[08/01 12:13:06   1091s]           steiner router: calls=51033, total_wall_time=9.233s, mean_wall_time=0.181ms
[08/01 12:13:06   1091s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:06   1091s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:06   1091s]       Move For Wirelength - core...
[08/01 12:13:06   1091s]         Clock DAG hash before 'Move For Wirelength - core': 11900319495072571272 18064123221542937576
[08/01 12:13:06   1091s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[08/01 12:13:06   1091s]           delay calculator: calls=61955, total_wall_time=10.528s, mean_wall_time=0.170ms
[08/01 12:13:06   1091s]           legalizer: calls=20784, total_wall_time=0.381s, mean_wall_time=0.018ms
[08/01 12:13:06   1091s]           steiner router: calls=51067, total_wall_time=9.237s, mean_wall_time=0.181ms
[08/01 12:13:06   1091s]         Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=66, computed=4, moveTooSmall=117, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[08/01 12:13:06   1091s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 12:13:06   1091s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:06   1091s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:06   1091s]       Global shorten wires B...
[08/01 12:13:06   1091s]         Clock DAG hash before 'Global shorten wires B': 11900319495072571272 18064123221542937576
[08/01 12:13:06   1091s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[08/01 12:13:06   1091s]           delay calculator: calls=61963, total_wall_time=10.529s, mean_wall_time=0.170ms
[08/01 12:13:06   1091s]           legalizer: calls=20788, total_wall_time=0.381s, mean_wall_time=0.018ms
[08/01 12:13:06   1091s]           steiner router: calls=51083, total_wall_time=9.243s, mean_wall_time=0.181ms
[08/01 12:13:06   1092s]         Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:06   1092s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/01 12:13:06   1092s]       Move For Wirelength - branch...
[08/01 12:13:06   1092s]         Clock DAG hash before 'Move For Wirelength - branch': 18327722625400472224 13419006610365457280
[08/01 12:13:06   1092s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[08/01 12:13:06   1092s]           delay calculator: calls=62063, total_wall_time=10.551s, mean_wall_time=0.170ms
[08/01 12:13:06   1092s]           legalizer: calls=21091, total_wall_time=0.386s, mean_wall_time=0.018ms
[08/01 12:13:06   1092s]           steiner router: calls=51345, total_wall_time=9.328s, mean_wall_time=0.182ms
[08/01 12:13:06   1092s]         Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=0, computed=70, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=71, accepted=3
[08/01 12:13:06   1092s]         Max accepted move=1.400um, total accepted move=2.540um, average move=0.847um
[08/01 12:13:06   1092s]         Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=67, computed=3, moveTooSmall=0, resolved=0, predictFail=121, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[08/01 12:13:06   1092s]         Max accepted move=0.000um, total accepted move=0.000um
[08/01 12:13:06   1092s]         Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:06   1092s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:06   1092s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[08/01 12:13:06   1092s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/01 12:13:06   1092s]         cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:06   1092s]         sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:06   1092s]         misc counts      : r=1, pp=0
[08/01 12:13:06   1092s]         cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:06   1092s]         cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:06   1092s]         sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:06   1092s]         wire capacitance : top=0.000fF, trunk=238.625fF, leaf=1966.518fF, total=2205.143fF
[08/01 12:13:06   1092s]         wire lengths     : top=0.000um, trunk=2178.097um, leaf=18160.250um, total=20338.347um
[08/01 12:13:06   1092s]         hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:06   1092s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/01 12:13:06   1092s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/01 12:13:06   1092s]         Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.040ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:06   1092s]         Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:13:06   1092s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/01 12:13:06   1092s]          Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:06   1092s]       Clock DAG hash after 'Wire Reduction extra effort': 16052989660267869826 1319953757755169242
[08/01 12:13:06   1092s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[08/01 12:13:06   1092s]         delay calculator: calls=62085, total_wall_time=10.557s, mean_wall_time=0.170ms
[08/01 12:13:06   1092s]         legalizer: calls=21169, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:06   1092s]         steiner router: calls=51381, total_wall_time=9.343s, mean_wall_time=0.182ms
[08/01 12:13:06   1092s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/01 12:13:06   1092s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
[08/01 12:13:06   1092s]             min path sink: acc_reg_out_reg[13]52/CK
[08/01 12:13:06   1092s]             max path sink: acc_reg_out_reg[14]114/CK
[08/01 12:13:06   1092s]       Skew group summary after 'Wire Reduction extra effort':
[08/01 12:13:06   1092s]         skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
[08/01 12:13:06   1092s]       Legalizer API calls during this step: 1395 succeeded with high effort: 1395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:06   1092s]     Wire Reduction extra effort done. (took cpu=0:00:02.2 real=0:00:02.2)
[08/01 12:13:06   1092s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:06   1092s] UM:*                                                                   Wire Reduction extra effort
[08/01 12:13:06   1092s]     Optimizing orientation...
[08/01 12:13:06   1092s]     FlipOpt...
[08/01 12:13:06   1092s]     Disconnecting clock tree from netlist...
[08/01 12:13:06   1092s]     Disconnecting clock tree from netlist done.
[08/01 12:13:06   1092s]     Performing Single Threaded FlipOpt
[08/01 12:13:06   1092s]     Optimizing orientation on clock cells...
[08/01 12:13:06   1092s]       Orientation Wirelength Optimization: Attempted = 72 , Succeeded = 2 , Constraints Broken = 68 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/01 12:13:06   1092s]     Optimizing orientation on clock cells done.
[08/01 12:13:06   1092s]     Resynthesising clock tree into netlist...
[08/01 12:13:06   1092s]       Reset timing graph...
[08/01 12:13:06   1092s] Ignoring AAE DB Resetting ...
[08/01 12:13:06   1092s]       Reset timing graph done.
[08/01 12:13:06   1092s]     Resynthesising clock tree into netlist done.
[08/01 12:13:06   1092s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:06   1092s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:06   1092s] UM:*                                                                   FlipOpt
[08/01 12:13:06   1092s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:06   1092s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:06   1092s] UM:*                                                                   Optimizing orientation
[08/01 12:13:06   1092s] End AAE Lib Interpolated Model. (MEM=3502.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:13:07   1092s]     Clock DAG stats after 'Wire Opt OverFix':
[08/01 12:13:07   1092s]       cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:07   1092s]       sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:07   1092s]       misc counts      : r=1, pp=0
[08/01 12:13:07   1092s]       cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:07   1092s]       cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:07   1092s]       sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:07   1092s]       wire capacitance : top=0.000fF, trunk=237.945fF, leaf=1966.518fF, total=2204.464fF
[08/01 12:13:07   1092s]       wire lengths     : top=0.000um, trunk=2171.238um, leaf=18160.250um, total=20331.488um
[08/01 12:13:07   1092s]       hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:07   1092s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/01 12:13:07   1092s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/01 12:13:07   1092s]       Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.040ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:07   1092s]       Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
[08/01 12:13:07   1092s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/01 12:13:07   1092s]        Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:07   1092s]     Clock DAG hash after 'Wire Opt OverFix': 12277901240994816096 17906642427324797312
[08/01 12:13:07   1092s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[08/01 12:13:07   1092s]       delay calculator: calls=62156, total_wall_time=10.582s, mean_wall_time=0.170ms
[08/01 12:13:07   1092s]       legalizer: calls=21169, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:07   1092s]       steiner router: calls=51658, total_wall_time=9.431s, mean_wall_time=0.183ms
[08/01 12:13:07   1092s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/01 12:13:07   1092s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
[08/01 12:13:07   1092s]           min path sink: acc_reg_out_reg[13]52/CK
[08/01 12:13:07   1092s]           max path sink: acc_reg_out_reg[14]114/CK
[08/01 12:13:07   1092s]     Skew group summary after 'Wire Opt OverFix':
[08/01 12:13:07   1092s]       skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
[08/01 12:13:07   1092s]     Legalizer API calls during this step: 1395 succeeded with high effort: 1395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:07   1092s]   Wire Opt OverFix done. (took cpu=0:00:02.6 real=0:00:02.6)
[08/01 12:13:07   1092s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:07   1092s] UM:*                                                                   Wire Opt OverFix
[08/01 12:13:07   1092s]   Total capacitance is (rise=7551.625fF fall=7160.754fF), of which (rise=2204.464fF fall=2204.464fF) is wire, and (rise=5347.161fF fall=4956.291fF) is gate.
[08/01 12:13:07   1092s]   Stage::Polishing done. (took cpu=0:00:09.4 real=0:00:09.4)
[08/01 12:13:07   1092s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:07   1092s] UM:*                                                                   Stage::Polishing
[08/01 12:13:07   1092s]   Stage::Updating netlist...
[08/01 12:13:07   1092s]   Reset timing graph...
[08/01 12:13:07   1092s] Ignoring AAE DB Resetting ...
[08/01 12:13:07   1092s]   Reset timing graph done.
[08/01 12:13:07   1092s]   Setting non-default rules before calling refine place.
[08/01 12:13:07   1092s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3502.4M, EPOCH TIME: 1754075587.173380
[08/01 12:13:07   1092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5575).
[08/01 12:13:07   1092s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:13:07   1092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1092s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.108, REAL:0.109, MEM:3407.4M, EPOCH TIME: 1754075587.281924
[08/01 12:13:07   1092s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:07   1092s]   Leaving CCOpt scope - ClockRefiner...
[08/01 12:13:07   1092s]   Assigned high priority to 70 instances.
[08/01 12:13:07   1092s]   Soft fixed 70 clock instances.
[08/01 12:13:07   1092s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[08/01 12:13:07   1092s]   Performing Clock Only Refine Place.
[08/01 12:13:07   1092s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3407.4M, EPOCH TIME: 1754075587.286342
[08/01 12:13:07   1092s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3407.4M, EPOCH TIME: 1754075587.286398
[08/01 12:13:07   1092s] Processing tracks to init pin-track alignment.
[08/01 12:13:07   1092s] z: 2, totalTracks: 1
[08/01 12:13:07   1092s] z: 4, totalTracks: 1
[08/01 12:13:07   1092s] z: 6, totalTracks: 1
[08/01 12:13:07   1092s] z: 8, totalTracks: 1
[08/01 12:13:07   1092s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:13:07   1092s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3407.4M, EPOCH TIME: 1754075587.305468
[08/01 12:13:07   1092s] Info: 70 insts are soft-fixed.
[08/01 12:13:07   1092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1092s] 
[08/01 12:13:07   1092s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:13:07   1092s] OPERPROF:       Starting CMU at level 4, MEM:3407.4M, EPOCH TIME: 1754075587.315603
[08/01 12:13:07   1092s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3407.4M, EPOCH TIME: 1754075587.317346
[08/01 12:13:07   1092s] 
[08/01 12:13:07   1092s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:13:07   1092s] Info: 70 insts are soft-fixed.
[08/01 12:13:07   1092s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:3407.4M, EPOCH TIME: 1754075587.320582
[08/01 12:13:07   1092s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3407.4M, EPOCH TIME: 1754075587.320616
[08/01 12:13:07   1092s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3407.4M, EPOCH TIME: 1754075587.321015
[08/01 12:13:07   1092s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3407.4MB).
[08/01 12:13:07   1092s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.038, MEM:3407.4M, EPOCH TIME: 1754075587.324756
[08/01 12:13:07   1092s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.038, MEM:3407.4M, EPOCH TIME: 1754075587.324772
[08/01 12:13:07   1092s] TDRefine: refinePlace mode is spiral
[08/01 12:13:07   1092s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.25
[08/01 12:13:07   1092s] OPERPROF: Starting RefinePlace at level 1, MEM:3407.4M, EPOCH TIME: 1754075587.324816
[08/01 12:13:07   1092s] *** Starting place_detail (0:18:13 mem=3407.4M) ***
[08/01 12:13:07   1092s] Total net bbox length = 5.408e+05 (2.716e+05 2.692e+05) (ext = 9.604e+04)
[08/01 12:13:07   1092s] 
[08/01 12:13:07   1092s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:13:07   1092s] Info: 70 insts are soft-fixed.
[08/01 12:13:07   1092s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:07   1092s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:07   1092s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:07   1092s] (I)      Default pattern map key = top_default.
[08/01 12:13:07   1092s] (I)      Default pattern map key = top_default.
[08/01 12:13:07   1092s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3407.4M, EPOCH TIME: 1754075587.370730
[08/01 12:13:07   1092s] Starting refinePlace ...
[08/01 12:13:07   1092s] (I)      Default pattern map key = top_default.
[08/01 12:13:07   1092s] One DDP V2 for no tweak run.
[08/01 12:13:07   1092s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:07   1092s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3407.4MB
[08/01 12:13:07   1092s] Statistics of distance of Instance movement in refine placement:
[08/01 12:13:07   1092s]   maximum (X+Y) =         0.00 um
[08/01 12:13:07   1092s]   mean    (X+Y) =         0.00 um
[08/01 12:13:07   1092s] Total instances moved : 0
[08/01 12:13:07   1092s] Summary Report:
[08/01 12:13:07   1092s] Instances move: 0 (out of 50657 movable)
[08/01 12:13:07   1092s] Instances flipped: 0
[08/01 12:13:07   1092s] Mean displacement: 0.00 um
[08/01 12:13:07   1092s] Max displacement: 0.00 um 
[08/01 12:13:07   1092s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.016, REAL:0.016, MEM:3407.4M, EPOCH TIME: 1754075587.386351
[08/01 12:13:07   1092s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3407.4MB) @(0:18:13 - 0:18:13).
[08/01 12:13:07   1092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.25
[08/01 12:13:07   1092s] OPERPROF: Finished RefinePlace at level 1, CPU:0.074, REAL:0.075, MEM:3407.4M, EPOCH TIME: 1754075587.399706
[08/01 12:13:07   1092s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3407.4M, EPOCH TIME: 1754075587.399731
[08/01 12:13:07   1092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:70).
[08/01 12:13:07   1092s] Total net bbox length = 5.408e+05 (2.716e+05 2.692e+05) (ext = 9.604e+04)
[08/01 12:13:07   1092s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3407.4MB
[08/01 12:13:07   1092s] *** Finished place_detail (0:18:13 mem=3407.4M) ***
[08/01 12:13:07   1092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:07   1093s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.121, REAL:0.121, MEM:3407.4M, EPOCH TIME: 1754075587.520762
[08/01 12:13:07   1093s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 70).
[08/01 12:13:07   1093s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5575).
[08/01 12:13:07   1093s]   Revert refine place priority changes on 0 instances.
[08/01 12:13:07   1093s]   ClockRefiner summary
[08/01 12:13:07   1093s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5645).
[08/01 12:13:07   1093s]   Restoring place_status_cts on 70 clock instances.
[08/01 12:13:07   1093s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:13:07   1093s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:13:07   1093s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:07   1093s] UM:*                                                                   Stage::Updating netlist
[08/01 12:13:07   1093s]   CCOpt::Phase::Implementation done. (took cpu=0:00:15.3 real=0:00:15.3)
[08/01 12:13:07   1093s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:07   1093s] UM:*                                                                   CCOpt::Phase::Implementation
[08/01 12:13:07   1093s]   CCOpt::Phase::eGRPC...
[08/01 12:13:07   1093s]   eGR Post Conditioning loop iteration 0...
[08/01 12:13:07   1093s]     Clock implementation routing...
[08/01 12:13:07   1093s]       Leaving CCOpt scope - Routing Tools...
[08/01 12:13:07   1093s] Net route status summary:
[08/01 12:13:07   1093s]   Clock:        71 (unrouted=71, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:13:07   1093s]   Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:13:07   1093s]       Routing using eGR only...
[08/01 12:13:07   1093s]         Early Global Route - eGR only step...
[08/01 12:13:07   1093s] (ccopt eGR): There are 71 nets to be routed. 0 nets have skip routing designation.
[08/01 12:13:07   1093s] (ccopt eGR): There are 71 nets for routing of which 71 have one or more fixed wires.
[08/01 12:13:07   1093s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:13:07   1093s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:13:07   1093s] (ccopt eGR): Start to route 71 all nets
[08/01 12:13:07   1093s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3407.38 MB )
[08/01 12:13:07   1093s] (I)      ==================== Layers =====================
[08/01 12:13:07   1093s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:07   1093s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:13:07   1093s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:07   1093s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:13:07   1093s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:13:07   1093s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:07   1093s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:13:07   1093s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:13:07   1093s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:13:07   1093s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:07   1093s] (I)      Started Import and model ( Curr Mem: 3407.38 MB )
[08/01 12:13:07   1093s] (I)      Default pattern map key = top_default.
[08/01 12:13:07   1093s] (I)      == Non-default Options ==
[08/01 12:13:07   1093s] (I)      Clean congestion better                            : true
[08/01 12:13:07   1093s] (I)      Estimate vias on DPT layer                         : true
[08/01 12:13:07   1093s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 12:13:07   1093s] (I)      Layer constraints as soft constraints              : true
[08/01 12:13:07   1093s] (I)      Soft top layer                                     : true
[08/01 12:13:07   1093s] (I)      Skip prospective layer relax nets                  : true
[08/01 12:13:07   1093s] (I)      Better NDR handling                                : true
[08/01 12:13:07   1093s] (I)      Improved NDR modeling in LA                        : true
[08/01 12:13:07   1093s] (I)      Routing cost fix for NDR handling                  : true
[08/01 12:13:07   1093s] (I)      Block tracks for preroutes                         : true
[08/01 12:13:07   1093s] (I)      Assign IRoute by net group key                     : true
[08/01 12:13:07   1093s] (I)      Block unroutable channels                          : true
[08/01 12:13:07   1093s] (I)      Block unroutable channels 3D                       : true
[08/01 12:13:07   1093s] (I)      Bound layer relaxed segment wl                     : true
[08/01 12:13:07   1093s] (I)      Blocked pin reach length threshold                 : 2
[08/01 12:13:07   1093s] (I)      Check blockage within NDR space in TA              : true
[08/01 12:13:07   1093s] (I)      Skip must join for term with via pillar            : true
[08/01 12:13:07   1093s] (I)      Model find APA for IO pin                          : true
[08/01 12:13:07   1093s] (I)      On pin location for off pin term                   : true
[08/01 12:13:07   1093s] (I)      Handle EOL spacing                                 : true
[08/01 12:13:07   1093s] (I)      Merge PG vias by gap                               : true
[08/01 12:13:07   1093s] (I)      Maximum routing layer                              : 10
[08/01 12:13:07   1093s] (I)      Route selected nets only                           : true
[08/01 12:13:07   1093s] (I)      Refine MST                                         : true
[08/01 12:13:07   1093s] (I)      Honor PRL                                          : true
[08/01 12:13:07   1093s] (I)      Strong congestion aware                            : true
[08/01 12:13:07   1093s] (I)      Improved initial location for IRoutes              : true
[08/01 12:13:07   1093s] (I)      Multi panel TA                                     : true
[08/01 12:13:07   1093s] (I)      Penalize wire overlap                              : true
[08/01 12:13:07   1093s] (I)      Expand small instance blockage                     : true
[08/01 12:13:07   1093s] (I)      Reduce via in TA                                   : true
[08/01 12:13:07   1093s] (I)      SS-aware routing                                   : true
[08/01 12:13:07   1093s] (I)      Improve tree edge sharing                          : true
[08/01 12:13:07   1093s] (I)      Improve 2D via estimation                          : true
[08/01 12:13:07   1093s] (I)      Refine Steiner tree                                : true
[08/01 12:13:07   1093s] (I)      Build spine tree                                   : true
[08/01 12:13:07   1093s] (I)      Model pass through capacity                        : true
[08/01 12:13:07   1093s] (I)      Extend blockages by a half GCell                   : true
[08/01 12:13:07   1093s] (I)      Consider pin shapes                                : true
[08/01 12:13:07   1093s] (I)      Consider pin shapes for all nodes                  : true
[08/01 12:13:07   1093s] (I)      Consider NR APA                                    : true
[08/01 12:13:07   1093s] (I)      Consider IO pin shape                              : true
[08/01 12:13:07   1093s] (I)      Fix pin connection bug                             : true
[08/01 12:13:07   1093s] (I)      Consider layer RC for local wires                  : true
[08/01 12:13:07   1093s] (I)      Route to clock mesh pin                            : true
[08/01 12:13:07   1093s] (I)      LA-aware pin escape length                         : 2
[08/01 12:13:07   1093s] (I)      Connect multiple ports                             : true
[08/01 12:13:07   1093s] (I)      Split for must join                                : true
[08/01 12:13:07   1093s] (I)      Number of threads                                  : 1
[08/01 12:13:07   1093s] (I)      Routing effort level                               : 10000
[08/01 12:13:07   1093s] (I)      Prefer layer length threshold                      : 8
[08/01 12:13:07   1093s] (I)      Overflow penalty cost                              : 10
[08/01 12:13:07   1093s] (I)      A-star cost                                        : 0.300000
[08/01 12:13:07   1093s] (I)      Misalignment cost                                  : 10.000000
[08/01 12:13:07   1093s] (I)      Threshold for short IRoute                         : 6
[08/01 12:13:07   1093s] (I)      Via cost during post routing                       : 1.000000
[08/01 12:13:07   1093s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 12:13:07   1093s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:13:07   1093s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 12:13:07   1093s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 12:13:07   1093s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 12:13:07   1093s] (I)      PG-aware similar topology routing                  : true
[08/01 12:13:07   1093s] (I)      Maze routing via cost fix                          : true
[08/01 12:13:07   1093s] (I)      Apply PRL on PG terms                              : true
[08/01 12:13:07   1093s] (I)      Apply PRL on obs objects                           : true
[08/01 12:13:07   1093s] (I)      Handle range-type spacing rules                    : true
[08/01 12:13:07   1093s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 12:13:07   1093s] (I)      Parallel spacing query fix                         : true
[08/01 12:13:07   1093s] (I)      Force source to root IR                            : true
[08/01 12:13:07   1093s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 12:13:07   1093s] (I)      Do not relax to DPT layer                          : true
[08/01 12:13:07   1093s] (I)      No DPT in post routing                             : true
[08/01 12:13:07   1093s] (I)      Modeling PG via merging fix                        : true
[08/01 12:13:07   1093s] (I)      Shield aware TA                                    : true
[08/01 12:13:07   1093s] (I)      Strong shield aware TA                             : true
[08/01 12:13:07   1093s] (I)      Overflow calculation fix in LA                     : true
[08/01 12:13:07   1093s] (I)      Post routing fix                                   : true
[08/01 12:13:07   1093s] (I)      Strong post routing                                : true
[08/01 12:13:07   1093s] (I)      NDR via pillar fix                                 : true
[08/01 12:13:07   1093s] (I)      Violation on path threshold                        : 1
[08/01 12:13:07   1093s] (I)      Pass through capacity modeling                     : true
[08/01 12:13:07   1093s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 12:13:07   1093s] (I)      Select term pin box for io pin                     : true
[08/01 12:13:07   1093s] (I)      Penalize NDR sharing                               : true
[08/01 12:13:07   1093s] (I)      Enable special modeling                            : false
[08/01 12:13:07   1093s] (I)      Keep fixed segments                                : true
[08/01 12:13:07   1093s] (I)      Reorder net groups by key                          : true
[08/01 12:13:07   1093s] (I)      Increase net scenic ratio                          : true
[08/01 12:13:07   1093s] (I)      Method to set GCell size                           : row
[08/01 12:13:07   1093s] (I)      Connect multiple ports and must join fix           : true
[08/01 12:13:07   1093s] (I)      Avoid high resistance layers                       : true
[08/01 12:13:07   1093s] (I)      Model find APA for IO pin fix                      : true
[08/01 12:13:07   1093s] (I)      Avoid connecting non-metal layers                  : true
[08/01 12:13:07   1093s] (I)      Use track pitch for NDR                            : true
[08/01 12:13:07   1093s] (I)      Enable layer relax to lower layer                  : true
[08/01 12:13:07   1093s] (I)      Enable layer relax to upper layer                  : true
[08/01 12:13:07   1093s] (I)      Top layer relaxation fix                           : true
[08/01 12:13:07   1093s] (I)      Handle non-default track width                     : false
[08/01 12:13:07   1093s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:13:07   1093s] (I)      Use row-based GCell size
[08/01 12:13:07   1093s] (I)      Use row-based GCell align
[08/01 12:13:07   1093s] (I)      layer 0 area = 0
[08/01 12:13:07   1093s] (I)      layer 1 area = 0
[08/01 12:13:07   1093s] (I)      layer 2 area = 0
[08/01 12:13:07   1093s] (I)      layer 3 area = 0
[08/01 12:13:07   1093s] (I)      layer 4 area = 0
[08/01 12:13:07   1093s] (I)      layer 5 area = 0
[08/01 12:13:07   1093s] (I)      layer 6 area = 0
[08/01 12:13:07   1093s] (I)      layer 7 area = 0
[08/01 12:13:07   1093s] (I)      layer 8 area = 0
[08/01 12:13:07   1093s] (I)      layer 9 area = 0
[08/01 12:13:07   1093s] (I)      GCell unit size   : 2800
[08/01 12:13:07   1093s] (I)      GCell multiplier  : 1
[08/01 12:13:07   1093s] (I)      GCell row height  : 2800
[08/01 12:13:07   1093s] (I)      Actual row height : 2800
[08/01 12:13:07   1093s] (I)      GCell align ref   : 20140 20160
[08/01 12:13:07   1093s] [NR-eGR] Track table information for default rule: 
[08/01 12:13:07   1093s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:13:07   1093s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:13:07   1093s] (I)      ============== Default via ===============
[08/01 12:13:07   1093s] (I)      +---+------------------+-----------------+
[08/01 12:13:07   1093s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:13:07   1093s] (I)      +---+------------------+-----------------+
[08/01 12:13:07   1093s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:13:07   1093s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:13:07   1093s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:13:07   1093s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:13:07   1093s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:13:07   1093s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:13:07   1093s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:13:07   1093s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:13:07   1093s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:13:07   1093s] (I)      +---+------------------+-----------------+
[08/01 12:13:07   1093s] [NR-eGR] Read 177722 PG shapes
[08/01 12:13:07   1093s] [NR-eGR] Read 0 clock shapes
[08/01 12:13:07   1093s] [NR-eGR] Read 0 other shapes
[08/01 12:13:07   1093s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:13:07   1093s] [NR-eGR] #Instance Blockages : 0
[08/01 12:13:07   1093s] [NR-eGR] #PG Blockages       : 177722
[08/01 12:13:07   1093s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:13:07   1093s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:13:07   1093s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:13:07   1093s] [NR-eGR] #Other Blockages    : 0
[08/01 12:13:07   1093s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:13:07   1093s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:13:07   1093s] [NR-eGR] Read 61010 nets ( ignored 60939 )
[08/01 12:13:07   1093s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 12:13:07   1093s] (I)      early_global_route_priority property id does not exist.
[08/01 12:13:07   1093s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 12:13:07   1093s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 12:13:07   1093s] (I)      Moved 0 terms for better access 
[08/01 12:13:07   1093s] (I)      Number of ignored nets                =      0
[08/01 12:13:07   1093s] (I)      Number of connected nets              =      0
[08/01 12:13:07   1093s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:13:07   1093s] (I)      Number of clock nets                  =     71.  Ignored: No
[08/01 12:13:07   1093s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:13:07   1093s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:13:07   1093s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:13:07   1093s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:13:07   1093s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:13:07   1093s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:13:07   1093s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:13:07   1093s] [NR-eGR] There are 71 clock nets ( 71 with NDR ).
[08/01 12:13:07   1093s] (I)      Ndr track 0 does not exist
[08/01 12:13:07   1093s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:13:07   1093s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 12:13:07   1093s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 12:13:07   1093s] (I)      Site width          :   380  (dbu)
[08/01 12:13:07   1093s] (I)      Row height          :  2800  (dbu)
[08/01 12:13:07   1093s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:13:07   1093s] (I)      GCell width         :  2800  (dbu)
[08/01 12:13:07   1093s] (I)      GCell height        :  2800  (dbu)
[08/01 12:13:07   1093s] (I)      Grid                :   281   281    10
[08/01 12:13:07   1093s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:13:07   1093s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:13:07   1093s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:13:07   1093s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:13:07   1093s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:13:07   1093s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:13:07   1093s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:13:07   1093s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:13:07   1093s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:13:07   1093s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 12:13:07   1093s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:13:07   1093s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:13:07   1093s] (I)      --------------------------------------------------------
[08/01 12:13:07   1093s] 
[08/01 12:13:07   1093s] [NR-eGR] ============ Routing rule table ============
[08/01 12:13:07   1093s] [NR-eGR] Rule id: 0  Nets: 71
[08/01 12:13:07   1093s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 12:13:07   1093s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 12:13:07   1093s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 12:13:07   1093s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 12:13:07   1093s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 12:13:07   1093s] [NR-eGR] ========================================
[08/01 12:13:07   1093s] [NR-eGR] 
[08/01 12:13:07   1093s] (I)      =============== Blocked Tracks ===============
[08/01 12:13:07   1093s] (I)      +-------+---------+----------+---------------+
[08/01 12:13:07   1093s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:13:07   1093s] (I)      +-------+---------+----------+---------------+
[08/01 12:13:07   1093s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:13:07   1093s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 12:13:07   1093s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 12:13:07   1093s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 12:13:07   1093s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 12:13:07   1093s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 12:13:07   1093s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 12:13:07   1093s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 12:13:07   1093s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 12:13:07   1093s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 12:13:07   1093s] (I)      +-------+---------+----------+---------------+
[08/01 12:13:07   1093s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.23 sec, Curr Mem: 3437.76 MB )
[08/01 12:13:07   1093s] (I)      Reset routing kernel
[08/01 12:13:07   1093s] (I)      Started Global Routing ( Curr Mem: 3437.76 MB )
[08/01 12:13:07   1093s] (I)      totalPins=5715  totalGlobalPin=5584 (97.71%)
[08/01 12:13:08   1093s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1a Route ============
[08/01 12:13:08   1093s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[08/01 12:13:08   1093s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 139
[08/01 12:13:08   1093s] (I)      Usage: 14240 = (6752 H, 7488 V) = (0.88% H, 2.14% V) = (9.453e+03um H, 1.048e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1b Route ============
[08/01 12:13:08   1093s] (I)      Usage: 14239 = (6753 H, 7486 V) = (0.88% H, 2.14% V) = (9.454e+03um H, 1.048e+04um V)
[08/01 12:13:08   1093s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.993460e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1c Route ============
[08/01 12:13:08   1093s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:08   1093s] (I)      Usage: 14239 = (6753 H, 7486 V) = (0.88% H, 2.14% V) = (9.454e+03um H, 1.048e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1d Route ============
[08/01 12:13:08   1093s] (I)      Usage: 14327 = (6828 H, 7499 V) = (0.89% H, 2.15% V) = (9.559e+03um H, 1.050e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1e Route ============
[08/01 12:13:08   1093s] (I)      Usage: 14327 = (6828 H, 7499 V) = (0.89% H, 2.15% V) = (9.559e+03um H, 1.050e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1f Route ============
[08/01 12:13:08   1093s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.005780e+04um
[08/01 12:13:08   1093s] (I)      Usage: 14339 = (6845 H, 7494 V) = (0.89% H, 2.15% V) = (9.583e+03um H, 1.049e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1g Route ============
[08/01 12:13:08   1093s] (I)      Usage: 13422 = (6444 H, 6978 V) = (0.84% H, 2.00% V) = (9.022e+03um H, 9.769e+03um V)
[08/01 12:13:08   1093s] (I)      #Nets         : 71
[08/01 12:13:08   1093s] (I)      #Relaxed nets : 51
[08/01 12:13:08   1093s] (I)      Wire length   : 2803
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1h Route ============
[08/01 12:13:08   1093s] [NR-eGR] Create a new net group with 51 nets and layer range [3, 6]
[08/01 12:13:08   1093s] (I)      Usage: 13203 = (6333 H, 6870 V) = (0.83% H, 1.97% V) = (8.866e+03um H, 9.618e+03um V)
[08/01 12:13:08   1093s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1a Route ============
[08/01 12:13:08   1093s] [NR-eGR] Layer group 2: route 51 net(s) in layer range [3, 6]
[08/01 12:13:08   1093s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 136
[08/01 12:13:08   1093s] (I)      Usage: 24640 = (11776 H, 12864 V) = (1.03% H, 1.84% V) = (1.649e+04um H, 1.801e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1b Route ============
[08/01 12:13:08   1093s] (I)      Usage: 24640 = (11776 H, 12864 V) = (1.03% H, 1.84% V) = (1.649e+04um H, 1.801e+04um V)
[08/01 12:13:08   1093s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.449600e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1c Route ============
[08/01 12:13:08   1093s] (I)      Usage: 24640 = (11776 H, 12864 V) = (1.03% H, 1.84% V) = (1.649e+04um H, 1.801e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1d Route ============
[08/01 12:13:08   1093s] (I)      Usage: 24640 = (11776 H, 12864 V) = (1.03% H, 1.84% V) = (1.649e+04um H, 1.801e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1e Route ============
[08/01 12:13:08   1093s] (I)      Usage: 24640 = (11776 H, 12864 V) = (1.03% H, 1.84% V) = (1.649e+04um H, 1.801e+04um V)
[08/01 12:13:08   1093s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.449600e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1f Route ============
[08/01 12:13:08   1093s] (I)      Usage: 24640 = (11776 H, 12864 V) = (1.03% H, 1.84% V) = (1.649e+04um H, 1.801e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1g Route ============
[08/01 12:13:08   1093s] (I)      Usage: 24048 = (11529 H, 12519 V) = (1.01% H, 1.79% V) = (1.614e+04um H, 1.753e+04um V)
[08/01 12:13:08   1093s] (I)      #Nets         : 51
[08/01 12:13:08   1093s] (I)      #Relaxed nets : 45
[08/01 12:13:08   1093s] (I)      Wire length   : 1323
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1h Route ============
[08/01 12:13:08   1093s] [NR-eGR] Create a new net group with 45 nets and layer range [3, 8]
[08/01 12:13:08   1093s] (I)      Usage: 23835 = (11418 H, 12417 V) = (1.00% H, 1.77% V) = (1.599e+04um H, 1.738e+04um V)
[08/01 12:13:08   1093s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1a Route ============
[08/01 12:13:08   1093s] [NR-eGR] Layer group 3: route 45 net(s) in layer range [3, 8]
[08/01 12:13:08   1093s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 132
[08/01 12:13:08   1093s] (I)      Usage: 33941 = (16233 H, 17708 V) = (1.30% H, 2.22% V) = (2.273e+04um H, 2.479e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1b Route ============
[08/01 12:13:08   1093s] (I)      Usage: 33941 = (16233 H, 17708 V) = (1.30% H, 2.22% V) = (2.273e+04um H, 2.479e+04um V)
[08/01 12:13:08   1093s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.751740e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1c Route ============
[08/01 12:13:08   1093s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:08   1093s] (I)      Usage: 33941 = (16233 H, 17708 V) = (1.30% H, 2.22% V) = (2.273e+04um H, 2.479e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1d Route ============
[08/01 12:13:08   1093s] (I)      Usage: 33941 = (16233 H, 17708 V) = (1.30% H, 2.22% V) = (2.273e+04um H, 2.479e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1e Route ============
[08/01 12:13:08   1093s] (I)      Usage: 33941 = (16233 H, 17708 V) = (1.30% H, 2.22% V) = (2.273e+04um H, 2.479e+04um V)
[08/01 12:13:08   1093s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.751740e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1f Route ============
[08/01 12:13:08   1093s] (I)      Usage: 33941 = (16233 H, 17708 V) = (1.30% H, 2.22% V) = (2.273e+04um H, 2.479e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1g Route ============
[08/01 12:13:08   1093s] (I)      Usage: 33355 = (15986 H, 17369 V) = (1.28% H, 2.18% V) = (2.238e+04um H, 2.432e+04um V)
[08/01 12:13:08   1093s] (I)      #Nets         : 45
[08/01 12:13:08   1093s] (I)      #Relaxed nets : 45
[08/01 12:13:08   1093s] (I)      Wire length   : 0
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1h Route ============
[08/01 12:13:08   1093s] [NR-eGR] Create a new net group with 45 nets and layer range [3, 10]
[08/01 12:13:08   1093s] (I)      Usage: 33137 = (15874 H, 17263 V) = (1.27% H, 2.16% V) = (2.222e+04um H, 2.417e+04um V)
[08/01 12:13:08   1093s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1a Route ============
[08/01 12:13:08   1093s] [NR-eGR] Layer group 4: route 45 net(s) in layer range [3, 10]
[08/01 12:13:08   1093s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 133
[08/01 12:13:08   1093s] (I)      Usage: 43243 = (20689 H, 22554 V) = (1.61% H, 2.69% V) = (2.896e+04um H, 3.158e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1b Route ============
[08/01 12:13:08   1093s] (I)      Usage: 43243 = (20689 H, 22554 V) = (1.61% H, 2.69% V) = (2.896e+04um H, 3.158e+04um V)
[08/01 12:13:08   1093s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.054020e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1c Route ============
[08/01 12:13:08   1093s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:08   1093s] (I)      Usage: 43243 = (20689 H, 22554 V) = (1.61% H, 2.69% V) = (2.896e+04um H, 3.158e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1d Route ============
[08/01 12:13:08   1093s] (I)      Usage: 43243 = (20689 H, 22554 V) = (1.61% H, 2.69% V) = (2.896e+04um H, 3.158e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1e Route ============
[08/01 12:13:08   1093s] (I)      Usage: 43243 = (20689 H, 22554 V) = (1.61% H, 2.69% V) = (2.896e+04um H, 3.158e+04um V)
[08/01 12:13:08   1093s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.054020e+04um
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1f Route ============
[08/01 12:13:08   1093s] (I)      Usage: 43243 = (20689 H, 22554 V) = (1.61% H, 2.69% V) = (2.896e+04um H, 3.158e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1g Route ============
[08/01 12:13:08   1093s] (I)      Usage: 42610 = (20421 H, 22189 V) = (1.59% H, 2.64% V) = (2.859e+04um H, 3.106e+04um V)
[08/01 12:13:08   1093s] (I)      #Nets         : 45
[08/01 12:13:08   1093s] (I)      #Relaxed nets : 44
[08/01 12:13:08   1093s] (I)      Wire length   : 218
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1h Route ============
[08/01 12:13:08   1093s] [NR-eGR] Create a new net group with 44 nets and layer range [2, 10]
[08/01 12:13:08   1093s] (I)      Usage: 42610 = (20419 H, 22191 V) = (1.59% H, 2.64% V) = (2.859e+04um H, 3.107e+04um V)
[08/01 12:13:08   1093s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1a Route ============
[08/01 12:13:08   1093s] [NR-eGR] Layer group 5: route 44 net(s) in layer range [2, 10]
[08/01 12:13:08   1093s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 155
[08/01 12:13:08   1093s] (I)      Usage: 61831 = (29589 H, 32242 V) = (2.30% H, 2.33% V) = (4.142e+04um H, 4.514e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1b Route ============
[08/01 12:13:08   1093s] (I)      Usage: 61831 = (29589 H, 32242 V) = (2.30% H, 2.33% V) = (4.142e+04um H, 4.514e+04um V)
[08/01 12:13:08   1093s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.656340e+04um
[08/01 12:13:08   1093s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 12:13:08   1093s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1c Route ============
[08/01 12:13:08   1093s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:08   1093s] (I)      Usage: 61831 = (29589 H, 32242 V) = (2.30% H, 2.33% V) = (4.142e+04um H, 4.514e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1d Route ============
[08/01 12:13:08   1093s] (I)      Usage: 61910 = (29688 H, 32222 V) = (2.31% H, 2.33% V) = (4.156e+04um H, 4.511e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1e Route ============
[08/01 12:13:08   1093s] (I)      Usage: 61910 = (29688 H, 32222 V) = (2.31% H, 2.33% V) = (4.156e+04um H, 4.511e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1f Route ============
[08/01 12:13:08   1093s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.667400e+04um
[08/01 12:13:08   1093s] (I)      Usage: 61931 = (29711 H, 32220 V) = (2.31% H, 2.33% V) = (4.160e+04um H, 4.511e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1g Route ============
[08/01 12:13:08   1093s] (I)      Usage: 61861 = (29657 H, 32204 V) = (2.30% H, 2.33% V) = (4.152e+04um H, 4.509e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] (I)      ============  Phase 1h Route ============
[08/01 12:13:08   1093s] (I)      Usage: 61858 = (29651 H, 32207 V) = (2.30% H, 2.33% V) = (4.151e+04um H, 4.509e+04um V)
[08/01 12:13:08   1093s] (I)      
[08/01 12:13:08   1093s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:13:08   1093s] [NR-eGR]                        OverCon            
[08/01 12:13:08   1093s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:13:08   1093s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 12:13:08   1093s] [NR-eGR] ----------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR] ----------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 12:13:08   1093s] [NR-eGR] 
[08/01 12:13:08   1093s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 3437.76 MB )
[08/01 12:13:08   1093s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 12:13:08   1093s] (I)      ============= Track Assignment ============
[08/01 12:13:08   1093s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:13:08   1093s] (I)      Started Track Assignment (1T) ( Curr Mem: 3437.76 MB )
[08/01 12:13:08   1093s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:13:08   1093s] (I)      Run Multi-thread track assignment
[08/01 12:13:08   1093s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3437.76 MB )
[08/01 12:13:08   1093s] (I)      Started Export ( Curr Mem: 3437.76 MB )
[08/01 12:13:08   1093s] [NR-eGR]                  Length (um)    Vias 
[08/01 12:13:08   1093s] [NR-eGR] -------------------------------------
[08/01 12:13:08   1093s] [NR-eGR]  metal1   (1H)             0  197729 
[08/01 12:13:08   1093s] [NR-eGR]  metal2   (2V)        136694  239164 
[08/01 12:13:08   1093s] [NR-eGR]  metal3   (3H)        240081   79133 
[08/01 12:13:08   1093s] [NR-eGR]  metal4   (4V)        108856   12626 
[08/01 12:13:08   1093s] [NR-eGR]  metal5   (5H)         48218   10159 
[08/01 12:13:08   1093s] [NR-eGR]  metal6   (6V)         52484     231 
[08/01 12:13:08   1093s] [NR-eGR]  metal7   (7H)           383     109 
[08/01 12:13:08   1093s] [NR-eGR]  metal8   (8V)          1216       4 
[08/01 12:13:08   1093s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 12:13:08   1093s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 12:13:08   1093s] [NR-eGR] -------------------------------------
[08/01 12:13:08   1093s] [NR-eGR]           Total       587935  539155 
[08/01 12:13:08   1093s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR] Total half perimeter of net bounding box: 540817um
[08/01 12:13:08   1093s] [NR-eGR] Total length: 587935um, number of vias: 539155
[08/01 12:13:08   1093s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR] Total eGR-routed clock nets wire length: 21300um, number of vias: 16557
[08/01 12:13:08   1093s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR] Report for selected net(s) only.
[08/01 12:13:08   1093s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:13:08   1093s] [NR-eGR] ------------------------------------
[08/01 12:13:08   1093s] [NR-eGR]  metal1   (1H)             0   5715 
[08/01 12:13:08   1093s] [NR-eGR]  metal2   (2V)          3632   6360 
[08/01 12:13:08   1093s] [NR-eGR]  metal3   (3H)          9145   4234 
[08/01 12:13:08   1093s] [NR-eGR]  metal4   (4V)          7694    239 
[08/01 12:13:08   1093s] [NR-eGR]  metal5   (5H)           784      9 
[08/01 12:13:08   1093s] [NR-eGR]  metal6   (6V)            44      0 
[08/01 12:13:08   1093s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:13:08   1093s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:13:08   1093s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:13:08   1093s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:13:08   1093s] [NR-eGR] ------------------------------------
[08/01 12:13:08   1093s] [NR-eGR]           Total        21300  16557 
[08/01 12:13:08   1093s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR] Total half perimeter of net bounding box: 7591um
[08/01 12:13:08   1093s] [NR-eGR] Total length: 21300um, number of vias: 16557
[08/01 12:13:08   1093s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:08   1093s] [NR-eGR] Total routed clock nets wire length: 21300um, number of vias: 16557
[08/01 12:13:08   1093s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:08   1094s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.22 sec, Curr Mem: 3437.76 MB )
[08/01 12:13:08   1094s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 3437.76 MB )
[08/01 12:13:08   1094s] (I)      ========================================= Runtime Summary =========================================
[08/01 12:13:08   1094s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 12:13:08   1094s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 12:13:08   1094s] (I)       Early Global Route kernel                   100.00%  2901.03 sec  2901.82 sec  0.79 sec  0.79 sec 
[08/01 12:13:08   1094s] (I)       +-Import and model                           28.56%  2901.03 sec  2901.25 sec  0.23 sec  0.21 sec 
[08/01 12:13:08   1094s] (I)       | +-Create place DB                          12.65%  2901.03 sec  2901.13 sec  0.10 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)       | | +-Import place data                      12.65%  2901.03 sec  2901.13 sec  0.10 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read instances and placement          2.96%  2901.03 sec  2901.05 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read nets                             9.67%  2901.05 sec  2901.13 sec  0.08 sec  0.08 sec 
[08/01 12:13:08   1094s] (I)       | +-Create route DB                          14.49%  2901.13 sec  2901.24 sec  0.12 sec  0.11 sec 
[08/01 12:13:08   1094s] (I)       | | +-Import route data (1T)                 14.39%  2901.13 sec  2901.24 sec  0.11 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.21%  2901.15 sec  2901.16 sec  0.02 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read routing blockages              0.00%  2901.15 sec  2901.15 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read instance blockages             0.56%  2901.15 sec  2901.15 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read PG blockages                   1.11%  2901.15 sec  2901.16 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read clock blockages                0.04%  2901.16 sec  2901.16 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read other blockages                0.04%  2901.16 sec  2901.16 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read halo blockages                 0.06%  2901.16 sec  2901.16 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Read boundary cut boxes             0.00%  2901.16 sec  2901.16 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read blackboxes                       0.00%  2901.16 sec  2901.16 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read prerouted                        5.28%  2901.16 sec  2901.21 sec  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read unlegalized nets                 0.50%  2901.21 sec  2901.21 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Read nets                             0.06%  2901.21 sec  2901.21 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Set up via pillars                    0.00%  2901.21 sec  2901.21 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Initialize 3D grid graph              0.37%  2901.21 sec  2901.21 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Model blockage capacity               3.64%  2901.21 sec  2901.24 sec  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Initialize 3D capacity              3.32%  2901.21 sec  2901.24 sec  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Move terms for access (1T)            0.10%  2901.24 sec  2901.24 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Read aux data                             0.00%  2901.24 sec  2901.24 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Others data preparation                   0.02%  2901.24 sec  2901.24 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Create route kernel                       0.89%  2901.24 sec  2901.25 sec  0.01 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       +-Global Routing                             36.79%  2901.25 sec  2901.55 sec  0.29 sec  0.28 sec 
[08/01 12:13:08   1094s] (I)       | +-Initialization                            0.06%  2901.25 sec  2901.26 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Net group 1                              11.25%  2901.26 sec  2901.34 sec  0.09 sec  0.09 sec 
[08/01 12:13:08   1094s] (I)       | | +-Generate topology                       3.19%  2901.26 sec  2901.28 sec  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1a                                0.61%  2901.28 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern routing (1T)                  0.17%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1b                                0.35%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Monotonic routing (1T)                0.17%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1c                                0.19%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Two level Routing                     0.19%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2901.29 sec  2901.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1d                                2.22%  2901.29 sec  2901.31 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Detoured routing (1T)                 2.21%  2901.29 sec  2901.31 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1e                                0.07%  2901.31 sec  2901.31 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Route legalization                    0.04%  2901.31 sec  2901.31 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Legalize Blockage Violations        0.04%  2901.31 sec  2901.31 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1f                                0.53%  2901.31 sec  2901.32 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Congestion clean                      0.52%  2901.31 sec  2901.32 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1g                                2.24%  2901.32 sec  2901.33 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          2.23%  2901.32 sec  2901.33 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1h                                0.47%  2901.33 sec  2901.34 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          0.46%  2901.33 sec  2901.34 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Layer assignment (1T)                   0.80%  2901.34 sec  2901.34 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | +-Net group 2                               5.88%  2901.34 sec  2901.39 sec  0.05 sec  0.05 sec 
[08/01 12:13:08   1094s] (I)       | | +-Generate topology                       2.82%  2901.34 sec  2901.37 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1a                                0.45%  2901.37 sec  2901.37 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern routing (1T)                  0.11%  2901.37 sec  2901.37 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  2901.37 sec  2901.37 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1b                                0.26%  2901.37 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Monotonic routing (1T)                0.11%  2901.37 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1c                                0.00%  2901.38 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1d                                0.00%  2901.38 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1e                                0.06%  2901.38 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Route legalization                    0.04%  2901.38 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2901.38 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1f                                0.00%  2901.38 sec  2901.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1g                                1.36%  2901.38 sec  2901.39 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          1.35%  2901.38 sec  2901.39 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1h                                0.13%  2901.39 sec  2901.39 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          0.12%  2901.39 sec  2901.39 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Layer assignment (1T)                   0.19%  2901.39 sec  2901.39 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Net group 3                               5.62%  2901.39 sec  2901.44 sec  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)       | | +-Generate topology                       2.56%  2901.39 sec  2901.41 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1a                                0.38%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern routing (1T)                  0.10%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1b                                0.22%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Monotonic routing (1T)                0.10%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1c                                0.14%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Two level Routing                     0.14%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1d                                0.22%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Detoured routing (1T)                 0.22%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1e                                0.06%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Route legalization                    0.04%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2901.42 sec  2901.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1f                                0.09%  2901.42 sec  2901.43 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Congestion clean                      0.08%  2901.42 sec  2901.43 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1g                                1.24%  2901.43 sec  2901.44 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          1.23%  2901.43 sec  2901.44 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1h                                0.05%  2901.44 sec  2901.44 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          0.04%  2901.44 sec  2901.44 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Net group 4                               6.37%  2901.44 sec  2901.49 sec  0.05 sec  0.05 sec 
[08/01 12:13:08   1094s] (I)       | | +-Generate topology                       2.60%  2901.44 sec  2901.46 sec  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1a                                0.43%  2901.46 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern routing (1T)                  0.11%  2901.46 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1b                                0.26%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Monotonic routing (1T)                0.12%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1c                                0.17%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Two level Routing                     0.16%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1d                                0.28%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Detoured routing (1T)                 0.26%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1e                                0.07%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Route legalization                    0.04%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Legalize Blockage Violations        0.04%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1f                                0.10%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Congestion clean                      0.09%  2901.47 sec  2901.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1g                                1.38%  2901.47 sec  2901.48 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          1.37%  2901.47 sec  2901.48 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1h                                0.10%  2901.49 sec  2901.49 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          0.09%  2901.49 sec  2901.49 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Layer assignment (1T)                   0.07%  2901.49 sec  2901.49 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Net group 5                               5.52%  2901.49 sec  2901.53 sec  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)       | | +-Generate topology                       0.00%  2901.49 sec  2901.49 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1a                                0.26%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern routing (1T)                  0.07%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Add via demand to 2D                  0.06%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1b                                0.20%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Monotonic routing (1T)                0.06%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1c                                0.15%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Two level Routing                     0.14%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2901.50 sec  2901.50 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1d                                1.18%  2901.50 sec  2901.51 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Detoured routing (1T)                 1.17%  2901.50 sec  2901.51 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1e                                0.03%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Route legalization                    0.01%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1f                                0.23%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Congestion clean                      0.23%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1g                                0.21%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          0.20%  2901.51 sec  2901.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Phase 1h                                0.18%  2901.51 sec  2901.52 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | | +-Post Routing                          0.17%  2901.51 sec  2901.52 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | | +-Layer assignment (1T)                   1.32%  2901.52 sec  2901.53 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       +-Export 3D cong map                          1.33%  2901.55 sec  2901.56 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | +-Export 2D cong map                        0.14%  2901.56 sec  2901.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       +-Extract Global 3D Wires                     0.03%  2901.56 sec  2901.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       +-Track Assignment (1T)                       4.67%  2901.56 sec  2901.59 sec  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)       | +-Initialization                            0.00%  2901.56 sec  2901.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Track Assignment Kernel                   4.64%  2901.56 sec  2901.59 sec  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)       | +-Free Memory                               0.00%  2901.59 sec  2901.59 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       +-Export                                     28.21%  2901.60 sec  2901.82 sec  0.22 sec  0.24 sec 
[08/01 12:13:08   1094s] (I)       | +-Export DB wires                           1.05%  2901.60 sec  2901.60 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | +-Export all nets                         0.80%  2901.60 sec  2901.60 sec  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)       | | +-Set wire vias                           0.21%  2901.60 sec  2901.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       | +-Report wirelength                        13.97%  2901.60 sec  2901.71 sec  0.11 sec  0.13 sec 
[08/01 12:13:08   1094s] (I)       | +-Update net boxes                         13.17%  2901.71 sec  2901.82 sec  0.10 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)       | +-Update timing                             0.00%  2901.82 sec  2901.82 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)       +-Postprocess design                          0.03%  2901.82 sec  2901.82 sec  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)      ======================= Summary by functions ========================
[08/01 12:13:08   1094s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 12:13:08   1094s] (I)      ---------------------------------------------------------------------
[08/01 12:13:08   1094s] (I)        0  Early Global Route kernel           100.00%  0.79 sec  0.79 sec 
[08/01 12:13:08   1094s] (I)        1  Global Routing                       36.79%  0.29 sec  0.28 sec 
[08/01 12:13:08   1094s] (I)        1  Import and model                     28.56%  0.23 sec  0.21 sec 
[08/01 12:13:08   1094s] (I)        1  Export                               28.21%  0.22 sec  0.24 sec 
[08/01 12:13:08   1094s] (I)        1  Track Assignment (1T)                 4.67%  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)        1  Export 3D cong map                    1.33%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Create route DB                      14.49%  0.12 sec  0.11 sec 
[08/01 12:13:08   1094s] (I)        2  Report wirelength                    13.97%  0.11 sec  0.13 sec 
[08/01 12:13:08   1094s] (I)        2  Update net boxes                     13.17%  0.10 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)        2  Create place DB                      12.65%  0.10 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)        2  Net group 1                          11.25%  0.09 sec  0.09 sec 
[08/01 12:13:08   1094s] (I)        2  Net group 4                           6.37%  0.05 sec  0.05 sec 
[08/01 12:13:08   1094s] (I)        2  Net group 2                           5.88%  0.05 sec  0.05 sec 
[08/01 12:13:08   1094s] (I)        2  Net group 3                           5.62%  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)        2  Net group 5                           5.52%  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)        2  Track Assignment Kernel               4.64%  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)        2  Export DB wires                       1.05%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        2  Create route kernel                   0.89%  0.01 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        3  Import route data (1T)               14.39%  0.11 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)        3  Import place data                    12.65%  0.10 sec  0.10 sec 
[08/01 12:13:08   1094s] (I)        3  Generate topology                    11.18%  0.09 sec  0.09 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1g                              6.43%  0.05 sec  0.05 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1d                              3.90%  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)        3  Layer assignment (1T)                 2.39%  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1a                              2.12%  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1b                              1.28%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1f                              0.95%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1h                              0.92%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        3  Export all nets                       0.80%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1c                              0.65%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        3  Set wire vias                         0.21%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Read nets                             9.73%  0.08 sec  0.08 sec 
[08/01 12:13:08   1094s] (I)        4  Post Routing                          7.27%  0.06 sec  0.06 sec 
[08/01 12:13:08   1094s] (I)        4  Read prerouted                        5.28%  0.04 sec  0.04 sec 
[08/01 12:13:08   1094s] (I)        4  Detoured routing (1T)                 3.86%  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)        4  Model blockage capacity               3.64%  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)        4  Read instances and placement          2.96%  0.02 sec  0.02 sec 
[08/01 12:13:08   1094s] (I)        4  Read blockages ( Layer 2-10 )         2.21%  0.02 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        4  Congestion clean                      0.92%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        4  Two level Routing                     0.63%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Pattern Routing Avoiding Blockages    0.60%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Monotonic routing (1T)                0.57%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Pattern routing (1T)                  0.56%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Read unlegalized nets                 0.50%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Initialize 3D grid graph              0.37%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Route legalization                    0.16%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Move terms for access (1T)            0.10%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Add via demand to 2D                  0.06%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Initialize 3D capacity                3.32%  0.03 sec  0.03 sec 
[08/01 12:13:08   1094s] (I)        5  Read PG blockages                     1.11%  0.01 sec  0.01 sec 
[08/01 12:13:08   1094s] (I)        5  Read instance blockages               0.56%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Two Level Routing (Regular)           0.24%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Legalize Blockage Violations          0.14%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 12:13:08   1094s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:13:08   1094s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:13:08   1094s]         Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/01 12:13:08   1094s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:08   1094s] UM:*                                                                   Early Global Route - eGR only step
[08/01 12:13:08   1094s]       Routing using eGR only done.
[08/01 12:13:08   1094s] Net route status summary:
[08/01 12:13:08   1094s]   Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:13:08   1094s]   Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:13:08   1094s] 
[08/01 12:13:08   1094s] CCOPT: Done with clock implementation routing.
[08/01 12:13:08   1094s] 
[08/01 12:13:08   1094s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/01 12:13:08   1094s]     Clock implementation routing done.
[08/01 12:13:08   1094s]     Leaving CCOpt scope - extractRC...
[08/01 12:13:08   1094s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[08/01 12:13:08   1094s] Extraction called for design 'top' of instances=50657 and nets=61264 using extraction engine 'pre_route' .
[08/01 12:13:08   1094s] pre_route RC Extraction called for design top.
[08/01 12:13:08   1094s] RC Extraction called in multi-corner(1) mode.
[08/01 12:13:08   1094s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/01 12:13:08   1094s] Type 'man IMPEXT-6197' for more detail.
[08/01 12:13:08   1094s] RCMode: PreRoute
[08/01 12:13:08   1094s]       RC Corner Indexes            0   
[08/01 12:13:08   1094s] Capacitance Scaling Factor   : 1.00000 
[08/01 12:13:08   1094s] Resistance Scaling Factor    : 1.00000 
[08/01 12:13:08   1094s] Clock Cap. Scaling Factor    : 1.00000 
[08/01 12:13:08   1094s] Clock Res. Scaling Factor    : 1.00000 
[08/01 12:13:08   1094s] Shrink Factor                : 1.00000
[08/01 12:13:08   1094s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/01 12:13:08   1094s] 
[08/01 12:13:08   1094s] Trim Metal Layers:
[08/01 12:13:08   1094s] LayerId::1 widthSet size::1
[08/01 12:13:08   1094s] LayerId::2 widthSet size::1
[08/01 12:13:08   1094s] LayerId::3 widthSet size::1
[08/01 12:13:08   1094s] LayerId::4 widthSet size::1
[08/01 12:13:08   1094s] LayerId::5 widthSet size::1
[08/01 12:13:08   1094s] LayerId::6 widthSet size::1
[08/01 12:13:08   1094s] LayerId::7 widthSet size::1
[08/01 12:13:08   1094s] LayerId::8 widthSet size::1
[08/01 12:13:08   1094s] LayerId::9 widthSet size::1
[08/01 12:13:08   1094s] LayerId::10 widthSet size::1
[08/01 12:13:08   1094s] eee: pegSigSF::1.070000
[08/01 12:13:08   1094s] Updating RC grid for preRoute extraction ...
[08/01 12:13:08   1094s] Initializing multi-corner resistance tables ...
[08/01 12:13:08   1094s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 12:13:08   1094s] eee: l::2 avDens::0.169884 usedTrk::9763.878931 availTrk::57473.684211 sigTrk::9763.878931
[08/01 12:13:08   1094s] eee: l::3 avDens::0.219854 usedTrk::17148.648556 availTrk::78000.000000 sigTrk::17148.648556
[08/01 12:13:08   1094s] eee: l::4 avDens::0.199625 usedTrk::7775.402506 availTrk::38950.000000 sigTrk::7775.402506
[08/01 12:13:08   1094s] eee: l::5 avDens::0.092585 usedTrk::3444.154287 availTrk::37200.000000 sigTrk::3444.154287
[08/01 12:13:08   1094s] eee: l::6 avDens::0.103133 usedTrk::3748.884997 availTrk::36350.000000 sigTrk::3748.884997
[08/01 12:13:08   1094s] eee: l::7 avDens::0.012636 usedTrk::27.378928 availTrk::2166.666667 sigTrk::27.378928
[08/01 12:13:08   1094s] eee: l::8 avDens::0.047818 usedTrk::86.870000 availTrk::1816.666667 sigTrk::86.870000
[08/01 12:13:08   1094s] eee: l::9 avDens::0.216231 usedTrk::109.737143 availTrk::507.500000 sigTrk::109.737143
[08/01 12:13:08   1094s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 12:13:08   1094s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:13:08   1094s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248972 uaWl=0.990446 uaWlH=0.348279 aWlH=0.009336 lMod=0 pMax=0.865100 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.365392 siPrev=0 viaL=0.000000 crit=0.017428 shortMod=0.087140 fMod=0.004357 
[08/01 12:13:09   1094s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3437.758M)
[08/01 12:13:09   1094s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[08/01 12:13:09   1094s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/01 12:13:09   1094s]     Leaving CCOpt scope - Initializing placement interface...
[08/01 12:13:09   1094s] OPERPROF: Starting DPlace-Init at level 1, MEM:3437.8M, EPOCH TIME: 1754075589.049983
[08/01 12:13:09   1094s] Processing tracks to init pin-track alignment.
[08/01 12:13:09   1094s] z: 2, totalTracks: 1
[08/01 12:13:09   1094s] z: 4, totalTracks: 1
[08/01 12:13:09   1094s] z: 6, totalTracks: 1
[08/01 12:13:09   1094s] z: 8, totalTracks: 1
[08/01 12:13:09   1094s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:13:09   1094s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3437.8M, EPOCH TIME: 1754075589.068477
[08/01 12:13:09   1094s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1094s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1094s] 
[08/01 12:13:09   1094s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:13:09   1094s] OPERPROF:     Starting CMU at level 3, MEM:3437.8M, EPOCH TIME: 1754075589.077314
[08/01 12:13:09   1094s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3437.8M, EPOCH TIME: 1754075589.078567
[08/01 12:13:09   1094s] 
[08/01 12:13:09   1094s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:13:09   1094s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:3437.8M, EPOCH TIME: 1754075589.080898
[08/01 12:13:09   1094s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3437.8M, EPOCH TIME: 1754075589.080933
[08/01 12:13:09   1094s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3437.8M, EPOCH TIME: 1754075589.081321
[08/01 12:13:09   1094s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3437.8MB).
[08/01 12:13:09   1094s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3437.8M, EPOCH TIME: 1754075589.084979
[08/01 12:13:09   1094s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:09   1094s]     Legalizer reserving space for clock trees
[08/01 12:13:09   1094s]     Calling post conditioning for eGRPC...
[08/01 12:13:09   1094s]       eGRPC...
[08/01 12:13:09   1094s]         eGRPC active optimizations:
[08/01 12:13:09   1094s]          - Move Down
[08/01 12:13:09   1094s]          - Downsizing before DRV sizing
[08/01 12:13:09   1094s]          - DRV fixing with sizing
[08/01 12:13:09   1094s]          - Move to fanout
[08/01 12:13:09   1094s]          - Cloning
[08/01 12:13:09   1094s]         
[08/01 12:13:09   1094s]         Currently running CTS, using active skew data
[08/01 12:13:09   1094s]         Reset bufferability constraints...
[08/01 12:13:09   1094s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/01 12:13:09   1094s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
[08/01 12:13:09   1094s] End AAE Lib Interpolated Model. (MEM=3437.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:13:09   1094s]         Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:09   1094s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:09   1094s]         Clock DAG stats eGRPC initial state:
[08/01 12:13:09   1094s]           cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:09   1094s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:09   1094s]           misc counts      : r=1, pp=0
[08/01 12:13:09   1094s]           cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:09   1094s]           cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:09   1094s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:09   1094s]           wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
[08/01 12:13:09   1094s]           wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
[08/01 12:13:09   1094s]           hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:09   1094s]         Clock DAG net violations eGRPC initial state: none
[08/01 12:13:09   1094s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/01 12:13:09   1094s]           Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:09   1094s]           Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
[08/01 12:13:09   1094s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/01 12:13:09   1094s]            Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:09   1094s]         Clock DAG hash eGRPC initial state: 12277901240994816096 17906642427324797312
[08/01 12:13:09   1094s]         CTS services accumulated run-time stats eGRPC initial state:
[08/01 12:13:09   1094s]           delay calculator: calls=62227, total_wall_time=10.608s, mean_wall_time=0.170ms
[08/01 12:13:09   1094s]           legalizer: calls=21239, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:09   1094s]           steiner router: calls=51730, total_wall_time=9.471s, mean_wall_time=0.183ms
[08/01 12:13:09   1094s]         Primary reporting skew groups eGRPC initial state:
[08/01 12:13:09   1094s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
[08/01 12:13:09   1094s]               min path sink: acc_reg_out_reg[13]64/CK
[08/01 12:13:09   1094s]               max path sink: acc_reg_out_reg[15]114/CK
[08/01 12:13:09   1094s]         Skew group summary eGRPC initial state:
[08/01 12:13:09   1094s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
[08/01 12:13:09   1094s]         eGRPC Moving buffers...
[08/01 12:13:09   1094s]           Clock DAG hash before 'eGRPC Moving buffers': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1094s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[08/01 12:13:09   1094s]             delay calculator: calls=62227, total_wall_time=10.608s, mean_wall_time=0.170ms
[08/01 12:13:09   1094s]             legalizer: calls=21239, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:09   1094s]             steiner router: calls=51730, total_wall_time=9.471s, mean_wall_time=0.183ms
[08/01 12:13:09   1094s]           Violation analysis...
[08/01 12:13:09   1094s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:09   1094s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:09   1094s] UM:*                                                                   Violation analysis
[08/01 12:13:09   1094s]           Clock DAG stats after 'eGRPC Moving buffers':
[08/01 12:13:09   1094s]             cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:09   1094s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:09   1094s]             misc counts      : r=1, pp=0
[08/01 12:13:09   1094s]             cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:09   1094s]             cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:09   1094s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:09   1094s]             wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
[08/01 12:13:09   1094s]             wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
[08/01 12:13:09   1094s]             hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:09   1094s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[08/01 12:13:09   1094s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[08/01 12:13:09   1094s]             Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:09   1094s]             Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
[08/01 12:13:09   1094s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[08/01 12:13:09   1094s]              Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:09   1094s]           Clock DAG hash after 'eGRPC Moving buffers': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1094s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[08/01 12:13:09   1094s]             delay calculator: calls=62227, total_wall_time=10.608s, mean_wall_time=0.170ms
[08/01 12:13:09   1094s]             legalizer: calls=21239, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:09   1094s]             steiner router: calls=51730, total_wall_time=9.471s, mean_wall_time=0.183ms
[08/01 12:13:09   1094s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[08/01 12:13:09   1094s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
[08/01 12:13:09   1094s]                 min path sink: acc_reg_out_reg[13]64/CK
[08/01 12:13:09   1094s]                 max path sink: acc_reg_out_reg[15]114/CK
[08/01 12:13:09   1094s]           Skew group summary after 'eGRPC Moving buffers':
[08/01 12:13:09   1094s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
[08/01 12:13:09   1094s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:09   1094s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:09   1094s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:09   1094s] UM:*                                                                   eGRPC Moving buffers
[08/01 12:13:09   1094s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[08/01 12:13:09   1094s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1094s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:13:09   1094s]             delay calculator: calls=62227, total_wall_time=10.608s, mean_wall_time=0.170ms
[08/01 12:13:09   1094s]             legalizer: calls=21239, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:09   1094s]             steiner router: calls=51730, total_wall_time=9.471s, mean_wall_time=0.183ms
[08/01 12:13:09   1094s]           Artificially removing long paths...
[08/01 12:13:09   1094s]             Clock DAG hash before 'Artificially removing long paths': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1094s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[08/01 12:13:09   1094s]               delay calculator: calls=62227, total_wall_time=10.608s, mean_wall_time=0.170ms
[08/01 12:13:09   1094s]               legalizer: calls=21239, total_wall_time=0.387s, mean_wall_time=0.018ms
[08/01 12:13:09   1094s]               steiner router: calls=51730, total_wall_time=9.471s, mean_wall_time=0.183ms
[08/01 12:13:09   1094s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:09   1094s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:09   1094s]           Modifying slew-target multiplier from 1 to 0.9
[08/01 12:13:09   1094s]           Downsizing prefiltering...
[08/01 12:13:09   1094s]           Downsizing prefiltering done.
[08/01 12:13:09   1094s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:13:09   1095s]           DoDownSizing Summary : numSized = 0, numUnchanged = 18, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 35, numSkippedDueToCloseToSkewTarget = 18
[08/01 12:13:09   1095s]           CCOpt-eGRPC Downsizing: considered: 18, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
[08/01 12:13:09   1095s]           Reverting slew-target multiplier from 0.9 to 1
[08/01 12:13:09   1095s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:13:09   1095s]             cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:09   1095s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:09   1095s]             misc counts      : r=1, pp=0
[08/01 12:13:09   1095s]             cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:09   1095s]             cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:09   1095s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:09   1095s]             wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
[08/01 12:13:09   1095s]             wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
[08/01 12:13:09   1095s]             hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:09   1095s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[08/01 12:13:09   1095s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:13:09   1095s]             Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:09   1095s]             Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
[08/01 12:13:09   1095s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[08/01 12:13:09   1095s]              Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:09   1095s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1095s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:13:09   1095s]             delay calculator: calls=62600, total_wall_time=10.638s, mean_wall_time=0.170ms
[08/01 12:13:09   1095s]             legalizer: calls=21259, total_wall_time=0.388s, mean_wall_time=0.018ms
[08/01 12:13:09   1095s]             steiner router: calls=52019, total_wall_time=9.472s, mean_wall_time=0.182ms
[08/01 12:13:09   1095s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:13:09   1095s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
[08/01 12:13:09   1095s]                 min path sink: acc_reg_out_reg[13]64/CK
[08/01 12:13:09   1095s]                 max path sink: acc_reg_out_reg[15]114/CK
[08/01 12:13:09   1095s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/01 12:13:09   1095s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
[08/01 12:13:09   1095s]           Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:09   1095s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/01 12:13:09   1095s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:09   1095s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[08/01 12:13:09   1095s]         eGRPC Fixing DRVs...
[08/01 12:13:09   1095s]           Clock DAG hash before 'eGRPC Fixing DRVs': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1095s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[08/01 12:13:09   1095s]             delay calculator: calls=62600, total_wall_time=10.638s, mean_wall_time=0.170ms
[08/01 12:13:09   1095s]             legalizer: calls=21259, total_wall_time=0.388s, mean_wall_time=0.018ms
[08/01 12:13:09   1095s]             steiner router: calls=52019, total_wall_time=9.472s, mean_wall_time=0.182ms
[08/01 12:13:09   1095s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/01 12:13:09   1095s]           CCOpt-eGRPC: considered: 71, tested: 71, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/01 12:13:09   1095s]           
[08/01 12:13:09   1095s]           Statistics: Fix DRVs (cell sizing):
[08/01 12:13:09   1095s]           ===================================
[08/01 12:13:09   1095s]           
[08/01 12:13:09   1095s]           Cell changes by Net Type:
[08/01 12:13:09   1095s]           
[08/01 12:13:09   1095s]           -------------------------------------------------------------------------------------------------
[08/01 12:13:09   1095s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/01 12:13:09   1095s]           -------------------------------------------------------------------------------------------------
[08/01 12:13:09   1095s]           top                0            0           0            0                    0                0
[08/01 12:13:09   1095s]           trunk              0            0           0            0                    0                0
[08/01 12:13:09   1095s]           leaf               0            0           0            0                    0                0
[08/01 12:13:09   1095s]           -------------------------------------------------------------------------------------------------
[08/01 12:13:09   1095s]           Total              0            0           0            0                    0                0
[08/01 12:13:09   1095s]           -------------------------------------------------------------------------------------------------
[08/01 12:13:09   1095s]           
[08/01 12:13:09   1095s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/01 12:13:09   1095s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/01 12:13:09   1095s]           
[08/01 12:13:09   1095s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[08/01 12:13:09   1095s]             cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:09   1095s]             sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:09   1095s]             misc counts      : r=1, pp=0
[08/01 12:13:09   1095s]             cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:09   1095s]             cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:09   1095s]             sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:09   1095s]             wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
[08/01 12:13:09   1095s]             wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
[08/01 12:13:09   1095s]             hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:09   1095s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[08/01 12:13:09   1095s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[08/01 12:13:09   1095s]             Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:09   1095s]             Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
[08/01 12:13:09   1095s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[08/01 12:13:09   1095s]              Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:09   1095s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12277901240994816096 17906642427324797312
[08/01 12:13:09   1095s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[08/01 12:13:09   1095s]             delay calculator: calls=62600, total_wall_time=10.638s, mean_wall_time=0.170ms
[08/01 12:13:09   1095s]             legalizer: calls=21259, total_wall_time=0.388s, mean_wall_time=0.018ms
[08/01 12:13:09   1095s]             steiner router: calls=52019, total_wall_time=9.472s, mean_wall_time=0.182ms
[08/01 12:13:09   1095s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[08/01 12:13:09   1095s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
[08/01 12:13:09   1095s]                 min path sink: acc_reg_out_reg[13]64/CK
[08/01 12:13:09   1095s]                 max path sink: acc_reg_out_reg[15]114/CK
[08/01 12:13:09   1095s]           Skew group summary after 'eGRPC Fixing DRVs':
[08/01 12:13:09   1095s]             skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
[08/01 12:13:09   1095s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/01 12:13:09   1095s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:09   1095s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:09   1095s] UM:*                                                                   eGRPC Fixing DRVs
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         Slew Diagnostics: After DRV fixing
[08/01 12:13:09   1095s]         ==================================
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         Global Causes:
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         -------------------------------------
[08/01 12:13:09   1095s]         Cause
[08/01 12:13:09   1095s]         -------------------------------------
[08/01 12:13:09   1095s]         DRV fixing with buffering is disabled
[08/01 12:13:09   1095s]         -------------------------------------
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         Top 5 overslews:
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         ---------------------------------
[08/01 12:13:09   1095s]         Overslew    Causes    Driving Pin
[08/01 12:13:09   1095s]         ---------------------------------
[08/01 12:13:09   1095s]           (empty table)
[08/01 12:13:09   1095s]         ---------------------------------
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         -------------------
[08/01 12:13:09   1095s]         Cause    Occurences
[08/01 12:13:09   1095s]         -------------------
[08/01 12:13:09   1095s]           (empty table)
[08/01 12:13:09   1095s]         -------------------
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         -------------------
[08/01 12:13:09   1095s]         Cause    Occurences
[08/01 12:13:09   1095s]         -------------------
[08/01 12:13:09   1095s]           (empty table)
[08/01 12:13:09   1095s]         -------------------
[08/01 12:13:09   1095s]         
[08/01 12:13:09   1095s]         Reconnecting optimized routes...
[08/01 12:13:09   1095s]         Reset timing graph...
[08/01 12:13:09   1095s] Ignoring AAE DB Resetting ...
[08/01 12:13:09   1095s]         Reset timing graph done.
[08/01 12:13:09   1095s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:09   1095s]         Violation analysis...
[08/01 12:13:09   1095s] End AAE Lib Interpolated Model. (MEM=3475.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/01 12:13:09   1095s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/01 12:13:09   1095s]         Clock instances to consider for cloning: 0
[08/01 12:13:09   1095s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:09   1095s] UM:*                                                                   Violation analysis
[08/01 12:13:09   1095s]         Reset timing graph...
[08/01 12:13:09   1095s] Ignoring AAE DB Resetting ...
[08/01 12:13:09   1095s]         Reset timing graph done.
[08/01 12:13:09   1095s]         Set dirty flag on 0 instances, 0 nets
[08/01 12:13:09   1095s]         Clock DAG stats before routing clock trees:
[08/01 12:13:09   1095s]           cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
[08/01 12:13:09   1095s]           sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
[08/01 12:13:09   1095s]           misc counts      : r=1, pp=0
[08/01 12:13:09   1095s]           cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
[08/01 12:13:09   1095s]           cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
[08/01 12:13:09   1095s]           sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
[08/01 12:13:09   1095s]           wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
[08/01 12:13:09   1095s]           wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
[08/01 12:13:09   1095s]           hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
[08/01 12:13:09   1095s]         Clock DAG net violations before routing clock trees: none
[08/01 12:13:09   1095s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/01 12:13:09   1095s]           Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[08/01 12:13:09   1095s]           Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
[08/01 12:13:09   1095s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/01 12:13:09   1095s]            Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
[08/01 12:13:09   1095s]         Clock DAG hash before routing clock trees: 12277901240994816096 17906642427324797312
[08/01 12:13:09   1095s]         CTS services accumulated run-time stats before routing clock trees:
[08/01 12:13:09   1095s]           delay calculator: calls=62604, total_wall_time=10.638s, mean_wall_time=0.170ms
[08/01 12:13:09   1095s]           legalizer: calls=21259, total_wall_time=0.388s, mean_wall_time=0.018ms
[08/01 12:13:09   1095s]           steiner router: calls=52020, total_wall_time=9.472s, mean_wall_time=0.182ms
[08/01 12:13:09   1095s]         Primary reporting skew groups before routing clock trees:
[08/01 12:13:09   1095s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
[08/01 12:13:09   1095s]               min path sink: acc_reg_out_reg[13]64/CK
[08/01 12:13:09   1095s]               max path sink: acc_reg_out_reg[15]114/CK
[08/01 12:13:09   1095s]         Skew group summary before routing clock trees:
[08/01 12:13:09   1095s]           skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
[08/01 12:13:09   1095s]       eGRPC done.
[08/01 12:13:09   1095s]     Calling post conditioning for eGRPC done.
[08/01 12:13:09   1095s]   eGR Post Conditioning loop iteration 0 done.
[08/01 12:13:09   1095s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/01 12:13:09   1095s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/01 12:13:09   1095s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3475.9M, EPOCH TIME: 1754075589.849977
[08/01 12:13:09   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1095s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.108, REAL:0.108, MEM:3408.9M, EPOCH TIME: 1754075589.957957
[08/01 12:13:09   1095s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/01 12:13:09   1095s]   Leaving CCOpt scope - ClockRefiner...
[08/01 12:13:09   1095s]   Assigned high priority to 0 instances.
[08/01 12:13:09   1095s]   Soft fixed 70 clock instances.
[08/01 12:13:09   1095s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[08/01 12:13:09   1095s]   Performing Single Pass Refine Place.
[08/01 12:13:09   1095s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3408.9M, EPOCH TIME: 1754075589.963081
[08/01 12:13:09   1095s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3408.9M, EPOCH TIME: 1754075589.963138
[08/01 12:13:09   1095s] Processing tracks to init pin-track alignment.
[08/01 12:13:09   1095s] z: 2, totalTracks: 1
[08/01 12:13:09   1095s] z: 4, totalTracks: 1
[08/01 12:13:09   1095s] z: 6, totalTracks: 1
[08/01 12:13:09   1095s] z: 8, totalTracks: 1
[08/01 12:13:09   1095s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[08/01 12:13:09   1095s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3408.9M, EPOCH TIME: 1754075589.984086
[08/01 12:13:09   1095s] Info: 70 insts are soft-fixed.
[08/01 12:13:09   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:09   1095s] 
[08/01 12:13:09   1095s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:13:09   1095s] OPERPROF:       Starting CMU at level 4, MEM:3408.9M, EPOCH TIME: 1754075589.994528
[08/01 12:13:09   1095s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3408.9M, EPOCH TIME: 1754075589.995827
[08/01 12:13:09   1095s] 
[08/01 12:13:09   1095s] Bad Lib Cell Checking (CMU) is done! (0)
[08/01 12:13:09   1095s] Info: 70 insts are soft-fixed.
[08/01 12:13:09   1095s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:3408.9M, EPOCH TIME: 1754075589.998744
[08/01 12:13:09   1095s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3408.9M, EPOCH TIME: 1754075589.998778
[08/01 12:13:09   1095s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3408.9M, EPOCH TIME: 1754075589.999024
[08/01 12:13:10   1095s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3408.9MB).
[08/01 12:13:10   1095s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.039, MEM:3408.9M, EPOCH TIME: 1754075590.002310
[08/01 12:13:10   1095s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.039, REAL:0.039, MEM:3408.9M, EPOCH TIME: 1754075590.002330
[08/01 12:13:10   1095s] TDRefine: refinePlace mode is spiral
[08/01 12:13:10   1095s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2496899.26
[08/01 12:13:10   1095s] OPERPROF: Starting RefinePlace at level 1, MEM:3408.9M, EPOCH TIME: 1754075590.002390
[08/01 12:13:10   1095s] *** Starting place_detail (0:18:15 mem=3408.9M) ***
[08/01 12:13:10   1095s] Total net bbox length = 5.408e+05 (2.716e+05 2.692e+05) (ext = 9.604e+04)
[08/01 12:13:10   1095s] 
[08/01 12:13:10   1095s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[08/01 12:13:10   1095s] Info: 70 insts are soft-fixed.
[08/01 12:13:10   1095s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:10   1095s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:10   1095s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/01 12:13:10   1095s] (I)      Default pattern map key = top_default.
[08/01 12:13:10   1095s] (I)      Default pattern map key = top_default.
[08/01 12:13:10   1095s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3408.9M, EPOCH TIME: 1754075590.042886
[08/01 12:13:10   1095s] Starting refinePlace ...
[08/01 12:13:10   1095s] (I)      Default pattern map key = top_default.
[08/01 12:13:10   1095s] One DDP V2 for no tweak run.
[08/01 12:13:10   1095s] (I)      Default pattern map key = top_default.
[08/01 12:13:10   1095s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3412.4M, EPOCH TIME: 1754075590.100745
[08/01 12:13:10   1095s] DDP initSite1 nrRow 266 nrJob 266
[08/01 12:13:10   1095s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3412.4M, EPOCH TIME: 1754075590.100813
[08/01 12:13:10   1095s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3412.4M, EPOCH TIME: 1754075590.101084
[08/01 12:13:10   1095s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3412.4M, EPOCH TIME: 1754075590.101103
[08/01 12:13:10   1095s] DDP markSite nrRow 266 nrJob 266
[08/01 12:13:10   1095s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3412.4M, EPOCH TIME: 1754075590.101899
[08/01 12:13:10   1095s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3412.4M, EPOCH TIME: 1754075590.101970
[08/01 12:13:10   1095s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3419.3M, EPOCH TIME: 1754075590.114074
[08/01 12:13:10   1095s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3419.3M, EPOCH TIME: 1754075590.114128
[08/01 12:13:10   1095s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.004, MEM:3419.3M, EPOCH TIME: 1754075590.118601
[08/01 12:13:10   1095s] ** Cut row section cpu time 0:00:00.0.
[08/01 12:13:10   1095s]  ** Cut row section real time 0:00:00.0.
[08/01 12:13:10   1095s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.005, REAL:0.005, MEM:3419.3M, EPOCH TIME: 1754075590.118707
[08/01 12:13:10   1096s]   Spread Effort: high, standalone mode, useDDP on.
[08/01 12:13:10   1096s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3419.3MB) @(0:18:16 - 0:18:16).
[08/01 12:13:10   1096s] Move report: preRPlace moves 354 insts, mean move: 0.62 um, max move: 3.11 um 
[08/01 12:13:10   1096s] 	Max move on inst (U20747): (264.86, 144.48) --> (263.15, 143.08)
[08/01 12:13:10   1096s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/01 12:13:10   1096s] wireLenOptFixPriorityInst 5575 inst fixed
[08/01 12:13:10   1096s] 
[08/01 12:13:10   1096s] Running Spiral with 1 thread in Normal Mode  fetchWidth=169 
[08/01 12:13:11   1096s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f1a55e5ee08.
[08/01 12:13:11   1096s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[08/01 12:13:11   1096s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/01 12:13:11   1096s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[08/01 12:13:11   1096s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/01 12:13:11   1096s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=3403.3MB) @(0:18:16 - 0:18:17).
[08/01 12:13:11   1096s] Move report: Detail placement moves 354 insts, mean move: 0.62 um, max move: 3.11 um 
[08/01 12:13:11   1096s] 	Max move on inst (U20747): (264.86, 144.48) --> (263.15, 143.08)
[08/01 12:13:11   1096s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3403.3MB
[08/01 12:13:11   1096s] Statistics of distance of Instance movement in refine placement:
[08/01 12:13:11   1096s]   maximum (X+Y) =         3.11 um
[08/01 12:13:11   1096s]   inst (U20747) with max move: (264.86, 144.48) -> (263.15, 143.08)
[08/01 12:13:11   1096s]   mean    (X+Y) =         0.62 um
[08/01 12:13:11   1096s] Summary Report:
[08/01 12:13:11   1096s] Instances move: 354 (out of 50657 movable)
[08/01 12:13:11   1096s] Instances flipped: 0
[08/01 12:13:11   1096s] Mean displacement: 0.62 um
[08/01 12:13:11   1096s] Max displacement: 3.11 um [08/01 12:13:11   1096s] Total instances moved : 354
(Instance: U20747) (264.86, 144.48) -> (263.15, 143.08)
[08/01 12:13:11   1096s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[08/01 12:13:11   1096s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.452, REAL:1.453, MEM:3403.3M, EPOCH TIME: 1754075591.495718
[08/01 12:13:11   1096s] Total net bbox length = 5.410e+05 (2.717e+05 2.693e+05) (ext = 9.604e+04)
[08/01 12:13:11   1096s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3403.3MB
[08/01 12:13:11   1096s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3403.3MB) @(0:18:15 - 0:18:17).
[08/01 12:13:11   1096s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2496899.26
[08/01 12:13:11   1096s] *** Finished place_detail (0:18:17 mem=3403.3M) ***
[08/01 12:13:11   1096s] OPERPROF: Finished RefinePlace at level 1, CPU:1.504, REAL:1.506, MEM:3403.3M, EPOCH TIME: 1754075591.507902
[08/01 12:13:11   1096s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3403.3M, EPOCH TIME: 1754075591.507923
[08/01 12:13:11   1096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50657).
[08/01 12:13:11   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:11   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:11   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[08/01 12:13:11   1097s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.138, REAL:0.139, MEM:3392.3M, EPOCH TIME: 1754075591.646498
[08/01 12:13:11   1097s]   ClockRefiner summary
[08/01 12:13:11   1097s]   All clock instances: Moved 27, flipped 0 and cell swapped 0 (out of a total of 5645).
[08/01 12:13:11   1097s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 70).
[08/01 12:13:11   1097s]   The largest move was 0.95 um for weight_reg_reg[3]49.
[08/01 12:13:11   1097s]   Clock sinks: Moved 27, flipped 0 and cell swapped 0 (out of a total of 5575).
[08/01 12:13:11   1097s]   The largest move was 0.95 um for weight_reg_reg[3]49.
[08/01 12:13:11   1097s]   Restoring place_status_cts on 70 clock instances.
[08/01 12:13:11   1097s]   Revert refine place priority changes on 0 instances.
[08/01 12:13:11   1097s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/01 12:13:11   1097s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.1 real=0:00:04.1)
[08/01 12:13:11   1097s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:11   1097s] UM:*                                                                   CCOpt::Phase::eGRPC
[08/01 12:13:11   1097s]   CCOpt::Phase::Routing...
[08/01 12:13:11   1097s]   Clock implementation routing...
[08/01 12:13:11   1097s]     Leaving CCOpt scope - Routing Tools...
[08/01 12:13:11   1097s] Net route status summary:
[08/01 12:13:11   1097s]   Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:13:11   1097s]   Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/01 12:13:11   1097s]     Routing using eGR in eGR->NR Step...
[08/01 12:13:11   1097s]       Early Global Route - eGR->Nr High Frequency step...
[08/01 12:13:11   1097s] (ccopt eGR): There are 71 nets to be routed. 0 nets have skip routing designation.
[08/01 12:13:11   1097s] (ccopt eGR): There are 71 nets for routing of which 71 have one or more fixed wires.
[08/01 12:13:11   1097s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:13:11   1097s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:13:11   1097s] (ccopt eGR): Start to route 71 all nets
[08/01 12:13:11   1097s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3392.34 MB )
[08/01 12:13:11   1097s] (I)      ==================== Layers =====================
[08/01 12:13:11   1097s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:11   1097s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/01 12:13:11   1097s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:11   1097s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[08/01 12:13:11   1097s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[08/01 12:13:11   1097s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:11   1097s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[08/01 12:13:11   1097s] (I)      |   0 |  0 |  active |   other |        |    MS |
[08/01 12:13:11   1097s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[08/01 12:13:11   1097s] (I)      +-----+----+---------+---------+--------+-------+
[08/01 12:13:11   1097s] (I)      Started Import and model ( Curr Mem: 3392.34 MB )
[08/01 12:13:11   1097s] (I)      Default pattern map key = top_default.
[08/01 12:13:11   1097s] (I)      == Non-default Options ==
[08/01 12:13:11   1097s] (I)      Clean congestion better                            : true
[08/01 12:13:11   1097s] (I)      Estimate vias on DPT layer                         : true
[08/01 12:13:11   1097s] (I)      Clean congestion layer assignment rounds           : 3
[08/01 12:13:11   1097s] (I)      Layer constraints as soft constraints              : true
[08/01 12:13:11   1097s] (I)      Soft top layer                                     : true
[08/01 12:13:11   1097s] (I)      Skip prospective layer relax nets                  : true
[08/01 12:13:11   1097s] (I)      Better NDR handling                                : true
[08/01 12:13:11   1097s] (I)      Improved NDR modeling in LA                        : true
[08/01 12:13:11   1097s] (I)      Routing cost fix for NDR handling                  : true
[08/01 12:13:11   1097s] (I)      Block tracks for preroutes                         : true
[08/01 12:13:11   1097s] (I)      Assign IRoute by net group key                     : true
[08/01 12:13:11   1097s] (I)      Block unroutable channels                          : true
[08/01 12:13:11   1097s] (I)      Block unroutable channels 3D                       : true
[08/01 12:13:11   1097s] (I)      Bound layer relaxed segment wl                     : true
[08/01 12:13:11   1097s] (I)      Blocked pin reach length threshold                 : 2
[08/01 12:13:11   1097s] (I)      Check blockage within NDR space in TA              : true
[08/01 12:13:11   1097s] (I)      Skip must join for term with via pillar            : true
[08/01 12:13:11   1097s] (I)      Model find APA for IO pin                          : true
[08/01 12:13:11   1097s] (I)      On pin location for off pin term                   : true
[08/01 12:13:11   1097s] (I)      Handle EOL spacing                                 : true
[08/01 12:13:11   1097s] (I)      Merge PG vias by gap                               : true
[08/01 12:13:11   1097s] (I)      Maximum routing layer                              : 10
[08/01 12:13:11   1097s] (I)      Route selected nets only                           : true
[08/01 12:13:11   1097s] (I)      Refine MST                                         : true
[08/01 12:13:11   1097s] (I)      Honor PRL                                          : true
[08/01 12:13:11   1097s] (I)      Strong congestion aware                            : true
[08/01 12:13:11   1097s] (I)      Improved initial location for IRoutes              : true
[08/01 12:13:11   1097s] (I)      Multi panel TA                                     : true
[08/01 12:13:11   1097s] (I)      Penalize wire overlap                              : true
[08/01 12:13:11   1097s] (I)      Expand small instance blockage                     : true
[08/01 12:13:11   1097s] (I)      Reduce via in TA                                   : true
[08/01 12:13:11   1097s] (I)      SS-aware routing                                   : true
[08/01 12:13:11   1097s] (I)      Improve tree edge sharing                          : true
[08/01 12:13:11   1097s] (I)      Improve 2D via estimation                          : true
[08/01 12:13:11   1097s] (I)      Refine Steiner tree                                : true
[08/01 12:13:11   1097s] (I)      Build spine tree                                   : true
[08/01 12:13:11   1097s] (I)      Model pass through capacity                        : true
[08/01 12:13:11   1097s] (I)      Extend blockages by a half GCell                   : true
[08/01 12:13:11   1097s] (I)      Consider pin shapes                                : true
[08/01 12:13:11   1097s] (I)      Consider pin shapes for all nodes                  : true
[08/01 12:13:11   1097s] (I)      Consider NR APA                                    : true
[08/01 12:13:11   1097s] (I)      Consider IO pin shape                              : true
[08/01 12:13:11   1097s] (I)      Fix pin connection bug                             : true
[08/01 12:13:11   1097s] (I)      Consider layer RC for local wires                  : true
[08/01 12:13:11   1097s] (I)      Route to clock mesh pin                            : true
[08/01 12:13:11   1097s] (I)      LA-aware pin escape length                         : 2
[08/01 12:13:11   1097s] (I)      Connect multiple ports                             : true
[08/01 12:13:11   1097s] (I)      Split for must join                                : true
[08/01 12:13:11   1097s] (I)      Number of threads                                  : 1
[08/01 12:13:11   1097s] (I)      Routing effort level                               : 10000
[08/01 12:13:11   1097s] (I)      Prefer layer length threshold                      : 8
[08/01 12:13:11   1097s] (I)      Overflow penalty cost                              : 10
[08/01 12:13:11   1097s] (I)      A-star cost                                        : 0.300000
[08/01 12:13:11   1097s] (I)      Misalignment cost                                  : 10.000000
[08/01 12:13:11   1097s] (I)      Threshold for short IRoute                         : 6
[08/01 12:13:11   1097s] (I)      Via cost during post routing                       : 1.000000
[08/01 12:13:11   1097s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/01 12:13:11   1097s] (I)      Source-to-sink ratio                               : 0.300000
[08/01 12:13:11   1097s] (I)      Scenic ratio bound                                 : 3.000000
[08/01 12:13:11   1097s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/01 12:13:11   1097s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/01 12:13:11   1097s] (I)      PG-aware similar topology routing                  : true
[08/01 12:13:11   1097s] (I)      Maze routing via cost fix                          : true
[08/01 12:13:11   1097s] (I)      Apply PRL on PG terms                              : true
[08/01 12:13:11   1097s] (I)      Apply PRL on obs objects                           : true
[08/01 12:13:11   1097s] (I)      Handle range-type spacing rules                    : true
[08/01 12:13:11   1097s] (I)      PG gap threshold multiplier                        : 10.000000
[08/01 12:13:11   1097s] (I)      Parallel spacing query fix                         : true
[08/01 12:13:11   1097s] (I)      Force source to root IR                            : true
[08/01 12:13:11   1097s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/01 12:13:11   1097s] (I)      Do not relax to DPT layer                          : true
[08/01 12:13:11   1097s] (I)      No DPT in post routing                             : true
[08/01 12:13:11   1097s] (I)      Modeling PG via merging fix                        : true
[08/01 12:13:11   1097s] (I)      Shield aware TA                                    : true
[08/01 12:13:11   1097s] (I)      Strong shield aware TA                             : true
[08/01 12:13:11   1097s] (I)      Overflow calculation fix in LA                     : true
[08/01 12:13:11   1097s] (I)      Post routing fix                                   : true
[08/01 12:13:11   1097s] (I)      Strong post routing                                : true
[08/01 12:13:11   1097s] (I)      NDR via pillar fix                                 : true
[08/01 12:13:11   1097s] (I)      Violation on path threshold                        : 1
[08/01 12:13:11   1097s] (I)      Pass through capacity modeling                     : true
[08/01 12:13:11   1097s] (I)      Select the non-relaxed segments in post routing stage : true
[08/01 12:13:11   1097s] (I)      Select term pin box for io pin                     : true
[08/01 12:13:11   1097s] (I)      Penalize NDR sharing                               : true
[08/01 12:13:11   1097s] (I)      Enable special modeling                            : false
[08/01 12:13:11   1097s] (I)      Keep fixed segments                                : true
[08/01 12:13:11   1097s] (I)      Reorder net groups by key                          : true
[08/01 12:13:11   1097s] (I)      Increase net scenic ratio                          : true
[08/01 12:13:11   1097s] (I)      Method to set GCell size                           : row
[08/01 12:13:11   1097s] (I)      Connect multiple ports and must join fix           : true
[08/01 12:13:11   1097s] (I)      Avoid high resistance layers                       : true
[08/01 12:13:11   1097s] (I)      Model find APA for IO pin fix                      : true
[08/01 12:13:11   1097s] (I)      Avoid connecting non-metal layers                  : true
[08/01 12:13:11   1097s] (I)      Use track pitch for NDR                            : true
[08/01 12:13:11   1097s] (I)      Enable layer relax to lower layer                  : true
[08/01 12:13:11   1097s] (I)      Enable layer relax to upper layer                  : true
[08/01 12:13:11   1097s] (I)      Top layer relaxation fix                           : true
[08/01 12:13:11   1097s] (I)      Handle non-default track width                     : false
[08/01 12:13:11   1097s] (I)      Counted 44167 PG shapes. We will not process PG shapes layer by layer.
[08/01 12:13:12   1097s] (I)      Use row-based GCell size
[08/01 12:13:12   1097s] (I)      Use row-based GCell align
[08/01 12:13:12   1097s] (I)      layer 0 area = 0
[08/01 12:13:12   1097s] (I)      layer 1 area = 0
[08/01 12:13:12   1097s] (I)      layer 2 area = 0
[08/01 12:13:12   1097s] (I)      layer 3 area = 0
[08/01 12:13:12   1097s] (I)      layer 4 area = 0
[08/01 12:13:12   1097s] (I)      layer 5 area = 0
[08/01 12:13:12   1097s] (I)      layer 6 area = 0
[08/01 12:13:12   1097s] (I)      layer 7 area = 0
[08/01 12:13:12   1097s] (I)      layer 8 area = 0
[08/01 12:13:12   1097s] (I)      layer 9 area = 0
[08/01 12:13:12   1097s] (I)      GCell unit size   : 2800
[08/01 12:13:12   1097s] (I)      GCell multiplier  : 1
[08/01 12:13:12   1097s] (I)      GCell row height  : 2800
[08/01 12:13:12   1097s] (I)      Actual row height : 2800
[08/01 12:13:12   1097s] (I)      GCell align ref   : 20140 20160
[08/01 12:13:12   1097s] [NR-eGR] Track table information for default rule: 
[08/01 12:13:12   1097s] [NR-eGR] metal1 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal2 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal3 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal4 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal5 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal6 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal7 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal8 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal9 has single uniform track structure
[08/01 12:13:12   1097s] [NR-eGR] metal10 has single uniform track structure
[08/01 12:13:12   1097s] (I)      ============== Default via ===============
[08/01 12:13:12   1097s] (I)      +---+------------------+-----------------+
[08/01 12:13:12   1097s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[08/01 12:13:12   1097s] (I)      +---+------------------+-----------------+
[08/01 12:13:12   1097s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[08/01 12:13:12   1097s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[08/01 12:13:12   1097s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[08/01 12:13:12   1097s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[08/01 12:13:12   1097s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[08/01 12:13:12   1097s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[08/01 12:13:12   1097s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[08/01 12:13:12   1097s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[08/01 12:13:12   1097s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[08/01 12:13:12   1097s] (I)      +---+------------------+-----------------+
[08/01 12:13:12   1097s] [NR-eGR] Read 177722 PG shapes
[08/01 12:13:12   1097s] [NR-eGR] Read 0 clock shapes
[08/01 12:13:12   1097s] [NR-eGR] Read 0 other shapes
[08/01 12:13:12   1097s] [NR-eGR] #Routing Blockages  : 0
[08/01 12:13:12   1097s] [NR-eGR] #Instance Blockages : 0
[08/01 12:13:12   1097s] [NR-eGR] #PG Blockages       : 177722
[08/01 12:13:12   1097s] [NR-eGR] #Halo Blockages     : 0
[08/01 12:13:12   1097s] [NR-eGR] #Boundary Blockages : 0
[08/01 12:13:12   1097s] [NR-eGR] #Clock Blockages    : 0
[08/01 12:13:12   1097s] [NR-eGR] #Other Blockages    : 0
[08/01 12:13:12   1097s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/01 12:13:12   1097s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/01 12:13:12   1097s] [NR-eGR] Read 61010 nets ( ignored 60939 )
[08/01 12:13:12   1097s] [NR-eGR] Connected 0 must-join pins/ports
[08/01 12:13:12   1097s] (I)      early_global_route_priority property id does not exist.
[08/01 12:13:12   1097s] (I)      Read Num Blocks=177722  Num Prerouted Wires=0  Num CS=0
[08/01 12:13:12   1097s] (I)      Layer 1 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 2 (H) : #blockages 28836 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 3 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 4 (H) : #blockages 28836 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 5 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 6 (H) : #blockages 28836 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 7 (V) : #blockages 9612 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 8 (H) : #blockages 31076 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Layer 9 (V) : #blockages 21690 : #preroutes 0
[08/01 12:13:12   1097s] (I)      Moved 0 terms for better access 
[08/01 12:13:12   1097s] (I)      Number of ignored nets                =      0
[08/01 12:13:12   1097s] (I)      Number of connected nets              =      0
[08/01 12:13:12   1097s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/01 12:13:12   1097s] (I)      Number of clock nets                  =     71.  Ignored: No
[08/01 12:13:12   1097s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/01 12:13:12   1097s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/01 12:13:12   1097s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/01 12:13:12   1097s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/01 12:13:12   1097s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/01 12:13:12   1097s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/01 12:13:12   1097s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/01 12:13:12   1097s] [NR-eGR] There are 71 clock nets ( 71 with NDR ).
[08/01 12:13:12   1097s] (I)      Ndr track 0 does not exist
[08/01 12:13:12   1097s] (I)      ---------------------Grid Graph Info--------------------
[08/01 12:13:12   1097s] (I)      Routing area        : (0, 0) - (786600, 785120)
[08/01 12:13:12   1097s] (I)      Core area           : (20140, 20160) - (766460, 764960)
[08/01 12:13:12   1097s] (I)      Site width          :   380  (dbu)
[08/01 12:13:12   1097s] (I)      Row height          :  2800  (dbu)
[08/01 12:13:12   1097s] (I)      GCell row height    :  2800  (dbu)
[08/01 12:13:12   1097s] (I)      GCell width         :  2800  (dbu)
[08/01 12:13:12   1097s] (I)      GCell height        :  2800  (dbu)
[08/01 12:13:12   1097s] (I)      Grid                :   281   281    10
[08/01 12:13:12   1097s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[08/01 12:13:12   1097s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/01 12:13:12   1097s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/01 12:13:12   1097s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/01 12:13:12   1097s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/01 12:13:12   1097s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[08/01 12:13:12   1097s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/01 12:13:12   1097s] (I)      First track coord   :   140   190   140   730   700   730  1820  1850  4300  3530
[08/01 12:13:12   1097s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/01 12:13:12   1097s] (I)      Total num of tracks :  2804  2070  2804  1404  1401  1404   467   467   244   233
[08/01 12:13:12   1097s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/01 12:13:12   1097s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/01 12:13:12   1097s] (I)      --------------------------------------------------------
[08/01 12:13:12   1097s] 
[08/01 12:13:12   1097s] [NR-eGR] ============ Routing rule table ============
[08/01 12:13:12   1097s] [NR-eGR] Rule id: 0  Nets: 71
[08/01 12:13:12   1097s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/01 12:13:12   1097s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[08/01 12:13:12   1097s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[08/01 12:13:12   1097s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[08/01 12:13:12   1097s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[08/01 12:13:12   1097s] [NR-eGR] ========================================
[08/01 12:13:12   1097s] [NR-eGR] 
[08/01 12:13:12   1097s] (I)      =============== Blocked Tracks ===============
[08/01 12:13:12   1097s] (I)      +-------+---------+----------+---------------+
[08/01 12:13:12   1097s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/01 12:13:12   1097s] (I)      +-------+---------+----------+---------------+
[08/01 12:13:12   1097s] (I)      |     1 |       0 |        0 |         0.00% |
[08/01 12:13:12   1097s] (I)      |     2 |  581670 |   100930 |        17.35% |
[08/01 12:13:12   1097s] (I)      |     3 |  787924 |    22430 |         2.85% |
[08/01 12:13:12   1097s] (I)      |     4 |  394524 |    75828 |        19.22% |
[08/01 12:13:12   1097s] (I)      |     5 |  393681 |    24028 |         6.10% |
[08/01 12:13:12   1097s] (I)      |     6 |  394524 |    75828 |        19.22% |
[08/01 12:13:12   1097s] (I)      |     7 |  131227 |    26262 |        20.01% |
[08/01 12:13:12   1097s] (I)      |     8 |  131227 |    34442 |        26.25% |
[08/01 12:13:12   1097s] (I)      |     9 |   68564 |    26783 |        39.06% |
[08/01 12:13:12   1097s] (I)      |    10 |   65473 |    23379 |        35.71% |
[08/01 12:13:12   1097s] (I)      +-------+---------+----------+---------------+
[08/01 12:13:12   1097s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 3422.72 MB )
[08/01 12:13:12   1097s] (I)      Reset routing kernel
[08/01 12:13:12   1097s] (I)      Started Global Routing ( Curr Mem: 3422.72 MB )
[08/01 12:13:12   1097s] (I)      totalPins=5715  totalGlobalPin=5584 (97.71%)
[08/01 12:13:12   1097s] (I)      total 2D Cap : 1114763 = (765494 H, 349269 V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[08/01 12:13:12   1097s] (I)      ============  Phase 1a Route ============
[08/01 12:13:12   1097s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 139
[08/01 12:13:12   1097s] (I)      Usage: 14241 = (6749 H, 7492 V) = (0.88% H, 2.15% V) = (9.449e+03um H, 1.049e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1b Route ============
[08/01 12:13:12   1097s] (I)      Usage: 14240 = (6750 H, 7490 V) = (0.88% H, 2.14% V) = (9.450e+03um H, 1.049e+04um V)
[08/01 12:13:12   1097s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.993600e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1c Route ============
[08/01 12:13:12   1097s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:12   1097s] (I)      Usage: 14240 = (6750 H, 7490 V) = (0.88% H, 2.14% V) = (9.450e+03um H, 1.049e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1d Route ============
[08/01 12:13:12   1097s] (I)      Usage: 14328 = (6825 H, 7503 V) = (0.89% H, 2.15% V) = (9.555e+03um H, 1.050e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1e Route ============
[08/01 12:13:12   1097s] (I)      Usage: 14328 = (6825 H, 7503 V) = (0.89% H, 2.15% V) = (9.555e+03um H, 1.050e+04um V)
[08/01 12:13:12   1097s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.005920e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1f Route ============
[08/01 12:13:12   1097s] (I)      Usage: 14340 = (6842 H, 7498 V) = (0.89% H, 2.15% V) = (9.579e+03um H, 1.050e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1g Route ============
[08/01 12:13:12   1097s] (I)      Usage: 13416 = (6443 H, 6973 V) = (0.84% H, 2.00% V) = (9.020e+03um H, 9.762e+03um V)
[08/01 12:13:12   1097s] (I)      #Nets         : 71
[08/01 12:13:12   1097s] (I)      #Relaxed nets : 52
[08/01 12:13:12   1097s] (I)      Wire length   : 2567
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1h Route ============
[08/01 12:13:12   1097s] [NR-eGR] Create a new net group with 52 nets and layer range [3, 6]
[08/01 12:13:12   1097s] (I)      Usage: 13415 = (6442 H, 6973 V) = (0.84% H, 2.00% V) = (9.019e+03um H, 9.762e+03um V)
[08/01 12:13:12   1097s] (I)      total 2D Cap : 1839958 = (1139284 H, 700674 V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1a Route ============
[08/01 12:13:12   1097s] [NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 6]
[08/01 12:13:12   1097s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 136
[08/01 12:13:12   1097s] (I)      Usage: 25089 = (11987 H, 13102 V) = (1.05% H, 1.87% V) = (1.678e+04um H, 1.834e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1b Route ============
[08/01 12:13:12   1097s] (I)      Usage: 25089 = (11987 H, 13102 V) = (1.05% H, 1.87% V) = (1.678e+04um H, 1.834e+04um V)
[08/01 12:13:12   1097s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.512460e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1c Route ============
[08/01 12:13:12   1097s] (I)      Usage: 25089 = (11987 H, 13102 V) = (1.05% H, 1.87% V) = (1.678e+04um H, 1.834e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1d Route ============
[08/01 12:13:12   1097s] (I)      Usage: 25089 = (11987 H, 13102 V) = (1.05% H, 1.87% V) = (1.678e+04um H, 1.834e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1e Route ============
[08/01 12:13:12   1097s] (I)      Usage: 25089 = (11987 H, 13102 V) = (1.05% H, 1.87% V) = (1.678e+04um H, 1.834e+04um V)
[08/01 12:13:12   1097s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.512460e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1f Route ============
[08/01 12:13:12   1097s] (I)      Usage: 25089 = (11987 H, 13102 V) = (1.05% H, 1.87% V) = (1.678e+04um H, 1.834e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1g Route ============
[08/01 12:13:12   1097s] (I)      Usage: 24489 = (11743 H, 12746 V) = (1.03% H, 1.82% V) = (1.644e+04um H, 1.784e+04um V)
[08/01 12:13:12   1097s] (I)      #Nets         : 52
[08/01 12:13:12   1097s] (I)      #Relaxed nets : 45
[08/01 12:13:12   1097s] (I)      Wire length   : 1555
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1h Route ============
[08/01 12:13:12   1097s] [NR-eGR] Create a new net group with 45 nets and layer range [3, 8]
[08/01 12:13:12   1097s] (I)      Usage: 24492 = (11740 H, 12752 V) = (1.03% H, 1.82% V) = (1.644e+04um H, 1.785e+04um V)
[08/01 12:13:12   1097s] (I)      total 2D Cap : 2043620 = (1246161 H, 797459 V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1a Route ============
[08/01 12:13:12   1097s] [NR-eGR] Layer group 3: route 45 net(s) in layer range [3, 8]
[08/01 12:13:12   1097s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 132
[08/01 12:13:12   1097s] (I)      Usage: 34603 = (16558 H, 18045 V) = (1.33% H, 2.26% V) = (2.318e+04um H, 2.526e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1b Route ============
[08/01 12:13:12   1097s] (I)      Usage: 34603 = (16558 H, 18045 V) = (1.33% H, 2.26% V) = (2.318e+04um H, 2.526e+04um V)
[08/01 12:13:12   1097s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.844420e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1c Route ============
[08/01 12:13:12   1097s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:12   1097s] (I)      Usage: 34603 = (16558 H, 18045 V) = (1.33% H, 2.26% V) = (2.318e+04um H, 2.526e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1d Route ============
[08/01 12:13:12   1097s] (I)      Usage: 34603 = (16558 H, 18045 V) = (1.33% H, 2.26% V) = (2.318e+04um H, 2.526e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1e Route ============
[08/01 12:13:12   1097s] (I)      Usage: 34603 = (16558 H, 18045 V) = (1.33% H, 2.26% V) = (2.318e+04um H, 2.526e+04um V)
[08/01 12:13:12   1097s] [NR-eGR] [08/01 12:13:12   1097s] (I)      Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.844420e+04um

[08/01 12:13:12   1097s] (I)      ============  Phase 1f Route ============
[08/01 12:13:12   1097s] (I)      Usage: 34603 = (16558 H, 18045 V) = (1.33% H, 2.26% V) = (2.318e+04um H, 2.526e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1g Route ============
[08/01 12:13:12   1097s] (I)      Usage: 34009 = (16312 H, 17697 V) = (1.31% H, 2.22% V) = (2.284e+04um H, 2.478e+04um V)
[08/01 12:13:12   1097s] (I)      #Nets         : 45
[08/01 12:13:12   1097s] (I)      #Relaxed nets : 45
[08/01 12:13:12   1097s] (I)      Wire length   : 0
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      [08/01 12:13:12   1097s] [NR-eGR] Create a new net group with 45 nets and layer range [3, 10]
============  Phase 1h Route ============
[08/01 12:13:12   1097s] (I)      Usage: 34009 = (16312 H, 17697 V) = (1.31% H, 2.22% V) = (2.284e+04um H, 2.478e+04um V)
[08/01 12:13:12   1097s] (I)      total 2D Cap : 2127495 = (1287942 H, 839553 V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] [NR-eGR] Layer group 4: route 45 net(s) in layer range [3, 10]
[08/01 12:13:12   1097s] (I)      ============  Phase 1a Route ============
[08/01 12:13:12   1097s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 133
[08/01 12:13:12   1097s] (I)      Usage: 44120 = (21130 H, 22990 V) = (1.64% H, 2.74% V) = (2.958e+04um H, 3.219e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1b Route ============
[08/01 12:13:12   1097s] (I)      Usage: 44120 = (21130 H, 22990 V) = (1.64% H, 2.74% V) = (2.958e+04um H, 3.219e+04um V)
[08/01 12:13:12   1097s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.176800e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1c Route ============
[08/01 12:13:12   1097s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:12   1097s] (I)      Usage: 44120 = (21130 H, 22990 V) = (1.64% H, 2.74% V) = (2.958e+04um H, 3.219e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1d Route ============
[08/01 12:13:12   1097s] (I)      Usage: 44120 = (21130 H, 22990 V) = (1.64% H, 2.74% V) = (2.958e+04um H, 3.219e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1e Route ============
[08/01 12:13:12   1097s] (I)      Usage: 44120 = (21130 H, 22990 V) = (1.64% H, 2.74% V) = (2.958e+04um H, 3.219e+04um V)
[08/01 12:13:12   1097s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.176800e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1f Route ============
[08/01 12:13:12   1097s] (I)      Usage: 44120 = (21130 H, 22990 V) = (1.64% H, 2.74% V) = (2.958e+04um H, 3.219e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1g Route ============
[08/01 12:13:12   1097s] (I)      Usage: 43479 = (20863 H, 22616 V) = (1.62% H, 2.69% V) = (2.921e+04um H, 3.166e+04um V)
[08/01 12:13:12   1097s] (I)      #Nets         : 45
[08/01 12:13:12   1097s] (I)      #Relaxed nets : 45
[08/01 12:13:12   1097s] (I)      Wire length   : 0
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      [08/01 12:13:12   1097s] [NR-eGR] Create a new net group with 45 nets and layer range [2, 10]
============  Phase 1h Route ============
[08/01 12:13:12   1097s] (I)      Usage: 43479 = (20863 H, 22616 V) = (1.62% H, 2.69% V) = (2.921e+04um H, 3.166e+04um V)
[08/01 12:13:12   1097s] (I)      total 2D Cap : 2670853 = (1287942 H, 1382911 V)
[08/01 12:13:12   1097s] (I)      [08/01 12:13:12   1097s] [NR-eGR] Layer group 5: route 45 net(s) in layer range [2, 10]

[08/01 12:13:12   1097s] (I)      ============  Phase 1a Route ============
[08/01 12:13:12   1097s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 157
[08/01 12:13:12   1097s] (I)      Usage: 63142 = (30263 H, 32879 V) = (2.35% H, 2.38% V) = (4.237e+04um H, 4.603e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1b Route ============
[08/01 12:13:12   1097s] (I)      Usage: 63142 = (30263 H, 32879 V) = (2.35% H, 2.38% V) = (4.237e+04um H, 4.603e+04um V)
[08/01 12:13:12   1097s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.839880e+04um
[08/01 12:13:12   1097s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/01 12:13:12   1097s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1c Route ============
[08/01 12:13:12   1097s] (I)      Level2 Grid: 57 x 57
[08/01 12:13:12   1097s] (I)      Usage: 63142 = (30263 H, 32879 V) = (2.35% H, 2.38% V) = (4.237e+04um H, 4.603e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1d Route ============
[08/01 12:13:12   1097s] (I)      Usage: 63224 = (30365 H, 32859 V) = (2.36% H, 2.38% V) = (4.251e+04um H, 4.600e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1e Route ============
[08/01 12:13:12   1097s] (I)      Usage: 63224 = (30365 H, 32859 V) = (2.36% H, 2.38% V) = (4.251e+04um H, 4.600e+04um V)
[08/01 12:13:12   1097s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.851360e+04um
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1f Route ============
[08/01 12:13:12   1097s] (I)      Usage: 63244 = (30389 H, 32855 V) = (2.36% H, 2.38% V) = (4.254e+04um H, 4.600e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1g Route ============
[08/01 12:13:12   1097s] (I)      Usage: 63171 = (30331 H, 32840 V) = (2.35% H, 2.37% V) = (4.246e+04um H, 4.598e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] (I)      ============  Phase 1h Route ============
[08/01 12:13:12   1097s] (I)      Usage: 63168 = (30325 H, 32843 V) = (2.35% H, 2.37% V) = (4.246e+04um H, 4.598e+04um V)
[08/01 12:13:12   1097s] (I)      
[08/01 12:13:12   1097s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/01 12:13:12   1097s] [NR-eGR]                        OverCon            
[08/01 12:13:12   1097s] [NR-eGR]                         #Gcell     %Gcell
[08/01 12:13:12   1097s] [NR-eGR]        Layer             (1-0)    OverCon
[08/01 12:13:12   1097s] [NR-eGR] ----------------------------------------------
[08/01 12:13:12   1097s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR] ----------------------------------------------
[08/01 12:13:12   1097s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/01 12:13:12   1097s] [NR-eGR] 
[08/01 12:13:12   1097s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.30 sec, Curr Mem: 3430.72 MB )
[08/01 12:13:12   1097s] (I)      total 2D Cap : 2718897 = (1293873 H, 1425024 V)
[08/01 12:13:12   1097s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/01 12:13:12   1097s] (I)      ============= Track Assignment ============
[08/01 12:13:12   1097s] (I)      Started Track Assignment (1T) ( Curr Mem: 3430.72 MB )
[08/01 12:13:12   1097s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[08/01 12:13:12   1097s] (I)      Run Multi-thread track assignment
[08/01 12:13:12   1097s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3430.72 MB )
[08/01 12:13:12   1097s] (I)      Started Export ( Curr Mem: 3430.72 MB )
[08/01 12:13:12   1097s] [NR-eGR]                  Length (um)    Vias 
[08/01 12:13:12   1097s] [NR-eGR] -------------------------------------
[08/01 12:13:12   1097s] [NR-eGR]  metal1   (1H)             0  197729 
[08/01 12:13:12   1097s] [NR-eGR]  metal2   (2V)        136691  239166 
[08/01 12:13:12   1097s] [NR-eGR]  metal3   (3H)        240031   79133 
[08/01 12:13:12   1097s] [NR-eGR]  metal4   (4V)        108854   12640 
[08/01 12:13:12   1097s] [NR-eGR]  metal5   (5H)         48259   10159 
[08/01 12:13:12   1097s] [NR-eGR]  metal6   (6V)         52484     231 
[08/01 12:13:12   1097s] [NR-eGR]  metal7   (7H)           383     109 
[08/01 12:13:12   1097s] [NR-eGR]  metal8   (8V)          1216       4 
[08/01 12:13:12   1097s] [NR-eGR]  metal9   (9H)             2       0 
[08/01 12:13:12   1097s] [NR-eGR]  metal10  (10V)            0       0 
[08/01 12:13:12   1097s] [NR-eGR] -------------------------------------
[08/01 12:13:12   1097s] [NR-eGR]           Total       587921  539171 
[08/01 12:13:12   1097s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:12   1097s] [NR-eGR] Total half perimeter of net bounding box: 540963um
[08/01 12:13:12   1097s] [NR-eGR] Total length: 587921um, number of vias: 539171
[08/01 12:13:12   1097s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:12   1097s] [NR-eGR] Total eGR-routed clock nets wire length: 21286um, number of vias: 16573
[08/01 12:13:12   1097s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:12   1098s] [NR-eGR] Report for selected net(s) only.
[08/01 12:13:12   1098s] [NR-eGR]                  Length (um)   Vias 
[08/01 12:13:12   1098s] [NR-eGR] ------------------------------------
[08/01 12:13:12   1098s] [NR-eGR]  metal1   (1H)             0   5715 
[08/01 12:13:12   1098s] [NR-eGR]  metal2   (2V)          3629   6362 
[08/01 12:13:12   1098s] [NR-eGR]  metal3   (3H)          9095   4234 
[08/01 12:13:12   1098s] [NR-eGR]  metal4   (4V)          7692    253 
[08/01 12:13:12   1098s] [NR-eGR]  metal5   (5H)           826      9 
[08/01 12:13:12   1098s] [NR-eGR]  metal6   (6V)            44      0 
[08/01 12:13:12   1098s] [NR-eGR]  metal7   (7H)             0      0 
[08/01 12:13:12   1098s] [NR-eGR]  metal8   (8V)             0      0 
[08/01 12:13:12   1098s] [NR-eGR]  metal9   (9H)             0      0 
[08/01 12:13:12   1098s] [NR-eGR]  metal10  (10V)            0      0 
[08/01 12:13:12   1098s] [NR-eGR] ------------------------------------
[08/01 12:13:12   1098s] [NR-eGR]           Total        21286  16573 
[08/01 12:13:12   1098s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:12   1098s] [NR-eGR] Total half perimeter of net bounding box: 7591um
[08/01 12:13:12   1098s] [NR-eGR] Total length: 21286um, number of vias: 16573
[08/01 12:13:12   1098s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:12   1098s] [NR-eGR] Total routed clock nets wire length: 21286um, number of vias: 16573
[08/01 12:13:12   1098s] [NR-eGR] --------------------------------------------------------------------------
[08/01 12:13:12   1098s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3430.72 MB )
[08/01 12:13:12   1098s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.78 sec, Real: 0.80 sec, Curr Mem: 3430.72 MB )
[08/01 12:13:12   1098s] (I)      ========================================= Runtime Summary =========================================
[08/01 12:13:12   1098s] (I)       Step                                              %        Start       Finish      Real       CPU 
[08/01 12:13:12   1098s] (I)      ---------------------------------------------------------------------------------------------------
[08/01 12:13:12   1098s] (I)       Early Global Route kernel                   100.00%  2905.16 sec  2905.96 sec  0.80 sec  0.78 sec 
[08/01 12:13:12   1098s] (I)       +-Import and model                           27.71%  2905.16 sec  2905.38 sec  0.22 sec  0.21 sec 
[08/01 12:13:12   1098s] (I)       | +-Create place DB                          12.74%  2905.16 sec  2905.26 sec  0.10 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)       | | +-Import place data                      12.73%  2905.16 sec  2905.26 sec  0.10 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read instances and placement          2.80%  2905.16 sec  2905.18 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read nets                             9.92%  2905.18 sec  2905.26 sec  0.08 sec  0.08 sec 
[08/01 12:13:12   1098s] (I)       | +-Create route DB                          13.63%  2905.26 sec  2905.37 sec  0.11 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)       | | +-Import route data (1T)                 13.54%  2905.26 sec  2905.37 sec  0.11 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.33%  2905.28 sec  2905.30 sec  0.02 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read routing blockages              0.00%  2905.28 sec  2905.28 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read instance blockages             0.58%  2905.28 sec  2905.28 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read PG blockages                   1.13%  2905.28 sec  2905.29 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read clock blockages                0.10%  2905.29 sec  2905.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read other blockages                0.10%  2905.29 sec  2905.29 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read halo blockages                 0.08%  2905.29 sec  2905.30 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Read boundary cut boxes             0.00%  2905.30 sec  2905.30 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read blackboxes                       0.00%  2905.30 sec  2905.30 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read prerouted                        4.32%  2905.30 sec  2905.33 sec  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read unlegalized nets                 0.63%  2905.33 sec  2905.34 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Read nets                             0.07%  2905.34 sec  2905.34 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Set up via pillars                    0.00%  2905.34 sec  2905.34 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Initialize 3D grid graph              0.42%  2905.34 sec  2905.34 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Model blockage capacity               3.53%  2905.34 sec  2905.37 sec  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Initialize 3D capacity              3.21%  2905.34 sec  2905.37 sec  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Move terms for access (1T)            0.11%  2905.37 sec  2905.37 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Read aux data                             0.00%  2905.37 sec  2905.37 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Others data preparation                   0.02%  2905.37 sec  2905.37 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Create route kernel                       0.86%  2905.37 sec  2905.38 sec  0.01 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       +-Global Routing                             36.95%  2905.38 sec  2905.68 sec  0.30 sec  0.28 sec 
[08/01 12:13:12   1098s] (I)       | +-Initialization                            0.08%  2905.38 sec  2905.38 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Net group 1                              11.42%  2905.38 sec  2905.47 sec  0.09 sec  0.09 sec 
[08/01 12:13:12   1098s] (I)       | | +-Generate topology                       3.46%  2905.38 sec  2905.41 sec  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1a                                0.60%  2905.41 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern routing (1T)                  0.16%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1b                                0.34%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Monotonic routing (1T)                0.17%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1c                                0.17%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Two level Routing                     0.16%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2905.42 sec  2905.42 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1d                                2.18%  2905.42 sec  2905.44 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Detoured routing (1T)                 2.16%  2905.42 sec  2905.44 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1e                                0.07%  2905.44 sec  2905.44 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Route legalization                    0.04%  2905.44 sec  2905.44 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Legalize Blockage Violations        0.04%  2905.44 sec  2905.44 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1f                                0.53%  2905.44 sec  2905.45 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Congestion clean                      0.52%  2905.44 sec  2905.45 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1g                                2.33%  2905.45 sec  2905.46 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          2.32%  2905.45 sec  2905.46 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1h                                0.46%  2905.47 sec  2905.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          0.45%  2905.47 sec  2905.47 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Layer assignment (1T)                   0.73%  2905.47 sec  2905.47 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | +-Net group 2                               6.36%  2905.47 sec  2905.53 sec  0.05 sec  0.05 sec 
[08/01 12:13:12   1098s] (I)       | | +-Generate topology                       3.20%  2905.47 sec  2905.50 sec  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1a                                0.45%  2905.50 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern routing (1T)                  0.12%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.13%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1b                                0.25%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Monotonic routing (1T)                0.11%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1c                                0.00%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1d                                0.00%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1e                                0.05%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Route legalization                    0.03%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1f                                0.00%  2905.51 sec  2905.51 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1g                                1.35%  2905.51 sec  2905.52 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          1.34%  2905.51 sec  2905.52 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1h                                0.14%  2905.52 sec  2905.52 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          0.13%  2905.52 sec  2905.52 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Layer assignment (1T)                   0.23%  2905.52 sec  2905.53 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Net group 3                               5.62%  2905.53 sec  2905.57 sec  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)       | | +-Generate topology                       2.48%  2905.53 sec  2905.55 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1a                                0.39%  2905.55 sec  2905.55 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern routing (1T)                  0.10%  2905.55 sec  2905.55 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  2905.55 sec  2905.55 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1b                                0.23%  2905.55 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Monotonic routing (1T)                0.11%  2905.55 sec  2905.55 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1c                                0.16%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Two level Routing                     0.16%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1d                                0.21%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Detoured routing (1T)                 0.19%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1e                                0.08%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Route legalization                    0.06%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Legalize Blockage Violations        0.05%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1f                                0.09%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Congestion clean                      0.08%  2905.56 sec  2905.56 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1g                                1.23%  2905.56 sec  2905.57 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          1.22%  2905.56 sec  2905.57 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1h                                0.04%  2905.57 sec  2905.57 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          0.03%  2905.57 sec  2905.57 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Net group 4                               5.67%  2905.57 sec  2905.62 sec  0.05 sec  0.05 sec 
[08/01 12:13:12   1098s] (I)       | | +-Generate topology                       2.45%  2905.57 sec  2905.59 sec  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1a                                0.39%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern routing (1T)                  0.10%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1b                                0.23%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Monotonic routing (1T)                0.11%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1c                                0.16%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Two level Routing                     0.16%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1d                                0.23%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Detoured routing (1T)                 0.23%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1e                                0.06%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Route legalization                    0.04%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Legalize Blockage Violations        0.03%  2905.60 sec  2905.60 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1f                                0.09%  2905.60 sec  2905.61 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Congestion clean                      0.08%  2905.60 sec  2905.61 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1g                                1.21%  2905.61 sec  2905.62 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          1.20%  2905.61 sec  2905.62 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1h                                0.04%  2905.62 sec  2905.62 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          0.03%  2905.62 sec  2905.62 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Net group 5                               5.28%  2905.62 sec  2905.66 sec  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)       | | +-Generate topology                       0.00%  2905.62 sec  2905.62 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1a                                0.24%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern routing (1T)                  0.06%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Add via demand to 2D                  0.05%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1b                                0.18%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Monotonic routing (1T)                0.06%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1c                                0.13%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Two level Routing                     0.13%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  2905.63 sec  2905.63 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1d                                1.13%  2905.63 sec  2905.64 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Detoured routing (1T)                 1.12%  2905.63 sec  2905.64 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1e                                0.03%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Route legalization                    0.01%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1f                                0.17%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Congestion clean                      0.16%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1g                                0.19%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          0.19%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Phase 1h                                0.17%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | | +-Post Routing                          0.16%  2905.64 sec  2905.64 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Layer assignment (1T)                   1.40%  2905.65 sec  2905.66 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       +-Export 3D cong map                          1.40%  2905.68 sec  2905.69 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | +-Export 2D cong map                        0.14%  2905.69 sec  2905.69 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       +-Extract Global 3D Wires                     0.02%  2905.69 sec  2905.69 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       +-Track Assignment (1T)                       4.66%  2905.69 sec  2905.73 sec  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)       | +-Initialization                            0.00%  2905.69 sec  2905.69 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Track Assignment Kernel                   4.62%  2905.69 sec  2905.73 sec  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)       | +-Free Memory                               0.00%  2905.73 sec  2905.73 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       +-Export                                     28.86%  2905.73 sec  2905.96 sec  0.23 sec  0.23 sec 
[08/01 12:13:12   1098s] (I)       | +-Export DB wires                           0.85%  2905.73 sec  2905.73 sec  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)       | | +-Export all nets                         0.63%  2905.73 sec  2905.73 sec  0.01 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | | +-Set wire vias                           0.19%  2905.73 sec  2905.73 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       | +-Report wirelength                        13.91%  2905.73 sec  2905.85 sec  0.11 sec  0.11 sec 
[08/01 12:13:12   1098s] (I)       | +-Update net boxes                         14.07%  2905.85 sec  2905.96 sec  0.11 sec  0.11 sec 
[08/01 12:13:12   1098s] (I)       | +-Update timing                             0.00%  2905.96 sec  2905.96 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)       +-Postprocess design                          0.02%  2905.96 sec  2905.96 sec  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)      ======================= Summary by functions ========================
[08/01 12:13:12   1098s] (I)       Lv  Step                                      %      Real       CPU 
[08/01 12:13:12   1098s] (I)      ---------------------------------------------------------------------
[08/01 12:13:12   1098s] (I)        0  Early Global Route kernel           100.00%  0.80 sec  0.78 sec 
[08/01 12:13:12   1098s] (I)        1  Global Routing                       36.95%  0.30 sec  0.28 sec 
[08/01 12:13:12   1098s] (I)        1  Export                               28.86%  0.23 sec  0.23 sec 
[08/01 12:13:12   1098s] (I)        1  Import and model                     27.71%  0.22 sec  0.21 sec 
[08/01 12:13:12   1098s] (I)        1  Track Assignment (1T)                 4.66%  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)        1  Export 3D cong map                    1.40%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        1  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Update net boxes                     14.07%  0.11 sec  0.11 sec 
[08/01 12:13:12   1098s] (I)        2  Report wirelength                    13.91%  0.11 sec  0.11 sec 
[08/01 12:13:12   1098s] (I)        2  Create route DB                      13.63%  0.11 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)        2  Create place DB                      12.74%  0.10 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)        2  Net group 1                          11.42%  0.09 sec  0.09 sec 
[08/01 12:13:12   1098s] (I)        2  Net group 2                           6.36%  0.05 sec  0.05 sec 
[08/01 12:13:12   1098s] (I)        2  Net group 4                           5.67%  0.05 sec  0.05 sec 
[08/01 12:13:12   1098s] (I)        2  Net group 3                           5.62%  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)        2  Net group 5                           5.28%  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)        2  Track Assignment Kernel               4.62%  0.04 sec  0.04 sec 
[08/01 12:13:12   1098s] (I)        2  Create route kernel                   0.86%  0.01 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Export DB wires                       0.85%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Initialization                        0.08%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        3  Import route data (1T)               13.54%  0.11 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)        3  Import place data                    12.73%  0.10 sec  0.10 sec 
[08/01 12:13:12   1098s] (I)        3  Generate topology                    11.59%  0.09 sec  0.09 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1g                              6.32%  0.05 sec  0.05 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1d                              3.75%  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)        3  Layer assignment (1T)                 2.35%  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1a                              2.08%  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1b                              1.24%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1f                              0.88%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1h                              0.84%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1c                              0.63%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        3  Export all nets                       0.63%  0.01 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        3  Set wire vias                         0.19%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Read nets                             9.99%  0.08 sec  0.08 sec 
[08/01 12:13:12   1098s] (I)        4  Post Routing                          7.07%  0.06 sec  0.06 sec 
[08/01 12:13:12   1098s] (I)        4  Read prerouted                        4.32%  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)        4  Detoured routing (1T)                 3.71%  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)        4  Model blockage capacity               3.53%  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)        4  Read instances and placement          2.80%  0.02 sec  0.02 sec 
[08/01 12:13:12   1098s] (I)        4  Read blockages ( Layer 2-10 )         2.33%  0.02 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        4  Congestion clean                      0.85%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        4  Read unlegalized nets                 0.63%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        4  Two level Routing                     0.61%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Pattern Routing Avoiding Blockages    0.60%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Pattern routing (1T)                  0.56%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Monotonic routing (1T)                0.56%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Route legalization                    0.18%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Move terms for access (1T)            0.11%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Add via demand to 2D                  0.05%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Initialize 3D capacity                3.21%  0.03 sec  0.03 sec 
[08/01 12:13:12   1098s] (I)        5  Read PG blockages                     1.13%  0.01 sec  0.01 sec 
[08/01 12:13:12   1098s] (I)        5  Read instance blockages               0.58%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Two Level Routing (Regular)           0.23%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Read other blockages                  0.10%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Read halo blockages                   0.08%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[08/01 12:13:12   1098s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[08/01 12:13:12   1098s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[08/01 12:13:12   1098s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/01 12:13:12   1098s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[08/01 12:13:12   1098s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[08/01 12:13:12   1098s]     Routing using eGR in eGR->NR Step done.
[08/01 12:13:12   1098s]     Routing using NR in eGR->NR Step...
[08/01 12:13:12   1098s] 
[08/01 12:13:12   1098s] CCOPT: Preparing to route 71 clock nets with NanoRoute.
[08/01 12:13:12   1098s]   All net are default rule.
[08/01 12:13:12   1098s]   Preferred NanoRoute mode settings: Current
[08/01 12:13:12   1098s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 12:13:12   1098s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 12:13:12   1098s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/01 12:13:12   1098s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[08/01 12:13:12   1098s]       Clock detailed routing...
[08/01 12:13:12   1098s]         NanoRoute...
[08/01 12:13:12   1098s] 
[08/01 12:13:12   1098s] route_global_detail
[08/01 12:13:12   1098s] 
[08/01 12:13:12   1098s] #Start route_global_detail on Fri Aug  1 12:13:12 2025
[08/01 12:13:12   1098s] #
[08/01 12:13:12   1098s] ### Time Record (route_global_detail) is installed.
[08/01 12:13:12   1098s] ### Time Record (Pre Callback) is installed.
[08/01 12:13:12   1098s] ### Time Record (Pre Callback) is uninstalled.
[08/01 12:13:12   1098s] ### Time Record (DB Import) is installed.
[08/01 12:13:12   1098s] ### Time Record (Timing Data Generation) is installed.
[08/01 12:13:12   1098s] ### Time Record (Timing Data Generation) is uninstalled.
[08/01 12:13:12   1098s] ### Net info: total nets: 61264
[08/01 12:13:12   1098s] ### Net info: dirty nets: 0
[08/01 12:13:12   1098s] ### Net info: marked as disconnected nets: 0
[08/01 12:13:13   1098s] #num needed restored net=0
[08/01 12:13:13   1098s] #need_extraction net=0 (total=61264)
[08/01 12:13:13   1098s] ### Net info: fully routed nets: 71
[08/01 12:13:13   1098s] ### Net info: trivial (< 2 pins) nets: 254
[08/01 12:13:13   1098s] ### Net info: unrouted nets: 60939
[08/01 12:13:13   1098s] ### Net info: re-extraction nets: 0
[08/01 12:13:13   1098s] ### Net info: selected nets: 71
[08/01 12:13:13   1098s] ### Net info: ignored nets: 0
[08/01 12:13:13   1098s] ### Net info: skip routing nets: 0
[08/01 12:13:13   1098s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[08/01 12:13:13   1098s] ### import design signature (19): route=128528177 fixed_route=2116144842 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=874753463 dirty_area=0 del_dirty_area=0 cell=1848250991 placement=977950910 pin_access=282107764 inst_pattern=1 via=1605868471 routing_via=1774068281
[08/01 12:13:13   1098s] ### Time Record (DB Import) is uninstalled.
[08/01 12:13:13   1098s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[08/01 12:13:13   1098s] #
[08/01 12:13:13   1098s] #Wire/Via statistics before line assignment ...
[08/01 12:13:13   1098s] #Total number of nets with non-default rule or having extra spacing = 71
[08/01 12:13:13   1098s] #Total wire length = 21286 um.
[08/01 12:13:13   1098s] #Total half perimeter of net bounding box = 7628 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal1 = 0 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal2 = 3629 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal3 = 9095 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal4 = 7692 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal5 = 826 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal6 = 44 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:13:13   1098s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:13:13   1098s] #Total number of vias = 16573
[08/01 12:13:13   1098s] #Up-Via Summary (total 16573):
[08/01 12:13:13   1098s] #           
[08/01 12:13:13   1098s] #-----------------------
[08/01 12:13:13   1098s] # metal1           5715
[08/01 12:13:13   1098s] # metal2           6362
[08/01 12:13:13   1098s] # metal3           4234
[08/01 12:13:13   1098s] # metal4            253
[08/01 12:13:13   1098s] # metal5              9
[08/01 12:13:13   1098s] #-----------------------
[08/01 12:13:13   1098s] #                 16573 
[08/01 12:13:13   1098s] #
[08/01 12:13:13   1098s] ### Time Record (Data Preparation) is installed.
[08/01 12:13:13   1098s] #Start routing data preparation on Fri Aug  1 12:13:13 2025
[08/01 12:13:13   1098s] #
[08/01 12:13:13   1098s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:13:13   1098s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:13:13   1098s] #Voltage range [0.000 - 1.250] has 61262 nets.
[08/01 12:13:13   1098s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:13:13   1098s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:13:13   1098s] #Build and mark too close pins for the same net.
[08/01 12:13:13   1098s] ### Time Record (Cell Pin Access) is installed.
[08/01 12:13:13   1098s] #Initial pin access analysis.
[08/01 12:13:13   1098s] #Detail pin access analysis.
[08/01 12:13:13   1098s] ### Time Record (Cell Pin Access) is uninstalled.
[08/01 12:13:13   1099s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[08/01 12:13:13   1099s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[08/01 12:13:13   1099s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[08/01 12:13:13   1099s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:13:13   1099s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:13:13   1099s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[08/01 12:13:13   1099s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 12:13:13   1099s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[08/01 12:13:13   1099s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[08/01 12:13:13   1099s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[08/01 12:13:13   1099s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[08/01 12:13:13   1099s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[08/01 12:13:13   1099s] #pin_access_rlayer=2(metal2)
[08/01 12:13:13   1099s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[08/01 12:13:13   1099s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[08/01 12:13:13   1099s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2680.88 (MB), peak = 2908.85 (MB)
[08/01 12:13:13   1099s] #Regenerating Ggrids automatically.
[08/01 12:13:13   1099s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[08/01 12:13:13   1099s] #Using automatically generated G-grids.
[08/01 12:13:13   1099s] #Done routing data preparation.
[08/01 12:13:13   1099s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2684.94 (MB), peak = 2908.85 (MB)
[08/01 12:13:13   1099s] ### Time Record (Data Preparation) is uninstalled.
[08/01 12:13:13   1099s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:13:13   1099s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:13:13   1099s] #Voltage range [0.000 - 1.250] has 61262 nets.
[08/01 12:13:13   1099s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:13:13   1099s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:13:14   1099s] 
[08/01 12:13:14   1099s] Trim Metal Layers:
[08/01 12:13:14   1099s] LayerId::1 widthSet size::1
[08/01 12:13:14   1099s] LayerId::2 widthSet size::1
[08/01 12:13:14   1099s] LayerId::3 widthSet size::1
[08/01 12:13:14   1099s] LayerId::4 widthSet size::1
[08/01 12:13:14   1099s] LayerId::5 widthSet size::1
[08/01 12:13:14   1099s] LayerId::6 widthSet size::1
[08/01 12:13:14   1099s] LayerId::7 widthSet size::1
[08/01 12:13:14   1099s] LayerId::8 widthSet size::1
[08/01 12:13:14   1099s] LayerId::9 widthSet size::1
[08/01 12:13:14   1099s] LayerId::10 widthSet size::1
[08/01 12:13:14   1099s] eee: pegSigSF::1.070000
[08/01 12:13:14   1099s] Updating RC grid for preRoute extraction ...
[08/01 12:13:14   1099s] Initializing multi-corner resistance tables ...
[08/01 12:13:14   1099s] eee: l::1 avDens::0.093331 usedTrk::7317.180001 availTrk::78400.000000 sigTrk::7317.180001
[08/01 12:13:14   1099s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/01 12:13:14   1099s] eee: l::9 avDens::0.223708 usedTrk::109.617143 availTrk::490.000000 sigTrk::109.617143
[08/01 12:13:14   1099s] eee: l::10 avDens::0.208815 usedTrk::1120.642856 availTrk::5366.666667 sigTrk::1120.642856
[08/01 12:13:14   1099s] {RT nangate_rc_typical 0 10 10 {4 1} {7 0} {9 0} 3}
[08/01 12:13:14   1099s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.238806 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.865100 pMod=80 wcR=0.535700 newSi=0.001700 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.017428 shortMod=0.087140 fMod=0.004357 
[08/01 12:13:14   1099s] ### Successfully loaded pre-route RC model
[08/01 12:13:14   1099s] ### Time Record (Line Assignment) is installed.
[08/01 12:13:14   1099s] #
[08/01 12:13:14   1099s] #Distribution of nets:
[08/01 12:13:14   1099s] #Largest net has 5576 pins
[08/01 12:13:14   1099s] #  
[08/01 12:13:14   1099s] # #pin range           #net       %
[08/01 12:13:14   1099s] #------------------------------------
[08/01 12:13:14   1099s] #          2           44735 ( 73.0%)
[08/01 12:13:14   1099s] #          3            8265 ( 13.5%)
[08/01 12:13:14   1099s] #          4            1169 (  1.9%)
[08/01 12:13:14   1099s] #          5            1670 (  2.7%)
[08/01 12:13:14   1099s] #          6              90 (  0.1%)
[08/01 12:13:14   1099s] #          7             325 (  0.5%)
[08/01 12:13:14   1099s] #          8            1244 (  2.0%)
[08/01 12:13:14   1099s] #          9             397 (  0.6%)
[08/01 12:13:14   1099s] #  10  -  19            2856 (  4.7%)
[08/01 12:13:14   1099s] #  20  -  29              73 (  0.1%)
[08/01 12:13:14   1099s] #  30  -  39              28 (  0.0%)
[08/01 12:13:14   1099s] #  40  -  49              49 (  0.1%)
[08/01 12:13:14   1099s] #  50  -  59              26 (  0.0%)
[08/01 12:13:14   1099s] #  60  -  69              15 (  0.0%)
[08/01 12:13:14   1099s] #  70  -  79               3 (  0.0%)
[08/01 12:13:14   1099s] #  90  -  99               5 (  0.0%)
[08/01 12:13:14   1099s] #  100 - 199              59 (  0.1%)
[08/01 12:13:14   1099s] #     >=2000               1 (  0.0%)
[08/01 12:13:14   1099s] #
[08/01 12:13:14   1099s] #Total: 61264 nets, 61010 non-trivial nets
[08/01 12:13:14   1099s] #                              #net       %
[08/01 12:13:14   1099s] #-------------------------------------------
[08/01 12:13:14   1099s] #  Fully global routed           71 ( 0.1%)
[08/01 12:13:14   1099s] #  Clock                         71
[08/01 12:13:14   1099s] #  Extra space                   71
[08/01 12:13:14   1099s] #  Prefer layer range         61010
[08/01 12:13:14   1099s] #
[08/01 12:13:14   1099s] #Nets in 2 layer ranges:
[08/01 12:13:14   1099s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[08/01 12:13:14   1099s] #---------------------------------------------------------
[08/01 12:13:14   1099s] #            -------           metal8*      60939 ( 99.9%)
[08/01 12:13:14   1099s] #             metal3           metal4          71 (  0.1%)
[08/01 12:13:14   1099s] #
[08/01 12:13:14   1099s] #71 nets selected.
[08/01 12:13:14   1099s] #
[08/01 12:13:14   1099s] ### 
[08/01 12:13:14   1099s] ### Net length summary before Line Assignment:
[08/01 12:13:14   1099s] ### Layer     H-Len   V-Len         Total       #Up-Via
[08/01 12:13:14   1099s] ### ---------------------------------------------------
[08/01 12:13:14   1099s] ### metal1        0       0       0(  0%)    5715( 20%)
[08/01 12:13:14   1099s] ### metal2        0    3176    3176( 15%)   17725( 63%)
[08/01 12:13:14   1099s] ### metal3     9547       0    9547( 45%)    4234( 15%)
[08/01 12:13:14   1099s] ### metal4        0    7691    7691( 36%)     253(  1%)
[08/01 12:13:14   1099s] ### metal5      825       0     825(  4%)       9(  0%)
[08/01 12:13:14   1099s] ### metal6        0      44      44(  0%)       0(  0%)
[08/01 12:13:14   1099s] ### metal7        0       0       0(  0%)       0(  0%)
[08/01 12:13:14   1099s] ### metal8        0       0       0(  0%)       0(  0%)
[08/01 12:13:14   1099s] ### metal9        0       0       0(  0%)       0(  0%)
[08/01 12:13:14   1099s] ### metal10       0       0       0(  0%)       0(  0%)
[08/01 12:13:14   1099s] ### ---------------------------------------------------
[08/01 12:13:14   1099s] ###           10372   10912   21285         27936      
[08/01 12:13:15   1101s] ### 
[08/01 12:13:15   1101s] ### Net length and overlap summary after Line Assignment:
[08/01 12:13:15   1101s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[08/01 12:13:15   1101s] ### ----------------------------------------------------------------------------
[08/01 12:13:15   1101s] ### metal1        0       0       0(  0%)    5715( 35%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal2        0    3278    3278( 16%)    6888( 43%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal3     9059       0    9059( 44%)    3391( 21%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal4        0    7533    7533( 36%)     205(  1%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal5      733       0     733(  4%)       5(  0%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal6        0      43      43(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[08/01 12:13:15   1101s] ### ----------------------------------------------------------------------------
[08/01 12:13:15   1101s] ###            9792   10855   20648         16204          0           0        
[08/01 12:13:15   1101s] #
[08/01 12:13:15   1101s] #Line Assignment statistics:
[08/01 12:13:15   1101s] #Cpu time = 00:00:01
[08/01 12:13:15   1101s] #Elapsed time = 00:00:01
[08/01 12:13:15   1101s] #Increased memory = 20.59 (MB)
[08/01 12:13:15   1101s] #Total memory = 2805.93 (MB)
[08/01 12:13:15   1101s] #Peak memory = 2908.85 (MB)
[08/01 12:13:15   1101s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.7 GB, peak:2.8 GB
[08/01 12:13:15   1101s] ### Time Record (Line Assignment) is uninstalled.
[08/01 12:13:15   1101s] #
[08/01 12:13:15   1101s] #Wire/Via statistics after line assignment ...
[08/01 12:13:15   1101s] #Total number of nets with non-default rule or having extra spacing = 71
[08/01 12:13:15   1101s] #Total wire length = 20648 um.
[08/01 12:13:15   1101s] #Total half perimeter of net bounding box = 7628 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal1 = 0 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal2 = 3279 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal3 = 9059 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal4 = 7533 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal5 = 733 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal6 = 44 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal7 = 0 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal8 = 0 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal9 = 0 um.
[08/01 12:13:15   1101s] #Total wire length on LAYER metal10 = 0 um.
[08/01 12:13:15   1101s] #Total number of vias = 16204
[08/01 12:13:15   1101s] #Up-Via Summary (total 16204):
[08/01 12:13:15   1101s] #           
[08/01 12:13:15   1101s] #-----------------------
[08/01 12:13:15   1101s] # metal1           5715
[08/01 12:13:15   1101s] # metal2           6888
[08/01 12:13:15   1101s] # metal3           3391
[08/01 12:13:15   1101s] # metal4            205
[08/01 12:13:15   1101s] # metal5              5
[08/01 12:13:15   1101s] #-----------------------
[08/01 12:13:15   1101s] #                 16204 
[08/01 12:13:15   1101s] #
[08/01 12:13:15   1101s] #Routing data preparation, pin analysis, line assignment statistics:
[08/01 12:13:15   1101s] #Cpu time = 00:00:02
[08/01 12:13:15   1101s] #Elapsed time = 00:00:02
[08/01 12:13:15   1101s] #Increased memory = 51.15 (MB)
[08/01 12:13:15   1101s] #Total memory = 2727.20 (MB)
[08/01 12:13:15   1101s] #Peak memory = 2908.85 (MB)
[08/01 12:13:15   1101s] #RTESIG:78da95934f4f032110c53dfb2926b48735b1958152e0e0c5c4ab9a46bd6ed62edd6c64c1
[08/01 12:13:15   1101s] #       2caca6df5efc1393369bc5721bf8e5cdbc9761367fbedd0061b844b50854eb12e16ec338
[08/01 12:13:15   1101s] #       95542e500b71c5b04c4f4f37e47c36bf7f786440a00aa16d5cd9f9da5c6faddfbe426cbb
[08/01 12:13:15   1101s] #       d6353f3748a008b14ff5250cc1f4104c8ca9baf8159010fbc140f1e2bd1d25a4825d65c3
[08/01 12:13:15   1101s] #       1f52ef5dd5b55ba8cdae1a6c3ca271b53ac4c77a720d8c42d1ba681ad38f329cd253daf2
[08/01 12:13:15   1101s] #       2499f121940212fd9bb7bed983f529a08fb637d3f1e8633b19f71479d63e225707c36634
[08/01 12:13:15   1101s] #       51f0d3707912aed62996c4a7208c1bbaf191d98ae7f24d7dd7a096827e1d2876d657711c
[08/01 12:13:15   1101s] #       9469a5c8774ad3e1a34cb3a1985e94343f0279e71929a52990102b57577d3d6955e9a4e7
[08/01 12:13:15   1101s] #       bc9b0c842153b940186a9aff0ba8f31bc31865ff81c41474f609b3075caa
[08/01 12:13:15   1101s] #
[08/01 12:13:15   1101s] #Skip comparing routing design signature in db-snapshot flow
[08/01 12:13:15   1101s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:13:15   1101s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 1.250] has 61262 nets.
[08/01 12:13:15   1101s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:13:15   1101s] ### Time Record (Detail Routing) is installed.
[08/01 12:13:15   1101s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:13:15   1101s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 1.250] has 61262 nets.
[08/01 12:13:15   1101s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:13:15   1101s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:13:15   1101s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 1.250] has 61262 nets.
[08/01 12:13:15   1101s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:13:15   1101s] #Minimum voltage of a net in the design = 0.000.
[08/01 12:13:15   1101s] #Maximum voltage of a net in the design = 1.250.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 1.250] has 61262 nets.
[08/01 12:13:15   1101s] #Voltage range [0.950 - 1.250] has 1 net.
[08/01 12:13:15   1101s] #Voltage range [0.000 - 0.000] has 1 net.
[08/01 12:13:15   1101s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[08/01 12:13:15   1101s] #
[08/01 12:13:15   1101s] #Start Detail Routing..
[08/01 12:13:15   1101s] #start initial detail routing ...
[08/01 12:13:15   1101s] ### Design has 73 dirty nets
[08/01 12:13:29   1115s] ### Gcell dirty-map stats: routing = 89.56%, drc-check-only = 4.67%
[08/01 12:13:29   1115s] #   number of violations = 17
[08/01 12:13:29   1115s] #
[08/01 12:13:29   1115s] #    By Layer and Type :
[08/01 12:13:29   1115s] #	         MetSpc    Short   Totals
[08/01 12:13:29   1115s] #	metal1        6       10       16
[08/01 12:13:29   1115s] #	metal2        0        0        0
[08/01 12:13:29   1115s] #	metal3        0        0        0
[08/01 12:13:29   1115s] #	metal4        0        1        1
[08/01 12:13:29   1115s] #	Totals        6       11       17
[08/01 12:13:29   1115s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2711.15 (MB), peak = 2908.85 (MB)
[08/01 12:13:29   1115s] 
[08/01 12:13:29   1115s] **INFO(INTERRUPT): The interrupted design can be viewed in its current state but should not be used to continue the flow.
[08/01 12:13:29   1115s]    1) Ignore and continue.
[08/01 12:13:29   1115s]    2) Quit.
[08/01 12:13:29   1115s]    3) Finish current command but interrupt TCL script.
[08/01 12:13:29   1115s]    4) Interrupt current command and TCL script and return to prompt.
[08/01 12:13:29   1115s]    5) Suspend current command and return to prompt.
[08/01 12:13:29   1115s]       Use command 'resume' to continue.
[08/01 12:13:29   1115s]   Type a number 1-5 and press ENTER:  
[08/01 12:13:29   1115s] **INFO(INTERRUPT): Type a number 1-5 and press ENTER:  
[08/01 12:13:29   1115s] 
[08/01 12:13:29   1115s] **INFO(INTERRUPT): Type a number 1-5 and press ENTER:  
