Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Tue Jan  7 11:45:19 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[137]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[137]:D
  Delay (ns):              0.184
  Slack (ns):              0.039
  Arrival (ns):            3.794
  Required (ns):           3.755
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[63]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[63]:D
  Delay (ns):              0.183
  Slack (ns):              0.039
  Arrival (ns):            3.773
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[66]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[66]:D
  Delay (ns):              0.184
  Slack (ns):              0.040
  Arrival (ns):            3.774
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[71]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[71]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.777
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[70]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[70]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.777
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[67]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[67]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.777
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[134]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[134]:D
  Delay (ns):              0.189
  Slack (ns):              0.044
  Arrival (ns):            3.799
  Required (ns):           3.755
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[59]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:D
  Delay (ns):              0.191
  Slack (ns):              0.046
  Arrival (ns):            7.936
  Required (ns):           7.890
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/fifo_rd_valid:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/gen_reg.rd_valid:D
  Delay (ns):              0.192
  Slack (ns):              0.049
  Arrival (ns):            3.772
  Required (ns):           3.723
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete:D
  Delay (ns):              0.190
  Slack (ns):              0.050
  Arrival (ns):            7.930
  Required (ns):           7.880
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[157]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[157]:D
  Delay (ns):              0.191
  Slack (ns):              0.050
  Arrival (ns):            7.941
  Required (ns):           7.891
  Operating Conditions: fast_hv_lt

Path 12
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[38]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[48]:D
  Delay (ns):              0.165
  Slack (ns):              0.053
  Arrival (ns):            7.946
  Required (ns):           7.893
  Operating Conditions: fast_hv_lt

Path 13
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[5]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][5]:D
  Delay (ns):              0.170
  Slack (ns):              0.060
  Arrival (ns):            7.930
  Required (ns):           7.870
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_344/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_344/MSC_i_346/MSC_i_354/s0:D
  Delay (ns):              0.167
  Slack (ns):              0.061
  Arrival (ns):            7.949
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 15
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[22]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][6]:D
  Delay (ns):              0.172
  Slack (ns):              0.062
  Arrival (ns):            7.921
  Required (ns):           7.859
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[117]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.757
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 17
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[16]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.897
  Required (ns):           7.834
  Operating Conditions: fast_hv_lt

Path 18
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoWrite_f1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/fifoEmpty:D
  Delay (ns):              0.210
  Slack (ns):              0.063
  Arrival (ns):            7.973
  Required (ns):           7.910
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[23]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.882
  Required (ns):           7.819
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_ras_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.873
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.886
  Required (ns):           7.823
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.884
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.883
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[10]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_112/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.714
  Required (ns):           3.650
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.752
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w1_i[36]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w1_r[36]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.891
  Required (ns):           7.827
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.869
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.879
  Required (ns):           7.815
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.876
  Required (ns):           7.812
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.885
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.718
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 32
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8]:D
  Delay (ns):              0.213
  Slack (ns):              0.064
  Arrival (ns):            7.979
  Required (ns):           7.915
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.884
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.884
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_377/wr_shift[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_377/wr_shift[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.884
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[58]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[58]:D
  Delay (ns):              0.130
  Slack (ns):              0.064
  Arrival (ns):            7.903
  Required (ns):           7.839
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[112]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[112]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.758
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[11]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.757
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[111]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[111]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.874
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[13].data_shifter[13][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.885
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[23].data_shifter[23][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[22].data_shifter[22][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.889
  Required (ns):           7.824
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.898
  Required (ns):           7.833
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.881
  Required (ns):           7.816
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][89]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[76]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.886
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_532/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][213]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.886
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_2_[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_we_n_r1:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.757
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_80/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_80/s1:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.728
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.875
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p3_po_r2[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][312]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.875
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.751
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/hold_i_data[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_data[12]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.721
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][147]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[26]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.873
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.886
  Required (ns):           7.819
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_12:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_13:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.885
  Required (ns):           7.818
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.753
  Required (ns):           3.686
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_0_[119]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[119]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.719
  Required (ns):           3.652
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.877
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[21]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[21]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.720
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.763
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[5]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_32/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.767
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 61
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[2]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.813
  Required (ns):           3.746
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[38].data_shifter[38][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[37].data_shifter[37][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.738
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[20].data_shifter[20][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[19].data_shifter[19][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.888
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_331/MSC_i_333/MSC_i_338/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_331/MSC_i_333/MSC_i_338/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.894
  Required (ns):           7.827
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_251/din_gray_r[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_251/MSC_i_253/MSC_i_262/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.896
  Required (ns):           7.829
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][2]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.892
  Required (ns):           7.825
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][115]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[29]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.891
  Required (ns):           7.824
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/MSC_i_557/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/MSC_i_557/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.891
  Required (ns):           7.824
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[36].data_shifter[36][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.874
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r1[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[13]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.882
  Required (ns):           7.814
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[61]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r2[61]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.916
  Required (ns):           7.848
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[40]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r2[40]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.896
  Required (ns):           7.828
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[55]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][135]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.908
  Required (ns):           7.840
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.878
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.760
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.760
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[12]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            3.715
  Required (ns):           3.647
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[5]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[5]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.717
  Required (ns):           3.649
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[18]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[18]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.882
  Required (ns):           7.814
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.869
  Required (ns):           7.801
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw270_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.871
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/MSC_i_291/MSC_i_292/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.888
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[107]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.880
  Required (ns):           7.812
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[109]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.870
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[18].data_shifter[18][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[17].data_shifter[17][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            3.742
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_143/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/reset_removal_sr_Z[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.724
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.741
  Required (ns):           3.673
  Operating Conditions: fast_hv_lt

Path 89
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[4]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][4]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.903
  Required (ns):           7.835
  Operating Conditions: fast_hv_lt

Path 90
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.917
  Required (ns):           7.849
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_463/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][257]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            7.888
  Required (ns):           7.820
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.883
  Required (ns):           7.815
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P1_OUT[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.879
  Required (ns):           7.811
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_s:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.718
  Required (ns):           3.649
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.757
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[7]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[119]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.722
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[21]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[18]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.754
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.744
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 100
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

