
*** Running vivado
    with args -log mcs_top_vanilla.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcs_top_vanilla.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mcs_top_vanilla.tcl -notrace
Command: synth_design -top mcs_top_vanilla -part xa7a100tcsg324-1I
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu.xci

INFO: [IP_Flow 19-2162] IP 'cpu' is locked:
* Current project part 'xa7a100tcsg324-1I' and the part 'xc7a100tcsg324-1' used to customize the IP 'cpu' do not match.
* IP 'cpu' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 399.012 ; gain = 101.813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mcs_top_vanilla' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/top/mcs_top_vanilla.sv:1]
	Parameter BRG_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/synth_1/.Xil/Vivado-12192-USL09013W/realtime/cpu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (1#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/synth_1/.Xil/Vivado-12192-USL09013W/realtime/cpu_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'chu_mcs_bridge' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/bridge/chu_mcs_bridge.sv:1]
	Parameter BRG_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_mcs_bridge' (2#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/bridge/chu_mcs_bridge.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mmio_sys_vanilla' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:2]
	Parameter N_SW bound to: 16 - type: integer 
	Parameter N_LED bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chu_mmio_controller' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_support/chu_mmio_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_mmio_controller' (3#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_support/chu_mmio_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_timer' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_timer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'chu_timer' (4#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_timer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'chu_uart' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/chu_uart.sv:8]
	Parameter FIFO_DEPTH_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart.sv:1]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter FIFO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/baud_gen.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (5#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/baud_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart_rx.sv:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart_rx.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (6#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart_rx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart_tx.sv:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart_tx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart_tx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/fifo.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_ctrl' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/fifo_ctrl.sv:2]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/fifo_ctrl.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ctrl' (8#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/fifo_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/reg_file.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (9#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/reg_file.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (10#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/fifo/fifo.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'uart' (11#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/uart.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_uart' (12#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/uart/chu_uart.sv:8]
INFO: [Synth 8-6157] synthesizing module 'chu_gpo' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpo.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_gpo' (13#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_gpi' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpi.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_gpi' (14#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/mmio/mmio_basic/chu_gpi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bui_mled_core' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/bui_mled_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'MLED' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'MLED' (15#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bui_mled_core' (16#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/bui_mled_core.sv:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [0] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[0]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [0] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [0] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [1] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[1]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [1] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [1] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [2] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[2]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [2] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [2] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [3] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[3]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [3] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [3] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [4] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[4]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [4] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [4] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [5] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[5]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [5] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [5] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [6] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[6]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [6] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [6] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [7] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[7]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [7] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [7] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [8] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[8]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [8] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [8] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [9] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[9]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [9] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [9] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [10] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[10]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [10] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [10] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [11] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[11]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [11] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [11] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [12] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[12]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [12] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [12] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [13] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[13]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [13] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [13] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [14] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[14]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [14] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [14] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [15] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[15]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [15] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [15] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [16] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[16]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [16] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [16] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [17] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[17]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [17] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [17] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [18] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[18]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [18] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [18] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [19] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[19]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [19] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [19] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [20] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[20]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [20] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [20] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [21] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[21]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [21] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [21] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [22] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[22]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [22] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [22] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [23] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[23]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [23] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [23] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [24] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[24]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [24] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [24] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [25] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[25]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [25] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [25] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [26] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[26]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [26] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [26] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [27] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[27]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [27] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [27] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [28] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[28]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [28] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [28] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [29] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[29]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [29] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [29] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [30] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[30]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [30] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [30] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [31] with 1st driver pin 'mmio_sys_vanilla:/led_slot14/rd_data[31]' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \slot_rd_data_array[14] [31] with 2nd driver pin 'VCC' [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \slot_rd_data_array[14] [31] is connected to constant driver, other driver is ignored [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'mmio_sys_vanilla' (17#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/hdl/sys/subsys/mmio_sys_vanilla.sv:2]
WARNING: [Synth 8-350] instance 'mmio_unit' of module 'mmio_sys_vanilla' requires 14 connections, but only 12 given [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/top/mcs_top_vanilla.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'mcs_top_vanilla' (18#1) [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/top/mcs_top_vanilla.sv:1]
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port cs
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port read
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port write
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port addr[4]
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port addr[3]
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port addr[2]
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port addr[1]
WARNING: [Synth 8-3331] design bui_mled_core has unconnected port addr[0]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port cs
WARNING: [Synth 8-3331] design chu_gpi has unconnected port read
WARNING: [Synth 8-3331] design chu_gpi has unconnected port write
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[1]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port addr[0]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[15]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[14]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[13]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[12]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[10]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[9]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[8]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design chu_gpi has unconnected port wr_data[0]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port read
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[1]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port addr[0]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design chu_gpo has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design chu_uart has unconnected port read
WARNING: [Synth 8-3331] design chu_uart has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_uart has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_uart has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[15]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[14]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[13]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[12]
WARNING: [Synth 8-3331] design chu_uart has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design chu_timer has unconnected port read
WARNING: [Synth 8-3331] design chu_timer has unconnected port addr[4]
WARNING: [Synth 8-3331] design chu_timer has unconnected port addr[3]
WARNING: [Synth 8-3331] design chu_timer has unconnected port addr[2]
WARNING: [Synth 8-3331] design chu_timer has unconnected port wr_data[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.555 ; gain = 157.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.555 ; gain = 157.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.555 ; gain = 157.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu/cpu_in_context.xdc] for cell 'cpu_unit'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu/cpu_in_context.xdc] for cell 'cpu_unit'
Parsing XDC File [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'audio_pdm'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'audio_on'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_scl'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_sda'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'adc_n[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'adc_p[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'adc_n[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'adc_p[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'adc_n[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'adc_p[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'adc_n[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'adc_p[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'ja_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'ja_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'ja_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'ja_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'ja_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'ja_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'ja_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'ja_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:273]
Finished Parsing XDC File [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mcs_top_vanilla_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_vanilla_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_vanilla_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 786.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 786.297 ; gain = 489.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 786.297 ; gain = 489.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_unit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 786.297 ; gain = 489.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tx_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 786.297 ; gain = 489.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chu_mmio_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module chu_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module fifo_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module chu_uart 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module chu_gpo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module chu_gpi 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module MLED 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module bui_mled_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/led0/r_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:34]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/led0/g_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:35]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/led0/b_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:36]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/led1/r_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:34]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/led1/g_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:35]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/led1/b_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/MLED.sv:36]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/led_slot14/data_reg_reg was removed.  [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/imports/new/bui_mled_core.sv:42]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 786.297 ; gain = 489.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name     | RTL Object                                                       | Inference | Size (Depth x Width) | Primitives                 | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 797.316 ; gain = 500.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 827.859 ; gain = 530.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name     | RTL Object                                                       | Inference | Size (Depth x Width) | Primitives                 | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|mcs_top_vanilla | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------+------------------------------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpu           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |cpu      |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    13|
|4     |LUT1     |     5|
|5     |LUT2     |    61|
|6     |LUT3     |    31|
|7     |LUT4     |    27|
|8     |LUT5     |    57|
|9     |LUT6     |    88|
|10    |RAM64M   |    16|
|11    |RAM64X1D |    16|
|12    |FDCE     |   171|
|13    |FDPE     |     3|
|14    |IBUF     |    19|
|15    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   596|
|2     |  mmio_unit           |mmio_sys_vanilla |   488|
|3     |    gpi_slot3         |chu_gpi          |    24|
|4     |    gpo_slot2         |chu_gpo          |    18|
|5     |    timer_slot0       |chu_timer        |   155|
|6     |    uart_slot1        |chu_uart         |   291|
|7     |      uart_unit       |uart             |   278|
|8     |        baud_gen_unit |baud_gen         |    39|
|9     |        fifo_rx_unit  |fifo             |    77|
|10    |          c_unit      |fifo_ctrl_1      |    53|
|11    |          f_unit      |reg_file_2       |    24|
|12    |        fifo_tx_unit  |fifo_0           |    80|
|13    |          c_unit      |fifo_ctrl        |    55|
|14    |          f_unit      |reg_file         |    25|
|15    |        uart_rx_unit  |uart_rx          |    40|
|16    |        uart_tx_unit  |uart_tx          |    42|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 835.363 ; gain = 538.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 835.363 ; gain = 206.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 835.363 ; gain = 538.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 207 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 835.363 ; gain = 547.504
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/synth_1/mcs_top_vanilla.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mcs_top_vanilla_utilization_synth.rpt -pb mcs_top_vanilla_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 835.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 14:10:30 2018...
