Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 15 01:42:14 2023
| Host         : DESKTOP-PTU0TRS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2040        
TIMING-16  Warning           Large setup violation                                      34          
TIMING-18  Warning           Missing input or output delay                              25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.221      -90.643                    108                78227        0.046        0.000                      0                78227        3.750        0.000                       0                  9659  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.221      -90.643                    108                78227        0.046        0.000                      0                78227        3.750        0.000                       0                  9659  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          108  Failing Endpoints,  Worst Slack       -1.221ns,  Total Violation      -90.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.221ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 8.223ns (75.237%)  route 2.706ns (24.763%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.363 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=13, routed)          0.689    16.052    pixel_addr_pika0__0[6]
    SLICE_X15Y48         FDRE                                         r  pixel_addr_pika_reg[6]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  pixel_addr_pika_reg[6]_rep__10/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)       -0.218    14.831    pixel_addr_pika_reg[6]_rep__10
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -16.052    
  -------------------------------------------------------------------
                         slack                                 -1.221    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[4]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 8.202ns (75.957%)  route 2.596ns (24.043%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.342 r  vs0/pixel_addr_pika_reg[7]_i_1/O[0]
                         net (fo=13, routed)          0.579    15.921    pixel_addr_pika0__0[4]
    SLICE_X15Y50         FDRE                                         r  pixel_addr_pika_reg[4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.438    14.809    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixel_addr_pika_reg[4]_rep__4/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)       -0.218    14.736    pixel_addr_pika_reg[4]_rep__4
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.883ns  (logic 8.296ns (76.225%)  route 2.587ns (23.774%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.436 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.570    16.006    pixel_addr_pika0__0[7]
    SLICE_X13Y45         FDRE                                         r  pixel_addr_pika_reg[7]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  pixel_addr_pika_reg[7]_rep__9/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)       -0.225    14.823    pixel_addr_pika_reg[7]_rep__9
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -16.006    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.854ns  (logic 8.315ns (76.610%)  route 2.539ns (23.390%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.455 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.522    15.977    pixel_addr_pika0__0[5]
    SLICE_X15Y48         FDRE                                         r  pixel_addr_pika_reg[5]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  pixel_addr_pika_reg[5]_rep__4/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)       -0.254    14.795    pixel_addr_pika_reg[5]_rep__4
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.092ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 8.223ns (76.134%)  route 2.578ns (23.865%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.363 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=13, routed)          0.561    15.923    pixel_addr_pika0__0[6]
    SLICE_X15Y49         FDRE                                         r  pixel_addr_pika_reg[6]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixel_addr_pika_reg[6]_rep__8/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.218    14.831    pixel_addr_pika_reg[6]_rep__8
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                 -1.092    

Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 8.315ns (77.196%)  route 2.456ns (22.804%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.455 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.439    15.894    pixel_addr_pika0__0[5]
    SLICE_X13Y46         FDRE                                         r  pixel_addr_pika_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  pixel_addr_pika_reg[5]_rep__2/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)       -0.245    14.803    pixel_addr_pika_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 8.223ns (76.524%)  route 2.523ns (23.476%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.363 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=13, routed)          0.506    15.869    pixel_addr_pika0__0[6]
    SLICE_X13Y47         FDRE                                         r  pixel_addr_pika_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  pixel_addr_pika_reg[6]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.270    14.779    pixel_addr_pika_reg[6]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.745ns  (logic 8.223ns (76.531%)  route 2.522ns (23.469%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.363 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=13, routed)          0.505    15.868    pixel_addr_pika0__0[6]
    SLICE_X13Y45         FDRE                                         r  pixel_addr_pika_reg[6]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  pixel_addr_pika_reg[6]_rep__3/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)       -0.270    14.778    pixel_addr_pika_reg[6]_rep__3
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.742ns  (logic 8.296ns (77.230%)  route 2.446ns (22.770%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.436 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.429    15.865    pixel_addr_pika0__0[7]
    SLICE_X13Y45         FDRE                                         r  pixel_addr_pika_reg[7]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  pixel_addr_pika_reg[7]_rep__8/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)       -0.271    14.777    pixel_addr_pika_reg[7]_rep__8
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 jumping_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[4]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.795ns  (logic 8.202ns (75.980%)  route 2.593ns (24.020%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  jumping_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  jumping_reg[0]_replica/Q
                         net (fo=4, routed)           0.657     6.236    vs0/jumping_reg_n_0_[0]_repN_alias
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.360 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.360    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.910    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.024    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.608     7.945    vs0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218    12.163 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    pixel_addr_pika4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.683 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.749    14.433    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.557 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.557    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.107    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.342 r  vs0/pixel_addr_pika_reg[7]_i_1/O[0]
                         net (fo=13, routed)          0.576    15.918    pixel_addr_pika0__0[4]
    SLICE_X15Y49         FDRE                                         r  pixel_addr_pika_reg[4]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixel_addr_pika_reg[4]_rep__6/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.218    14.831    pixel_addr_pika_reg[4]_rep__6
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                 -1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_14336_14591_11_11/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  pixel_addr_score_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pixel_addr_score_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.765    ram6/RAM_reg_14336_14591_11_11/A3
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.980    ram6/RAM_reg_14336_14591_11_11/WCLK
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X54Y79         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.719    ram6/RAM_reg_14336_14591_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_14336_14591_11_11/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  pixel_addr_score_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pixel_addr_score_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.765    ram6/RAM_reg_14336_14591_11_11/A3
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.980    ram6/RAM_reg_14336_14591_11_11/WCLK
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X54Y79         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.719    ram6/RAM_reg_14336_14591_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_14336_14591_11_11/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  pixel_addr_score_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pixel_addr_score_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.765    ram6/RAM_reg_14336_14591_11_11/A3
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.980    ram6/RAM_reg_14336_14591_11_11/WCLK
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X54Y79         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.719    ram6/RAM_reg_14336_14591_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_14336_14591_11_11/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  pixel_addr_score_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pixel_addr_score_reg[3]_rep__3/Q
                         net (fo=128, routed)         0.158     1.765    ram6/RAM_reg_14336_14591_11_11/A3
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.980    ram6/RAM_reg_14336_14591_11_11/WCLK
    SLICE_X54Y79         RAMS64E                                      r  ram6/RAM_reg_14336_14591_11_11/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X54Y79         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.719    ram6/RAM_reg_14336_14591_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_16128_16383_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  pixel_addr_score_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.254     1.863    ram6/RAM_reg_16128_16383_0_0/A0
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.981    ram6/RAM_reg_16128_16383_0_0/WCLK
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X30Y85         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram6/RAM_reg_16128_16383_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_16128_16383_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  pixel_addr_score_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.254     1.863    ram6/RAM_reg_16128_16383_0_0/A0
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.981    ram6/RAM_reg_16128_16383_0_0/WCLK
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X30Y85         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram6/RAM_reg_16128_16383_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_16128_16383_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  pixel_addr_score_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.254     1.863    ram6/RAM_reg_16128_16383_0_0/A0
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.981    ram6/RAM_reg_16128_16383_0_0/WCLK
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X30Y85         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram6/RAM_reg_16128_16383_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_16128_16383_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  pixel_addr_score_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.254     1.863    ram6/RAM_reg_16128_16383_0_0/A0
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.822     1.981    ram6/RAM_reg_16128_16383_0_0/WCLK
    SLICE_X30Y85         RAMS64E                                      r  ram6/RAM_reg_16128_16383_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X30Y85         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram6/RAM_reg_16128_16383_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_0_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.266%)  route 0.170ns (54.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  pixel_addr_score2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score2_reg[14]/Q
                         net (fo=12, routed)          0.170     1.780    ram7/Q[14]
    RAMB36_X1Y13         RAMB36E1                                     r  ram7/RAM_reg_0_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.865     2.023    ram7/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  ram7/RAM_reg_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.525    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.708    ram7/RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_0_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.412%)  route 0.169ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  pixel_addr_score2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixel_addr_score2_reg[10]/Q
                         net (fo=12, routed)          0.169     1.780    ram7/Q[10]
    RAMB36_X1Y13         RAMB36E1                                     r  ram7/RAM_reg_0_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.865     2.023    ram7/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  ram7/RAM_reg_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.525    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.708    ram7/RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y23  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y26  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 1.638ns (18.996%)  route 6.983ns (81.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=22, routed)          3.994     5.508    vs0/reset_n_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.632 r  vs0/h_sync_reg_i_1/O
                         net (fo=119, routed)         2.989     8.621    vs0/clk_wait1
    SLICE_X44Y36         FDRE                                         r  vs0/v_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 1.638ns (19.371%)  route 6.816ns (80.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=22, routed)          3.994     5.508    vs0/reset_n_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.632 r  vs0/h_sync_reg_i_1/O
                         net (fo=119, routed)         2.822     8.454    vs0/clk_wait1
    SLICE_X43Y37         FDRE                                         r  vs0/h_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 1.058ns (13.445%)  route 6.811ns (86.555%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.471     7.869    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X47Y35         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 3.992ns (51.849%)  route 3.707ns (48.151%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE                         0.000     0.000 r  vs0/v_sync_reg_reg/C
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.707     4.163    VGA_VSYNC_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     7.698 r  VGA_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.698    VGA_VSYNC
    R10                                                               r  VGA_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 1.058ns (13.977%)  route 6.511ns (86.023%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.171     7.569    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 1.058ns (13.977%)  route 6.511ns (86.023%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.171     7.569    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 1.058ns (13.977%)  route 6.511ns (86.023%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.171     7.569    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 1.058ns (13.977%)  route 6.511ns (86.023%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.171     7.569    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 1.058ns (14.255%)  route 6.364ns (85.745%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.024     7.422    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 1.058ns (14.558%)  route 6.209ns (85.442%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          2.445     2.901    vs0/h_count_reg_reg[6]_0[5]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.053 f  vs0/v_count_reg[9]_i_7/O
                         net (fo=3, routed)           2.169     5.223    vs0/v_count_reg[9]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.326     5.549 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.725     6.274    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.869     7.267    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.985%)  route 0.153ns (52.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.153     0.294    vs0/pixel_tick
    SLICE_X47Y35         FDRE                                         r  vs0/h_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.979%)  route 0.195ns (58.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.195     0.336    vs0/pixel_tick
    SLICE_X44Y34         FDRE                                         r  vs0/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.979%)  route 0.195ns (58.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.195     0.336    vs0/pixel_tick
    SLICE_X44Y34         FDRE                                         r  vs0/h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.979%)  route 0.195ns (58.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.195     0.336    vs0/pixel_tick
    SLICE_X44Y34         FDRE                                         r  vs0/h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.979%)  route 0.195ns (58.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.195     0.336    vs0/pixel_tick
    SLICE_X44Y34         FDRE                                         r  vs0/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_sync_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=55, routed)          0.157     0.298    vs0/h_count_reg_reg[6]_0[4]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  vs0/h_sync_reg_i_2/O
                         net (fo=1, routed)           0.000     0.343    vs0/h_sync_next
    SLICE_X43Y37         FDRE                                         r  vs0/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.443%)  route 0.162ns (46.557%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=55, routed)          0.162     0.303    vs0/h_count_reg_reg[6]_0[4]
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.348    vs0/p_0_in[9]
    SLICE_X44Y34         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.168     0.309    vs0/pixel_tick
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.354    vs0/mod2_reg_i_1_n_0
    SLICE_X47Y36         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[0]/C
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.170     0.311    vs0/pixel_y[0]
    SLICE_X47Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.356 r  vs0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vs0/p_0_in__0_0[2]
    SLICE_X47Y33         FDRE                                         r  vs0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.190ns (52.704%)  route 0.171ns (47.296%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[3]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=69, routed)          0.171     0.312    vs0/h_count_reg_reg[6]_0[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.049     0.361 r  vs0/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.361    vs0/p_0_in[4]
    SLICE_X43Y35         FDRE                                         r  vs0/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 4.133ns (39.257%)  route 6.396ns (60.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  P_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.419     5.777 r  P_reg[3]/Q
                         net (fo=34, routed)          6.396    12.173    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.714    15.887 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.887    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 4.101ns (40.171%)  route 6.108ns (59.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.419     5.777 r  P_reg[1]/Q
                         net (fo=33, routed)          6.108    11.885    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.682    15.568 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.568    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 3.981ns (42.982%)  route 5.282ns (57.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.814 r  P_reg[0]/Q
                         net (fo=33, routed)          5.282    11.095    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    14.621 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.621    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 4.002ns (44.238%)  route 5.044ns (55.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.618     5.169    clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.625 r  P_reg[2]/Q
                         net (fo=34, routed)          5.044    10.670    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.216 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.216    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 3.987ns (51.305%)  route 3.784ns (48.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.784     9.360    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    12.891 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.891    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 3.996ns (53.486%)  route 3.475ns (46.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.475     9.051    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    12.590 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.590    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.453ns  (logic 3.980ns (53.397%)  route 3.473ns (46.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.473     9.033    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    12.556 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.556    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 3.987ns (54.905%)  route 3.274ns (45.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.551     5.102    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.274     8.833    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    12.364 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.364    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 3.974ns (54.884%)  route 3.267ns (45.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.267     8.841    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.359 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.359    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 3.981ns (55.856%)  route 3.146ns (44.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.146     8.722    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         3.525    12.247 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.247    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.385ns (62.574%)  route 0.828ns (37.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.828     2.449    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.692 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.692    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.386ns (60.504%)  route 0.905ns (39.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.905     2.524    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.769 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.769    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.382ns (60.089%)  route 0.918ns (39.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.918     2.538    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.779 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.779    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.388ns (58.702%)  route 0.976ns (41.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.976     2.596    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     3.842 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.842    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.373ns (57.469%)  route 1.016ns (42.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           1.016     2.637    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.869 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.869    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.368ns (56.173%)  route 1.067ns (43.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.067     2.688    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.915 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.915    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.367ns (56.064%)  route 1.071ns (43.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.071     2.692    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.918 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.918    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.360ns (54.449%)  route 1.138ns (45.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.138     2.757    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.976 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.976    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.373ns (54.751%)  route 1.134ns (45.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.134     2.748    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.979 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.979    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.365ns (52.708%)  route 1.225ns (47.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           1.225     2.840    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     4.064 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.064    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         10499 Endpoints
Min Delay         10499 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_11_11/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.676ns  (logic 1.664ns (8.908%)  route 17.012ns (91.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.443    18.676    ram6/RAM_reg_6912_7167_11_11/WE
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.604     4.975    ram6/RAM_reg_6912_7167_11_11/WCLK
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_11_11/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.676ns  (logic 1.664ns (8.908%)  route 17.012ns (91.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.443    18.676    ram6/RAM_reg_6912_7167_11_11/WE
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.604     4.975    ram6/RAM_reg_6912_7167_11_11/WCLK
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_11_11/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.676ns  (logic 1.664ns (8.908%)  route 17.012ns (91.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.443    18.676    ram6/RAM_reg_6912_7167_11_11/WE
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.604     4.975    ram6/RAM_reg_6912_7167_11_11/WCLK
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_11_11/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.676ns  (logic 1.664ns (8.908%)  route 17.012ns (91.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.443    18.676    ram6/RAM_reg_6912_7167_11_11/WE
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.604     4.975    ram6/RAM_reg_6912_7167_11_11/WCLK
    SLICE_X12Y132        RAMS64E                                      r  ram6/RAM_reg_6912_7167_11_11/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_10_10/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.479ns  (logic 1.664ns (9.003%)  route 16.816ns (90.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.247    18.479    ram6/RAM_reg_6912_7167_10_10/WE
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.598     4.969    ram6/RAM_reg_6912_7167_10_10/WCLK
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_10_10/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.479ns  (logic 1.664ns (9.003%)  route 16.816ns (90.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.247    18.479    ram6/RAM_reg_6912_7167_10_10/WE
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.598     4.969    ram6/RAM_reg_6912_7167_10_10/WCLK
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_10_10/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.479ns  (logic 1.664ns (9.003%)  route 16.816ns (90.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.247    18.479    ram6/RAM_reg_6912_7167_10_10/WE
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.598     4.969    ram6/RAM_reg_6912_7167_10_10/WCLK
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_10_10/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.479ns  (logic 1.664ns (9.003%)  route 16.816ns (90.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          4.247    18.479    ram6/RAM_reg_6912_7167_10_10/WE
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.598     4.969    ram6/RAM_reg_6912_7167_10_10/WCLK
    SLICE_X12Y127        RAMS64E                                      r  ram6/RAM_reg_6912_7167_10_10/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_9_9/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.139ns  (logic 1.664ns (9.172%)  route 16.475ns (90.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          3.907    18.139    ram6/RAM_reg_6912_7167_9_9/WE
    SLICE_X42Y138        RAMS64E                                      r  ram6/RAM_reg_6912_7167_9_9/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.603     4.974    ram6/RAM_reg_6912_7167_9_9/WCLK
    SLICE_X42Y138        RAMS64E                                      r  ram6/RAM_reg_6912_7167_9_9/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_6912_7167_9_9/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.139ns  (logic 1.664ns (9.172%)  route 16.475ns (90.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        12.568    14.108    ram6/usr_sw_IBUF[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.232 r  ram6/RAM_reg_6912_7167_0_0_i_1__1/O
                         net (fo=48, routed)          3.907    18.139    ram6/RAM_reg_6912_7167_9_9/WE
    SLICE_X42Y138        RAMS64E                                      r  ram6/RAM_reg_6912_7167_9_9/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        1.603     4.974    ram6/RAM_reg_6912_7167_9_9/WCLK
    SLICE_X42Y138        RAMS64E                                      r  ram6/RAM_reg_6912_7167_9_9/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.562%)  route 0.234ns (62.438%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=84, routed)          0.234     0.375    pixel_x[1]
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[0]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.978%)  route 0.274ns (66.022%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[4]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=61, routed)          0.274     0.415    pixel_x[4]
    SLICE_X47Y38         FDRE                                         r  pixel_addr_bg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  pixel_addr_bg_reg[3]_rep/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.469%)  route 0.280ns (66.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          0.280     0.421    pixel_x[6]
    SLICE_X47Y38         FDRE                                         r  pixel_addr_bg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  pixel_addr_bg_reg[5]_rep/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.117%)  route 0.285ns (66.883%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[3]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=69, routed)          0.285     0.426    pixel_x[3]
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[2]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.112%)  route 0.285ns (66.888%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=55, routed)          0.285     0.426    pixel_x[5]
    SLICE_X47Y38         FDRE                                         r  pixel_addr_bg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  pixel_addr_bg_reg[4]_rep/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.679%)  route 0.351ns (71.321%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[6]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          0.351     0.492    pixel_x[6]
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[5]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.828%)  route 0.366ns (72.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=55, routed)          0.366     0.507    pixel_x[5]
    SLICE_X41Y33         FDRE                                         r  pixel_addr_bg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.828     1.986    clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  pixel_addr_bg_reg[4]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.256ns (46.728%)  route 0.292ns (53.272%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[7]/C
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=56, routed)          0.292     0.433    vs0/pixel_x[7]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.478 r  vs0/pixel_addr_bg[9]_i_4/O
                         net (fo=1, routed)           0.000     0.478    vs0/pixel_addr_bg[9]_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.548 r  vs0/pixel_addr_bg_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.548    pixel_addr_bg0[6]
    SLICE_X40Y31         FDRE                                         r  pixel_addr_bg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.826     1.984    clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  pixel_addr_bg_reg[6]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.277%)  route 0.417ns (74.723%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[4]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=61, routed)          0.417     0.558    pixel_x[4]
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  pixel_addr_bg_reg[3]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.484%)  route 0.441ns (77.516%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=66, routed)          0.441     0.569    pixel_x[2]
    SLICE_X51Y35         FDRE                                         r  pixel_addr_bg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9658, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  pixel_addr_bg_reg[1]/C





