# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Sender.srcs/sources_1/bd/design_sender/ipshared/85a3" \
"../../../../../../generated/Sender/SenderWrapper.v" \
"../../../../../../sim/SenderTestbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
