Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 00:25:49 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pulse_gen_width_modulator_inverted_control_sets_placed.rpt
| Design       : pulse_gen_width_modulator_inverted
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               5 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------+------------------------+------------------+----------------+--------------+
|           Clock Signal          |   Enable Signal   |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------+------------------------+------------------+----------------+--------------+
|  MASTER_CLK_200MEG_IN_IBUF_BUFG |                   | done_i_2_n_0           |                1 |              1 |         1.00 |
|  MASTER_CLK_200MEG_IN_IBUF_BUFG |                   | pulse_complete_reg_n_0 |                1 |              1 |         1.00 |
| ~MASTER_CLK_200MEG_IN_IBUF_BUFG |                   |                        |                1 |              1 |         1.00 |
|  o_TRIGGER_OBUF_BUFG            |                   | done                   |                1 |              1 |         1.00 |
|  done                           |                   | o_TRIGGER_OBUF_BUFG    |                1 |              1 |         1.00 |
|  output_state[1]                |                   | done                   |                1 |              1 |         1.00 |
|  MASTER_CLK_200MEG_IN_IBUF_BUFG |                   |                        |                2 |              3 |         1.50 |
|  MASTER_CLK_200MEG_IN_IBUF_BUFG | pulses_generated0 | done0                  |                4 |             14 |         3.50 |
|  MASTER_CLK_200MEG_IN_IBUF_BUFG | clk_count         | s_toggle4_out          |                4 |             14 |         3.50 |
+---------------------------------+-------------------+------------------------+------------------+----------------+--------------+


