# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=spacemit-x100 -iterations=1 -instruction-tables=full %p/../Inputs/mul-div.s | FileCheck %s

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ:1
# CHECK-NEXT: [1]   - SMTX100_FQ:2 SMTX100_FQ0, SMTX100_FQ1
# CHECK-NEXT: [2]   - SMTX100_FQ0:1
# CHECK-NEXT: [3]   - SMTX100_FQ1:1
# CHECK-NEXT: [4]   - SMTX100_IQ:2 SMTX100_IQ0, SMTX100_IQ1
# CHECK-NEXT: [5]   - SMTX100_IQ0:1
# CHECK-NEXT: [6]   - SMTX100_IQ1:1
# CHECK-NEXT: [7]   - SMTX100_LSQ:2

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]                                        [9]                        Instructions:
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_IQ,SMTX100_IQ1                     C_MUL                      mul	a0, a0, a0
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_IQ,SMTX100_IQ1                     MULH                       mulh	a0, a0, a0
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_IQ,SMTX100_IQ1                     MULHU                      mulhu	a0, a0, a0
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_IQ,SMTX100_IQ1                     MULHSU                     mulhsu	a0, a0, a0
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_IQ,SMTX100_IQ1                     MULW                       mulw	a0, a0, a0
# CHECK-NEXT:  1      22    22.00                        22    SMTX100_IQ[22],SMTX100_IQ0[22]             DIV                        div	a0, a1, a2
# CHECK-NEXT:  1      22    22.00                        22    SMTX100_IQ[22],SMTX100_IQ0[22]             DIVU                       divu	a0, a1, a2
# CHECK-NEXT:  1      22    22.00                        22    SMTX100_IQ[22],SMTX100_IQ0[22]             REM                        rem	a0, a1, a2
# CHECK-NEXT:  1      22    22.00                        22    SMTX100_IQ[22],SMTX100_IQ0[22]             REMU                       remu	a0, a1, a2
# CHECK-NEXT:  1      14    14.00                        14    SMTX100_IQ[14],SMTX100_IQ0[14]             DIVW                       divw	a0, a1, a2
# CHECK-NEXT:  1      14    14.00                        14    SMTX100_IQ[14],SMTX100_IQ0[14]             DIVUW                      divuw	a0, a1, a2
# CHECK-NEXT:  1      14    14.00                        14    SMTX100_IQ[14],SMTX100_IQ0[14]             REMW                       remw	a0, a1, a2
# CHECK-NEXT:  1      14    14.00                        14    SMTX100_IQ[14],SMTX100_IQ0[14]             REMUW                      remuw	a0, a1, a2

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ
# CHECK-NEXT: [1]   - SMTX100_FQ0
# CHECK-NEXT: [2]   - SMTX100_FQ1
# CHECK-NEXT: [3]   - SMTX100_IQ0
# CHECK-NEXT: [4]   - SMTX100_IQ1
# CHECK-NEXT: [5.0] - SMTX100_LSQ
# CHECK-NEXT: [5.1] - SMTX100_LSQ

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]
# CHECK-NEXT:  -      -      -     144.00 5.00    -      -

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]  Instructions:
# CHECK-NEXT:  -      -      -      -     1.00    -      -     mul	a0, a0, a0
# CHECK-NEXT:  -      -      -      -     1.00    -      -     mulh	a0, a0, a0
# CHECK-NEXT:  -      -      -      -     1.00    -      -     mulhu	a0, a0, a0
# CHECK-NEXT:  -      -      -      -     1.00    -      -     mulhsu	a0, a0, a0
# CHECK-NEXT:  -      -      -      -     1.00    -      -     mulw	a0, a0, a0
# CHECK-NEXT:  -      -      -     22.00   -      -      -     div	a0, a1, a2
# CHECK-NEXT:  -      -      -     22.00   -      -      -     divu	a0, a1, a2
# CHECK-NEXT:  -      -      -     22.00   -      -      -     rem	a0, a1, a2
# CHECK-NEXT:  -      -      -     22.00   -      -      -     remu	a0, a1, a2
# CHECK-NEXT:  -      -      -     14.00   -      -      -     divw	a0, a1, a2
# CHECK-NEXT:  -      -      -     14.00   -      -      -     divuw	a0, a1, a2
# CHECK-NEXT:  -      -      -     14.00   -      -      -     remw	a0, a1, a2
# CHECK-NEXT:  -      -      -     14.00   -      -      -     remuw	a0, a1, a2
