Analysis for QUEUE_SIZE = 63, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 16s -> 16s
Frequency: 100 MHz -> Implementation: 2m 29s -> 149s
Frequency: 100 MHz -> Power: 5.842 W
Frequency: 100 MHz -> CLB LUTs Used: 1319
Frequency: 100 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 100 MHz -> CLB Registers Used: 1019
Frequency: 100 MHz -> CLB Registers Util%: 0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.289 ns
Frequency: 100 MHz -> Achieved Frequency: 269.469 MHz


Frequency: 150 MHz -> Synthesis: 15s -> 15s
Frequency: 150 MHz -> Implementation: 2m 30s -> 150s
Frequency: 150 MHz -> Power: 5.854 W
Frequency: 150 MHz -> CLB LUTs Used: 1319
Frequency: 150 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 150 MHz -> CLB Registers Used: 1019
Frequency: 150 MHz -> CLB Registers Util%: 0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.543 ns
Frequency: 150 MHz -> Achieved Frequency: 320.137 MHz


Frequency: 200 MHz -> Synthesis: 14s -> 14s
Frequency: 200 MHz -> Implementation: 2m 32s -> 152s
Frequency: 200 MHz -> Power: 5.866 W
Frequency: 200 MHz -> CLB LUTs Used: 1319
Frequency: 200 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 200 MHz -> CLB Registers Used: 1019
Frequency: 200 MHz -> CLB Registers Util%: 0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.115 ns
Frequency: 200 MHz -> Achieved Frequency: 346.620 MHz


Frequency: 250 MHz -> Synthesis: 15s -> 15s
Frequency: 250 MHz -> Implementation: 2m 31s -> 151s
Frequency: 250 MHz -> Power: 5.877 W
Frequency: 250 MHz -> CLB LUTs Used: 1319
Frequency: 250 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 250 MHz -> CLB Registers Used: 1019
Frequency: 250 MHz -> CLB Registers Util%: 0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.329 ns
Frequency: 250 MHz -> Achieved Frequency: 374.392 MHz


Frequency: 300 MHz -> Synthesis: 15s -> 15s
Frequency: 300 MHz -> Implementation: 2m 32s -> 152s
Frequency: 300 MHz -> Power: 5.889 W
Frequency: 300 MHz -> CLB LUTs Used: 1319
Frequency: 300 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 300 MHz -> CLB Registers Used: 1019
Frequency: 300 MHz -> CLB Registers Util%: 0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.728 ns
Frequency: 300 MHz -> Achieved Frequency: 383.828 MHz


Frequency: 350 MHz -> Synthesis: 15s -> 15s
Frequency: 350 MHz -> Implementation: 2m 38s -> 158s
Frequency: 350 MHz -> Power: 5.896 W
Frequency: 350 MHz -> CLB LUTs Used: 1318
Frequency: 350 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 350 MHz -> CLB Registers Used: 1019
Frequency: 350 MHz -> CLB Registers Util%: 0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.593 ns
Frequency: 350 MHz -> Achieved Frequency: 441.668 MHz


Frequency: 400 MHz -> Synthesis: 15s -> 15s
Frequency: 400 MHz -> Implementation: 2m 46s -> 166s
Frequency: 400 MHz -> Power: 5.912 W
Frequency: 400 MHz -> CLB LUTs Used: 1321
Frequency: 400 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 400 MHz -> CLB Registers Used: 1019
Frequency: 400 MHz -> CLB Registers Util%: 0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.102 ns
Frequency: 400 MHz -> Achieved Frequency: 417.014 MHz


Frequency: 450 MHz -> Synthesis: 15s -> 15s
Frequency: 450 MHz -> Implementation: 2m 59s -> 179s
Frequency: 450 MHz -> Power: 5.921 W
Frequency: 450 MHz -> CLB LUTs Used: 1324
Frequency: 450 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 450 MHz -> CLB Registers Used: 1019
Frequency: 450 MHz -> CLB Registers Util%: 0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.169 ns
Frequency: 450 MHz -> Achieved Frequency: 487.039 MHz


Frequency: 500 MHz -> Synthesis: 15s -> 15s
Frequency: 500 MHz -> Implementation: 3m 4s -> 184s
Frequency: 500 MHz -> Power: 5.931 W
Frequency: 500 MHz -> CLB LUTs Used: 1334
Frequency: 500 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 500 MHz -> CLB Registers Used: 1019
Frequency: 500 MHz -> CLB Registers Util%: 0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.130 ns
Frequency: 500 MHz -> Achieved Frequency: 534.759 MHz


Frequency: 550 MHz -> Synthesis: 15s -> 15s
Frequency: 550 MHz -> Implementation: 4m 6s -> 246s
Frequency: 550 MHz -> Power: 5.944 W
Frequency: 550 MHz -> CLB LUTs Used: 1349
Frequency: 550 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 550 MHz -> CLB Registers Used: 1019
Frequency: 550 MHz -> CLB Registers Util%: 0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.187 ns
Frequency: 550 MHz -> Achieved Frequency: 498.708 MHz


Frequency: 600 MHz -> Synthesis: 17s -> 17s
Frequency: 600 MHz -> Implementation: 4m 48s -> 288s
Frequency: 600 MHz -> Power: 5.953 W
Frequency: 600 MHz -> CLB LUTs Used: 1349
Frequency: 600 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 600 MHz -> CLB Registers Used: 1023
Frequency: 600 MHz -> CLB Registers Util%: 0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.137 ns
Frequency: 600 MHz -> Achieved Frequency: 554.426 MHz


Frequency: 650 MHz -> Synthesis: 17s -> 17s
Frequency: 650 MHz -> Implementation: 4m 28s -> 268s
Frequency: 650 MHz -> Power: 5.965 W
Frequency: 650 MHz -> CLB LUTs Used: 1350
Frequency: 650 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 650 MHz -> CLB Registers Used: 1019
Frequency: 650 MHz -> CLB Registers Util%: 0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.251 ns
Frequency: 650 MHz -> Achieved Frequency: 558.827 MHz


Frequency: 700 MHz -> Synthesis: 14s -> 14s
Frequency: 700 MHz -> Implementation: 4m 51s -> 291s
Frequency: 700 MHz -> Power: 5.976 W
Frequency: 700 MHz -> CLB LUTs Used: 1349
Frequency: 700 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 700 MHz -> CLB Registers Used: 1019
Frequency: 700 MHz -> CLB Registers Util%: 0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.390 ns
Frequency: 700 MHz -> Achieved Frequency: 549.882 MHz


Frequency: 750 MHz -> Synthesis: 17s -> 17s
Frequency: 750 MHz -> Implementation: 4m 44s -> 284s
Frequency: 750 MHz -> Power: 5.988 W
Frequency: 750 MHz -> CLB LUTs Used: 1351
Frequency: 750 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 750 MHz -> CLB Registers Used: 1019
Frequency: 750 MHz -> CLB Registers Util%: 0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.476 ns
Frequency: 750 MHz -> Achieved Frequency: 552.690 MHz


Frequency: 800 MHz -> Synthesis: 15s -> 15s
Frequency: 800 MHz -> Implementation: 4m 56s -> 296s
Frequency: 800 MHz -> Power: 6.000 W
Frequency: 800 MHz -> CLB LUTs Used: 1351
Frequency: 800 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 800 MHz -> CLB Registers Used: 1019
Frequency: 800 MHz -> CLB Registers Util%: 0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.574 ns
Frequency: 800 MHz -> Achieved Frequency: 548.246 MHz


