# ğŸ”¬ VLSI Projects Portfolio â€“ Archita Roy

Welcome to my personal repository of **VLSI mini-projects**, designed as part of my preparation and to explore core electronics (ECE) concepts through practical design.

This repo includes projects in **Digital Logic, CMOS Design, Verilog RTL, and Layout Optimization**, built step-by-step as I learn from scratch.

---

## ğŸ“ Folder Structure 

| Folder             | Description |
|--------------------|-------------|
| `Digital_Logic/`   | Logisim-based combinational and sequential circuits (4-bit Adder, Counter, FSMs) |
| `CMOS_Layouts/`    | Stick diagrams and layout designs using CMOS principles (Inverter, NAND, Shift Register) |
| `Verilog_Projects/`| RTL projects with Verilog, including testbenches, waveforms, and custom layout optimizations |

---

## ğŸ› ï¸ Tools & Platforms Used

- [Logisim](http://www.cburch.com/logisim/) â€“ Digital logic simulation
- [Electric VLSI](https://github.com/StaticVox/Electric-VLSI) / Microwind â€“ CMOS layout
- [Vivado](https://www.xilinx.com/products/design-tools/vivado.html) / [GTKWave](http://gtkwave.sourceforge.net/) â€“ Verilog simulation
- GitHub â€“ Version control and project portfolio

---

## ğŸš€ In Progress

Iâ€™m gradually uploading and documenting:
- âœ… Completed Logisim circuits
- ğŸ› ï¸ Layout optimization experiments (W/L sizing, stick diagrams)
- ğŸ§ª Functional simulations of Verilog projects with waveforms

---

## ğŸ§¾ Goals

- Deepen conceptual understanding alongside GATE preparation  
- Build a hands-on project portfolio for internships and core placements  
- Track progress and share learnings in open-source spirit ğŸŒ±

---

## ğŸ“¬ Contact

Feel free to reach out for collaboration, suggestions, or doubts:

**Archita Roy**  
ECE Undergraduate @ NIT Silchar  
[LinkedIn](https://www.linkedin.com/in/archita-royy/) | [GitHub](https://github.com/archita-2005)

---

> ğŸ“Œ *This repository is a living document of my learning journey. Stay tuned as it grows!*
