

================================================================
== Vitis HLS Report for 'lab7_z2'
================================================================
* Date:           Tue Dec  5 18:22:30 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.567 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1025|     1025|  10.250 us|  10.250 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |     1024|     1024|         8|          -|          -|   128|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|     299|    204|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|     217|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|     516|    280|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_max_dsp_1_U1  |dmul_64ns_64ns_64_5_max_dsp_1  |        0|  11|  299|  204|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|  11|  299|  204|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_121_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln8_fu_115_p2  |      icmp|   0|  0|  11|           8|           9|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          16|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|         10|    1|         10|
    |i_fu_54    |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  50|         12|    9|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   9|   0|    9|          0|
    |b_load_reg_169     |  64|   0|   64|          0|
    |c_load_reg_174     |  64|   0|   64|          0|
    |i_fu_54            |   8|   0|    8|          0|
    |temp_mult_reg_189  |  64|   0|   64|          0|
    |zext_ln8_reg_151   |   8|   0|   64|         56|
    +-------------------+----+----+-----+-----------+
    |Total              | 217|   0|  273|         56|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab7_z2|  return value|
|a_address0         |  out|    7|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_we0              |  out|    1|   ap_memory|             a|         array|
|a_d0               |  out|   64|   ap_memory|             a|         array|
|b_address0         |  out|    7|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|   64|   ap_memory|             b|         array|
|c_address0         |  out|    7|   ap_memory|             c|         array|
|c_ce0              |  out|    1|   ap_memory|             c|         array|
|c_q0               |   in|   64|   ap_memory|             c|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 18 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/lab7_z2.cpp:8]   --->   Operation 19 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %i_1" [./source/lab7_z2.cpp:8]   --->   Operation 21 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i_1, i8 128" [./source/lab7_z2.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 1" [./source/lab7_z2.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %fpga_resource_hint..0, void" [./source/lab7_z2.cpp:8]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i64 0, i64 %zext_ln8" [./source/lab7_z2.cpp:10]   --->   Operation 26 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%b_load = load i7 %b_addr" [./source/lab7_z2.cpp:10]   --->   Operation 27 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i64 0, i64 %zext_ln8" [./source/lab7_z2.cpp:10]   --->   Operation 28 'getelementptr' 'c_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%c_load = load i7 %c_addr" [./source/lab7_z2.cpp:10]   --->   Operation 29 'load' 'c_load' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 30 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 30 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z2.cpp:13]   --->   Operation 31 'ret' 'ret_ln13' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 32 [1/2] (2.77ns)   --->   "%b_load = load i7 %b_addr" [./source/lab7_z2.cpp:10]   --->   Operation 32 'load' 'b_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%c_load = load i7 %c_addr" [./source/lab7_z2.cpp:10]   --->   Operation 33 'load' 'c_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.56>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i64 %b_load" [./source/lab7_z2.cpp:10]   --->   Operation 34 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln10_1 = bitcast i64 %c_load" [./source/lab7_z2.cpp:10]   --->   Operation 35 'bitcast' 'bitcast_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [5/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 36 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.56>
ST_5 : Operation 37 [4/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 37 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 38 [3/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 38 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.56>
ST_7 : Operation 39 [2/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 39 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.56>
ST_8 : Operation 40 [1/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 40 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult, i64 510, i64 13, i64 18446744073709551615" [./source/lab7_z2.cpp:6]   --->   Operation 41 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab7_z2.cpp:8]   --->   Operation 42 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./source/lab7_z2.cpp:9]   --->   Operation 43 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [./source/lab7_z2.cpp:10]   --->   Operation 44 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %temp_mult" [./source/lab7_z2.cpp:11]   --->   Operation 45 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i64 0, i64 %zext_ln8" [./source/lab7_z2.cpp:11]   --->   Operation 46 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11, i7 %a_addr" [./source/lab7_z2.cpp:11]   --->   Operation 47 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111111]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
store_ln8         (store            ) [ 0000000000]
br_ln8            (br               ) [ 0000000000]
i_1               (load             ) [ 0000000000]
zext_ln8          (zext             ) [ 0001111111]
icmp_ln8          (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
add_ln8           (add              ) [ 0000000000]
br_ln8            (br               ) [ 0000000000]
b_addr            (getelementptr    ) [ 0001000000]
c_addr            (getelementptr    ) [ 0001000000]
store_ln8         (store            ) [ 0000000000]
ret_ln13          (ret              ) [ 0000000000]
b_load            (load             ) [ 0000100000]
c_load            (load             ) [ 0000100000]
bitcast_ln10      (bitcast          ) [ 0000011110]
bitcast_ln10_1    (bitcast          ) [ 0000011110]
temp_mult         (dmul             ) [ 0000000001]
specfucore_ln6    (specfucore       ) [ 0000000000]
specloopname_ln8  (specloopname     ) [ 0000000000]
rbegin            (specregionbegin  ) [ 0000000000]
rend              (specregionend    ) [ 0000000000]
bitcast_ln11      (bitcast          ) [ 0000000000]
a_addr            (getelementptr    ) [ 0000000000]
store_ln11        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="c_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="7"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/9 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln11_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/9 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="temp_mult/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln8_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln8_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln8_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln8_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln8_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="1"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bitcast_ln10_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bitcast_ln10_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10_1/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bitcast_ln11_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11/9 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="151" class="1005" name="zext_ln8_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="7"/>
<pin id="153" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="159" class="1005" name="b_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="1"/>
<pin id="161" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="c_addr_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="1"/>
<pin id="166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="169" class="1005" name="b_load_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="174" class="1005" name="c_load_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="179" class="1005" name="bitcast_ln10_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln10 "/>
</bind>
</comp>

<comp id="184" class="1005" name="bitcast_ln10_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln10_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="temp_mult_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_mult "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="147"><net_src comp="54" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="154"><net_src comp="109" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="162"><net_src comp="58" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="167"><net_src comp="71" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="172"><net_src comp="65" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="177"><net_src comp="78" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="182"><net_src comp="132" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="187"><net_src comp="136" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="192"><net_src comp="97" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {9 }
 - Input state : 
	Port: lab7_z2 : b | {2 3 }
	Port: lab7_z2 : c | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
		store_ln8 : 2
	State 3
	State 4
		temp_mult : 1
	State 5
	State 6
	State 7
	State 8
		specfucore_ln6 : 1
	State 9
		rend : 1
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   dmul   |    grp_fu_97    |    11   |   299   |   204   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln8_fu_121 |    0    |    0    |    15   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln8_fu_115 |    0    |    0    |    11   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln8_fu_109 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    11   |   299   |   230   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    b_addr_reg_159    |    7   |
|    b_load_reg_169    |   64   |
|bitcast_ln10_1_reg_184|   64   |
| bitcast_ln10_reg_179 |   64   |
|    c_addr_reg_164    |    7   |
|    c_load_reg_174    |   64   |
|       i_reg_144      |    8   |
|   temp_mult_reg_189  |   64   |
|   zext_ln8_reg_151   |   64   |
+----------------------+--------+
|         Total        |   406  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_97    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_97    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   284  ||  5.296  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   299  |   230  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    5   |   705  |   266  |
+-----------+--------+--------+--------+--------+
