{"sections":[],"abstract":[{"text":"Add some method and computed properties to convert machines.","type":"text"}],"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal\/init(clock:)"]}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing"]]},"primaryContentSections":[{"declarations":[{"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10PortSignalV","text":"PortSignal","kind":"typeIdentifier"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/portsignal"]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal"},"metadata":{"externalID":"s:e:s:11VHDLParsing10PortSignalV12VHDLMachinesE12externalNameAA08VariableF0Vvp","roleHeading":"Extended Structure","extendedModule":"VHDLParsing","title":"PortSignal","modules":[{"name":"VHDLMachines","relatedModules":["VHDLParsing"]}],"role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"identifier"}],"symbolKind":"extension","navigatorTitle":[{"text":"PortSignal","kind":"identifier"}]},"references":{"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/PortSignal":{"kind":"symbol","fragments":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"kind":"identifier","text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV"}],"navigatorTitle":[{"text":"PortSignal","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add some method and computed properties to convert machines.","type":"text"}],"title":"PortSignal","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal","url":"\/documentation\/vhdlmachines\/vhdlparsing\/portsignal"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/PortSignal/init(clock:)":{"role":"symbol","title":"init(clock:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal\/init(clock:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"clock","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Clock","preciseIdentifier":"s:12VHDLMachines5ClockV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlmachines\/vhdlparsing\/portsignal\/init(clock:)","abstract":[{"text":"Create a ","type":"text"},{"type":"codeVoice","code":"PortSignal"},{"text":" from a ","type":"text"},{"type":"codeVoice","code":"Clock"},{"text":".","type":"text"}],"kind":"symbol","type":"topic"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}