$date
	Sun Mar  9 12:21:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module NOD_tb $end
$var wire 8 ! O [7:0] $end
$var reg 8 " A [7:0] $end
$scope module uut $end
$var wire 8 # A [7:0] $end
$var wire 1 $ inter1 $end
$var wire 1 % inter2 $end
$var wire 1 & inter3 $end
$var wire 1 ' inter4 $end
$var wire 1 ( inter5 $end
$var wire 7 ) invert [6:0] $end
$var wire 1 * not_a5 $end
$var wire 1 + not_a6 $end
$var wire 4 , temp3 [3:0] $end
$var wire 4 - temp2 [3:0] $end
$var wire 4 . temp1 [3:0] $end
$var wire 6 / t [5:0] $end
$var wire 8 0 O [7:0] $end
$scope begin genblk1[2] $end
$var parameter 3 1 i $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 2 i $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 3 i $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 4 i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 4
b100 3
b11 2
b10 1
$end
#0
$dumpvars
b0 0
b111111 /
b0 .
b0 -
b0 ,
1+
1*
b1111111 )
0(
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#10000
b1111110 )
b1 !
b1 0
b1 "
b1 #
#20000
1(
b1111101 )
b10 !
b10 0
b10 "
b10 #
#30000
b1000 !
b1000 0
b11111 /
b100 ,
0(
b100 -
b1111000 )
b111 "
b111 #
#40000
b1011 ,
b1 /
b10000000 !
b10000000 0
0'
b1001 .
b10 -
1$
0*
0%
0+
b10011 )
b1101100 "
b1101100 #
#50000
b101 ,
b0 -
b1010101 )
b101 .
0$
b0 /
1+
1(
b10101010 "
b10101010 #
#60000
b0 .
b0 ,
0(
0'
b0 -
1$
0+
0&
b0 )
b11111111 "
b11111111 #
#70000
0$
1*
1+
b1111111 )
b10000000 "
b10000000 #
#80000
b100 ,
1'
b100 .
b1000000 !
b1000000 0
b1 /
1%
0+
b110110 )
b1001001 "
b1001001 #
#90000
