{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544316786022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544316786029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 18:53:03 2018 " "Processing started: Sat Dec 08 18:53:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544316786029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316786029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_system -c soc_system " "Command: quartus_sta soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316786029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316786235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316789396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316789396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316789455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316789455 ""}
{ "Info" "ISTA_SDC_FOUND" "aud_32/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'aud_32/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316790859 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316790922 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316790928 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316790939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316790975 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316790975 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316791374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791440 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791443 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791443 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316791445 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791457 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791457 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791458 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791458 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791458 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791459 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791459 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791459 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791460 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791460 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791460 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791461 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791461 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791462 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791462 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791463 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791463 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791463 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791464 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791464 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791464 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791464 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791465 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791465 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791465 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791466 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791466 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791466 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791467 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791467 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791467 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791468 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791468 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791468 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791469 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791469 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791469 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791470 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791470 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791471 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791471 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791471 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791472 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791472 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791472 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791473 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791473 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791473 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791473 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791474 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791474 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791474 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791475 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791475 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791475 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791476 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791476 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791476 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791477 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791477 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791477 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791478 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791478 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791479 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791479 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791479 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791479 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791480 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791480 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791480 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791481 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791481 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791481 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791482 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791482 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791482 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791482 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791483 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791483 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791483 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791484 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791484 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791484 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791485 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791485 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791485 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791492 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791492 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791493 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791494 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791494 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791494 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791495 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791495 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791496 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791497 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791497 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791498 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791498 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791498 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791499 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791499 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791500 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791500 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791501 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791501 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791502 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791503 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791503 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791504 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791504 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791505 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791505 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791506 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791506 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791507 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791507 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791507 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791508 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791508 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791509 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791509 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791510 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791510 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791511 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791511 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791512 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791512 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791513 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791513 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791514 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791515 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791515 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791516 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791516 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791516 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791517 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791517 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791518 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791518 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791519 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791520 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791520 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791521 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791521 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791522 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791522 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791523 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791523 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316791524 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791524 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791528 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316791532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316791532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316791532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316791532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316791532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316791532 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791532 ""}
{ "Warning" "WSTA_CANNOT_DERIVE_BASE_CLOCK_FOR_PLL" "u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The base clock assignment for generated clock u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] cannot be derived" {  } {  } 0 332157 "The base clock assignment for generated clock %1!s! cannot be derived" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791533 ""}
{ "Warning" "WSTA_SCC_LOOP" "1147 " "Found combinational loop of 1147 nodes" { { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|datac " "Node \"vol\|fsm_L\|Selector33~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|combout " "Node \"vol\|fsm_L\|Selector33~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|datac " "Node \"vol\|fsm_L\|Selector29~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|combout " "Node \"vol\|fsm_L\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|datac " "Node \"vol\|fsm_L\|Selector23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|combout " "Node \"vol\|fsm_L\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|datad " "Node \"vol\|fsm_L\|Selector25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|combout " "Node \"vol\|fsm_L\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|dataf " "Node \"vol\|fsm_L\|Selector4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|combout " "Node \"vol\|fsm_L\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|datac " "Node \"vol\|fsm_L\|Selector22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|combout " "Node \"vol\|fsm_L\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|dataf " "Node \"vol\|fsm_L\|Selector15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|combout " "Node \"vol\|fsm_L\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|dataf " "Node \"vol\|fsm_L\|Selector15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|combout " "Node \"vol\|fsm_L\|Selector15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|datac " "Node \"vol\|fsm_L\|Selector31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|combout " "Node \"vol\|fsm_L\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|datac " "Node \"vol\|fsm_L\|Selector27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|combout " "Node \"vol\|fsm_L\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datad " "Node \"vol\|fsm_L\|Selector30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|combout " "Node \"vol\|fsm_L\|Selector30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|datac " "Node \"vol\|fsm_L\|Selector30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|combout " "Node \"vol\|fsm_L\|Selector30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|dataa " "Node \"vol\|fsm_L\|Selector34~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|combout " "Node \"vol\|fsm_L\|Selector34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|datae " "Node \"vol\|fsm_L\|Selector32~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|combout " "Node \"vol\|fsm_L\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|datab " "Node \"vol\|fsm_L\|Selector35~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|combout " "Node \"vol\|fsm_L\|Selector35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|datac " "Node \"vol\|fsm_L\|Selector28~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|combout " "Node \"vol\|fsm_L\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|dataa " "Node \"vol\|fsm_L\|Selector21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|combout " "Node \"vol\|fsm_L\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|dataf " "Node \"vol\|fsm_L\|Selector16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|combout " "Node \"vol\|fsm_L\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|datad " "Node \"vol\|fsm_L\|Selector18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|combout " "Node \"vol\|fsm_L\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|datac " "Node \"vol\|fsm_L\|Selector20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|combout " "Node \"vol\|fsm_L\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|dataa " "Node \"vol\|fsm_L\|Selector13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|combout " "Node \"vol\|fsm_L\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|datae " "Node \"vol\|fsm_L\|Selector19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|combout " "Node \"vol\|fsm_L\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|datad " "Node \"vol\|fsm_L\|Selector14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|combout " "Node \"vol\|fsm_L\|Selector14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|dataa " "Node \"vol\|fsm_L\|Selector11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|combout " "Node \"vol\|fsm_L\|Selector11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|datae " "Node \"vol\|fsm_L\|Selector17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|combout " "Node \"vol\|fsm_L\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|dataf " "Node \"vol\|fsm_L\|Selector9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|combout " "Node \"vol\|fsm_L\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|datac " "Node \"vol\|fsm_L\|Selector4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datac " "Node \"vol\|fsm_L\|Selector13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~2\|datac " "Node \"vol\|fsm_L\|Selector13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~2\|combout " "Node \"vol\|fsm_L\|Selector13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|dataf " "Node \"vol\|fsm_L\|Selector13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|combout " "Node \"vol\|fsm_L\|Selector13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|dataf " "Node \"vol\|fsm_L\|Selector6~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|combout " "Node \"vol\|fsm_L\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|datae " "Node \"vol\|fsm_L\|Selector4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datab " "Node \"vol\|fsm_L\|Selector13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~2\|dataf " "Node \"vol\|fsm_L\|Selector13~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|datac " "Node \"vol\|fsm_L\|Selector14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|dataf " "Node \"vol\|fsm_L\|Selector30~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datad " "Node \"vol\|fsm_L\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|datac " "Node \"vol\|fsm_L\|Selector13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|dataf " "Node \"vol\|fsm_L\|Selector14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datad " "Node \"vol\|fsm_L\|Selector11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|combout " "Node \"vol\|fsm_L\|Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|dataf " "Node \"vol\|fsm_L\|Selector5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|combout " "Node \"vol\|fsm_L\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|dataf " "Node \"vol\|fsm_L\|Selector8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|combout " "Node \"vol\|fsm_L\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|datad " "Node \"vol\|fsm_L\|Selector8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|combout " "Node \"vol\|fsm_L\|Selector8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|dataf " "Node \"vol\|fsm_L\|Selector10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|combout " "Node \"vol\|fsm_L\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|dataf " "Node \"vol\|fsm_L\|Selector10~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|combout " "Node \"vol\|fsm_L\|Selector10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|dataf " "Node \"vol\|fsm_L\|Selector7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|combout " "Node \"vol\|fsm_L\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datad " "Node \"vol\|fsm_L\|Selector12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|combout " "Node \"vol\|fsm_L\|Selector12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datac " "Node \"vol\|fsm_L\|Selector12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|combout " "Node \"vol\|fsm_L\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|datad " "Node \"vol\|fsm_L\|Selector11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|dataa " "Node \"vol\|fsm_L\|Selector10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datac " "Node \"vol\|fsm_L\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|datac " "Node \"vol\|fsm_L\|Selector11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datac " "Node \"vol\|fsm_L\|Selector11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datac " "Node \"vol\|fsm_L\|Selector10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datad " "Node \"vol\|fsm_L\|Selector5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|datac " "Node \"vol\|fsm_L\|Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datac " "Node \"vol\|fsm_L\|Selector12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datae " "Node \"vol\|fsm_L\|Selector8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|dataa " "Node \"vol\|fsm_L\|Selector6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datae " "Node \"vol\|fsm_L\|Selector9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|datac " "Node \"vol\|fsm_L\|Selector9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|combout " "Node \"vol\|fsm_L\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datad " "Node \"vol\|fsm_L\|Selector12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datae " "Node \"vol\|fsm_L\|Selector10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|dataf " "Node \"vol\|fsm_L\|Selector12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|dataf " "Node \"vol\|fsm_L\|Selector12~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datad " "Node \"vol\|fsm_L\|Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|dataa " "Node \"vol\|fsm_L\|Selector9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datae " "Node \"vol\|fsm_L\|Selector5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|dataa " "Node \"vol\|fsm_L\|Selector7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datac " "Node \"vol\|fsm_L\|Selector8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datac " "Node \"vol\|fsm_L\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|datae " "Node \"vol\|fsm_L\|Selector16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~2\|dataa " "Node \"vol\|fsm_L\|Selector34~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~2\|combout " "Node \"vol\|fsm_L\|Selector34~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|datac " "Node \"vol\|fsm_L\|Selector34~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~2\|dataa " "Node \"vol\|fsm_L\|Selector33~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~2\|combout " "Node \"vol\|fsm_L\|Selector33~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|datae " "Node \"vol\|fsm_L\|Selector33~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~2\|dataa " "Node \"vol\|fsm_L\|Selector32~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~2\|combout " "Node \"vol\|fsm_L\|Selector32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|datac " "Node \"vol\|fsm_L\|Selector32~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datae " "Node \"vol\|fsm_L\|Selector30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|dataf " "Node \"vol\|fsm_L\|Selector9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|dataf " "Node \"vol\|fsm_L\|Selector11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|datae " "Node \"vol\|fsm_L\|Selector13~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|dataa " "Node \"vol\|fsm_L\|Selector26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|combout " "Node \"vol\|fsm_L\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|dataf " "Node \"vol\|fsm_L\|Selector4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|combout " "Node \"vol\|fsm_L\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|datae " "Node \"vol\|fsm_L\|Selector24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|combout " "Node \"vol\|fsm_L\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316791555 ""}  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 106 -1 0 } } { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 111 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 216 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 228 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 247 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 222 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 187 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 286 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 302 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 262 -1 0 } } { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791555 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1147 " "Design contains combinational loop of 1147 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791584 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316791665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791665 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316791666 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791666 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316791666 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791666 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316791666 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791666 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316791682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791738 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791739 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316791761 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316791761 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316791765 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316791795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544316792096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.997 " "Worst-case setup slack is -8.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.997           -1350.704 clock_50_1  " "   -8.997           -1350.704 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.008            -184.309 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.008            -184.309 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.337               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    5.337               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 clock_50_1  " "    0.018               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.227               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.364               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.008               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    8.008               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.078               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   16.078               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.868               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.873               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.495               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.495               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.910               0.000 clock_50_1  " "    8.910               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clock_50_2  " "    9.670               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.692               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.692               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316792197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792197 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792198 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.000 ns " "Worst Case Available Settling Time: 16.000 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316792304 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316792304 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316792424 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316792829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794075 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316794075 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794121 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316794121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794166 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316794166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316794223 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316794223 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794290 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794290 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794290 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794290 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794291 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794291 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794291 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794291 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794291 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794291 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316794459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316794526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316801447 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316802110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802110 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316802110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802110 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316802111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802111 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316802111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802111 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316802126 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802130 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802130 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316802145 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544316802325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.797 " "Worst-case setup slack is -8.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.797           -1293.720 clock_50_1  " "   -8.797           -1293.720 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.134            -188.467 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.134            -188.467 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.429               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    5.429               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 clock_50_1  " "    0.026               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.214               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.383               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.125               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    8.125               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.337               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   16.337               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.813               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.815               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.436               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.436               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.941               0.000 clock_50_1  " "    8.941               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.639               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.639               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clock_50_2  " "    9.673               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316802525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802525 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802526 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.066 ns " "Worst Case Available Settling Time: 16.066 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316802628 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316802628 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316802805 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316803198 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804388 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316804388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804456 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316804456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804528 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316804528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316804600 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316804600 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804690 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804690 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804691 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316804906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316805135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316811461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316812128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812128 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316812128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812128 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316812128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812128 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316812128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812128 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316812143 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812148 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812148 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316812162 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544316812234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.058 " "Worst-case setup slack is -5.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.058            -777.312 clock_50_1  " "   -5.058            -777.312 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.322            -100.314 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.322            -100.314 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.320               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    7.320               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.254 " "Worst-case hold slack is -0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.296 clock_50_1  " "   -0.254              -0.296 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.133               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.179               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.783               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    8.783               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.485               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   17.485               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.479 " "Worst-case removal slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.479               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.507               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.752               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.752               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.513               0.000 clock_50_1  " "    8.513               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clock_50_2  " "    9.336               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.955               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.955               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316812567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812567 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.965 ns " "Worst Case Available Settling Time: 17.965 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316812666 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316812666 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316812977 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316813370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814803 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316814803 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814899 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316814899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316814993 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316814993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316815086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316815086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316815086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316815086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316815086 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316815086 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815212 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815212 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815212 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815212 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815212 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815212 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815213 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815213 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815213 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815213 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316815475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316816183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816183 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316816183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816183 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316816183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816183 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316816183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816183 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316816198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816202 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816202 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316816217 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544316816264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.298 " "Worst-case setup slack is -4.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.298            -655.790 clock_50_1  " "   -4.298            -655.790 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248             -98.783 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.248             -98.783 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.575               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    7.575               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.340 " "Worst-case hold slack is -0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -1.001 clock_50_1  " "   -0.340              -1.001 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.124               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.170               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.980               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    8.980               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.927               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   17.927               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.436               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.463               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.745               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.467               0.000 clock_50_1  " "    8.467               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clock_50_2  " "    9.286               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.948               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.948               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544316816712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816712 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816713 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.159 ns " "Worst Case Available Settling Time: 18.159 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544316816812 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316816812 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316817294 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316817689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819517 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316819517 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819634 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316819634 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819748 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316819748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544316819871 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316819871 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1544316820008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316825374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316825377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1447 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1447 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5700 " "Peak virtual memory: 5700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544316826395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 18:53:46 2018 " "Processing ended: Sat Dec 08 18:53:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544316826395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544316826395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544316826395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544316826395 ""}
