// Seed: 3744667603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  input wire id_41;
  inout wire id_40;
  inout wire id_39;
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  output wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout uwire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = -1 & 1;
  logic id_42;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5,
      id_5,
      id_2,
      id_5,
      id_4,
      id_5,
      id_2,
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4
  );
  output wire id_1;
  wire id_6, id_7;
  bufif1 primCall (id_1, id_4, id_5);
  logic [(  1 'b0 ) : id_3] id_8;
  ;
  wire id_9;
endmodule
