Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 23:23:48 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_495_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.075ns (32.586%)  route 2.224ns (67.414%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 6.387 - 4.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.921ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.836ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=43234, routed)       1.986     2.923    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X140Y287       FDCE                                         r  Delay1No12_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.002 r  Delay1No12_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.691     3.693    Delay1No12_instance/Q[11]
    SLICE_X136Y333       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.841 r  Delay1No12_instance/geqOp_carry_i_11__3/O
                         net (fo=1, routed)           0.011     3.852    Sum10_2_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X136Y333       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.007 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.033    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X136Y334       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.048 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.074    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X136Y335       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.126 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.259     4.385    Delay1No12_instance/CO[0]
    SLICE_X135Y337       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     4.481 f  Delay1No12_instance/shiftedFracY_d1[32]_i_16__3/O
                         net (fo=2, routed)           0.133     4.614    Delay1No12_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X135Y336       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.764 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.091     4.855    Delay1No12_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X134Y336       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.945 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.388     5.333    Delay1No13_instance/Y_reg[23]_0
    SLICE_X141Y330       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     5.433 r  Delay1No13_instance/shiftedFracY_d1[26]_i_2__3/O
                         net (fo=5, routed)           0.282     5.715    Delay1No13_instance/level2__0[19]
    SLICE_X136Y331       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.805 r  Delay1No13_instance/shiftedFracY_d1[38]_i_1__3/O
                         net (fo=2, routed)           0.258     6.063    Delay1No13_instance/level4__0[16]
    SLICE_X137Y336       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.163 r  Delay1No13_instance/shiftedFracY_d1[22]_i_1__3/O
                         net (fo=1, routed)           0.059     6.222    Sum10_2_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X137Y336       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=43234, routed)       1.740     6.387    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X137Y336       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.380     6.766    
                         clock uncertainty           -0.035     6.731    
    SLICE_X137Y336       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.756    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.534    




