
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31  177774.4      1.31     451.6    9869.1                          
    0:00:31  177774.4      1.31     451.6    9869.1                          
    0:00:31  178109.6      1.31     451.6    9869.1                          
    0:00:31  178436.8      1.31     451.6    9869.1                          
    0:00:31  178764.0      1.31     451.6    9869.1                          
    0:00:31  179091.1      1.31     451.6    9869.1                          
    0:00:31  179418.3      1.31     451.6    9869.1                          
    0:00:46  182338.5      0.95     333.9    2969.6                          
    0:00:46  182306.6      0.95     333.9    2969.6                          
    0:00:46  182306.6      0.95     333.9    2969.6                          
    0:00:46  182305.0      0.95     333.7    2969.6                          
    0:00:47  182305.0      0.95     333.7    2969.6                          
    0:01:04  150556.3      0.99     317.1       0.0                          
    0:01:06  150480.5      0.95     311.8       0.0                          
    0:01:10  150494.0      0.93     308.6       0.0                          
    0:01:11  150499.1      0.91     306.6       0.0                          
    0:01:14  150502.8      0.90     305.5       0.0                          
    0:01:15  150508.9      0.90     304.0       0.0                          
    0:01:15  150516.4      0.90     303.3       0.0                          
    0:01:16  150529.9      0.90     302.0       0.0                          
    0:01:16  150540.8      0.90     300.7       0.0                          
    0:01:17  150549.9      0.90     299.6       0.0                          
    0:01:17  150560.8      0.90     298.3       0.0                          
    0:01:18  150570.9      0.90     297.3       0.0                          
    0:01:18  150575.4      0.90     296.6       0.0                          
    0:01:19  150580.2      0.90     296.4       0.0                          
    0:01:19  150584.7      0.90     296.2       0.0                          
    0:01:20  150592.4      0.90     295.4       0.0                          
    0:01:20  150599.4      0.90     295.0       0.0                          
    0:01:21  150599.9      0.90     294.9       0.0                          
    0:01:21  150601.7      0.90     294.8       0.0                          
    0:01:22  150431.2      0.90     294.8       0.0                          
    0:01:22  150431.2      0.90     294.8       0.0                          
    0:01:22  150431.2      0.90     294.8       0.0                          
    0:01:22  150431.2      0.90     294.8       0.0                          
    0:01:22  150431.2      0.90     294.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22  150431.2      0.90     294.8       0.0                          
    0:01:22  150466.4      0.88     293.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:22  150516.6      0.87     289.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  150537.9      0.87     288.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150568.2      0.87     287.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:23  150593.8      0.86     286.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150631.8      0.86     284.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150652.6      0.86     283.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150682.1      0.85     282.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150702.3      0.85     281.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:23  150723.0      0.85     280.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150734.7      0.85     280.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150742.7      0.84     280.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:23  150777.0      0.84     278.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  150796.5      0.83     277.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150804.2      0.83     277.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  150809.2      0.83     276.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150815.3      0.83     276.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150823.3      0.83     276.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150839.8      0.83     275.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150872.8      0.82     274.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150884.2      0.82     273.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:24  150889.0      0.82     273.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150891.4      0.82     273.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150918.8      0.82     272.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150943.8      0.81     271.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:25  150978.7      0.81     270.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:25  151024.4      0.81     267.8      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  151081.1      0.81     265.8     145.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  151124.4      0.81     264.2     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:25  151152.9      0.80     263.3     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:25  151210.4      0.80     259.3     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  151238.8      0.80     257.2     193.7 path/path/path/genblk1.add_in_reg[30]/D
    0:01:25  151262.0      0.80     256.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:25  151279.0      0.80     255.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  151288.6      0.79     255.1     193.7 path/path/path/genblk1.add_in_reg[30]/D
    0:01:25  151301.9      0.79     254.6     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  151312.0      0.78     254.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:25  151336.4      0.78     252.7     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  151347.3      0.78     251.9     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151364.6      0.78     251.5     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151377.7      0.78     251.0     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:26  151377.4      0.78     251.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151377.4      0.78     251.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151394.4      0.78     250.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:26  151405.1      0.78     250.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  151420.8      0.78     249.2     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  151446.3      0.78     247.6     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  151471.8      0.78     246.0     193.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  151489.9      0.77     245.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:26  151512.5      0.77     244.3     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:26  151530.4      0.77     243.8     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151585.2      0.77     240.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151588.6      0.77     240.6     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151599.0      0.77     240.2     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151609.9      0.76     240.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151618.9      0.76     239.5     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151632.2      0.76     239.0     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151646.9      0.76     238.5     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151680.4      0.76     237.1     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151689.4      0.75     236.7     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  151709.1      0.75     235.2     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  151727.5      0.75     234.1     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  151750.1      0.75     233.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27  151756.5      0.75     232.9     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  151769.2      0.75     232.2     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151782.5      0.75     231.7     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151813.1      0.75     230.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151827.2      0.74     229.8     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  151851.7      0.74     228.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151860.5      0.74     228.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151877.0      0.74     227.7     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  151883.6      0.74     227.4     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151902.2      0.74     226.9     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151914.5      0.74     226.6     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151920.0      0.73     226.4     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151934.7      0.73     226.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151957.8      0.73     224.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  151966.9      0.73     224.8     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:29  151983.9      0.73     223.9     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  151999.6      0.73     223.1     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  152030.2      0.73     221.2     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152048.3      0.72     220.1     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  152059.7      0.72     219.6     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:29  152059.7      0.72     219.6     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152059.4      0.72     219.5     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152079.9      0.72     218.0     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  152082.8      0.72     217.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152084.4      0.72     217.7     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152084.4      0.72     217.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152102.0      0.72     216.5     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:29  152116.4      0.72     215.4     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  152126.2      0.71     214.7     242.2 path/path/path/genblk1.add_in_reg[30]/D
    0:01:29  152140.0      0.71     214.5     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:29  152143.0      0.71     214.3     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:30  152143.8      0.71     214.3     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:30  152164.8      0.71     213.1     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  152177.0      0.71     212.8     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:30  152192.7      0.71     212.3     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:30  152207.1      0.71     211.6     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  152208.4      0.71     211.5     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:30  152220.4      0.71     211.2     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:30  152228.3      0.71     211.0     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:30  152238.2      0.71     210.8     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:30  152249.6      0.71     210.1     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:30  152254.7      0.70     209.8     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  152260.3      0.70     209.7     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:30  152272.0      0.70     209.4     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152287.4      0.70     208.4     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152305.7      0.70     207.6     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152316.4      0.70     207.0     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152335.3      0.70     205.6     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152346.4      0.70     204.9     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152352.3      0.70     204.8     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:31  152357.1      0.70     204.7     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  152379.2      0.70     203.1     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152391.9      0.69     202.7     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:31  152402.0      0.69     202.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:31  152419.6      0.69     202.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:31  152435.8      0.69     201.4     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:31  152445.7      0.69     201.1     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  152466.1      0.69     200.6     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152476.0      0.69     200.2     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152495.7      0.69     199.3     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152512.2      0.69     198.9     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152524.1      0.69     198.0     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152533.4      0.69     197.8     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:32  152533.4      0.69     197.8     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152551.3      0.68     196.4     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  152552.9      0.68     196.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152557.9      0.68     196.0     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152567.5      0.68     195.2     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  152569.1      0.68     195.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152580.3      0.68     194.9     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152586.1      0.67     194.7     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152586.6      0.67     194.6     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152586.6      0.67     194.5     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  152589.3      0.67     194.5     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152590.6      0.67     194.4     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152601.0      0.67     194.2     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  152610.0      0.67     193.9     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152615.6      0.67     193.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152619.1      0.67     193.6     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152631.1      0.67     192.7     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152636.1      0.67     192.5     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:33  152642.0      0.66     192.1     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152648.9      0.66     192.0     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152660.9      0.66     191.4     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152667.8      0.66     190.9     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  152675.2      0.66     190.7     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152704.7      0.66     188.9     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152710.6      0.66     188.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152713.0      0.66     188.6     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152729.0      0.66     187.8     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152750.8      0.66     186.7     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152763.5      0.66     186.2     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152764.6      0.66     186.1     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152773.9      0.66     185.5     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152789.9      0.66     185.2     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152795.7      0.66     185.0     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:34  152794.9      0.66     184.9     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152800.2      0.65     184.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152805.3      0.65     184.3     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:34  152806.4      0.65     184.2     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152807.4      0.65     184.2     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152822.6      0.65     183.9     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152822.6      0.65     183.9     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152828.4      0.65     183.6     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152851.3      0.65     182.3     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152853.7      0.65     182.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152861.7      0.65     181.9     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:35  152876.3      0.65     181.3     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:35  152904.8      0.65     179.9     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152905.3      0.65     179.8     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152917.0      0.65     179.2     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152919.4      0.65     179.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152930.8      0.65     178.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152943.9      0.65     178.3     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152956.4      0.64     177.7     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152958.8      0.64     177.6     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152968.1      0.64     177.3     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152968.4      0.64     177.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152967.6      0.64     177.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152984.8      0.64     176.8     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152996.5      0.64     176.1     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152997.1      0.64     176.1     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152999.5      0.64     175.9     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  153002.7      0.64     175.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:36  153020.2      0.64     175.0     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  153037.2      0.63     174.3     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:36  153038.3      0.63     174.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:37  153038.8      0.63     174.1     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:37  153048.9      0.63     173.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:37  153057.2      0.63     173.3     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  153065.7      0.63     173.0     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:37  153066.8      0.63     172.9     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:37  153069.2      0.63     172.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:37  153069.7      0.63     172.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:37  153083.5      0.63     172.3     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  153104.0      0.63     171.1     242.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  153104.8      0.62     170.9     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:37  153124.8      0.62     170.0     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:37  153133.8      0.62     169.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153137.5      0.62     169.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153139.4      0.62     169.4     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153140.7      0.62     169.4     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:38  153143.6      0.62     169.2     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153171.6      0.62     168.0     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153183.3      0.62     167.8     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153188.9      0.62     167.6     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153194.2      0.62     167.5     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:38  153199.2      0.62     167.2     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  153208.8      0.62     166.6     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  153222.1      0.62     166.0     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153225.3      0.61     165.9     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:39  153228.5      0.61     165.6     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153230.9      0.61     165.4     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153235.9      0.61     165.3     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:39  153235.9      0.61     165.1     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153245.8      0.61     164.6     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153255.9      0.61     164.0     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153267.1      0.61     163.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153267.9      0.61     163.7     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153273.2      0.61     163.5     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153274.8      0.61     163.4     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153288.6      0.61     162.5     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153288.6      0.61     162.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153297.9      0.60     162.1     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153318.1      0.60     161.2     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153331.7      0.60     160.3     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153335.4      0.60     160.1     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153345.3      0.60     159.8     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153345.3      0.60     159.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153346.6      0.60     159.8     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:40  153346.6      0.60     159.8     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153358.8      0.60     159.0     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153361.2      0.60     159.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153358.6      0.60     158.9     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153358.6      0.60     158.9     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153359.4      0.60     158.8     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153366.6      0.60     158.6     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153375.1      0.60     158.2     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153379.3      0.60     158.0     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153379.3      0.60     158.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153387.3      0.60     157.8     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153396.6      0.60     157.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153409.4      0.59     157.1     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153426.7      0.59     156.6     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  153435.4      0.59     156.5     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:41  153435.4      0.59     156.4     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153453.3      0.59     155.5     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  153464.4      0.59     154.9     266.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  153466.8      0.59     154.7     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153469.8      0.59     154.7     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153469.8      0.59     154.6     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153470.8      0.59     154.5     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153473.8      0.59     154.5     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:42  153474.0      0.59     154.4     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153486.0      0.59     153.7     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153486.0      0.59     153.6     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153490.8      0.59     153.4     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153494.8      0.59     152.9     266.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153494.8      0.59     152.9     266.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153496.9      0.59     152.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:42  153496.9      0.59     152.8     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153505.4      0.59     152.6     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:42  153506.7      0.58     152.6     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:42  153524.0      0.58     152.2     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153524.0      0.58     152.2     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153526.2      0.58     152.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153535.2      0.58     151.9     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153547.7      0.58     151.5     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153559.4      0.58     151.1     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153572.4      0.58     150.7     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153580.9      0.58     150.4     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153592.4      0.57     150.0     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153601.7      0.57     149.6     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153610.5      0.57     149.1     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153613.7      0.57     148.8     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153627.2      0.57     148.4     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153640.5      0.57     148.1     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153653.3      0.57     147.8     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153664.5      0.57     147.5     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153673.5      0.56     147.1     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153682.0      0.56     146.8     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153693.2      0.56     146.4     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153703.0      0.56     145.9     266.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153717.7      0.56     145.6     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153717.7      0.56     145.6     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153726.2      0.56     145.3     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153734.4      0.56     144.9     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153746.1      0.56     144.4     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153754.9      0.56     144.2     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153762.4      0.55     143.9     266.4 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153771.7      0.55     143.6     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153783.1      0.55     143.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153790.0      0.55     143.0     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153800.1      0.55     142.6     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153801.7      0.55     142.5     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153808.9      0.55     142.4     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153821.4      0.55     141.8     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153825.9      0.55     141.6     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153834.7      0.55     141.4     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153843.5      0.55     141.0     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153860.2      0.55     140.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153868.2      0.54     140.5     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153877.5      0.54     140.3     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153886.6      0.54     139.9     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153896.2      0.54     139.5     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153896.2      0.54     139.5     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153900.4      0.54     139.3     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153906.3      0.54     139.0     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153915.0      0.54     138.6     266.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153920.4      0.54     138.5     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153924.1      0.54     138.4     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153929.9      0.54     138.3     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153937.1      0.54     138.0     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153946.4      0.54     137.8     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153958.4      0.54     137.6     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153966.9      0.54     137.5     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153976.5      0.54     137.2     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153988.2      0.53     137.0     266.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153995.4      0.53     136.7     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  154001.5      0.53     136.5     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  154010.3      0.53     136.2     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:46  154022.0      0.53     135.9     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:46  154028.4      0.53     135.7     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154036.3      0.53     135.4     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154040.3      0.53     135.1     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154044.1      0.53     134.8     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154044.6      0.53     134.7     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154046.2      0.53     134.7     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154052.3      0.53     134.5     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154062.7      0.53     134.1     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154069.3      0.53     133.8     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154074.6      0.53     133.6     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154080.8      0.52     133.5     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:47  154090.6      0.52     133.2     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154097.5      0.52     132.9     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154104.2      0.52     132.7     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154110.3      0.52     132.5     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154114.8      0.52     132.3     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154119.6      0.52     132.1     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154126.8      0.52     131.8     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154134.5      0.52     131.6     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154138.0      0.52     131.4     266.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154141.9      0.52     131.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154144.3      0.52     131.2     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154152.6      0.52     131.0     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:48  154159.2      0.52     130.8     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154167.7      0.52     130.5     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154174.1      0.52     130.4     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154180.2      0.51     130.3     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154193.5      0.51     130.1     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:48  154197.0      0.51     130.0     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154213.2      0.51     129.8     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154220.4      0.51     129.5     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154228.1      0.51     129.3     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154237.2      0.51     129.1     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154244.4      0.51     128.9     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154255.5      0.51     128.6     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154262.2      0.51     128.5     290.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154272.5      0.51     128.1     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154279.5      0.51     127.8     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154284.8      0.51     127.6     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  154289.6      0.51     127.6     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154297.3      0.50     127.5     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154305.0      0.50     127.3     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154310.9      0.50     127.1     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154318.6      0.50     126.6     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154327.6      0.50     126.3     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154333.5      0.50     126.2     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154338.5      0.50     126.1     290.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154340.6      0.50     126.1     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154348.4      0.50     125.9     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  154353.7      0.50     125.9     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154357.7      0.50     125.9     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154365.4      0.50     125.7     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154370.2      0.50     125.5     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:50  154375.0      0.50     125.5     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154384.3      0.50     125.3     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154388.3      0.50     125.1     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:50  154394.4      0.50     124.9     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154398.1      0.50     124.9     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154399.7      0.50     124.9     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:50  154405.3      0.50     124.8     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154405.5      0.50     124.8     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154410.3      0.50     124.6     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154417.8      0.49     124.4     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154421.8      0.49     124.2     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154425.0      0.49     124.1     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154427.4      0.49     124.1     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:50  154430.8      0.49     123.9     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154430.8      0.49     123.9     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154435.1      0.49     123.8     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154437.5      0.49     123.6     290.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154443.6      0.49     123.4     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154444.4      0.49     123.5     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154448.9      0.49     123.3     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154462.5      0.49     123.1     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  154474.4      0.49     123.0     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154478.7      0.49     122.9     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154483.5      0.49     122.7     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154487.2      0.49     122.6     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154494.4      0.49     122.5     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154499.2      0.49     122.3     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154506.6      0.49     122.1     290.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154510.1      0.49     121.9     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154517.0      0.48     121.5     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154521.0      0.48     121.4     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154526.0      0.48     121.3     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154534.8      0.48     121.3     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154541.2      0.48     121.3     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:52  154545.2      0.48     121.2     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154552.1      0.48     121.1     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154555.8      0.48     121.1     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154563.8      0.48     120.9     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154568.3      0.48     120.7     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154573.1      0.48     120.7     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154578.4      0.48     120.5     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154591.7      0.48     120.4     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154593.3      0.48     120.3     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154599.7      0.48     120.1     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154606.9      0.48     119.8     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154608.8      0.48     119.7     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154609.6      0.48     119.7     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154610.6      0.48     119.7     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154612.8      0.48     119.6     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154618.1      0.48     119.5     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154622.1      0.48     119.4     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154626.1      0.48     119.4     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154633.2      0.48     119.4     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:53  154637.2      0.47     119.3     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:53  154642.0      0.47     119.2     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154642.8      0.47     119.2     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154645.5      0.47     119.1     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154648.7      0.47     119.0     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154654.3      0.47     118.8     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154657.2      0.47     118.7     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154661.4      0.47     118.6     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154664.1      0.47     118.6     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154669.4      0.47     118.3     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:53  154677.7      0.47     118.1     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154680.9      0.47     118.0     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154682.7      0.47     118.0     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154686.4      0.47     117.9     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154688.8      0.47     117.8     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  154689.6      0.47     117.8     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  154689.4      0.47     117.8     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  154690.4      0.47     117.7     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:54  154694.7      0.47     117.6     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:54  154694.7      0.47     117.6     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:54  154699.2      0.47     117.5     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  154703.2      0.47     117.3     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  154706.7      0.47     117.2     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:54  154708.3      0.47     117.2     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:54  154713.0      0.47     117.2     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  154711.2      0.47     117.1     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  154710.4      0.47     117.1     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  154710.1      0.47     117.1     314.8                          
    0:01:57  148350.1      0.47     117.1     314.8                          
    0:01:57  148342.1      0.47     117.1     314.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57  148342.1      0.47     117.1     314.8                          
    0:01:57  148305.6      0.47     117.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:57  148307.0      0.47     117.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148308.3      0.47     117.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148309.6      0.47     117.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148314.9      0.47     116.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148314.9      0.47     116.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148314.4      0.47     116.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148314.4      0.47     116.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:58  148315.2      0.47     116.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:58  148325.1      0.47     116.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  148325.1      0.47     116.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  148325.1      0.47     116.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  148332.2      0.47     115.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  148332.2      0.47     115.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  148332.2      0.47     115.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:58  148333.8      0.47     115.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148333.8      0.47     115.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148338.6      0.47     115.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:59  148342.3      0.47     115.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148349.5      0.47     114.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148350.1      0.47     114.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148357.8      0.46     114.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148358.0      0.46     114.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:59  148358.6      0.46     114.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:59  148358.6      0.46     114.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:59  148359.1      0.46     114.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:59  148366.8      0.46     113.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148368.7      0.46     113.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:59  148368.7      0.46     113.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  148368.7      0.46     113.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  148368.7      0.46     113.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  148368.9      0.46     113.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  148368.9      0.46     113.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:00  148370.3      0.46     113.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:00  148372.7      0.46     113.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:00  148379.9      0.46     113.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:00  148380.1      0.46     113.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:00  148381.4      0.46     113.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:00  148381.4      0.46     113.1       0.0                          
    0:02:01  148381.4      0.46     113.1       0.0                          
    0:02:04  147500.2      0.46     113.0       0.0                          
    0:02:05  147452.0      0.46     113.3       0.0                          
    0:02:05  147449.9      0.46     113.3       0.0                          
    0:02:05  147447.8      0.46     113.3       0.0                          
    0:02:05  147446.2      0.46     113.3       0.0                          
    0:02:05  147446.2      0.46     113.3       0.0                          
    0:02:06  147446.2      0.46     113.3       0.0                          
    0:02:07  147207.6      0.47     113.8       0.0                          
    0:02:08  147200.7      0.47     113.9       0.0                          
    0:02:08  147200.7      0.47     113.9       0.0                          
    0:02:08  147200.7      0.47     113.9       0.0                          
    0:02:08  147200.7      0.47     113.9       0.0                          
    0:02:08  147200.7      0.47     113.9       0.0                          
    0:02:08  147200.7      0.47     113.9       0.0                          
    0:02:08  147203.3      0.47     113.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:08  147203.9      0.47     113.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147207.9      0.46     113.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:08  147208.9      0.46     113.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147209.5      0.46     113.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147213.7      0.46     113.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147214.5      0.46     113.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  147214.5      0.46     113.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147216.4      0.46     113.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147216.9      0.46     113.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147217.4      0.46     113.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147221.7      0.46     113.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147227.3      0.46     113.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  147228.6      0.46     113.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147229.4      0.46     113.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  147230.5      0.46     113.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  147231.8      0.46     113.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147236.3      0.46     113.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147238.7      0.46     113.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  147240.3      0.46     112.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147242.4      0.46     112.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147243.2      0.46     112.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  147242.2      0.46     112.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147242.2      0.46     112.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147244.6      0.46     112.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147244.8      0.46     112.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147245.4      0.46     112.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147247.2      0.46     112.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  147248.6      0.46     112.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147255.5      0.46     112.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:10  147255.5      0.46     112.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147260.8      0.46     112.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147261.9      0.46     112.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  147261.9      0.46     112.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147262.7      0.46     112.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147265.3      0.46     112.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  147267.4      0.46     112.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  147273.6      0.46     112.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:10  147273.6      0.46     112.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  147273.6      0.46     112.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:11  147282.9      0.46     111.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  147282.1      0.46     111.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:11  147282.1      0.46     111.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  147281.5      0.46     111.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:11  147282.9      0.46     111.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:12  147265.8      0.46     111.5       0.0                          
    0:02:15  147150.7      0.46     111.5       0.0                          
    0:02:15  147104.4      0.46     111.5       0.0                          
    0:02:16  147096.4      0.46     111.4       0.0                          
    0:02:16  147092.7      0.46     111.4       0.0                          
    0:02:16  147085.5      0.46     111.3       0.0                          
    0:02:16  147083.1      0.46     111.3       0.0                          
    0:02:16  147076.5      0.46     111.1       0.0                          
    0:02:16  147072.5      0.46     111.0       0.0                          
    0:02:16  147023.3      0.46     111.0       0.0                          
    0:02:17  146869.2      0.46     111.0       0.0                          
    0:02:17  146717.6      0.46     111.0       0.0                          
    0:02:17  146565.2      0.46     111.0       0.0                          
    0:02:18  146411.2      0.46     111.0       0.0                          
    0:02:18  146259.6      0.46     111.0       0.0                          
    0:02:18  146107.1      0.46     111.0       0.0                          
    0:02:19  146022.6      0.46     111.0       0.0                          
    0:02:19  146021.0      0.46     111.0       0.0                          
    0:02:19  146014.6      0.46     111.0       0.0                          
    0:02:20  146013.0      0.46     110.9       0.0                          
    0:02:20  146007.4      0.46     110.8       0.0                          
    0:02:20  146002.6      0.46     110.8       0.0                          
    0:02:20  145982.1      0.46     110.8       0.0                          
    0:02:23  145979.2      0.46     110.8       0.0                          
    0:02:23  145955.3      0.46     111.2       0.0                          
    0:02:23  145955.3      0.46     111.2       0.0                          
    0:02:23  145955.3      0.46     111.2       0.0                          
    0:02:23  145955.3      0.46     111.2       0.0                          
    0:02:23  145955.3      0.46     111.2       0.0                          
    0:02:23  145955.3      0.46     111.2       0.0                          
    0:02:23  145957.1      0.46     111.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:23  145957.7      0.46     111.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145958.5      0.46     111.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145964.6      0.46     110.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  145978.1      0.46     110.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  145979.7      0.46     110.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145984.5      0.46     109.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  145984.3      0.46     109.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145986.1      0.46     109.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145994.4      0.46     109.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  145996.2      0.46     109.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  145996.5      0.46     109.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  145997.6      0.46     109.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  146001.0      0.46     109.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:24  146013.2      0.46     108.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146013.5      0.46     108.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:25  146013.5      0.46     108.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146015.6      0.46     108.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  146019.1      0.45     108.3       0.0                          
    0:02:25  146020.4      0.45     108.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:25  146020.7      0.45     108.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:25  146026.3      0.45     108.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146026.5      0.45     108.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146027.3      0.45     108.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146041.4      0.45     107.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146042.8      0.45     107.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146043.8      0.45     107.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146044.4      0.45     107.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146052.1      0.45     107.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146052.6      0.45     107.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146052.6      0.45     107.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146053.4      0.45     107.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:26  146056.6      0.45     107.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:26  146059.8      0.45     107.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146060.1      0.45     106.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146060.1      0.45     106.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146064.9      0.45     106.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  146068.0      0.45     106.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146068.0      0.45     106.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146072.8      0.45     106.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  146072.8      0.45     106.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146075.2      0.45     106.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146075.8      0.45     106.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:27  146075.8      0.45     106.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146078.2      0.45     106.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146079.0      0.45     106.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146081.1      0.45     106.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146083.7      0.45     106.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:27  146089.9      0.45     106.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146096.8      0.45     106.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146099.4      0.45     105.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146103.4      0.45     105.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:28  146106.9      0.45     105.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146108.7      0.45     105.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146111.1      0.45     105.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146115.1      0.44     105.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146124.7      0.44     105.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146129.5      0.44     105.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146138.0      0.44     105.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146141.7      0.44     104.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146146.0      0.44     104.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146148.4      0.44     104.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146151.3      0.44     104.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146157.7      0.44     104.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146160.1      0.44     104.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146161.4      0.44     104.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146164.1      0.44     104.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:29  146165.9      0.44     104.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146168.1      0.44     104.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146168.1      0.44     104.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1547 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:25:35 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63127.120495
Buf/Inv area:                     3098.367991
Noncombinational area:           83040.941123
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146168.061618
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:25:42 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  43.8170 mW   (93%)
  Net Switching Power  =   3.2812 mW    (7%)
                         ---------
Total Dynamic Power    =  47.0982 mW  (100%)

Cell Leakage Power     =   3.0563 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.2435e+04          534.7559        1.4027e+06        4.4370e+04  (  88.47%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3809e+03        2.7463e+03        1.6536e+06        5.7809e+03  (  11.53%)
--------------------------------------------------------------------------------------------------
Total          4.3816e+04 uW     3.2811e+03 uW     3.0563e+06 nW     5.0151e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:25:42 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[16].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[16].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[16].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[16].path/path/add_42/A[0] (mac_b16_g1_4_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[16].path/path/add_42/U11/ZN (AND2_X1)      0.04       0.13 f
  path/genblk1[16].path/path/add_42/U113/ZN (NAND2_X1)
                                                          0.03       0.15 r
  path/genblk1[16].path/path/add_42/U61/ZN (NAND3_X1)     0.04       0.19 f
  path/genblk1[16].path/path/add_42/U65/ZN (NAND2_X1)     0.03       0.22 r
  path/genblk1[16].path/path/add_42/U68/ZN (NAND3_X1)     0.03       0.25 f
  path/genblk1[16].path/path/add_42/U1_3/CO (FA_X1)       0.09       0.34 f
  path/genblk1[16].path/path/add_42/U1_4/CO (FA_X1)       0.10       0.44 f
  path/genblk1[16].path/path/add_42/U90/ZN (NAND2_X1)     0.04       0.48 r
  path/genblk1[16].path/path/add_42/U62/ZN (NAND3_X1)     0.04       0.52 f
  path/genblk1[16].path/path/add_42/U102/ZN (NAND2_X1)
                                                          0.03       0.55 r
  path/genblk1[16].path/path/add_42/U105/ZN (NAND3_X1)
                                                          0.03       0.58 f
  path/genblk1[16].path/path/add_42/U1_7/CO (FA_X1)       0.09       0.67 f
  path/genblk1[16].path/path/add_42/U1_8/CO (FA_X1)       0.09       0.76 f
  path/genblk1[16].path/path/add_42/U1_9/CO (FA_X1)       0.09       0.85 f
  path/genblk1[16].path/path/add_42/U1_10/CO (FA_X1)      0.10       0.95 f
  path/genblk1[16].path/path/add_42/U55/ZN (NAND2_X1)     0.04       0.99 r
  path/genblk1[16].path/path/add_42/U38/ZN (NAND3_X1)     0.04       1.03 f
  path/genblk1[16].path/path/add_42/U83/ZN (NAND2_X1)     0.03       1.06 r
  path/genblk1[16].path/path/add_42/U86/ZN (NAND3_X1)     0.05       1.11 f
  path/genblk1[16].path/path/add_42/U13/ZN (NAND2_X1)     0.04       1.14 r
  path/genblk1[16].path/path/add_42/U121/ZN (NAND3_X1)
                                                          0.03       1.18 f
  path/genblk1[16].path/path/add_42/U144/ZN (NAND2_X1)
                                                          0.03       1.21 r
  path/genblk1[16].path/path/add_42/U106/ZN (NAND3_X1)
                                                          0.04       1.25 f
  path/genblk1[16].path/path/add_42/U164/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[16].path/path/add_42/U93/ZN (NAND3_X1)     0.04       1.32 f
  path/genblk1[16].path/path/add_42/U124/ZN (NAND2_X1)
                                                          0.04       1.35 r
  path/genblk1[16].path/path/add_42/U107/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[16].path/path/add_42/U138/ZN (NAND2_X1)
                                                          0.03       1.42 r
  path/genblk1[16].path/path/add_42/U141/ZN (NAND3_X1)
                                                          0.03       1.45 f
  path/genblk1[16].path/path/add_42/U1_18/CO (FA_X1)      0.10       1.55 f
  path/genblk1[16].path/path/add_42/U49/ZN (NAND2_X1)     0.04       1.59 r
  path/genblk1[16].path/path/add_42/U29/ZN (NAND3_X1)     0.04       1.63 f
  path/genblk1[16].path/path/add_42/U77/ZN (NAND2_X1)     0.04       1.66 r
  path/genblk1[16].path/path/add_42/U30/ZN (NAND3_X1)     0.04       1.70 f
  path/genblk1[16].path/path/add_42/U96/ZN (NAND2_X1)     0.03       1.73 r
  path/genblk1[16].path/path/add_42/U99/ZN (NAND3_X1)     0.03       1.76 f
  path/genblk1[16].path/path/add_42/U1_22/CO (FA_X1)      0.10       1.86 f
  path/genblk1[16].path/path/add_42/U43/ZN (NAND2_X1)     0.04       1.90 r
  path/genblk1[16].path/path/add_42/U35/ZN (NAND3_X1)     0.04       1.94 f
  path/genblk1[16].path/path/add_42/U71/ZN (NAND2_X1)     0.03       1.97 r
  path/genblk1[16].path/path/add_42/U74/ZN (NAND3_X1)     0.05       2.02 f
  path/genblk1[16].path/path/add_42/U18/ZN (NAND2_X1)     0.04       2.06 r
  path/genblk1[16].path/path/add_42/U109/ZN (NAND3_X1)
                                                          0.04       2.09 f
  path/genblk1[16].path/path/add_42/U17/ZN (NAND2_X1)     0.03       2.13 r
  path/genblk1[16].path/path/add_42/U148/ZN (NAND3_X1)
                                                          0.03       2.16 f
  path/genblk1[16].path/path/add_42/U160/ZN (NAND2_X1)
                                                          0.03       2.19 r
  path/genblk1[16].path/path/add_42/U134/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[16].path/path/add_42/U171/ZN (NAND2_X1)
                                                          0.03       2.26 r
  path/genblk1[16].path/path/add_42/U174/ZN (NAND3_X1)
                                                          0.03       2.29 f
  path/genblk1[16].path/path/add_42/U1_29/CO (FA_X1)      0.09       2.38 f
  path/genblk1[16].path/path/add_42/U1_30/CO (FA_X1)      0.09       2.47 f
  path/genblk1[16].path/path/add_42/U168/ZN (XNOR2_X1)
                                                          0.06       2.53 f
  path/genblk1[16].path/path/add_42/SUM[31] (mac_b16_g1_4_DW01_add_0)
                                                          0.00       2.53 f
  path/genblk1[16].path/path/out[31] (mac_b16_g1_4)       0.00       2.53 f
  path/genblk1[16].path/genblk1.Vec_y_Mem/data_in[31] (seqMemory_b32_SIZE1_4)
                                                          0.00       2.53 f
  path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/data_in[31] (memory_b32_SIZE1_LOGSIZE1_4)
                                                          0.00       2.53 f
  path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/U107/ZN (INV_X1)
                                                          0.03       2.56 r
  path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/U106/ZN (OAI22_X1)
                                                          0.03       2.59 f
  path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D (DFF_X1)
                                                          0.01       2.60 f
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/CK (DFF_X1)
                                                          0.00       2.20 r
  library setup time                                     -0.04       2.16
  data required time                                                 2.16
  --------------------------------------------------------------------------
  data required time                                                 2.16
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
