// Seed: 858909997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wand id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9 = id_5 & 1'b0;
endmodule
module module_1 #(
    parameter id_14 = 32'd95,
    parameter id_2  = 32'd70,
    parameter id_3  = 32'd34,
    parameter id_9  = 32'd78
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16
);
  input wire id_16;
  output uwire id_15;
  input wire _id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire _id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_8,
      id_10,
      id_5,
      id_4,
      id_15,
      id_8,
      id_10,
      id_10,
      id_1,
      id_10,
      id_10
  );
  assign id_2 = id_14;
  wire [id_2 : id_14  ==  id_9] id_17;
  logic [1 : -1] id_18 = id_13;
  logic [id_3 : 1] id_19;
  ;
  assign id_15 = -1;
  wire id_20;
endmodule
