$date
	Mon Dec  1 13:35:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! mem_data [7:0] $end
$var reg 1 " clk $end
$var reg 4 # cpu_addr [3:0] $end
$var reg 8 $ cpu_data [7:0] $end
$var reg 1 % cpu_rd $end
$var reg 1 & cpu_wr $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 ( cpu_addr [3:0] $end
$var wire 8 ) cpu_data [7:0] $end
$var wire 1 % cpu_rd $end
$var wire 1 & cpu_wr $end
$var wire 1 ' rst $end
$var wire 8 * mem_data [7:0] $end
$var reg 8 + data_to_mem [7:0] $end
$var reg 1 , wr $end
$scope module mem $end
$var wire 4 - addr [3:0] $end
$var wire 1 " clk $end
$var wire 8 . data_in [7:0] $end
$var wire 1 , wr_en $end
$var reg 8 / data_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
b0 .
b0 -
0,
b0 +
bx *
b0 )
b0 (
1'
0&
0%
b0 $
b0 #
0"
bx !
$end
#5
1"
#10
0"
1&
b10101010 $
b10101010 )
b100 #
b100 (
b100 -
0'
#15
b10101010 +
b10101010 .
1,
1"
#20
0"
1%
0&
#25
0,
1"
#30
0"
#35
b10101010 !
b10101010 *
b10101010 /
1"
#40
0"
