 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:29:21 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              91.00
  Critical Path Length:         98.77
  Critical Path Slack:           9.69
  Critical Path Clk Period:    110.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                995
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   4
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       800
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1952.842517
  Noncombinational Area:  1291.559850
  Buf/Inv Area:             65.823297
  Total Buffer Area:            12.71
  Total Inverter Area:          53.12
  Macro/Black Box Area:      0.000000
  Net Area:                858.727123
  -----------------------------------
  Cell Area:              3244.402366
  Design Area:            4103.129490


  Design Rules
  -----------------------------------
  Total Number of Nets:          1239
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  1.48
  Mapping Optimization:               10.22
  -----------------------------------------
  Overall Compile Time:               38.08
  Overall Compile Wall Clock Time:    39.39

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
