







.version 5.0
.target sm_61
.address_size 64

.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0[104]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<39>;
.reg .b16 %rs<4>;
.reg .b32 %r<208>;
.reg .f64 %fd<47>;
.reg .b64 %rd<117>;


mov.u64 %rd116, __local_depot0;
cvta.local.u64 %SP, %rd116;
ld.param.v2.u32 {%r45, %r46}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+40];
ld.param.u64 %rd18, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+96];
ld.param.u64 %rd16, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+80];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+64];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+8];
ld.param.u64 %rd17, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+88];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+72];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r207, %tid.y;
shl.b32 %r50, %r207, 1;
mul.wide.u32 %rd19, %r50, 4;
mov.u64 %rd20, sh;
add.s64 %rd21, %rd20, %rd19;
mov.u64 %rd22, 0;
st.shared.u64 [%rd21], %rd22;
mov.u32 %r51, %nctaid.x;
setp.eq.s32	%p3, %r51, 0;
mov.u32 %r200, 0;
mov.u32 %r199, %r200;
@%p3 bra BB0_2;

mov.u32 %r52, %ctaid.x;
not.b32 %r53, %r47;
add.s32 %r54, %r48, %r53;
add.s32 %r56, %r54, %r51;
div.s32 %r57, %r56, %r51;
add.s32 %r58, %r57, %r46;
not.b32 %r59, %r46;
and.b32 %r60, %r58, %r59;
mad.lo.s32 %r61, %r60, %r52, %r47;
add.s32 %r62, %r61, %r60;
min.s32 %r199, %r48, %r61;
min.s32 %r200, %r48, %r62;

BB0_2:
add.s32 %r201, %r199, %r207;
mov.f64 %fd45, 0d0000000000000000;
setp.ge.s32	%p4, %r201, %r200;
@%p4 bra BB0_6;

cvta.to.global.u64 %rd2, %rd12;
mov.f64 %fd45, 0d0000000000000000;
mov.u32 %r6, %ntid.y;

BB0_4:
mul.wide.s32 %rd23, %r201, 8;
add.s64 %rd24, %rd2, %rd23;
ld.global.f64 %fd8, [%rd24];
abs.f64 %fd9, %fd8;
add.f64 %fd45, %fd9, %fd45;
add.s32 %r201, %r6, %r201;
setp.lt.s32	%p5, %r201, %r200;
@%p5 bra BB0_4;

mov.u32 %r64, %tid.y;
shl.b32 %r65, %r64, 1;
mul.wide.u32 %rd25, %r65, 4;
add.s64 %rd27, %rd20, %rd25;
st.shared.f64 [%rd27], %fd45;

BB0_6:
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd29, %rd28;
st.local.f64 [%rd29], %fd45;
bar.sync 0;
mov.u32 %r9, %ntid.x;
mul.lo.s32 %r10, %r9, %r207;
cvt.u64.u32	%rd30, %r10;
mov.u32 %r11, %tid.x;
cvt.u64.u32	%rd31, %r11;
add.s64 %rd32, %rd30, %rd31;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd3, %rd20, %rd33;
st.shared.f64 [%rd3], %fd45;
setp.gt.s32	%p6, %r9, 31;
@%p6 bra BB0_11;

mov.u32 %r202, %r9;

BB0_8:
mov.u32 %r12, %r202;
mad.lo.s32 %r70, %r9, %r207, %r11;
and.b32 %r71, %r70, 31;
add.s32 %r72, %r12, %r71;
setp.gt.s32	%p7, %r72, 31;
@%p7 bra BB0_10;

cvt.s64.s32	%rd35, %r12;
mov.u32 %r74, %ntid.x;
mul.lo.s32 %r75, %r74, %r207;
cvt.u64.u32	%rd36, %r75;
add.s64 %rd38, %rd36, %rd31;
add.s64 %rd39, %rd35, %rd38;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd42, %rd20, %rd40;
ld.volatile.shared.f64 %fd10, [%rd3];
ld.volatile.shared.f64 %fd11, [%rd42];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd3], %fd12;

BB0_10:
membar.cta;
shl.b32 %r13, %r12, 1;
setp.lt.s32	%p8, %r13, 32;
mov.u32 %r202, %r13;
@%p8 bra BB0_8;

BB0_11:
mov.u32 %r77, %ntid.x;
mul.lo.s32 %r78, %r77, %r207;
add.s32 %r80, %r78, %r11;
and.b32 %r81, %r80, 31;
neg.s32 %r82, %r81;
cvt.s64.s32	%rd43, %r82;
cvt.u64.u32	%rd44, %r78;
add.s64 %rd46, %rd44, %rd31;
add.s64 %rd47, %rd43, %rd46;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd50, %rd20, %rd48;
ld.shared.f64 %fd13, [%rd50];
st.shared.f64 [%rd3], %fd13;
bar.sync 0;
setp.gt.u32	%p9, %r78, 31;
@%p9 bra BB0_20;

add.s32 %r15, %r10, %r11;
mov.u32 %r86, %tid.y;
mad.lo.s32 %r88, %r77, %r86, %r11;
shl.b32 %r89, %r88, 5;
mov.u32 %r90, %ntid.y;
mul.lo.s32 %r91, %r90, %r77;
setp.ge.u32	%p10, %r89, %r91;
@%p10 bra BB0_14;

mul.wide.u32 %rd51, %r89, 8;
add.s64 %rd53, %rd20, %rd51;
ld.shared.f64 %fd14, [%rd53];
st.shared.f64 [%rd3], %fd14;

BB0_14:
membar.cta;
and.b32 %r16, %r15, 31;
mov.u32 %r203, 1;
setp.lt.u32	%p11, %r91, 64;
@%p11 bra BB0_18;

BB0_15:
add.s32 %r101, %r203, %r16;
setp.gt.s32	%p12, %r101, 31;
@%p12 bra BB0_17;

cvt.s64.s32	%rd54, %r203;
mul.lo.s32 %r104, %r77, %r86;
cvt.u64.u32	%rd55, %r104;
add.s64 %rd57, %rd55, %rd31;
add.s64 %rd58, %rd54, %rd57;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd61, %rd20, %rd59;
ld.volatile.shared.f64 %fd15, [%rd3];
ld.volatile.shared.f64 %fd16, [%rd61];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd3], %fd17;

BB0_17:
membar.cta;
shr.u32 %r109, %r91, 5;
shl.b32 %r203, %r203, 1;
setp.lt.s32	%p13, %r203, %r109;
@%p13 bra BB0_15;

BB0_18:
mul.lo.s32 %r113, %r77, %r86;
add.s32 %r114, %r113, %r11;
and.b32 %r115, %r114, 31;
neg.s32 %r116, %r115;
cvt.s64.s32	%rd62, %r116;
cvt.u64.u32	%rd63, %r113;
add.s64 %rd65, %rd63, %rd31;
add.s64 %rd66, %rd62, %rd65;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd69, %rd20, %rd67;
ld.shared.f64 %fd18, [%rd69];
st.shared.f64 [%rd3], %fd18;
neg.s32 %r117, %r86;
setp.ne.s32	%p14, %r11, %r117;
@%p14 bra BB0_20;

ld.shared.f64 %fd19, [sh];
mov.u32 %r118, %ctaid.x;
cvta.to.global.u64 %rd70, %rd16;
mul.wide.u32 %rd71, %r118, 8;
add.s64 %rd72, %rd70, %rd71;
st.global.f64 [%rd72], %fd19;

BB0_20:
neg.s32 %r19, %r207;
bar.sync 0;
mov.u32 %r204, 0;
setp.ne.s32	%p15, %r11, %r19;
@%p15 bra BB0_22;

membar.gl;
atom.global.add.u32 %r122, [%rd1], 1;
add.s32 %r204, %r122, 1;

BB0_22:
setp.eq.s32	%p16, %r204, %r51;
selp.u32	%r23, 1, 0, %p16;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r23, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r24, 1, 0, %p2; 
}
setp.eq.s32	%p18, %r24, 0;
mov.pred %p38, -1;
@%p18 bra BB0_45;

mov.u32 %r123, 0;
st.global.u32 [%rd1], %r123;
st.local.u64 [%rd29], %rd22;
mad.lo.s32 %r127, %r77, %r207, %r11;
mov.f64 %fd46, 0d0000000000000000;
setp.ge.s32	%p19, %r127, %r51;
@%p19 bra BB0_26;

mov.u32 %r130, %ntid.y;
mul.lo.s32 %r25, %r130, %r77;
cvta.to.global.u64 %rd6, %rd16;
mov.u32 %r205, %r127;

BB0_25:
mov.u32 %r27, %r205;
mul.wide.s32 %rd75, %r27, 8;
add.s64 %rd76, %rd6, %rd75;
ld.local.f64 %fd21, [%rd29];
ld.volatile.global.f64 %fd22, [%rd76];
add.f64 %fd46, %fd22, %fd21;
st.local.f64 [%rd29], %fd46;
add.s32 %r28, %r25, %r27;
setp.lt.s32	%p20, %r28, %r51;
mov.u32 %r205, %r28;
@%p20 bra BB0_25;

BB0_26:
st.shared.f64 [%rd3], %fd46;
and.b32 %r29, %r127, 31;
add.s32 %r137, %r29, 1;
setp.gt.u32	%p21, %r137, 31;
@%p21 bra BB0_28;

ld.volatile.shared.f64 %fd23, [%rd3];
ld.volatile.shared.f64 %fd24, [%rd3+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd3], %fd25;

BB0_28:
membar.cta;
add.s32 %r143, %r29, 2;
setp.gt.u32	%p22, %r143, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd26, [%rd3];
ld.volatile.shared.f64 %fd27, [%rd3+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd3], %fd28;

BB0_30:
membar.cta;
add.s32 %r149, %r29, 4;
setp.gt.u32	%p23, %r149, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd29, [%rd3];
ld.volatile.shared.f64 %fd30, [%rd3+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd3], %fd31;

BB0_32:
membar.cta;
add.s32 %r155, %r29, 8;
setp.gt.u32	%p24, %r155, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd32, [%rd3];
ld.volatile.shared.f64 %fd33, [%rd3+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd3], %fd34;

BB0_34:
membar.cta;
add.s32 %r161, %r29, 16;
setp.gt.u32	%p25, %r161, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd35, [%rd3];
ld.volatile.shared.f64 %fd36, [%rd3+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd3], %fd37;

BB0_36:
setp.lt.u32	%p1, %r78, 32;
membar.cta;
ld.shared.f64 %fd38, [%rd50];
st.shared.f64 [%rd3], %fd38;
bar.sync 0;
mov.pred %p38, 0;
@!%p1 bra BB0_45;
bra.uni BB0_37;

BB0_37:
mov.u32 %r170, %ntid.y;
mul.lo.s32 %r30, %r170, %r77;
shl.b32 %r174, %r127, 5;
setp.ge.u32	%p27, %r174, %r30;
@%p27 bra BB0_39;

mul.wide.u32 %rd85, %r174, 8;
add.s64 %rd87, %rd20, %rd85;
ld.shared.f64 %fd39, [%rd87];
st.shared.f64 [%rd3], %fd39;

BB0_39:
membar.cta;
shr.u32 %r31, %r30, 5;
mov.u32 %r206, 1;
setp.lt.u32	%p28, %r30, 64;
@%p28 bra BB0_43;

BB0_40:
add.s32 %r181, %r206, %r29;
setp.gt.s32	%p29, %r181, 31;
@%p29 bra BB0_42;

cvt.s64.s32	%rd88, %r206;
add.s64 %rd92, %rd88, %rd46;
shl.b64 %rd93, %rd92, 3;
add.s64 %rd95, %rd20, %rd93;
ld.volatile.shared.f64 %fd40, [%rd3];
ld.volatile.shared.f64 %fd41, [%rd95];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd3], %fd42;

BB0_42:
membar.cta;
shl.b32 %r206, %r206, 1;
setp.lt.s32	%p30, %r206, %r31;
@%p30 bra BB0_40;

BB0_43:
ld.shared.f64 %fd43, [%rd50];
st.shared.f64 [%rd3], %fd43;
@%p15 bra BB0_45;

add.s32 %r195, %r170, -1;
mul.wide.u32 %rd104, %r195, 8;
add.s64 %rd106, %rd20, %rd104;
ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd106], %fd44;

BB0_45:
@%p38 bra BB0_51;

mov.u32 %r34, %ntid.y;
setp.eq.s16	%p34, %rs2, 0;
@%p34 bra BB0_48;

cvta.to.global.u64 %rd115, %rd15;
bra.uni BB0_49;

BB0_48:
setp.eq.s64	%p35, %rd18, 0;
selp.b64	%rd107, %rd16, %rd18, %p35;
cvta.to.global.u64 %rd115, %rd107;

BB0_49:
add.s32 %r196, %r34, 2147483647;
shl.b32 %r197, %r196, 1;
cvt.u64.u32	%rd10, %r197;
setp.gt.u32	%p36, %r207, 1;
@%p36 bra BB0_51;

BB0_50:
cvt.u64.u32	%rd108, %r207;
add.s64 %rd109, %rd108, %rd10;
shl.b64 %rd110, %rd109, 2;
add.s64 %rd112, %rd20, %rd110;
ld.shared.u32 %r198, [%rd112];
mul.wide.u32 %rd113, %r207, 4;
add.s64 %rd114, %rd115, %rd113;
st.global.u32 [%rd114], %r198;
add.s32 %r207, %r207, %r34;
setp.lt.u32	%p37, %r207, 2;
@%p37 bra BB0_50;

BB0_51:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0[120]
)
{
.local .align 8 .b8 __local_depot1[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<40>;
.reg .b16 %rs<4>;
.reg .b32 %r<186>;
.reg .f64 %fd<47>;
.reg .b64 %rd<160>;


mov.u64 %rd159, __local_depot1;
cvta.local.u64 %SP, %rd159;
ld.param.u64 %rd35, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+112];
ld.param.u64 %rd33, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+96];
ld.param.u64 %rd32, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+80];
ld.param.u64 %rd31, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+64];
ld.param.u64 %rd29, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+48];
ld.param.u64 %rd28, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+40];
ld.param.u64 %rd25, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+8];
ld.param.u64 %rd34, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+104];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+88];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r185, %tid.y;
shl.b32 %r32, %r185, 1;
mul.wide.u32 %rd38, %r32, 4;
mov.u64 %rd39, sh;
add.s64 %rd40, %rd39, %rd38;
mov.u64 %rd156, 0;
st.shared.u64 [%rd40], %rd156;
mov.u32 %r33, %nctaid.x;
setp.eq.s32	%p3, %r33, 0;
mov.u64 %rd155, %rd156;
@%p3 bra BB1_5;

sub.s64 %rd41, %rd29, %rd28;
add.s32 %r35, %r33, -1;
cvt.s64.s32	%rd42, %r35;
add.s64 %rd43, %rd41, %rd42;
cvt.s64.s32	%rd44, %r33;
or.b64 %rd45, %rd43, %rd44;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p4, %rd46, 0;
@%p4 bra BB1_3;

div.s64 %rd154, %rd43, %rd44;
bra.uni BB1_4;

BB1_3:
cvt.u64.u32	%rd51, %r35;
add.s64 %rd53, %rd41, %rd51;
cvt.u32.u64	%r40, %rd53;
div.u32 %r41, %r40, %r33;
cvt.u64.u32	%rd154, %r41;

BB1_4:
not.b64 %rd54, %rd31;
add.s64 %rd55, %rd154, %rd31;
and.b64 %rd56, %rd55, %rd54;
mov.u32 %r42, %ctaid.x;
cvt.s64.s32	%rd57, %r42;
mul.lo.s64 %rd58, %rd56, %rd57;
add.s64 %rd59, %rd58, %rd28;
add.s64 %rd60, %rd59, %rd56;
min.s64 %rd155, %rd29, %rd59;
min.s64 %rd156, %rd29, %rd60;

BB1_5:
cvt.u64.u32	%rd61, %r185;
add.s64 %rd157, %rd155, %rd61;
mov.f64 %fd45, 0d0000000000000000;
setp.ge.s64	%p5, %rd157, %rd156;
@%p5 bra BB1_9;

cvta.to.global.u64 %rd12, %rd25;
mov.u32 %r44, %ntid.y;
cvt.u64.u32	%rd13, %r44;
mov.f64 %fd45, 0d0000000000000000;

BB1_7:
shl.b64 %rd62, %rd157, 3;
add.s64 %rd63, %rd12, %rd62;
ld.global.f64 %fd8, [%rd63];
abs.f64 %fd9, %fd8;
add.f64 %fd45, %fd9, %fd45;
add.s64 %rd157, %rd13, %rd157;
setp.lt.s64	%p6, %rd157, %rd156;
@%p6 bra BB1_7;

mov.u32 %r45, %tid.y;
shl.b32 %r46, %r45, 1;
mul.wide.u32 %rd64, %r46, 4;
add.s64 %rd66, %rd39, %rd64;
st.shared.f64 [%rd66], %fd45;

BB1_9:
add.u64 %rd67, %SP, 0;
cvta.to.local.u64 %rd68, %rd67;
st.local.f64 [%rd68], %fd45;
bar.sync 0;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r1, %r185;
cvt.u64.u32	%rd69, %r2;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd70, %r3;
add.s64 %rd71, %rd69, %rd70;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd16, %rd39, %rd72;
st.shared.f64 [%rd16], %fd45;
setp.gt.s32	%p7, %r1, 31;
@%p7 bra BB1_14;

mov.u32 %r180, %r1;

BB1_11:
mov.u32 %r4, %r180;
mad.lo.s32 %r51, %r1, %r185, %r3;
and.b32 %r52, %r51, 31;
add.s32 %r53, %r4, %r52;
setp.gt.s32	%p8, %r53, 31;
@%p8 bra BB1_13;

cvt.s64.s32	%rd74, %r4;
mov.u32 %r55, %ntid.x;
mul.lo.s32 %r56, %r55, %r185;
cvt.u64.u32	%rd75, %r56;
add.s64 %rd77, %rd75, %rd70;
add.s64 %rd78, %rd74, %rd77;
shl.b64 %rd79, %rd78, 3;
add.s64 %rd81, %rd39, %rd79;
ld.volatile.shared.f64 %fd10, [%rd16];
ld.volatile.shared.f64 %fd11, [%rd81];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd16], %fd12;

BB1_13:
membar.cta;
shl.b32 %r5, %r4, 1;
setp.lt.s32	%p9, %r5, 32;
mov.u32 %r180, %r5;
@%p9 bra BB1_11;

BB1_14:
mov.u32 %r58, %ntid.x;
mul.lo.s32 %r59, %r58, %r185;
add.s32 %r61, %r59, %r3;
and.b32 %r62, %r61, 31;
neg.s32 %r63, %r62;
cvt.s64.s32	%rd82, %r63;
cvt.u64.u32	%rd83, %r59;
add.s64 %rd85, %rd83, %rd70;
add.s64 %rd86, %rd82, %rd85;
shl.b64 %rd87, %rd86, 3;
add.s64 %rd89, %rd39, %rd87;
ld.shared.f64 %fd13, [%rd89];
st.shared.f64 [%rd16], %fd13;
bar.sync 0;
setp.gt.u32	%p10, %r59, 31;
@%p10 bra BB1_23;

add.s32 %r7, %r2, %r3;
mov.u32 %r67, %tid.y;
mad.lo.s32 %r69, %r58, %r67, %r3;
shl.b32 %r70, %r69, 5;
mov.u32 %r71, %ntid.y;
mul.lo.s32 %r72, %r71, %r58;
setp.ge.u32	%p11, %r70, %r72;
@%p11 bra BB1_17;

mul.wide.u32 %rd90, %r70, 8;
add.s64 %rd92, %rd39, %rd90;
ld.shared.f64 %fd14, [%rd92];
st.shared.f64 [%rd16], %fd14;

BB1_17:
membar.cta;
and.b32 %r8, %r7, 31;
mov.u32 %r181, 1;
setp.lt.u32	%p12, %r72, 64;
@%p12 bra BB1_21;

BB1_18:
add.s32 %r82, %r181, %r8;
setp.gt.s32	%p13, %r82, 31;
@%p13 bra BB1_20;

cvt.s64.s32	%rd93, %r181;
mul.lo.s32 %r85, %r58, %r67;
cvt.u64.u32	%rd94, %r85;
add.s64 %rd96, %rd94, %rd70;
add.s64 %rd97, %rd93, %rd96;
shl.b64 %rd98, %rd97, 3;
add.s64 %rd100, %rd39, %rd98;
ld.volatile.shared.f64 %fd15, [%rd16];
ld.volatile.shared.f64 %fd16, [%rd100];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd16], %fd17;

BB1_20:
membar.cta;
shr.u32 %r90, %r72, 5;
shl.b32 %r181, %r181, 1;
setp.lt.s32	%p14, %r181, %r90;
@%p14 bra BB1_18;

BB1_21:
mul.lo.s32 %r94, %r58, %r67;
add.s32 %r95, %r94, %r3;
and.b32 %r96, %r95, 31;
neg.s32 %r97, %r96;
cvt.s64.s32	%rd101, %r97;
cvt.u64.u32	%rd102, %r94;
add.s64 %rd104, %rd102, %rd70;
add.s64 %rd105, %rd101, %rd104;
shl.b64 %rd106, %rd105, 3;
add.s64 %rd108, %rd39, %rd106;
ld.shared.f64 %fd18, [%rd108];
st.shared.f64 [%rd16], %fd18;
neg.s32 %r98, %r67;
setp.ne.s32	%p15, %r3, %r98;
@%p15 bra BB1_23;

ld.shared.f64 %fd19, [sh];
mov.u32 %r99, %ctaid.x;
cvta.to.global.u64 %rd109, %rd33;
mul.wide.u32 %rd110, %r99, 8;
add.s64 %rd111, %rd109, %rd110;
st.global.f64 [%rd111], %fd19;

BB1_23:
neg.s32 %r11, %r185;
bar.sync 0;
mov.u32 %r182, 0;
setp.ne.s32	%p16, %r3, %r11;
@%p16 bra BB1_25;

membar.gl;
atom.global.add.u32 %r103, [%rd1], 1;
add.s32 %r182, %r103, 1;

BB1_25:
setp.eq.s32	%p17, %r182, %r33;
selp.u32	%r15, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r15, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r16, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r16, 0;
mov.pred %p39, -1;
@%p19 bra BB1_48;

mov.u32 %r104, 0;
st.global.u32 [%rd1], %r104;
mov.u64 %rd113, 0;
st.local.u64 [%rd68], %rd113;
mad.lo.s32 %r108, %r58, %r185, %r3;
mov.f64 %fd46, 0d0000000000000000;
setp.ge.s32	%p20, %r108, %r33;
@%p20 bra BB1_29;

mov.u32 %r111, %ntid.y;
mul.lo.s32 %r17, %r111, %r58;
cvta.to.global.u64 %rd19, %rd33;
mov.u32 %r183, %r108;

BB1_28:
mov.u32 %r19, %r183;
mul.wide.s32 %rd114, %r19, 8;
add.s64 %rd115, %rd19, %rd114;
ld.local.f64 %fd21, [%rd68];
ld.volatile.global.f64 %fd22, [%rd115];
add.f64 %fd46, %fd22, %fd21;
st.local.f64 [%rd68], %fd46;
add.s32 %r20, %r17, %r19;
setp.lt.s32	%p21, %r20, %r33;
mov.u32 %r183, %r20;
@%p21 bra BB1_28;

BB1_29:
st.shared.f64 [%rd16], %fd46;
and.b32 %r21, %r108, 31;
add.s32 %r118, %r21, 1;
setp.gt.u32	%p22, %r118, 31;
@%p22 bra BB1_31;

ld.volatile.shared.f64 %fd23, [%rd16];
ld.volatile.shared.f64 %fd24, [%rd16+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd16], %fd25;

BB1_31:
membar.cta;
add.s32 %r124, %r21, 2;
setp.gt.u32	%p23, %r124, 31;
@%p23 bra BB1_33;

ld.volatile.shared.f64 %fd26, [%rd16];
ld.volatile.shared.f64 %fd27, [%rd16+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd16], %fd28;

BB1_33:
membar.cta;
add.s32 %r130, %r21, 4;
setp.gt.u32	%p24, %r130, 31;
@%p24 bra BB1_35;

ld.volatile.shared.f64 %fd29, [%rd16];
ld.volatile.shared.f64 %fd30, [%rd16+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd16], %fd31;

BB1_35:
membar.cta;
add.s32 %r136, %r21, 8;
setp.gt.u32	%p25, %r136, 31;
@%p25 bra BB1_37;

ld.volatile.shared.f64 %fd32, [%rd16];
ld.volatile.shared.f64 %fd33, [%rd16+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd16], %fd34;

BB1_37:
membar.cta;
add.s32 %r142, %r21, 16;
setp.gt.u32	%p26, %r142, 31;
@%p26 bra BB1_39;

ld.volatile.shared.f64 %fd35, [%rd16];
ld.volatile.shared.f64 %fd36, [%rd16+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd16], %fd37;

BB1_39:
setp.lt.u32	%p1, %r59, 32;
membar.cta;
ld.shared.f64 %fd38, [%rd89];
st.shared.f64 [%rd16], %fd38;
bar.sync 0;
mov.pred %p39, 0;
@!%p1 bra BB1_48;
bra.uni BB1_40;

BB1_40:
mov.u32 %r151, %ntid.y;
mul.lo.s32 %r22, %r151, %r58;
shl.b32 %r155, %r108, 5;
setp.ge.u32	%p28, %r155, %r22;
@%p28 bra BB1_42;

mul.wide.u32 %rd124, %r155, 8;
add.s64 %rd126, %rd39, %rd124;
ld.shared.f64 %fd39, [%rd126];
st.shared.f64 [%rd16], %fd39;

BB1_42:
membar.cta;
shr.u32 %r23, %r22, 5;
mov.u32 %r184, 1;
setp.lt.u32	%p29, %r22, 64;
@%p29 bra BB1_46;

BB1_43:
add.s32 %r162, %r184, %r21;
setp.gt.s32	%p30, %r162, 31;
@%p30 bra BB1_45;

cvt.s64.s32	%rd127, %r184;
add.s64 %rd131, %rd127, %rd85;
shl.b64 %rd132, %rd131, 3;
add.s64 %rd134, %rd39, %rd132;
ld.volatile.shared.f64 %fd40, [%rd16];
ld.volatile.shared.f64 %fd41, [%rd134];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd16], %fd42;

BB1_45:
membar.cta;
shl.b32 %r184, %r184, 1;
setp.lt.s32	%p31, %r184, %r23;
@%p31 bra BB1_43;

BB1_46:
ld.shared.f64 %fd43, [%rd89];
st.shared.f64 [%rd16], %fd43;
@%p16 bra BB1_48;

add.s32 %r176, %r151, -1;
mul.wide.u32 %rd143, %r176, 8;
add.s64 %rd145, %rd39, %rd143;
ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd145], %fd44;

BB1_48:
@%p39 bra BB1_54;

mov.u32 %r26, %ntid.y;
setp.eq.s16	%p35, %rs2, 0;
@%p35 bra BB1_51;

cvta.to.global.u64 %rd158, %rd32;
bra.uni BB1_52;

BB1_51:
setp.eq.s64	%p36, %rd35, 0;
selp.b64	%rd146, %rd33, %rd35, %p36;
cvta.to.global.u64 %rd158, %rd146;

BB1_52:
add.s32 %r177, %r26, 2147483647;
shl.b32 %r178, %r177, 1;
cvt.u64.u32	%rd23, %r178;
setp.gt.u32	%p37, %r185, 1;
@%p37 bra BB1_54;

BB1_53:
cvt.u64.u32	%rd147, %r185;
add.s64 %rd148, %rd147, %rd23;
shl.b64 %rd149, %rd148, 2;
add.s64 %rd151, %rd39, %rd149;
ld.shared.u32 %r179, [%rd151];
mul.wide.u32 %rd152, %r185, 4;
add.s64 %rd153, %rd158, %rd152;
st.global.u32 [%rd153], %r179;
add.s32 %r185, %r185, %r26;
setp.lt.u32	%p38, %r185, 2;
@%p38 bra BB1_53;

BB1_54:
ret;
}


