// Seed: 3303854014
module module_0 (
    id_1
);
  output wire id_1;
  integer id_2 = ~1'b0, id_3;
endmodule : id_4
module module_1 (
    output logic id_0,
    input  wire  id_1,
    input  wire  id_2
);
  tri0 id_4, id_5;
  logic id_6;
  always begin
    id_0 <= 1;
    id_0 <= 1;
    if (1)
      if (id_1)
        while (1'b0)
        @(posedge id_2 | id_2)
        if (1'b0 * id_5) id_4 = (id_2 - 1);
        else
          @(1'b0)
          if ("") id_0 = id_6;
          else $display();
  end
  module_0(
      id_4
  );
endmodule
