INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/ip_clk_wiz/ip_clk_wiz.srcs/sim_1/new/sim_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ip_clk_wiz
