TimeQuest Timing Analyzer report for DE2_115_CAMERA
Sat Jun 17 22:13:07 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 19. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Slow 1200mV 85C Model Metastability Summary
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 46. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 48. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 50. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 51. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 52. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 54. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 55. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 56. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Summary
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 77. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 79. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 81. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 82. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 83. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 85. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 86. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 87. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Output Enable Times
 98. Minimum Output Enable Times
 99. Output Disable Times
100. Minimum Output Disable Times
101. Fast 1200mV 0C Model Metastability Summary
102. Multicorner Timing Analysis Summary
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Board Trace Model Assignments
108. Input Transition Times
109. Signal Integrity Metrics (Slow 1200mv 0c Model)
110. Signal Integrity Metrics (Slow 1200mv 85c Model)
111. Signal Integrity Metrics (Fast 1200mv 0c Model)
112. Setup Transfers
113. Hold Transfers
114. Recovery Transfers
115. Removal Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.0%      ;
;     Processors 3-4         ;  42.9%      ;
;     Processors 5-6         ;   7.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; Test/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Jun 17 22:12:55 2023 ;
; DE2_115_D5M_VGA.sdc                                   ; OK     ; Sat Jun 17 22:12:55 2023 ;
+-------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 27.81 MHz  ; 27.81 MHz       ; CLOCK2_50                                      ;      ;
; 59.69 MHz  ; 59.69 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 117.61 MHz ; 117.61 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; CLOCK2_50                                      ; -15.964 ; -10755.544    ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.487   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.123   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.305 ; 0.000         ;
; CLOCK2_50                                      ; 0.307 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.385 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.181 ; -363.998      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.685  ; 0.000         ;
; CLOCK2_50                                      ; 14.640 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.199 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 1.883 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.116 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.688  ; 0.000         ;
; CLOCK2_50                                      ; 9.416  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.187 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                      ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.964 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 36.303     ;
; -15.828 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.343      ; 36.169     ;
; -15.714 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.343      ; 36.055     ;
; -15.713 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.342      ; 36.053     ;
; -15.708 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.249      ; 35.955     ;
; -15.695 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.303      ; 35.996     ;
; -15.647 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 35.944     ;
; -15.645 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.281      ; 35.924     ;
; -15.634 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.353      ; 35.985     ;
; -15.589 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.151     ; 35.436     ;
; -15.584 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.331      ; 35.913     ;
; -15.572 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.251      ; 35.821     ;
; -15.561 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.306      ; 35.865     ;
; -15.559 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.305      ; 35.862     ;
; -15.556 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.343      ; 35.897     ;
; -15.554 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.306      ; 35.858     ;
; -15.528 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.101     ; 35.425     ;
; -15.526 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.342      ; 35.866     ;
; -15.521 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.291      ; 35.810     ;
; -15.509 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.283      ; 35.790     ;
; -15.505 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.852     ;
; -15.500 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.356      ; 35.854     ;
; -15.493 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.356      ; 35.847     ;
; -15.460 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 35.799     ;
; -15.458 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.251      ; 35.707     ;
; -15.457 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.250      ; 35.705     ;
; -15.455 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.802     ;
; -15.453 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 35.302     ;
; -15.445 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.305      ; 35.748     ;
; -15.444 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.791     ;
; -15.444 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.304      ; 35.746     ;
; -15.425 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.308      ; 35.731     ;
; -15.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.308      ; 35.724     ;
; -15.413 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.342      ; 35.753     ;
; -15.397 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 35.736     ;
; -15.395 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.283      ; 35.676     ;
; -15.394 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.282      ; 35.674     ;
; -15.390 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.358      ; 35.746     ;
; -15.390 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.344      ; 35.732     ;
; -15.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[626]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 35.728     ;
; -15.385 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 35.676     ;
; -15.371 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[624]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.342      ; 35.711     ;
; -15.370 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.300      ; 35.668     ;
; -15.365 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 35.679     ;
; -15.357 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.354      ; 35.709     ;
; -15.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.703     ;
; -15.345 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.255      ; 35.598     ;
; -15.341 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[614] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.343      ; 35.682     ;
; -15.339 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 35.188     ;
; -15.338 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.150     ; 35.186     ;
; -15.336 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 35.675     ;
; -15.328 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.675     ;
; -15.315 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.662     ;
; -15.311 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.308      ; 35.617     ;
; -15.310 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 35.581     ;
; -15.310 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.307      ; 35.615     ;
; -15.307 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.332      ; 35.637     ;
; -15.304 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.308      ; 35.610     ;
; -15.303 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.307      ; 35.608     ;
; -15.302 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.343      ; 35.643     ;
; -15.300 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.251      ; 35.549     ;
; -15.297 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.318      ; 35.613     ;
; -15.287 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.305      ; 35.590     ;
; -15.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.291      ; 35.575     ;
; -15.276 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.344      ; 35.618     ;
; -15.275 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.343      ; 35.616     ;
; -15.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 35.562     ;
; -15.270 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.292      ; 35.560     ;
; -15.257 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.281      ; 35.536     ;
; -15.251 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 35.149     ;
; -15.249 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.257      ; 35.504     ;
; -15.249 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.323      ; 35.570     ;
; -15.237 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.283      ; 35.518     ;
; -15.236 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 35.545     ;
; -15.230 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.577     ;
; -15.225 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.341      ; 35.564     ;
; -15.224 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.243      ; 35.465     ;
; -15.223 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.357      ; 35.578     ;
; -15.222 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.318      ; 35.538     ;
; -15.216 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.357      ; 35.571     ;
; -15.211 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.297      ; 35.506     ;
; -15.209 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.257      ; 35.464     ;
; -15.203 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.316      ; 35.517     ;
; -15.200 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.279      ; 35.477     ;
; -15.200 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][31]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.281      ; 35.479     ;
; -15.199 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.257      ; 35.454     ;
; -15.197 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.281      ; 35.476     ;
; -15.189 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[24][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 35.052     ;
; -15.188 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.257      ; 35.443     ;
; -15.186 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.289      ; 35.473     ;
; -15.186 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 35.495     ;
; -15.183 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.349      ; 35.530     ;
; -15.183 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.342      ; 35.523     ;
; -15.181 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 35.030     ;
; -15.175 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 35.484     ;
; -15.174 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.275      ; 35.447     ;
; -15.167 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.274      ; 35.439     ;
; -15.165 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.262      ; 35.425     ;
; -15.161 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.275      ; 35.434     ;
; -15.157 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.250      ; 35.405     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.487 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 5.248      ;
; 1.487 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                             ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 5.248      ;
; 1.487 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                             ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 5.248      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.497 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.650      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.569 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.576      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.592 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.555      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.609 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.538      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.612 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.535      ;
; 1.622 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.525      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.123 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 8.246      ;
; 4.293 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 8.074      ;
; 4.317 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 8.195      ;
; 4.436 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.927      ;
; 4.447 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.916      ;
; 4.452 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.917      ;
; 4.472 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 8.046      ;
; 4.506 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.861      ;
; 4.515 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.852      ;
; 4.585 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.016      ; 7.929      ;
; 4.651 ; Decompressor:decompressor_0|col_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.718      ;
; 4.684 ; Decompressor:decompressor_0|col_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.683      ;
; 4.692 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.671      ;
; 4.695 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.668      ;
; 4.703 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.660      ;
; 4.742 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.621      ;
; 4.750 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 7.762      ;
; 4.807 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.556      ;
; 4.818 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.545      ;
; 4.831 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.010      ; 7.677      ;
; 4.835 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.123     ; 7.540      ;
; 4.836 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.527      ;
; 4.846 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.517      ;
; 4.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.016      ; 7.642      ;
; 4.881 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.478      ;
; 4.892 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.467      ;
; 4.899 ; Decompressor:decompressor_0|col_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.468      ;
; 4.928 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.431      ;
; 4.938 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 7.574      ;
; 4.939 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.420      ;
; 4.951 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.412      ;
; 4.982 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.387      ;
; 4.982 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.387      ;
; 4.998 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.365      ;
; 5.005 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.125     ; 7.368      ;
; 5.022 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.123     ; 7.353      ;
; 5.066 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.297      ;
; 5.078 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.127     ; 7.293      ;
; 5.092 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.271      ;
; 5.101 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.268      ;
; 5.102 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.261      ;
; 5.106 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.263      ;
; 5.113 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.250      ;
; 5.121 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 7.244      ;
; 5.121 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 7.244      ;
; 5.128 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.241      ;
; 5.128 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.241      ;
; 5.139 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.230      ;
; 5.140 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.219      ;
; 5.143 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.220      ;
; 5.144 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.225      ;
; 5.150 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.020      ; 7.368      ;
; 5.164 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.123     ; 7.211      ;
; 5.187 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.172      ;
; 5.187 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.172      ;
; 5.192 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.125     ; 7.181      ;
; 5.207 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.156      ;
; 5.213 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.156      ;
; 5.217 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.146      ;
; 5.218 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.125     ; 7.155      ;
; 5.224 ; Decompressor:decompressor_0|row_counter_r[1]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.139      ;
; 5.225 ; Decompressor:decompressor_0|row_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.138      ;
; 5.227 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.125     ; 7.146      ;
; 5.234 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.125      ;
; 5.235 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.127     ; 7.136      ;
; 5.236 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 7.276      ;
; 5.237 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 7.128      ;
; 5.248 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.121      ;
; 5.259 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.110      ;
; 5.271 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.096      ;
; 5.276 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.091      ;
; 5.281 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.078      ;
; 5.291 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.068      ;
; 5.294 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.075      ;
; 5.298 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.071      ;
; 5.298 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.069      ;
; 5.305 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.054      ;
; 5.309 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.060      ;
; 5.309 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.060      ;
; 5.310 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.059      ;
; 5.310 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 7.059      ;
; 5.314 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.131     ; 7.053      ;
; 5.316 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.043      ;
; 5.328 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.031      ;
; 5.335 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.028      ;
; 5.335 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 7.028      ;
; 5.338 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.021      ;
; 5.351 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.123     ; 7.024      ;
; 5.352 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 7.013      ;
; 5.356 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.123     ; 7.019      ;
; 5.363 ; Decompressor:decompressor_0|col_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.123     ; 7.012      ;
; 5.380 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 6.985      ;
; 5.382 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 6.983      ;
; 5.382 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.133     ; 6.983      ;
; 5.384 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 6.985      ;
; 5.387 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.129     ; 6.982      ;
; 5.389 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.010      ; 7.119      ;
; 5.396 ; Decompressor:decompressor_0|col_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.125     ; 6.977      ;
; 5.399 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 6.964      ;
; 5.405 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.125     ; 6.968      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.305 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[4]                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.969      ;
; 0.329 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[2]                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.993      ;
; 0.382 ; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.044      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.039      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.043      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.053      ;
; 0.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.047      ;
; 0.402 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.103      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.061      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.688      ;
; 0.422 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.687      ;
; 0.423 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.687      ;
; 0.428 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.693      ;
; 0.430 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.307 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 0.973      ;
; 0.307 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 0.974      ;
; 0.321 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 0.987      ;
; 0.321 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 0.988      ;
; 0.324 ; Compressor:compressor_0|decomp_new_r[5]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.455      ; 1.001      ;
; 0.335 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.441      ; 0.998      ;
; 0.340 ; Compressor:compressor_0|decomp_new_r[14]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.456      ; 1.018      ;
; 0.340 ; Compressor:compressor_0|decomp_new_r[12]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.456      ; 1.018      ;
; 0.341 ; Compressor:compressor_0|decomp_new_r[13]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.456      ; 1.019      ;
; 0.342 ; Compressor:compressor_0|decomp_new_r[15]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.456      ; 1.020      ;
; 0.345 ; Compressor:compressor_0|decomp_new_r[3]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.455      ; 1.022      ;
; 0.350 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.014      ;
; 0.352 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.016      ;
; 0.358 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.031      ;
; 0.358 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.452      ; 1.032      ;
; 0.362 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.441      ; 1.025      ;
; 0.363 ; Compressor:compressor_0|decomp_new_r[10]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.456      ; 1.041      ;
; 0.364 ; Compressor:compressor_0|decomp_new_r[4]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.455      ; 1.041      ;
; 0.365 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.035      ;
; 0.365 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.449      ; 1.036      ;
; 0.366 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.030      ;
; 0.366 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 1.031      ;
; 0.368 ; Compressor:compressor_0|decomp_new_r[6]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.455      ; 1.045      ;
; 0.369 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.038      ;
; 0.369 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.039      ;
; 0.369 ; Compressor:compressor_0|decomp_new_r[1]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.453      ; 1.044      ;
; 0.370 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.036      ;
; 0.370 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.037      ;
; 0.371 ; Compressor:compressor_0|decomp_new_r[8]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.441      ; 1.034      ;
; 0.371 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.037      ;
; 0.371 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.038      ;
; 0.372 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[6]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.441      ; 1.035      ;
; 0.375 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.032      ;
; 0.375 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.436      ; 1.033      ;
; 0.375 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 1.047      ;
; 0.375 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.048      ;
; 0.376 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.045      ;
; 0.376 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.046      ;
; 0.376 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.046      ;
; 0.376 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.449      ; 1.047      ;
; 0.377 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.436      ; 1.035      ;
; 0.377 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.437      ; 1.036      ;
; 0.378 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[3]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.441      ; 1.041      ;
; 0.379 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.043      ;
; 0.379 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.443      ; 1.044      ;
; 0.381 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.432      ; 1.035      ;
; 0.381 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.433      ; 1.036      ;
; 0.382 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.433      ; 1.037      ;
; 0.382 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.038      ;
; 0.382 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.039      ;
; 0.382 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.436      ; 1.040      ;
; 0.383 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.056      ;
; 0.383 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.452      ; 1.057      ;
; 0.383 ; Compressor:compressor_0|decomp_new_r[0]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.453      ; 1.058      ;
; 0.385 ; Compressor:compressor_0|decomp_new_r[20]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.047      ;
; 0.385 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[8]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[8]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; Compressor:compressor_0|decomp_new_r[19]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.048      ;
; 0.386 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][4]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][4]                                                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][1]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 0.669      ;
; 0.390 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][4]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][4]                                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 0.669      ;
; 0.391 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.435      ; 1.048      ;
; 0.391 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.436      ; 1.049      ;
; 0.392 ; Compressor:compressor_0|decomp_new_r[7]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.455      ; 1.069      ;
; 0.392 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 1.064      ;
; 0.392 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.065      ;
; 0.394 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.064      ;
; 0.394 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.449      ; 1.065      ;
; 0.394 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.450      ; 1.066      ;
; 0.394 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.067      ;
; 0.395 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.064      ;
; 0.395 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.065      ;
; 0.396 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.451      ; 1.069      ;
; 0.396 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.452      ; 1.070      ;
; 0.399 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.069      ;
; 0.399 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.449      ; 1.070      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[3]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[3]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[6]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[6]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[4]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[4]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[5]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[5]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.071      ;
; 0.402 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.448      ; 1.072      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.041      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.400 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.058      ;
; 0.400 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.437      ; 1.059      ;
; 0.411 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.433      ; 1.066      ;
; 0.411 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.067      ;
; 0.416 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.696      ;
; 0.419 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.077      ;
; 0.419 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.437      ; 1.078      ;
; 0.427 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.433      ; 1.082      ;
; 0.427 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.083      ;
; 0.429 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.126      ; 0.741      ;
; 0.430 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.126      ; 0.742      ;
; 0.434 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.438      ; 1.094      ;
; 0.434 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.439      ; 1.095      ;
; 0.459 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.438      ; 1.119      ;
; 0.459 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.439      ; 1.120      ;
; 0.459 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.115      ;
; 0.459 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.116      ;
; 0.462 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.436      ; 1.120      ;
; 0.462 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.437      ; 1.121      ;
; 0.472 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.438      ; 1.132      ;
; 0.472 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.439      ; 1.133      ;
; 0.526 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.809      ;
; 0.568 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.851      ;
; 0.574 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.126      ; 0.886      ;
; 0.575 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.857      ;
; 0.583 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.126      ; 0.895      ;
; 0.585 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.865      ;
; 0.588 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.868      ;
; 0.603 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.110      ; 0.899      ;
; 0.618 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.900      ;
; 0.618 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.900      ;
; 0.618 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.900      ;
; 0.620 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.902      ;
; 0.621 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.903      ;
; 0.622 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.905      ;
; 0.623 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.905      ;
; 0.623 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.905      ;
; 0.624 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.906      ;
; 0.627 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.910      ;
; 0.627 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.910      ;
; 0.627 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.126      ; 0.939      ;
; 0.628 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.911      ;
; 0.632 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.915      ;
; 0.632 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.915      ;
; 0.634 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                                    ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.917      ;
; 0.637 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.920      ;
; 0.638 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.921      ;
; 0.639 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.922      ;
; 0.640 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.641 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.126      ; 0.953      ;
; 0.642 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.925      ;
; 0.645 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.928      ;
; 0.646 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.928      ;
; 0.646 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.928      ;
; 0.646 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.928      ;
; 0.646 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.928      ;
; 0.647 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.929      ;
; 0.648 ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.931      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                          ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.181 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.257     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.848     ; 3.372      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.371      ;
; -3.772 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.371      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.771 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.849     ; 3.370      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.845     ; 3.372      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.845     ; 3.372      ;
; -3.769 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.389      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.357      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.353      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.351      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.357      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.357      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.353      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.353      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.357      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.353      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.353      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.357      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.351      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.351      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.353      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.351      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.357      ;
; -3.762 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.351      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.346      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.346      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.346      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.346      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.350      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.350      ;
; -3.761 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.859     ; 3.350      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.903 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.974     ; 3.801      ;
; -1.827 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.968     ; 3.847      ;
; -1.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.882     ; 3.360      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.289 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.869     ; 3.368      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.288 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.874     ; 3.362      ;
; -1.269 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.856     ; 3.361      ;
; -1.269 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.856     ; 3.361      ;
; -1.269 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.856     ; 3.361      ;
; -1.269 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.856     ; 3.361      ;
; -1.269 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.856     ; 3.361      ;
; -1.269 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.856     ; 3.361      ;
; -1.256 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.368      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 5.248      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.685 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 5.259      ;
; 1.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 5.302      ;
; 1.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 5.313      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.836      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.836      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 4.838      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.220     ; 4.828      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.220     ; 4.828      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.220     ; 4.828      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.836      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.835      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 4.838      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 4.838      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 4.838      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 4.838      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 4.838      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
; 1.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.837      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                                                                                                                                                ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.640 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.294      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.283      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.680 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.131     ; 5.187      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.684 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.255      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.757 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 5.177      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.829 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.266      ;
; 14.830 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.265      ;
; 14.830 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.173      ; 5.265      ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.199 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.465      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a9  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a10 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.409 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a11 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.993      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.417 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.000      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.418 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 2.001      ;
; 1.419 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 2.003      ;
; 1.419 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 2.003      ;
; 1.419 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 2.003      ;
; 1.419 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 2.003      ;
; 1.419 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 2.003      ;
; 1.419 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 2.003      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.428 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.396      ; 2.010      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.402      ; 2.018      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
; 1.430 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 2.011      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.883 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.014     ; 2.055      ;
; 1.891 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.016     ; 2.061      ;
; 1.891 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.016     ; 2.061      ;
; 1.891 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.016     ; 2.061      ;
; 1.891 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.016     ; 2.061      ;
; 1.891 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.016     ; 2.061      ;
; 1.891 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.016     ; 2.061      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 1.895 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.012     ; 2.069      ;
; 5.074 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.196     ; 3.164      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[0]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[4]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[9]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[6]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[3]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[5]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.082 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.161      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|req_r                                                                                                                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.162      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[0]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[1]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[2]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[4]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[5]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.156      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[6]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[7]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.211     ; 3.158      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[9]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.156      ;
; 5.083 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[8]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.156      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.091 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 3.165      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.235     ; 3.159      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.165      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.230     ; 3.164      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.235     ; 3.159      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.237     ; 3.157      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.235     ; 3.159      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.237     ; 3.157      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.237     ; 3.157      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.237     ; 3.157      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.235     ; 3.159      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.165      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.165      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.235     ; 3.159      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.165      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.235     ; 3.159      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.161      ;
; 5.108 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.229     ; 3.165      ;
; 5.108 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.172      ;
; 5.108 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.228     ; 3.166      ;
; 5.108 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.228     ; 3.166      ;
; 5.108 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.228     ; 3.166      ;
; 5.108 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.222     ; 3.172      ;
; 5.121 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.165      ;
; 5.121 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.165      ;
; 5.121 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.165      ;
; 5.121 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.165      ;
; 5.121 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.165      ;
; 5.121 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.165      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.195      ;
; 5.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.195      ;
; 5.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.195      ;
; 5.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.195      ;
; 5.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.195      ;
; 5.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.195      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.152 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 3.196      ;
; 5.153 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 3.165      ;
; 5.153 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 3.165      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.210      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.212      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.210      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.212      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.210      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.210      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.212      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.212      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.212      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.211      ;
; 5.535 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.207      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.211      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.211      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.211      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.211      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.211      ;
; 5.536 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.210      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.196      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.196      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.196      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.196      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 3.186      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 3.186      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 3.186      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.195      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.650     ; 3.184      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.194      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 3.186      ;
; 5.548 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.662     ; 3.172      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.688 ; 4.908        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                                      ;
; 4.688 ; 4.908        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[3]                                                                      ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                   ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                   ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                   ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                   ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                   ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[7]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[8]                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[0]                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[5]                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[6]                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[7]                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[8]                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|read_side_req_r                                                                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[0]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[10] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[11] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[12] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[13] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[14] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[15] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[16] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[17] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[1]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[2]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[3]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[4]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[5]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[6]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[7]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[8]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[9]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[0]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[10] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[11] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[12] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[13] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[14] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[15] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[16] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[17] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[1]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[2]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[3]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[4]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[5]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[6]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[7]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[8]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[9]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[0]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[10] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[11] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[12] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[13] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[14] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[15] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[16] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[17] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[18] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[19] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[1]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[20] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[21] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[22] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[23] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[24] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[25] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[26] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[27] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[28] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[29] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[2]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[30] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[31] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[32] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[33] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[34] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[35] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[3]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[4]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[5]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[6]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[7]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[8]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[9]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[18] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[19] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[20] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[21] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[22] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[23] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[24] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[25] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[26] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[27] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[28] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[29] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[30] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[31] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[32] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[33] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[34] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[35] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[0]  ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[10] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[11] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[12] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[13] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[14] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[15] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[16] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[17] ;
; 9.417 ; 9.768        ; 0.351          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|G_r[18] ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[0]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[3]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[4]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[5]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[6]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[9]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[0]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[1]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[2]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[4]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[5]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[6]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[7]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[8]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[9]                                                                                                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|req_r                                                                                                                               ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[2]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.493 ; 5.065 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.493 ; 5.065 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.947 ; 4.475 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.947 ; 4.475 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.198 ; 5.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.914 ; 5.355 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.911 ; 5.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.731 ; 5.116 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.448 ; 4.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.056 ; 4.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.830 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.363 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.057 ; 4.459 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.928 ; 5.312 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.021 ; 5.437 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.702 ; 5.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.198 ; 5.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.756 ; 5.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.807 ; 5.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.834 ; 5.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.495 ; 4.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.770 ; 5.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.428 ; 4.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.974 ; 5.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.796 ; 4.217 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.985 ; 4.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.366 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.409 ; 4.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.999 ; 4.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.781 ; 4.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.811 ; 4.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.930 ; 9.585 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.930 ; 9.585 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.692 ; 5.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.505 ; 4.982 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.692 ; 5.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.222 ; 4.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.543 ; 4.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.606 ; 5.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.274 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.348 ; 4.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.523 ; 4.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.888 ; 4.275 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.968 ; 4.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.992 ; 4.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.330 ; 4.753 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.364 ; 4.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.654 ; 5.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.506 ; 4.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.626 ; 5.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.068 ; -2.551 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.068 ; -2.551 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.762 ; -2.163 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.762 ; -2.163 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.989 ; -3.387 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.093 ; -4.520 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.090 ; -4.470 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.902 ; -4.266 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.631 ; -4.002 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.257 ; -3.636 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.037 ; -3.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.549 ; -3.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.257 ; -3.637 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.107 ; -4.479 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.180 ; -4.574 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.875 ; -4.246 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.367 ; -4.745 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.928 ; -4.304 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.975 ; -4.353 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.015 ; -4.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.689 ; -4.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.939 ; -4.360 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.610 ; -4.001 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -4.134 ; -4.506 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.005 ; -3.403 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.184 ; -3.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.551 ; -3.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.593 ; -3.955 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.199 ; -3.578 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.989 ; -3.387 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.018 ; -3.417 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -6.173 ; -6.765 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -6.173 ; -6.765 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -3.106 ; -3.480 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -3.692 ; -4.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -3.870 ; -4.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -3.420 ; -3.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -3.728 ; -4.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -3.788 ; -4.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.470 ; -3.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.541 ; -4.016 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.708 ; -4.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -3.106 ; -3.480 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -3.182 ; -3.594 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -3.205 ; -3.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -3.530 ; -3.939 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -3.561 ; -4.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -3.835 ; -4.348 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -3.692 ; -4.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -3.807 ; -4.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.461  ; 9.321  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.424  ; 9.300  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 13.428 ; 13.208 ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 13.428 ; 13.208 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.006  ; 5.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.505  ; 4.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.351  ; 5.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.616  ; 4.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.102  ; 4.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.167  ; 5.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.285  ; 5.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.481  ; 5.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.461  ; 5.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.221  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.242  ; 5.187  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.063  ; 3.984  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.006  ; 5.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.275  ; 5.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.275  ; 5.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.230  ; 4.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.572  ; 5.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.323  ; 5.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.554  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.336  ; 8.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.266  ; 7.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.805  ; 6.628  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.301  ; 6.150  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.632  ; 6.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.069  ; 5.953  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.564  ; 6.432  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.316  ; 7.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.102  ; 6.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.805  ; 6.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.991  ; 6.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.988  ; 6.809  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.865  ; 6.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.803  ; 6.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.820  ; 6.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.738  ; 6.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.806  ; 6.652  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.226  ; 7.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.105  ; 6.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.267  ; 7.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.009  ; 7.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.668  ; 7.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.788  ; 7.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.339  ; 6.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.962  ; 6.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.830  ; 7.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.928  ; 6.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.765  ; 7.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.768  ; 7.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.857  ; 6.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.677  ; 6.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.042  ; 6.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.336  ; 8.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.183  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.804  ; 3.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.183  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.174  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.747  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.691  ; 4.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.579  ; 5.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 13.353 ; 13.283 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 12.541 ; 12.732 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 13.353 ; 13.283 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.702 ; 11.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.607  ; 8.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 8.185  ; 7.943  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.742  ; 8.578  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.084  ; 7.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 8.163  ; 8.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 8.327  ; 8.235  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 8.241  ; 8.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 8.505  ; 8.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 8.136  ; 8.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 11.702 ; 11.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 8.574  ; 8.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 9.058  ; 8.975  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 10.474 ; 10.121 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 9.691  ; 9.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.520  ; 8.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 11.594 ; 11.046 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 10.172 ; 9.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 8.479  ; 8.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 8.317  ; 8.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.880 ; 10.490 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.149  ; 7.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 6.857  ; 6.689  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.818  ; 6.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 6.067  ; 5.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 5.675  ; 5.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.833  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.857  ; 6.689  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.684  ; 6.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.206  ; 6.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.820  ; 5.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.582  ; 5.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 5.528  ; 5.363  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.507  ; 5.383  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 5.870  ; 5.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.709  ; 5.630  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.929  ; 5.810  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.556  ; 6.365  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.308  ; 6.261  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.131  ; 5.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.548  ; 5.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.634  ; 4.525  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.915  ; 4.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.797  ; 4.664  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.897  ; 4.766  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.920  ; 4.785  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.548  ; 5.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.935  ; 4.855  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.039  ; 4.962  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.328  ; 4.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.389  ; 5.286  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.186  ; 5.104  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.755  ; 4.636  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.389  ; 5.286  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.756  ; 4.630  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.259  ; 5.180  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.294  ; 5.214  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.026  ; 4.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.983  ; 4.918  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.238  ; 4.140  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.463  ; 5.379  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.256  ; 4.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.351  ; 4.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.519  ; 4.401  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.526  ; 4.404  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.104  ; 4.989  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.919  ; 4.794  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.463  ; 5.379  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.192  ; 5.106  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.325  ; 4.215  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.123  ; 8.984  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.091  ; 8.967  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 11.226 ; 11.073 ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 11.226 ; 11.073 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.453  ; 3.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.883  ; 3.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.696  ; 4.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.984  ; 3.903  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.458  ; 4.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.519  ; 4.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.632  ; 4.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.815  ; 4.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.796  ; 4.749  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.571  ; 4.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.590  ; 4.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.453  ; 3.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.325  ; 5.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.618  ; 3.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.616  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.618  ; 3.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.907  ; 4.828  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.668  ; 4.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.930  ; 3.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.051  ; 4.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.019  ; 5.860  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.188  ; 5.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.268  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.569  ; 5.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.051  ; 4.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.317  ; 5.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.088  ; 5.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.586  ; 5.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.213  ; 5.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.632  ; 5.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.688  ; 5.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.398  ; 5.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.327  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.329  ; 5.167  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.178  ; 5.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.657  ; 5.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.898  ; 5.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.826  ; 5.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.486  ; 5.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.345  ; 6.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.524  ; 6.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.089  ; 5.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.399  ; 5.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.411  ; 5.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.852  ; 5.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.626  ; 5.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.289  ; 6.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.289  ; 6.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.488  ; 5.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.396  ; 5.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.761  ; 5.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.903  ; 5.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.211  ; 3.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.211  ; 3.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.534  ; 4.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.526  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.109  ; 4.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.061  ; 4.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.914  ; 4.869  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 9.244  ; 9.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 9.244  ; 9.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 10.733 ; 10.777 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.930  ; 3.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.835  ; 4.688  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.930  ; 3.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.812  ; 4.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.174  ; 4.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.041  ; 3.972  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.209  ; 3.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.989  ; 3.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.577  ; 4.480  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.093  ; 3.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 7.556  ; 7.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.107  ; 4.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.903  ; 4.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.580  ; 6.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.541  ; 5.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.981  ; 4.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 7.454  ; 6.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.838  ; 5.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.668  ; 4.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.567  ; 4.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.727  ; 6.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 6.380  ; 6.589  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 4.864  ; 4.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.123  ; 5.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.400  ; 5.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 5.025  ; 4.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.136  ; 5.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.159  ; 5.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.993  ; 5.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.534  ; 5.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.164  ; 5.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.937  ; 4.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.884  ; 4.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.864  ; 4.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 5.212  ; 5.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.057  ; 4.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.268  ; 5.150  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.871  ; 5.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.632  ; 5.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.445  ; 5.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.008  ; 3.899  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.008  ; 3.899  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.279  ; 4.144  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.164  ; 4.032  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.261  ; 4.130  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.283  ; 4.149  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.885  ; 4.771  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.296  ; 4.215  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.396  ; 4.318  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.714  ; 3.598  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.123  ; 3.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.537  ; 4.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.123  ; 4.004  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.731  ; 4.629  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.124  ; 3.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.608  ; 4.528  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.642  ; 4.561  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.383  ; 4.325  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.343  ; 4.276  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.626  ; 3.528  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.644  ; 3.545  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.644  ; 3.545  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 3.735  ; 3.655  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.897  ; 3.780  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.902  ; 3.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.458  ; 4.343  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.281  ; 4.156  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.803  ; 4.717  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.543  ; 4.455  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.712  ; 3.602  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.710 ; 4.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.898 ; 5.753 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.327 ; 6.182 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.637 ; 6.492 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.296 ; 6.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.637 ; 6.492 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.653 ; 6.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.653 ; 6.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.020 ; 6.875 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.289 ; 6.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.289 ; 6.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.316 ; 6.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.558 ; 5.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.316 ; 6.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.976 ; 5.831 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.797 ; 5.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.289 ; 6.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.241 ; 5.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.282 ; 5.137 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.946 ; 4.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.284 ; 5.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.284 ; 5.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.594 ; 5.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.241 ; 5.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.273 ; 5.128 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.289 ; 6.144 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.710 ; 4.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.710 ; 4.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.710 ; 4.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.020 ; 6.875 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.982 ; 6.837 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.020 ; 6.875 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.644 ; 6.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.961 ; 5.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.694 ; 6.541 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 7.157 ; 7.004 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.342 ; 7.189 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.342 ; 7.189 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.141 ; 6.988 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.377 ; 7.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.377 ; 7.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.961 ; 5.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.091 ; 6.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.123 ; 6.978 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.737 ; 6.592 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.759 ; 6.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 7.071 ; 6.926 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.181 ; 7.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.141 ; 6.988 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.181 ; 7.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.089 ; 3.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.229 ; 5.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.641 ; 5.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.939 ; 5.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.611 ; 5.466 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.939 ; 5.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.954 ; 5.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.954 ; 5.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.306 ; 6.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.604 ; 5.459 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.604 ; 5.459 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.630 ; 5.485 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.903 ; 4.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.630 ; 5.485 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.304 ; 5.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.126 ; 4.988 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.604 ; 5.459 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.598 ; 4.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.638 ; 4.493 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.315 ; 4.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.640 ; 4.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.640 ; 4.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.937 ; 4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.598 ; 4.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.629 ; 4.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.604 ; 5.459 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.089 ; 3.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.089 ; 3.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.089 ; 3.944 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.306 ; 6.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.270 ; 6.125 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.306 ; 6.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.945 ; 5.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.255 ; 5.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.959 ; 5.806 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.404 ; 6.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.581 ; 6.428 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.581 ; 6.428 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.388 ; 6.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.615 ; 6.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.615 ; 6.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.255 ; 5.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.375 ; 6.230 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.405 ; 6.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.035 ; 5.890 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.056 ; 5.911 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.355 ; 6.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.427 ; 6.274 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.388 ; 6.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.427 ; 6.274 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.571     ; 4.716     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.730     ; 5.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.168     ; 6.313     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.474     ; 6.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.134     ; 6.279     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.474     ; 6.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.491     ; 6.636     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.491     ; 6.636     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.854     ; 6.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.127     ; 6.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.127     ; 6.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.158     ; 6.303     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.410     ; 5.555     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.158     ; 6.303     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.821     ; 5.966     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.645     ; 5.783     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.127     ; 6.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.093     ; 5.238     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.133     ; 5.278     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.797     ; 4.942     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.139     ; 5.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.139     ; 5.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.436     ; 5.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.093     ; 5.238     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.121     ; 5.266     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.127     ; 6.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.571     ; 4.716     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.571     ; 4.716     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.571     ; 4.716     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.854     ; 6.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.816     ; 6.961     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.854     ; 6.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.481     ; 6.626     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.787     ; 5.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.614     ; 6.767     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 7.034     ; 7.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.183     ; 7.336     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.183     ; 7.336     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.003     ; 7.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.212     ; 7.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.212     ; 7.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.787     ; 5.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.986     ; 7.131     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.019     ; 7.164     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.635     ; 6.780     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.659     ; 6.804     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.960     ; 7.105     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.052     ; 7.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.003     ; 7.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.052     ; 7.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.949     ; 4.094     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.062     ; 5.207     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.482     ; 5.627     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.776     ; 5.921     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.450     ; 5.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.776     ; 5.921     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.792     ; 5.937     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.792     ; 5.937     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.141     ; 6.286     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.443     ; 5.588     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.443     ; 5.588     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.472     ; 5.617     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.755     ; 4.900     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.472     ; 5.617     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.149     ; 5.294     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.975     ; 5.113     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.443     ; 5.588     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.451     ; 4.596     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.489     ; 4.634     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.167     ; 4.312     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.495     ; 4.640     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.495     ; 4.640     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.780     ; 4.925     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.451     ; 4.596     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.478     ; 4.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.443     ; 5.588     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.949     ; 4.094     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.949     ; 4.094     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.949     ; 4.094     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.141     ; 6.286     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.104     ; 6.249     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.141     ; 6.286     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.783     ; 5.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.082     ; 5.235     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.876     ; 6.029     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.279     ; 6.432     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.423     ; 6.576     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.423     ; 6.576     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.249     ; 6.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.451     ; 6.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.451     ; 6.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.082     ; 5.235     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.268     ; 6.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.300     ; 6.445     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.931     ; 6.076     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.954     ; 6.099     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.244     ; 6.389     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.297     ; 6.450     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.249     ; 6.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.297     ; 6.450     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.159 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 30.77 MHz  ; 30.77 MHz       ; CLOCK2_50                                      ;      ;
; 65.3 MHz   ; 65.3 MHz        ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 127.84 MHz ; 127.84 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; CLOCK2_50                                      ; -12.501 ; -7855.129     ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.178   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.843   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.314 ; 0.000         ;
; CLOCK2_50                                      ; 0.319 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.339 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.417 ; -239.599      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.596  ; 0.000         ;
; CLOCK2_50                                      ; 15.078 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.101 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 1.708 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.495 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.678  ; 0.000         ;
; CLOCK2_50                                      ; 9.443  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.180 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                      ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.501 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 32.811     ;
; -12.335 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 32.647     ;
; -12.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.312      ; 32.600     ;
; -12.236 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 32.548     ;
; -12.214 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.274      ; 32.487     ;
; -12.192 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.220      ; 32.411     ;
; -12.158 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.254      ; 32.411     ;
; -12.153 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 32.465     ;
; -12.136 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 32.413     ;
; -12.136 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.312      ; 32.447     ;
; -12.129 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.327      ; 32.455     ;
; -12.107 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 32.379     ;
; -12.089 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.144     ; 31.944     ;
; -12.073 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.307      ; 32.379     ;
; -12.057 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.377     ;
; -12.055 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 32.332     ;
; -12.051 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.331      ; 32.381     ;
; -12.048 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.276      ; 32.323     ;
; -12.026 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.312      ; 32.337     ;
; -12.026 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.222      ; 32.247     ;
; -12.025 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.345     ;
; -12.021 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[626]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 32.331     ;
; -12.005 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.325     ;
; -12.004 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 31.912     ;
; -12.002 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.275      ; 32.276     ;
; -11.994 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[624]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.312      ; 32.305     ;
; -11.992 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.256      ; 32.247     ;
; -11.988 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.261      ; 32.248     ;
; -11.980 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.221      ; 32.200     ;
; -11.970 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.280      ; 32.249     ;
; -11.970 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.314      ; 32.283     ;
; -11.970 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.331      ; 32.300     ;
; -11.960 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.328      ; 32.287     ;
; -11.959 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 32.269     ;
; -11.954 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.327      ; 32.280     ;
; -11.949 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.276      ; 32.224     ;
; -11.946 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.255      ; 32.200     ;
; -11.944 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.227      ; 32.170     ;
; -11.932 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.273      ; 32.204     ;
; -11.929 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.249     ;
; -11.927 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.222      ; 32.148     ;
; -11.924 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[614] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 32.236     ;
; -11.924 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.279      ; 32.202     ;
; -11.924 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 32.236     ;
; -11.923 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.142     ; 31.780     ;
; -11.913 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.233     ;
; -11.912 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.311      ; 32.222     ;
; -11.910 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.246      ; 32.155     ;
; -11.903 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.314      ; 32.216     ;
; -11.898 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.290      ; 32.187     ;
; -11.898 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.307      ; 32.204     ;
; -11.893 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.213     ;
; -11.893 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.256      ; 32.148     ;
; -11.889 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.280      ; 32.168     ;
; -11.877 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.143     ; 31.733     ;
; -11.876 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.331      ; 32.206     ;
; -11.873 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.313      ; 32.185     ;
; -11.871 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.280      ; 32.150     ;
; -11.871 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.314      ; 32.184     ;
; -11.866 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.276      ; 32.141     ;
; -11.850 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.293      ; 32.142     ;
; -11.844 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.222      ; 32.065     ;
; -11.843 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.279      ; 32.121     ;
; -11.839 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][31]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.251      ; 32.089     ;
; -11.836 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.251      ; 32.086     ;
; -11.829 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 31.737     ;
; -11.825 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.299      ; 32.123     ;
; -11.824 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.142     ; 31.681     ;
; -11.822 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.263      ; 32.084     ;
; -11.819 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.139     ;
; -11.810 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.256      ; 32.065     ;
; -11.795 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.331      ; 32.125     ;
; -11.792 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.271      ; 32.062     ;
; -11.790 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.280      ; 32.069     ;
; -11.788 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.280      ; 32.067     ;
; -11.788 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.314      ; 32.101     ;
; -11.787 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[24][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.129     ; 31.657     ;
; -11.778 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.261      ; 32.038     ;
; -11.778 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.229      ; 32.006     ;
; -11.777 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[606] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.321      ; 32.097     ;
; -11.776 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.262      ; 32.037     ;
; -11.771 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.235      ; 32.005     ;
; -11.771 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[633]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.328      ; 32.098     ;
; -11.770 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.217      ; 31.986     ;
; -11.770 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.284      ; 32.053     ;
; -11.758 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.250      ; 32.007     ;
; -11.753 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.253      ; 32.005     ;
; -11.748 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.230      ; 31.977     ;
; -11.744 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.248      ; 31.991     ;
; -11.741 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.142     ; 31.598     ;
; -11.740 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.290      ; 32.029     ;
; -11.740 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][18]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.220      ; 31.959     ;
; -11.739 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.275      ; 32.013     ;
; -11.738 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[24][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.129     ; 31.608     ;
; -11.738 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.284      ; 32.021     ;
; -11.736 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.251      ; 31.986     ;
; -11.734 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[626]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.274      ; 32.007     ;
; -11.732 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.228      ; 31.959     ;
; -11.728 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.314      ; 32.041     ;
; -11.725 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.245      ; 31.969     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.178 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.953      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.247 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.884      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.268 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.863      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.291 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.840      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.817      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.324 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.614      ;
; 2.353 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.786      ;
; 2.353 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.786      ;
; 2.353 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.786      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
; 2.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.200      ; 7.776      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.843 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.517      ;
; 4.935 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.007      ; 7.571      ;
; 4.989 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 7.369      ;
; 5.101 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 7.412      ;
; 5.127 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 7.227      ;
; 5.132 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.228      ;
; 5.133 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.009      ; 7.375      ;
; 5.136 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 7.218      ;
; 5.197 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 7.161      ;
; 5.205 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 7.153      ;
; 5.319 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.007      ; 7.187      ;
; 5.323 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 7.031      ;
; 5.329 ; Decompressor:decompressor_0|col_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 7.031      ;
; 5.332 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 7.022      ;
; 5.342 ; Decompressor:decompressor_0|col_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 7.016      ;
; 5.383 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.971      ;
; 5.397 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.957      ;
; 5.419 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.935      ;
; 5.428 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.926      ;
; 5.462 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.009      ; 7.046      ;
; 5.478 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.007      ; 7.028      ;
; 5.495 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 6.872      ;
; 5.495 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.859      ;
; 5.504 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.850      ;
; 5.524 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.826      ;
; 5.533 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.817      ;
; 5.551 ; Decompressor:decompressor_0|col_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 6.807      ;
; 5.577 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 6.925      ;
; 5.579 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.775      ;
; 5.580 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.770      ;
; 5.589 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.761      ;
; 5.593 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.761      ;
; 5.606 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.755      ;
; 5.615 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.746      ;
; 5.641 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.134     ; 6.724      ;
; 5.650 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 6.717      ;
; 5.671 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 6.842      ;
; 5.675 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.679      ;
; 5.689 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.665      ;
; 5.691 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.663      ;
; 5.700 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.654      ;
; 5.711 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.650      ;
; 5.720 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.641      ;
; 5.731 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.629      ;
; 5.751 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.007      ; 6.755      ;
; 5.753 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.607      ;
; 5.756 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.604      ;
; 5.757 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 6.605      ;
; 5.763 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.597      ;
; 5.775 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.579      ;
; 5.780 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.570      ;
; 5.784 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 6.583      ;
; 5.787 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.567      ;
; 5.794 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.556      ;
; 5.796 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.134     ; 6.569      ;
; 5.796 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.558      ;
; 5.836 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.514      ;
; 5.836 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.143     ; 6.520      ;
; 5.839 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.143     ; 6.517      ;
; 5.849 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.134     ; 6.516      ;
; 5.850 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.500      ;
; 5.854 ; Decompressor:decompressor_0|row_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.500      ;
; 5.856 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.137     ; 6.506      ;
; 5.857 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.134     ; 6.508      ;
; 5.859 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.501      ;
; 5.862 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.499      ;
; 5.865 ; Decompressor:decompressor_0|row_counter_r[1]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.489      ;
; 5.876 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.485      ;
; 5.877 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 6.481      ;
; 5.892 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.458      ;
; 5.897 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.453      ;
; 5.899 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 6.459      ;
; 5.901 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.449      ;
; 5.902 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 6.456      ;
; 5.903 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.457      ;
; 5.906 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.444      ;
; 5.909 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 6.449      ;
; 5.913 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 6.589      ;
; 5.934 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.427      ;
; 5.939 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 6.428      ;
; 5.942 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.143     ; 6.414      ;
; 5.943 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.418      ;
; 5.948 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.402      ;
; 5.957 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.149     ; 6.393      ;
; 5.966 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 6.401      ;
; 5.967 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.394      ;
; 5.967 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.143     ; 6.389      ;
; 5.971 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.145     ; 6.383      ;
; 5.974 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.387      ;
; 5.976 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.143     ; 6.380      ;
; 5.981 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.380      ;
; 5.981 ; Decompressor:decompressor_0|col_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 6.386      ;
; 5.983 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.378      ;
; 5.992 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.007      ; 6.514      ;
; 5.994 ; Decompressor:decompressor_0|col_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.134     ; 6.371      ;
; 6.002 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.139     ; 6.358      ;
; 6.004 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.134     ; 6.361      ;
; 6.005 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.141     ; 6.353      ;
; 6.007 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.138     ; 6.354      ;
; 6.008 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.014      ; 6.505      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.314 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[4]                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.912      ;
; 0.331 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[2]                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.929      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.365 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.964      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.970      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.623      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.023      ;
; 0.383 ; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.976      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.973      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.629      ;
; 0.389 ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.984      ;
; 0.395 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.319 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 0.917      ;
; 0.320 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 0.918      ;
; 0.327 ; Compressor:compressor_0|decomp_new_r[5]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.936      ;
; 0.331 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 0.929      ;
; 0.333 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.397      ; 0.931      ;
; 0.338 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[2]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[8]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[8]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[1]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; Compressor:compressor_0|decomp_new_r[13]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.948      ;
; 0.340 ; Compressor:compressor_0|decomp_new_r[14]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.949      ;
; 0.340 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][1]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; Compressor:compressor_0|decomp_new_r[15]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.950      ;
; 0.341 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][4]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][4]                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 0.597      ;
; 0.342 ; Compressor:compressor_0|decomp_new_r[12]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.951      ;
; 0.342 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 0.938      ;
; 0.342 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][0]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][4]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][4]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][3]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[10][1]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 0.597      ;
; 0.346 ; Compressor:compressor_0|decomp_new_r[3]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.955      ;
; 0.351 ; Compressor:compressor_0|decomp_new_r[4]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.408      ; 0.960      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[3]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[3]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[0]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[6]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[6]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[4]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[4]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[5]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[5]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[9]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[9]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                      ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|row_counter_r[7]                                                                                                                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|row_counter_r[0]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|row_counter_r[0]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|row_counter_r[1]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|row_counter_r[1]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|row_counter_r[2]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|row_counter_r[2]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|col_counter_r[5]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|col_counter_r[5]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|col_counter_r[9]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|col_counter_r[9]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|col_counter_r[7]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|col_counter_r[7]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|col_counter_r[6]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|col_counter_r[6]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|col_counter_r[8]                                                                                                                                                                                                                                                                     ; Image_Generator:img_gen|col_counter_r[8]                                                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                         ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                                                                                                                                          ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_hmp:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_hmp:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                                                                                                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                                                                                                                                                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                                                                                                                                                  ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                                                                                                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|enable_r                                                                                                                                                                                                                                                                             ; Image_Generator:img_gen|enable_r                                                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][11]                                                                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][10]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][10]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                                                                                                                                               ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][0]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][12]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][12]                                                                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][10]                                                                                                                                                                                                                                           ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][10]                                                                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][9]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][9]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][8]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][8]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][7]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][7]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][0]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][1]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][1]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][9]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][9]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][8]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][8]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][7]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][7]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][6]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][6]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][5]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][4]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][3]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][3]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][2]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[14][2]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][1]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][1]                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][12]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][12]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][11]                                                                                                                                                                                                                                            ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][11]                                                                                                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][9]                                                                                                                                                                                                                                             ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[4][9]                                                                                                                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.384 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.640      ;
; 0.390 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.386      ; 0.977      ;
; 0.392 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.116      ; 0.679      ;
; 0.394 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.116      ; 0.681      ;
; 0.395 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.390      ; 0.986      ;
; 0.397 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.390      ; 0.988      ;
; 0.407 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.390      ; 0.998      ;
; 0.409 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.390      ; 1.000      ;
; 0.413 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.386      ; 1.000      ;
; 0.415 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.386      ; 1.002      ;
; 0.422 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.386      ; 1.009      ;
; 0.424 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.386      ; 1.011      ;
; 0.427 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.020      ;
; 0.429 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.022      ;
; 0.448 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.041      ;
; 0.450 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.390      ; 1.041      ;
; 0.450 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.043      ;
; 0.452 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.390      ; 1.043      ;
; 0.456 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.387      ; 1.044      ;
; 0.458 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.387      ; 1.046      ;
; 0.461 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.054      ;
; 0.463 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.056      ;
; 0.477 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.735      ;
; 0.522 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.780      ;
; 0.526 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.116      ; 0.813      ;
; 0.528 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.786      ;
; 0.531 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.116      ; 0.818      ;
; 0.534 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.790      ;
; 0.537 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.793      ;
; 0.555 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.104      ; 0.830      ;
; 0.564 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.822      ;
; 0.564 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.822      ;
; 0.564 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.822      ;
; 0.565 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.823      ;
; 0.568 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.826      ;
; 0.569 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.827      ;
; 0.569 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.827      ;
; 0.570 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.828      ;
; 0.570 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.828      ;
; 0.572 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.831      ;
; 0.572 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.116      ; 0.859      ;
; 0.573 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.832      ;
; 0.576 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.833      ;
; 0.578 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.835      ;
; 0.578 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.835      ;
; 0.580 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                                    ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.838      ;
; 0.583 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.116      ; 0.870      ;
; 0.583 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.840      ;
; 0.583 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.840      ;
; 0.584 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.841      ;
; 0.585 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.586 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.844      ;
; 0.589 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.846      ;
; 0.589 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.846      ;
; 0.590 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.848      ;
; 0.591 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.591 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.591 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.591 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.591 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.592 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.851      ;
; 0.592 ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.851      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.417 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.009      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.498     ; 3.006      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.496     ; 3.008      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 3.007      ;
; -3.055 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 3.007      ;
; -3.054 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.009      ;
; -3.054 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.009      ;
; -3.054 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.478     ; 3.025      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.506     ; 2.989      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.987      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.506     ; 2.989      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.506     ; 2.989      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.506     ; 2.989      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.506     ; 2.989      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.987      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.987      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.506     ; 2.989      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.987      ;
; -3.046 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.987      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.501     ; 2.993      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.501     ; 2.993      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.501     ; 2.993      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.501     ; 2.993      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.501     ; 2.993      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.512     ; 2.982      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.512     ; 2.982      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.512     ; 2.982      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.512     ; 2.982      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.501     ; 2.993      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.986      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.986      ;
; -3.045 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.508     ; 2.986      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.116 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.604     ; 3.393      ;
; -1.043 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.599     ; 3.424      ;
; -0.549 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.511     ; 2.987      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.545 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.499     ; 2.995      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.544 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.504     ; 2.989      ;
; -0.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.489     ; 2.989      ;
; -0.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.489     ; 2.989      ;
; -0.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.489     ; 2.989      ;
; -0.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.489     ; 2.989      ;
; -0.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.489     ; 2.989      ;
; -0.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.489     ; 2.989      ;
; -0.517 ; Reset_Delay:u2|oRST_2 ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.479     ; 2.987      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.570     ; 4.715      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 4.727      ;
; 2.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.565     ; 4.738      ;
; 2.678 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 4.749      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.327      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.329      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 4.336      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 4.336      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.329      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.329      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.330      ;
; 2.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.328      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                                                                                                ;
+--------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.865      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.861      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.162 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.781      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.769      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.185 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.696      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.277 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.666      ;
; 15.349 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.152      ; 4.734      ;
; 15.349 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.152      ; 4.734      ;
; 15.349 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[4] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.152      ; 4.734      ;
; 15.349 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[5] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.152      ; 4.734      ;
+--------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.101 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.343      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a9  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a10 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a11 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.803      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.283 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.355      ; 1.806      ;
; 1.284 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.808      ;
; 1.284 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.808      ;
; 1.284 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.808      ;
; 1.284 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.808      ;
; 1.284 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.808      ;
; 1.284 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.356      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.354      ; 1.808      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.292 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.360      ; 1.820      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
; 1.293 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.353      ; 1.814      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.708 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.023     ; 1.853      ;
; 1.717 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.859      ;
; 1.717 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.859      ;
; 1.717 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.859      ;
; 1.717 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.859      ;
; 1.717 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.859      ;
; 1.717 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.026     ; 1.859      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 1.719 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.021     ; 1.866      ;
; 4.457 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.833      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[0]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[4]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[9]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[6]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[3]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[5]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.464 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.829      ;
; 4.466 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|req_r                                                                                                                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.906     ; 2.831      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[0]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[1]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[2]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[4]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[5]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.826      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[6]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[7]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.910     ; 2.828      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[9]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.826      ;
; 4.467 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[8]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.826      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.475 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.915     ; 2.831      ;
; 4.486 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.921     ; 2.836      ;
; 4.486 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.921     ; 2.836      ;
; 4.487 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.927     ; 2.831      ;
; 4.487 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.927     ; 2.831      ;
; 4.487 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.927     ; 2.831      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 2.833      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 2.834      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.828      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.828      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.828      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.830      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.830      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.830      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.830      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.830      ;
; 4.492 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.830      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.829      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.829      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.939     ; 2.825      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.829      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.939     ; 2.825      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.939     ; 2.825      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.939     ; 2.825      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.829      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.829      ;
; 4.493 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 2.829      ;
; 4.505 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.831      ;
; 4.505 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.831      ;
; 4.505 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.831      ;
; 4.505 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.831      ;
; 4.505 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.831      ;
; 4.505 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.831      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.495 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.906     ; 2.860      ;
; 4.495 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.906     ; 2.860      ;
; 4.495 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.906     ; 2.860      ;
; 4.495 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.906     ; 2.860      ;
; 4.495 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.906     ; 2.860      ;
; 4.495 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.906     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.529 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.940     ; 2.860      ;
; 4.531 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.972     ; 2.830      ;
; 4.531 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.972     ; 2.830      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.876      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.875      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.874      ;
; 4.879 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.873      ;
; 4.880 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.877      ;
; 4.880 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.877      ;
; 4.880 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.877      ;
; 4.880 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.877      ;
; 4.880 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.877      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.860      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.860      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.860      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.860      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.850      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.850      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.850      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.314     ; 2.848      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.858      ;
; 4.891 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.850      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.860      ;
; 4.892 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_WRITE                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.320     ; 2.843      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                                      ;
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[3]                                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[23]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[0]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[10] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[11] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[12] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[13] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[14] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[15] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[16] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[17] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[1]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[2]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[3]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[4]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[5]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[6]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[7]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[8]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[9]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[0]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[10] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[11] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[12] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[13] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[14] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[15] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[16] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[17] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[1]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[2]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[3]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[4]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[5]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[6]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[7]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[8]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|D_r[9]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[18] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[19] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[20] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[21] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[22] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[23] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[24] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[25] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[26] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[27] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[28] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[29] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[30] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[31] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[32] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[33] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[34] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|A_r[35] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[0]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[10] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[11] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[12] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[13] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[14] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[15] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[16] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[17] ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[1]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[2]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[3]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[4]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[5]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[6]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[7]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[8]  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|H_r[9]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[18] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[19] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[20] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[21] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[22] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[23] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[24] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[25] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[26] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[27] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[28] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[29] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[30] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[31] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[32] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[33] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[34] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[35] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[0]  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[10] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[11] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[12] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[13] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[14] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[15] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[16] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[17] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|B_r[1]  ;
+-------+--------------+----------------+-----------------+-----------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[0]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[3]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[4]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[5]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[6]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|row_counter_r[9]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[0]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[1]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[2]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[4]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[5]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[6]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[7]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[8]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|col_counter_r[9]                                                                                                                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|req_r                                                                                                                               ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                        ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[2]                                        ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.031 ; 4.490 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.031 ; 4.490 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.540 ; 3.925 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.540 ; 3.925 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.564 ; 4.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.293 ; 4.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.288 ; 4.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.125 ; 4.403 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.860 ; 4.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.503 ; 3.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.286 ; 3.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.787 ; 4.079 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.502 ; 3.812 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.307 ; 4.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.398 ; 4.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.109 ; 4.385 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.564 ; 4.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.153 ; 4.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.197 ; 4.482 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.223 ; 4.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.903 ; 4.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.167 ; 4.483 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.840 ; 4.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.355 ; 4.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.252 ; 3.591 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.432 ; 3.741 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.785 ; 4.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.822 ; 4.107 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.447 ; 3.756 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.237 ; 3.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.268 ; 3.608 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.038 ; 8.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.038 ; 8.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.127 ; 4.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.948 ; 4.312 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.127 ; 4.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.691 ; 4.056 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.993 ; 4.312 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.044 ; 4.414 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.738 ; 4.110 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.801 ; 4.179 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.974 ; 4.313 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.383 ; 3.677 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.450 ; 3.790 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.475 ; 3.815 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.787 ; 4.119 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.823 ; 4.182 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.094 ; 4.483 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.948 ; 4.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.065 ; 4.451 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.846 ; -2.183 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.846 ; -2.183 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.558 ; -1.821 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.558 ; -1.821 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.534 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.565 ; -3.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.559 ; -3.849 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.388 ; -3.649 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.136 ; -3.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.793 ; -3.083 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.582 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.065 ; -3.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.792 ; -3.083 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.578 ; -3.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.650 ; -3.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.373 ; -3.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.825 ; -4.099 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.417 ; -3.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.458 ; -3.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.496 ; -3.803 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.188 ; -3.492 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.427 ; -3.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.114 ; -3.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.607 ; -3.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.550 ; -2.870 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.723 ; -3.013 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.062 ; -3.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.097 ; -3.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.736 ; -3.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.534 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.566 ; -2.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.516 ; -5.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.516 ; -5.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.680 ; -2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -3.219 ; -3.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -3.390 ; -3.789 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.973 ; -3.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -3.262 ; -3.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -3.310 ; -3.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.017 ; -3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.077 ; -3.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.243 ; -3.574 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.680 ; -2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.744 ; -3.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.768 ; -3.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -3.068 ; -3.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -3.102 ; -3.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -3.358 ; -3.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -3.218 ; -3.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -3.331 ; -3.706 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.655  ; 8.390  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.589  ; 8.442  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 12.299 ; 11.846 ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 12.299 ; 11.846 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.556  ; 5.355  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.162  ; 3.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.943  ; 4.765  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.321  ; 4.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.726  ; 4.499  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.795  ; 4.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.886  ; 4.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.108  ; 4.955  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.094  ; 4.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.838  ; 4.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.850  ; 4.677  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.792  ; 3.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.556  ; 5.355  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.931  ; 4.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.931  ; 4.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.902  ; 3.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.158  ; 4.954  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.924  ; 4.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.208  ; 4.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 7.728  ; 7.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.751  ; 6.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.298  ; 6.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.823  ; 5.524  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.141  ; 5.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.601  ; 5.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.070  ; 5.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.695  ; 6.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.591  ; 6.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.298  ; 6.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.492  ; 6.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.486  ; 6.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.355  ; 6.037  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.242  ; 5.973  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.318  ; 6.077  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.277  ; 6.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.301  ; 6.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.693  ; 6.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.583  ; 6.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.707  ; 6.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.441  ; 7.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.072  ; 6.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.222  ; 6.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.807  ; 5.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.444  ; 6.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.265  ; 6.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.391  ; 6.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.183  ; 6.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.187  ; 6.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.348  ; 6.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.164  ; 5.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.535  ; 6.272  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.728  ; 7.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.780  ; 4.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.493  ; 3.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.780  ; 4.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.767  ; 4.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.431  ; 4.265  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.325  ; 4.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.169  ; 4.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 12.380 ; 12.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 11.497 ; 11.512 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 12.380 ; 12.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 10.719 ; 10.150 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 7.941  ; 7.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.458  ; 7.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.075  ; 7.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 7.459  ; 7.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.488  ; 7.282  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.729  ; 7.520  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.490  ; 7.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.803  ; 7.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.510  ; 7.317  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.719 ; 10.150 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.875  ; 7.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.336  ; 8.120  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.597  ; 9.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.928  ; 8.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 7.836  ; 7.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.607 ; 9.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 9.388  ; 9.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.848  ; 7.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.718  ; 7.449  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.962  ; 9.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 6.629  ; 6.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 6.376  ; 6.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.344  ; 6.040  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.631  ; 5.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 5.275  ; 5.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.356  ; 6.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.376  ; 6.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.211  ; 5.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.762  ; 5.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.394  ; 5.164  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.152  ; 4.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 5.105  ; 4.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.090  ; 4.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 5.421  ; 5.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.258  ; 5.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.506  ; 5.288  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.112  ; 5.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.861  ; 5.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.706  ; 5.468  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.124  ; 4.947  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.280  ; 4.138  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.539  ; 4.367  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.447  ; 4.255  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.524  ; 4.356  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.542  ; 4.372  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.124  ; 4.947  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.562  ; 4.428  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.654  ; 4.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.030  ; 3.858  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.006  ; 4.809  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.806  ; 4.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.404  ; 4.227  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.006  ; 4.809  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.406  ; 4.223  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.871  ; 4.721  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.905  ; 4.753  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.638  ; 4.528  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.610  ; 4.490  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.908  ; 3.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.070  ; 4.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.922  ; 3.804  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.005  ; 3.909  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.172  ; 4.022  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.178  ; 4.019  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.734  ; 4.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.534  ; 4.380  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.070  ; 4.896  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.812  ; 4.646  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.998  ; 3.862  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.330  ; 8.071  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.271  ; 8.125  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 10.237 ; 9.920  ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 10.237 ; 9.920  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.234  ; 3.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.593  ; 3.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.342  ; 4.167  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.741  ; 3.573  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.135  ; 3.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.201  ; 3.992  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.288  ; 4.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.497  ; 4.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.484  ; 4.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.241  ; 4.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.253  ; 4.082  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.234  ; 3.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.932  ; 4.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.343  ; 3.172  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.328  ; 4.146  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.343  ; 3.172  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.549  ; 4.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.325  ; 4.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.638  ; 3.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.667  ; 4.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.591  ; 5.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.805  ; 4.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.877  ; 4.635  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.165  ; 4.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.667  ; 4.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.911  ; 4.641  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.637  ; 5.350  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.174  ; 4.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.819  ; 4.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.231  ; 4.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.278  ; 4.948  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.997  ; 4.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.925  ; 4.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.929  ; 4.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.822  ; 4.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.230  ; 4.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.475  ; 5.125  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.365  ; 5.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.087  ; 4.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.892  ; 5.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.061  ; 5.700  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.665  ; 5.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.982  ; 4.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.006  ; 4.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.413  ; 5.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.209  ; 4.873  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.812  ; 5.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.814  ; 5.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.098  ; 4.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.994  ; 4.682  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.343  ; 5.021  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.478  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.951  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.951  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.186  ; 4.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.173  ; 4.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.846  ; 3.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.748  ; 3.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.559  ; 4.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 8.554  ; 8.412  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 8.554  ; 8.412  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 9.913  ; 9.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.653  ; 3.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.500  ; 4.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.653  ; 3.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.478  ; 4.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 3.881  ; 3.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 3.735  ; 3.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 3.915  ; 3.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.692  ; 3.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.241  ; 4.038  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 3.810  ; 3.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.945  ; 6.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 3.797  ; 3.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.545  ; 4.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.030  ; 5.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.112  ; 4.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.616  ; 4.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.812  ; 6.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.445  ; 5.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.322  ; 4.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.229  ; 3.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.175  ; 5.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 5.797  ; 6.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 4.503  ; 4.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 5.704  ; 5.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.019  ; 4.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.678  ; 4.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.716  ; 5.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 5.735  ; 5.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.577  ; 5.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.146  ; 4.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.792  ; 4.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.563  ; 4.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.516  ; 4.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.503  ; 4.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.820  ; 4.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.663  ; 4.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.900  ; 4.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.481  ; 5.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.241  ; 5.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.074  ; 4.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.707  ; 3.567  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 3.707  ; 3.567  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.955  ; 3.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.865  ; 3.677  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.942  ; 3.776  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.958  ; 3.791  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.516  ; 4.342  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.975  ; 3.842  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.066  ; 3.949  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.464  ; 3.296  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.823  ; 3.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.209  ; 4.057  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.823  ; 3.649  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.403  ; 4.210  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.824  ; 3.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.273  ; 4.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.306  ; 4.157  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.049  ; 3.939  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.023  ; 3.903  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.347  ; 3.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.361  ; 3.243  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.361  ; 3.243  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 3.441  ; 3.345  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.601  ; 3.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.607  ; 3.450  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.140  ; 3.955  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.948  ; 3.796  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.463  ; 4.292  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.214  ; 4.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.435  ; 3.301  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.332 ; 4.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.450 ; 5.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.842 ; 5.677 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.131 ; 5.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.813 ; 5.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.131 ; 5.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.145 ; 5.980 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.145 ; 5.980 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.489 ; 6.324 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.806 ; 5.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.806 ; 5.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.831 ; 5.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.128 ; 4.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.831 ; 5.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.514 ; 5.349 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.385 ; 5.255 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.806 ; 5.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.830 ; 4.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.872 ; 4.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.559 ; 4.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.870 ; 4.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.870 ; 4.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.165 ; 5.000 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.830 ; 4.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.863 ; 4.698 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.806 ; 5.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.332 ; 4.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.332 ; 4.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.332 ; 4.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.489 ; 6.324 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.453 ; 6.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.489 ; 6.324 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.137 ; 5.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.531 ; 5.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.223 ; 6.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.663 ; 6.518 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.834 ; 6.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.834 ; 6.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.640 ; 6.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.869 ; 6.724 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.869 ; 6.724 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.531 ; 5.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.551 ; 6.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.581 ; 6.416 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.220 ; 6.055 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.241 ; 6.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.534 ; 6.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.682 ; 6.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.640 ; 6.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.682 ; 6.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.776 ; 3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.850 ; 4.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.226 ; 5.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.503 ; 5.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.198 ; 5.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.503 ; 5.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.517 ; 5.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.517 ; 5.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.847 ; 5.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.191 ; 5.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.191 ; 5.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.215 ; 5.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.541 ; 4.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.215 ; 5.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.911 ; 4.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.783 ; 4.653 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.191 ; 5.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.255 ; 4.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.295 ; 4.130 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.994 ; 3.829 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.293 ; 4.128 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.293 ; 4.128 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.576 ; 4.411 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.255 ; 4.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.286 ; 4.121 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.191 ; 5.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.776 ; 3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.776 ; 3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.776 ; 3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.847 ; 5.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.813 ; 5.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.847 ; 5.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.510 ; 5.345 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.890 ; 4.745 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.554 ; 5.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.977 ; 5.832 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.141 ; 5.996 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.141 ; 5.996 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.955 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.174 ; 6.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.174 ; 6.029 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.890 ; 4.745 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.907 ; 5.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.935 ; 5.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.589 ; 5.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.609 ; 5.444 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.891 ; 5.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.995 ; 5.850 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.955 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.995 ; 5.850 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.107     ; 4.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.157     ; 5.322     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.556     ; 5.721     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.834     ; 5.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.526     ; 5.691     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.834     ; 5.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.848     ; 6.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.848     ; 6.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.178     ; 6.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.549     ; 5.714     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.868     ; 5.033     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.549     ; 5.714     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.243     ; 5.408     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.146     ; 5.276     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.590     ; 4.755     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.627     ; 4.792     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.323     ; 4.488     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.632     ; 4.797     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.632     ; 4.797     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.900     ; 5.065     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.590     ; 4.755     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.616     ; 4.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.107     ; 4.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.107     ; 4.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.107     ; 4.272     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.178     ; 6.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.142     ; 6.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.178     ; 6.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.841     ; 6.006     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.275     ; 5.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.004     ; 6.149     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.377     ; 6.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.508     ; 6.653     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.508     ; 6.653     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.349     ; 6.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.536     ; 6.681     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.536     ; 6.681     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.275     ; 5.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.280     ; 6.445     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.311     ; 6.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.963     ; 6.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.984     ; 6.149     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.255     ; 6.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.395     ; 6.540     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.349     ; 6.494     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.395     ; 6.540     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.554     ; 3.719     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.562     ; 4.727     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.945     ; 5.110     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.211     ; 5.376     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.917     ; 5.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.211     ; 5.376     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.226     ; 5.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.226     ; 5.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.542     ; 5.707     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.909     ; 5.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.909     ; 5.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.938     ; 5.103     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.284     ; 4.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.938     ; 5.103     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.644     ; 4.809     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.549     ; 4.679     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.909     ; 5.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.017     ; 4.182     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.053     ; 4.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.761     ; 3.926     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.058     ; 4.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.058     ; 4.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.315     ; 4.480     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.017     ; 4.182     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.042     ; 4.207     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.909     ; 5.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.554     ; 3.719     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.554     ; 3.719     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.554     ; 3.719     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.542     ; 5.707     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.507     ; 5.672     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.542     ; 5.707     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.219     ; 5.384     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.638     ; 4.783     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.338     ; 5.483     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.696     ; 5.841     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.822     ; 5.967     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.822     ; 5.967     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.669     ; 5.814     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.849     ; 5.994     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.849     ; 5.994     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.638     ; 4.783     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.641     ; 5.806     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.670     ; 5.835     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.336     ; 5.501     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.356     ; 5.521     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.616     ; 5.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.713     ; 5.858     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.669     ; 5.814     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.713     ; 5.858     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.646 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.834 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.460 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 8.174 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.109 ; 0.000         ;
; CLOCK2_50                                      ; 0.115 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.165 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.121 ; -50.776       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.454  ; 0.000         ;
; CLOCK2_50                                      ; 17.208 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.559 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.890 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.736 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.758  ; 0.000         ;
; CLOCK2_50                                      ; 9.204  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.258 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.834 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 18.284     ;
; 1.917 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.086      ; 18.156     ;
; 1.919 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.132      ; 18.200     ;
; 1.964 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 18.137     ;
; 1.977 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.132      ; 18.142     ;
; 2.002 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.087      ; 18.072     ;
; 2.006 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.113      ; 18.094     ;
; 2.045 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 17.827     ;
; 2.048 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 18.070     ;
; 2.049 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.115      ; 18.053     ;
; 2.050 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.078      ; 18.015     ;
; 2.060 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.087      ; 18.014     ;
; 2.080 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 18.046     ;
; 2.085 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.132      ; 18.034     ;
; 2.087 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 18.018     ;
; 2.091 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 18.010     ;
; 2.092 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 18.013     ;
; 2.097 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.167      ; 18.057     ;
; 2.103 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.102      ; 17.986     ;
; 2.107 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.115      ; 17.995     ;
; 2.115 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.091      ; 17.963     ;
; 2.129 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.132      ; 17.990     ;
; 2.130 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 17.743     ;
; 2.131 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.086      ; 17.942     ;
; 2.133 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.993     ;
; 2.135 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.079      ; 17.931     ;
; 2.140 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 17.978     ;
; 2.148 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.142      ; 17.981     ;
; 2.149 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 17.952     ;
; 2.158 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 17.960     ;
; 2.160 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.120      ; 17.947     ;
; 2.161 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 17.936     ;
; 2.166 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.076      ; 17.897     ;
; 2.166 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.960     ;
; 2.169 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.166      ; 17.984     ;
; 2.170 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 17.950     ;
; 2.171 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.955     ;
; 2.172 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.119      ; 17.934     ;
; 2.177 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.119      ; 17.929     ;
; 2.178 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 17.923     ;
; 2.186 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[614] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 17.934     ;
; 2.188 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.132      ; 17.931     ;
; 2.188 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.103      ; 17.902     ;
; 2.188 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.114     ; 17.685     ;
; 2.190 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.104      ; 17.901     ;
; 2.193 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.076      ; 17.870     ;
; 2.193 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.079      ; 17.873     ;
; 2.195 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][31]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.078      ; 17.870     ;
; 2.200 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.092      ; 17.879     ;
; 2.206 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[622]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 17.912     ;
; 2.208 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 17.717     ;
; 2.210 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[615]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.916     ;
; 2.212 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.087      ; 17.862     ;
; 2.216 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.094      ; 17.865     ;
; 2.220 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.113      ; 17.880     ;
; 2.223 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.086      ; 17.850     ;
; 2.226 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.110      ; 17.871     ;
; 2.228 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][30]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 17.892     ;
; 2.230 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[604] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.896     ;
; 2.230 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.119      ; 17.876     ;
; 2.231 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.097      ; 17.853     ;
; 2.232 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[626]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 17.886     ;
; 2.232 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[624]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 17.886     ;
; 2.234 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.102      ; 17.855     ;
; 2.235 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.119      ; 17.871     ;
; 2.238 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[24][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 17.644     ;
; 2.239 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.077      ; 17.825     ;
; 2.239 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[616]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.887     ;
; 2.241 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.086      ; 17.832     ;
; 2.246 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.111      ; 17.852     ;
; 2.246 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.103      ; 17.844     ;
; 2.248 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.115      ; 17.854     ;
; 2.249 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[602] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.094      ; 17.832     ;
; 2.250 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.171      ; 17.908     ;
; 2.251 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.077      ; 17.813     ;
; 2.253 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][34] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.120      ; 17.854     ;
; 2.254 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[600] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.094      ; 17.827     ;
; 2.255 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.171      ; 17.903     ;
; 2.256 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[633]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.142      ; 17.873     ;
; 2.258 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[619]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][27]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.092      ; 17.821     ;
; 2.259 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[620]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.115      ; 17.843     ;
; 2.259 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[23][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 17.613     ;
; 2.263 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.131      ; 17.855     ;
; 2.263 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[601] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.122      ; 17.846     ;
; 2.264 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[618]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.078      ; 17.801     ;
; 2.266 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.155      ; 17.876     ;
; 2.269 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[614] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.088      ; 17.806     ;
; 2.270 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[623]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 17.831     ;
; 2.271 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[625]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.087      ; 17.803     ;
; 2.275 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[25][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.105      ; 17.817     ;
; 2.278 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[621]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[26][35] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.082      ; 17.791     ;
; 2.278 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[627]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.125      ; 17.834     ;
; 2.278 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[21][28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.077      ; 17.786     ;
; 2.279 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFDenominator[603] ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][32]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.139      ; 17.847     ;
; 2.280 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[9][31]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.079      ; 17.786     ;
; 2.281 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 17.839     ;
; 2.286 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[30][33] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.124      ; 17.825     ;
; 2.287 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][32] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 17.833     ;
; 2.288 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[629]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[29][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.114      ; 17.813     ;
; 2.289 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|DFFStage[617]       ; Image_Generator:img_gen|GetPerspective:get_perspective|M_r[27][29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.135      ; 17.833     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.460 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 2.706      ;
; 5.460 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                             ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 2.706      ;
; 5.460 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                             ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 2.706      ;
; 5.601 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.575      ;
; 5.601 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.575      ;
; 5.601 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.575      ;
; 5.628 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.548      ;
; 5.628 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.548      ;
; 5.650 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.525      ;
; 5.650 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                             ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.525      ;
; 5.650 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                             ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.525      ;
; 5.692 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.484      ;
; 5.692 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.484      ;
; 5.781 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.395      ;
; 5.781 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.395      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.789 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.292      ;
; 5.797 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.378      ;
; 5.797 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.378      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.822 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.123      ; 4.256      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.830 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.251      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.833 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.248      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.844 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.237      ;
; 5.851 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.230      ;
; 5.851 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.230      ;
; 5.851 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.230      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 8.174 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.051      ; 4.364      ;
; 8.180 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.057      ; 4.364      ;
; 8.285 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.051      ; 4.253      ;
; 8.291 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.053      ; 4.249      ;
; 8.350 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.048      ; 4.185      ;
; 8.388 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.053      ; 4.152      ;
; 8.475 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.002      ;
; 8.562 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.913      ;
; 8.575 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.897      ;
; 8.576 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.051      ; 3.962      ;
; 8.576 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.896      ;
; 8.581 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.052      ; 3.958      ;
; 8.637 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.057      ; 3.907      ;
; 8.637 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.840      ;
; 8.659 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.816      ;
; 8.668 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.807      ;
; 8.669 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.048      ; 3.866      ;
; 8.694 ; Decompressor:decompressor_0|col_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.781      ;
; 8.703 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.769      ;
; 8.714 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.758      ;
; 8.717 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.755      ;
; 8.732 ; Decompressor:decompressor_0|col_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.745      ;
; 8.747 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.725      ;
; 8.748 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.724      ;
; 8.764 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.052      ; 3.775      ;
; 8.776 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.696      ;
; 8.781 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.057      ; 3.763      ;
; 8.794 ; Decompressor:decompressor_0|col_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.681      ;
; 8.798 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.680      ;
; 8.799 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.679      ;
; 8.812 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.657      ;
; 8.813 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.656      ;
; 8.849 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.004     ; 3.634      ;
; 8.875 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.597      ;
; 8.878 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.004     ; 3.605      ;
; 8.883 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.589      ;
; 8.884 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.585      ;
; 8.884 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.588      ;
; 8.885 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.584      ;
; 8.886 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.586      ;
; 8.889 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.583      ;
; 8.892 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.053      ; 3.648      ;
; 8.900 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.574      ;
; 8.901 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.573      ;
; 8.906 ; Decompressor:decompressor_0|row_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.566      ;
; 8.921 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.551      ;
; 8.924 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.553      ;
; 8.926 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.552      ;
; 8.936 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.545      ;
; 8.937 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.541      ;
; 8.940 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.538      ;
; 8.940 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.529      ;
; 8.944 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.534      ;
; 8.948 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.524      ;
; 8.949 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.529      ;
; 8.950 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.528      ;
; 8.951 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.518      ;
; 8.954 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.515      ;
; 8.965 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.516      ;
; 8.966 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.512      ;
; 8.967 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.511      ;
; 8.971 ; Decompressor:decompressor_0|row_counter_r[1]                                                                                           ; VGA_Controller:u1|oVGA_R[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.501      ;
; 8.980 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.008     ; 3.499      ;
; 8.989 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.053      ; 3.551      ;
; 8.989 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.485      ;
; 8.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.057      ; 3.553      ;
; 8.996 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.482      ;
; 8.999 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.479      ;
; 8.999 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.479      ;
; 9.000 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.478      ;
; 9.001 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_R[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.009     ; 3.477      ;
; 9.006 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.468      ;
; 9.006 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.466      ;
; 9.007 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.467      ;
; 9.011 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.004     ; 3.472      ;
; 9.011 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.012     ; 3.464      ;
; 9.012 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.457      ;
; 9.013 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.456      ;
; 9.022 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.450      ;
; 9.023 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.446      ;
; 9.025 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.447      ;
; 9.026 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.443      ;
; 9.028 ; Decompressor:decompressor_0|row_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.446      ;
; 9.031 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.011     ; 3.445      ;
; 9.033 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.448      ;
; 9.039 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.430      ;
; 9.039 ; Decompressor:decompressor_0|row_counter_r[4]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.435      ;
; 9.040 ; Decompressor:decompressor_0|col_counter_r[5]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.004     ; 3.443      ;
; 9.040 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.018     ; 3.429      ;
; 9.042 ; Decompressor:decompressor_0|row_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.432      ;
; 9.042 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.439      ;
; 9.044 ; Decompressor:decompressor_0|row_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.014     ; 3.429      ;
; 9.045 ; Decompressor:decompressor_0|row_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_R[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.014     ; 3.428      ;
; 9.060 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.417      ;
; 9.061 ; Decompressor:decompressor_0|col_counter_r[9]                                                                                           ; VGA_Controller:u1|oVGA_G[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.413      ;
; 9.062 ; Decompressor:decompressor_0|col_counter_r[3]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.419      ;
; 9.067 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_B[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.410      ;
; 9.068 ; Decompressor:decompressor_0|col_counter_r[7]                                                                                           ; VGA_Controller:u1|oVGA_R[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.413      ;
; 9.071 ; Decompressor:decompressor_0|col_counter_r[2]                                                                                           ; VGA_Controller:u1|oVGA_B[9] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 3.410      ;
; 9.076 ; Decompressor:decompressor_0|col_counter_r[6]                                                                                           ; VGA_Controller:u1|oVGA_G[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.015     ; 3.396      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.109 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[4]                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.447      ;
; 0.116 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[2]                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.454      ;
; 0.156 ; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.159 ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.163 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.168 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.171 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.500      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.510      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.451      ;
; 0.116 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.450      ;
; 0.121 ; Compressor:compressor_0|decomp_new_r[5]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.465      ;
; 0.123 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.459      ;
; 0.124 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.458      ;
; 0.131 ; Compressor:compressor_0|decomp_new_r[12]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.474      ;
; 0.132 ; Compressor:compressor_0|decomp_new_r[14]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.475      ;
; 0.132 ; Compressor:compressor_0|decomp_new_r[3]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.476      ;
; 0.133 ; Compressor:compressor_0|decomp_new_r[13]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.476      ;
; 0.133 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.469      ;
; 0.134 ; Compressor:compressor_0|decomp_new_r[15]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.477      ;
; 0.140 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.477      ;
; 0.140 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.233      ; 0.477      ;
; 0.141 ; Compressor:compressor_0|decomp_new_r[10]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.484      ;
; 0.141 ; Compressor:compressor_0|decomp_new_r[4]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.485      ;
; 0.145 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.488      ;
; 0.145 ; Compressor:compressor_0|decomp_new_r[6]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.489      ;
; 0.145 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.481      ;
; 0.146 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.487      ;
; 0.146 ; Compressor:compressor_0|decomp_new_r[1]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.488      ;
; 0.148 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.489      ;
; 0.149 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.490      ;
; 0.149 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.488      ;
; 0.149 ; Compressor:compressor_0|decomp_new_r[0]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.491      ;
; 0.149 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[6]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.485      ;
; 0.150 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.489      ;
; 0.150 ; Compressor:compressor_0|decomp_new_r[7]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.494      ;
; 0.152 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[3]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.488      ;
; 0.153 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.495      ;
; 0.153 ; Compressor:compressor_0|decomp_new_r[8]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.496      ;
; 0.154 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.494      ;
; 0.154 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.497      ;
; 0.154 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.495      ;
; 0.155 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.496      ;
; 0.155 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.488      ;
; 0.155 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.496      ;
; 0.155 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.491      ;
; 0.155 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.491      ;
; 0.156 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.490      ;
; 0.157 ; Compressor:compressor_0|decomp_new_r[2]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.499      ;
; 0.158 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[8]                                                                                                                                                                                            ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.494      ;
; 0.159 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.500      ;
; 0.159 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~portb_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_bop:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.499      ;
; 0.160 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.493      ;
; 0.160 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[2]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.489      ;
; 0.161 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.502      ;
; 0.161 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.504      ;
; 0.161 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.240      ; 0.505      ;
; 0.161 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.504      ;
; 0.162 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|cntr_bpf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_8op:auto_generated|altsyncram_j2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.501      ;
; 0.162 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.503      ;
; 0.162 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.505      ;
; 0.162 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.504      ;
; 0.162 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|cntr_epf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_s6p:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.503      ;
; 0.163 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[3]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.504      ;
; 0.164 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.506      ;
; 0.164 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.505      ;
; 0.165 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.505      ;
; 0.165 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.504      ;
; 0.166 ; Compressor:compressor_0|decomp_new_r[19]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.507      ;
; 0.167 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.508      ;
; 0.167 ; Compressor:compressor_0|decomp_new_r[20]                                                                                                                                                                                                                                                                     ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.510      ;
; 0.167 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.238      ; 0.510      ;
; 0.168 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.507      ;
; 0.168 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.509      ;
; 0.168 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|cntr_epf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 0.509      ;
; 0.169 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.510      ;
; 0.169 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.502      ;
; 0.169 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.239      ; 0.512      ;
; 0.169 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                                                                                                                                            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a10~portb_address_reg0                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 0.467      ;
; 0.169 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8pp:auto_generated|altsyncram_h2b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.235      ; 0.509      ;
; 0.170 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.501      ;
; 0.170 ; Compressor:compressor_0|decomp_new_r[9]                                                                                                                                                                                                                                                                      ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_datain_reg0                                                                                                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.511      ;
; 0.170 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|cntr_epf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[1]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 0.499      ;
; 0.171 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|cntr_apf:cntr1|counter_reg_bit[2]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_9op:auto_generated|altsyncram_22b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.512      ;
; 0.171 ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]  ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bpp:auto_generated|altsyncram_q4b1:altsyncram2|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.504      ;
; 0.171 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                                                                                                                                                                         ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.237      ; 0.512      ;
; 0.171 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|cntr_epf:cntr1|counter_reg_bit[3]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_28p:auto_generated|altsyncram_k2b1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 0.498      ;
; 0.171 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|cntr_9pf:cntr1|counter_reg_bit[0]                   ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.502      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.165 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[1]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.493      ;
; 0.166 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.225      ; 0.495      ;
; 0.170 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.173 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.504      ;
; 0.174 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.225      ; 0.503      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.179 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.507      ;
; 0.180 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.229      ; 0.513      ;
; 0.180 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[0]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.512      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.314      ;
; 0.188 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.516      ;
; 0.189 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.222      ; 0.515      ;
; 0.191 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.522      ;
; 0.192 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.225      ; 0.521      ;
; 0.193 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.229      ; 0.526      ;
; 0.194 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.525      ;
; 0.194 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.225      ; 0.523      ;
; 0.195 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.223      ; 0.522      ;
; 0.195 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.340      ;
; 0.195 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.340      ;
; 0.200 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.229      ; 0.533      ;
; 0.201 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.532      ;
; 0.240 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.372      ;
; 0.250 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.382      ;
; 0.255 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.386      ;
; 0.256 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.401      ;
; 0.258 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.389      ;
; 0.259 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.404      ;
; 0.261 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.399      ;
; 0.268 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.400      ;
; 0.281 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.413      ;
; 0.281 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.413      ;
; 0.282 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.414      ;
; 0.282 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.414      ;
; 0.282 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.414      ;
; 0.282 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.419      ;
; 0.283 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.415      ;
; 0.283 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.415      ;
; 0.283 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.229      ; 0.616      ;
; 0.283 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.415      ;
; 0.284 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.416      ;
; 0.284 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.416      ;
; 0.284 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.227      ; 0.615      ;
; 0.284 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.421      ;
; 0.284 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.422      ;
; 0.285 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.422      ;
; 0.286 ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.423      ;
; 0.286 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.423      ;
; 0.288 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.225      ; 0.617      ;
; 0.288 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.289 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[4]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.223      ; 0.616      ;
; 0.289 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.225      ; 0.618      ;
; 0.289 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.290 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_9uf:cntr1|counter_reg_bit[7]                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.223      ; 0.617      ;
; 0.290 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.435      ;
; 0.290 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.427      ;
; 0.290 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.427      ;
; 0.290 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.427      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.121 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.767     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.554     ; 1.789      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.791      ;
; -0.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.790      ;
; -0.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.790      ;
; -0.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.534     ; 1.808      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.791      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.560     ; 1.776      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.564     ; 1.772      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.566     ; 1.770      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.560     ; 1.776      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.560     ; 1.776      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.564     ; 1.772      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.564     ; 1.772      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.560     ; 1.776      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.564     ; 1.772      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.564     ; 1.772      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.560     ; 1.776      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.566     ; 1.770      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.767      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.767      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.767      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.566     ; 1.770      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.564     ; 1.772      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.767      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.566     ; 1.770      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.560     ; 1.776      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.771      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.771      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.771      ;
; -0.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.566     ; 1.770      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.271  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.964      ;
; 1.307  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.670     ; 1.982      ;
; 1.534  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.641     ; 1.762      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.536  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.627     ; 1.774      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.538  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.634     ; 1.765      ;
; 1.547  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.764      ;
; 1.547  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.764      ;
; 1.547  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.764      ;
; 1.547  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.764      ;
; 1.547  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.764      ;
; 1.547  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.626     ; 1.764      ;
; 1.551  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.612     ; 1.774      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.813      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.825      ;
; 5.490 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.831      ;
; 5.490 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 2.843      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.533 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 2.615      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 2.615      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 2.615      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.624      ;
; 5.534 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.636      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.208 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.209 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.830      ;
; 17.239 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.103      ; 2.819      ;
; 17.239 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.103      ; 2.819      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.242 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.719      ;
; 17.244 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a10~portb_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.848      ;
; 17.244 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.083      ; 2.848      ;
; 17.245 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.084      ; 2.848      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.716      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.258 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 2.654      ;
; 17.275 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a6~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.103      ; 2.837      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.628      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[9]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
; 17.289 ; Reset_Delay:u2|oRST_0           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 2.629      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                                                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.559 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.683      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.678 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.209      ; 0.977      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                                                                                                                                                                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                                                                                                                                        ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                                                                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 0.991      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.977      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.977      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.977      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.977      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.977      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_r6p:auto_generated|altsyncram_72b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.977      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.679 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.976      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a3  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a4  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a5  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a6  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a7  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a8  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a9  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a10 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.682 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|dffe4 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a11 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.980      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.685 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.207      ; 0.982      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a9   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a10  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a11  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a12  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a13  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a14  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a15  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a16  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.687 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_n6p:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a17  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.208      ; 0.985      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a2   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a3   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a4   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a5   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a6   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a7   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
; 0.688 ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|dffe4  ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_07p:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a8   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.206      ; 0.984      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.890 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.019      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.892 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.017      ; 0.999      ;
; 0.900 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.015      ; 1.005      ;
; 0.900 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.015      ; 1.005      ;
; 0.900 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.015      ; 1.005      ;
; 0.900 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.015      ; 1.005      ;
; 0.900 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.015      ; 1.005      ;
; 0.900 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4 ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.015      ; 1.005      ;
; 2.713 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|dffe4                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.632      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[0]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[1]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[2]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[4]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[8]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[9]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[6]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[3]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[5]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.717 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|row_counter_r[7]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.274     ; 1.627      ;
; 2.718 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|req_r                                                                                                                 ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.630      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[0]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[1]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[2]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[3]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[4]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[5]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.279     ; 1.624      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[6]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[7]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.277     ; 1.626      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[9]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.279     ; 1.624      ;
; 2.719 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|col_counter_r[8]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.279     ; 1.624      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.724 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.288     ; 1.620      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[23]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[22]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[21]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[20]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[19]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[0]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[1]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[2]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[3]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[4]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[5]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[6]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[7]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[8]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|cntr_vdh:cntr3|counter_reg_bit[9]                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.281     ; 1.632      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[18]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[17]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.623      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[16]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.284     ; 1.629      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[8]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.284     ; 1.629      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[15]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[14]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.623      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[13]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.623      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[12]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.290     ; 1.623      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[11]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[10]                                                                                                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[9]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.284     ; 1.629      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[7]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[6]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.284     ; 1.629      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[5]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.284     ; 1.629      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[4]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[3]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[2]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.286     ; 1.627      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[1]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.284     ; 1.629      ;
; 2.729 ; Reset_Delay:u2|oRST_2                                                                        ; Decompressor:decompressor_0|decomp_new_r[0]                                                                                                       ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.633      ;
; 2.732 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.629      ;
; 2.732 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.621      ;
; 2.732 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.621      ;
; 2.732 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.621      ;
; 2.732 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.629      ;
; 2.737 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.620      ;
; 2.737 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.620      ;
; 2.737 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.620      ;
; 2.737 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.620      ;
; 2.737 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.620      ;
; 2.737 ; Reset_Delay:u2|oRST_1                                                                        ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.620      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.736 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 1.648      ;
; 2.736 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 1.648      ;
; 2.736 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 1.648      ;
; 2.736 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 1.648      ;
; 2.736 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 1.648      ;
; 2.736 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 1.648      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.751 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.649      ;
; 2.753 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.619      ;
; 2.753 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.318     ; 1.619      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.670      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.670      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.670      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.670      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.670      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.669      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.668      ;
; 2.931 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.667      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.649      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.649      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.649      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.649      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.639      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.639      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.639      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.648      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.476     ; 1.647      ;
; 2.939 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.639      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.487     ; 1.637      ;
; 2.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|wrptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.508     ; 1.616      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a10~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a10~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a10~porta_datain_reg0  ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a6~porta_address_reg0  ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a6~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a6~porta_datain_reg0   ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0                                                                                                                                                                                       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a10                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a11                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a12                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a13                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a14                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a15                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a16                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a17                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a9                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_17p:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a1                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a2                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7op:auto_generated|altsyncram_32b1:altsyncram2|ram_block5a3                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|PerspectiveTransformer:perspective_transformer|DIV2:div_0|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_9pp:auto_generated|altsyncram_g2b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0                                                                                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Compressor:compressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0                                                                                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg                                                                                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~portb_address_reg0                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a6                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a7                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_45p:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a8                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_27p:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_datain_reg0                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a10                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a11                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a3                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a4                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a5                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a6                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a7                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a8                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_37p:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a9                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a0                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a1                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a2                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a3                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a4                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a5                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a6                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a7                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_t6p:auto_generated|altsyncram_d2b1:altsyncram2|ram_block5a8                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_u6p:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_v6p:auto_generated|altsyncram_f2b1:altsyncram2|ram_block5a0~porta_address_reg0                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~portb_address_reg0                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a1                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a10                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a11                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a12                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Generator:img_gen|GetPerspective:get_perspective|DIV:div_1|Div:div_Div_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_f9u:auto_generated|abs_divider_s2i:divider|alt_u_div_40h:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_18p:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a13                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                         ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                         ;
; 12.259 ; 12.489       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_address_reg0  ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~portb_address_reg0  ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a1                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a14                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~porta_address_reg0 ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a2                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a3                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a4                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a5                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a6                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a7                     ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~porta_address_reg0  ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                        ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                        ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                        ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                        ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                        ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                        ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                         ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                          ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                       ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                       ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a0~porta_datain_reg0   ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a10                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a11                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a12                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a13                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a15                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a16~portb_address_reg0 ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a17                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a18                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a19                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a20                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a21                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a22                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a23                    ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8                     ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a8~portb_address_reg0  ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Decompressor:decompressor_0|altshift_taps:decomp_r_rtl_0|shift_taps_g9n:auto_generated|altsyncram_4cb1:altsyncram2|ram_block5a9                     ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]               ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.240 ; 3.027 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.240 ; 3.027 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.888 ; 2.726 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.888 ; 2.726 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.719 ; 3.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.546 ; 3.322 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.555 ; 3.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.459 ; 3.240 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.329 ; 3.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.151 ; 2.878 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.027 ; 2.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.288 ; 3.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.149 ; 2.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.569 ; 3.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.603 ; 3.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.462 ; 3.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.719 ; 3.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.499 ; 3.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.500 ; 3.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.509 ; 3.280 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.337 ; 3.075 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.493 ; 3.287 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.308 ; 3.083 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.566 ; 3.360 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.007 ; 2.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.080 ; 2.807 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.273 ; 3.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.287 ; 3.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.094 ; 2.821 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.992 ; 2.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.023 ; 2.743 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 4.542 ; 5.677 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 4.542 ; 5.677 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.529 ; 3.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.431 ; 3.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.529 ; 3.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.292 ; 3.087 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.438 ; 3.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.476 ; 3.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.320 ; 3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.352 ; 3.168 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.421 ; 3.244 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.099 ; 2.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.147 ; 2.905 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.170 ; 2.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.333 ; 3.115 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.350 ; 3.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.507 ; 3.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.421 ; 3.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.490 ; 3.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.986 ; -1.816 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.986 ; -1.816 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.831 ; -1.629 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.831 ; -1.629 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.124 ; -2.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.133 ; -2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.035 ; -2.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.912 ; -2.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.741 ; -2.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.872 ; -2.607 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.740 ; -2.455 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.148 ; -2.901 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.173 ; -2.968 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.039 ; -2.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.292 ; -3.060 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.075 ; -2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.075 ; -2.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.088 ; -2.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.922 ; -2.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.068 ; -2.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.890 ; -2.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.137 ; -2.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.602 ; -2.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.670 ; -2.385 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.856 ; -2.595 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.870 ; -2.613 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.684 ; -2.399 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.617 ; -2.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.200 ; -4.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.200 ; -4.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -1.688 ; -2.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.009 ; -2.818 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.101 ; -2.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -1.875 ; -2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.015 ; -2.815 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.051 ; -2.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -1.901 ; -2.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -1.932 ; -2.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -1.997 ; -2.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -1.688 ; -2.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -1.733 ; -2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -1.756 ; -2.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -1.912 ; -2.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -1.928 ; -2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.081 ; -2.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -1.998 ; -2.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.065 ; -2.892 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.929  ; 5.093  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.004  ; 4.938  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 6.699  ; 7.150  ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 6.699  ; 7.150  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.052  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.297  ; 2.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.708  ; 2.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.335  ; 2.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.615  ; 2.656  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.626  ; 2.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.684  ; 2.755  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.786  ; 2.911  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.764  ; 2.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.655  ; 2.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.683  ; 2.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.072  ; 2.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.052  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.666  ; 2.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.666  ; 2.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.150  ; 2.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.837  ; 2.923  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.723  ; 2.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.321  ; 2.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.149  ; 4.316  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.759  ; 3.791  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.550  ; 3.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.167  ; 3.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.339  ; 3.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.062  ; 3.128  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.455  ; 3.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.815  ; 3.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.689  ; 3.709  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.550  ; 3.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.635  ; 3.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.649  ; 3.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.540  ; 3.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.495  ; 3.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.590  ; 3.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.529  ; 3.540  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.567  ; 3.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.640  ; 3.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.536  ; 3.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.670  ; 3.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.149  ; 4.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.911  ; 3.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.954  ; 4.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.285  ; 3.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.608  ; 3.643  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.871  ; 4.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.448  ; 3.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.993  ; 4.109  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.999  ; 4.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.408  ; 3.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.328  ; 3.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.666  ; 3.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.122  ; 4.316  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.694  ; 2.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.979  ; 1.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.672  ; 2.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.694  ; 2.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.412  ; 2.468  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.395  ; 2.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.835  ; 2.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 6.533  ; 7.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 6.213  ; 6.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 6.533  ; 7.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 6.523  ; 6.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.533  ; 4.524  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.338  ; 4.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.620  ; 4.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.274  ; 4.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.315  ; 4.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.408  ; 4.423  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.350  ; 4.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.483  ; 4.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.328  ; 4.303  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.523  ; 6.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.559  ; 4.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.784  ; 4.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.930  ; 5.763  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.106  ; 5.181  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.491  ; 4.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.470  ; 6.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.325  ; 5.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.447  ; 4.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.346  ; 4.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.126  ; 5.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.820  ; 3.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 3.535  ; 3.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.474  ; 3.617  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 3.125  ; 3.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 2.949  ; 3.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.520  ; 3.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 3.535  ; 3.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 3.458  ; 3.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 3.182  ; 3.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.975  ; 3.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 2.870  ; 2.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 2.832  ; 2.860  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 2.825  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 3.008  ; 3.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 2.932  ; 2.997  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 3.045  ; 3.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.340  ; 3.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.251  ; 3.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.109  ; 3.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.854  ; 2.925  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.430  ; 2.430  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.557  ; 2.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.478  ; 2.490  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.549  ; 2.564  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.558  ; 2.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.854  ; 2.925  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.545  ; 2.586  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.632  ; 2.673  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.240  ; 2.251  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.776  ; 2.835  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.683  ; 2.738  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.449  ; 2.464  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.776  ; 2.835  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.442  ; 2.455  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.723  ; 2.788  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.744  ; 2.811  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.590  ; 2.646  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.604  ; 2.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.205  ; 2.189  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.816  ; 2.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.213  ; 2.199  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.272  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.349  ; 2.342  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.334  ; 2.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.629  ; 2.666  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.545  ; 2.564  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.816  ; 2.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.663  ; 2.722  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.275  ; 2.259  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.755  ; 4.910  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.831  ; 4.765  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 5.646  ; 5.977  ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 5.646  ; 5.977  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.759  ; 1.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.977  ; 1.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.371  ; 2.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.011  ; 2.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.284  ; 2.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.294  ; 2.349  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.349  ; 2.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.443  ; 2.562  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.423  ; 2.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.321  ; 2.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.347  ; 2.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.759  ; 1.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.703  ; 2.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.835  ; 1.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.328  ; 2.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.835  ; 1.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.495  ; 2.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.386  ; 2.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.000  ; 2.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.537  ; 2.508  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.976  ; 3.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.601  ; 2.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.634  ; 2.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.799  ; 2.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.537  ; 2.508  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.684  ; 2.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.078  ; 3.181  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.792  ; 2.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.606  ; 2.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.793  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.861  ; 2.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.705  ; 2.766  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.658  ; 2.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.693  ; 2.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.594  ; 2.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.849  ; 2.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 2.981  ; 3.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 2.891  ; 2.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.795  ; 2.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.169  ; 3.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.245  ; 3.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.043  ; 3.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 2.719  ; 2.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.710  ; 2.765  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.903  ; 2.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.807  ; 2.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.139  ; 3.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.142  ; 3.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.745  ; 2.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.692  ; 2.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.870  ; 2.949  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.948  ; 2.963  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.337  ; 2.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.359  ; 2.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.083  ; 2.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.070  ; 2.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.494  ; 2.585  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 4.544  ; 4.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 4.544  ; 4.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 5.236  ; 5.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 1.989  ; 1.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.418  ; 2.470  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 1.989  ; 1.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.441  ; 2.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.102  ; 2.128  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.035  ; 2.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.146  ; 2.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.002  ; 2.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.289  ; 2.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.073  ; 2.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.226  ; 4.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.108  ; 2.128  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.482  ; 2.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.766  ; 3.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.819  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.498  ; 2.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 4.187  ; 4.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 2.933  ; 3.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.355  ; 2.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.308  ; 2.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 3.822  ; 3.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.264  ; 3.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 2.495  ; 2.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.114  ; 3.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 2.779  ; 2.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 2.611  ; 2.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.159  ; 3.288  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 3.172  ; 3.295  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 3.099  ; 3.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 2.834  ; 2.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.634  ; 2.702  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 2.539  ; 2.565  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 2.502  ; 2.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 2.495  ; 2.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 2.671  ; 2.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 2.598  ; 2.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 2.702  ; 2.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 2.985  ; 3.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 2.900  ; 3.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.754  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.100  ; 2.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.100  ; 2.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.222  ; 2.234  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.144  ; 2.154  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.214  ; 2.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.222  ; 2.234  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.506  ; 2.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.209  ; 2.245  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.293  ; 2.330  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 1.916  ; 1.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.108  ; 2.119  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.341  ; 2.392  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.116  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.431  ; 2.485  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.108  ; 2.119  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.382  ; 2.441  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.402  ; 2.464  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.252  ; 2.303  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.266  ; 2.314  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 1.882  ; 1.864  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 1.889  ; 1.874  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 1.889  ; 1.874  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 1.947  ; 1.945  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.021  ; 2.012  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.005  ; 2.001  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.289  ; 2.323  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.209  ; 2.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.470  ; 2.540  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.321  ; 2.376  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 1.951  ; 1.933  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.418 ; 2.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.022 ; 2.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.238 ; 3.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.396 ; 3.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.224 ; 3.131 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.396 ; 3.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.397 ; 3.304 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.397 ; 3.304 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.591 ; 3.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.217 ; 3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.217 ; 3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.231 ; 3.138 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.856 ; 2.763 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.231 ; 3.138 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.059 ; 2.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.957 ; 2.892 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.217 ; 3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.723 ; 2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.748 ; 2.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.573 ; 2.480 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.745 ; 2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.745 ; 2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.905 ; 2.812 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.723 ; 2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.739 ; 2.646 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.217 ; 3.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.418 ; 2.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.418 ; 2.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.418 ; 2.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.591 ; 3.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.571 ; 3.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.591 ; 3.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.403 ; 3.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.038 ; 2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.394 ; 3.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.602 ; 3.528 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.679 ; 3.605 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.679 ; 3.605 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.591 ; 3.517 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.699 ; 3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.699 ; 3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.038 ; 2.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.604 ; 3.511 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.617 ; 3.524 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.423 ; 3.330 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.428 ; 3.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.587 ; 3.494 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.607 ; 3.533 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.591 ; 3.517 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.607 ; 3.533 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.100 ; 2.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.679 ; 2.586 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.886 ; 2.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.038 ; 2.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.873 ; 2.780 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.038 ; 2.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.039 ; 2.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.039 ; 2.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.225 ; 3.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.866 ; 2.773 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.866 ; 2.773 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.880 ; 2.787 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.520 ; 2.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.880 ; 2.787 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.715 ; 2.622 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.614 ; 2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.866 ; 2.773 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.392 ; 2.299 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.416 ; 2.323 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.248 ; 2.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.413 ; 2.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.413 ; 2.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.567 ; 2.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.392 ; 2.299 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.408 ; 2.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.866 ; 2.773 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.100 ; 2.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.100 ; 2.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.100 ; 2.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.225 ; 3.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.206 ; 3.113 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.225 ; 3.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.045 ; 2.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.684 ; 2.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.026 ; 2.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.226 ; 3.152 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.301 ; 3.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.301 ; 3.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.216 ; 3.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.319 ; 3.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.319 ; 3.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.684 ; 2.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.238 ; 3.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.251 ; 3.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.064 ; 2.971 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.069 ; 2.976 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.222 ; 3.129 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.232 ; 3.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.216 ; 3.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.232 ; 3.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.429     ; 2.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.097     ; 3.190     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.352     ; 3.445     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.529     ; 3.622     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.334     ; 3.427     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.529     ; 3.622     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.533     ; 3.626     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.533     ; 3.626     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.752     ; 3.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.326     ; 3.419     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.326     ; 3.419     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.347     ; 3.440     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.913     ; 3.006     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.347     ; 3.440     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.152     ; 3.245     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.072     ; 3.137     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.326     ; 3.419     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.761     ; 2.854     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.789     ; 2.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.591     ; 2.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.792     ; 2.885     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.792     ; 2.885     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.964     ; 3.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.761     ; 2.854     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.780     ; 2.873     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.326     ; 3.419     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.429     ; 2.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.429     ; 2.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.429     ; 2.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.752     ; 3.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.725     ; 3.818     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.752     ; 3.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.537     ; 3.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.131     ; 3.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.570     ; 3.644     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.795     ; 3.869     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.876     ; 3.950     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.876     ; 3.950     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.775     ; 3.849     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.894     ; 3.968     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.894     ; 3.968     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.131     ; 3.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.780     ; 3.873     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.800     ; 3.893     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.577     ; 3.670     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.586     ; 3.679     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.759     ; 3.852     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.803     ; 3.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.775     ; 3.849     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.803     ; 3.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.106     ; 2.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.747     ; 2.840     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.993     ; 3.086     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.162     ; 3.255     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.975     ; 3.068     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.162     ; 3.255     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.166     ; 3.259     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.166     ; 3.259     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.376     ; 3.469     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.968     ; 3.061     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.968     ; 3.061     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.988     ; 3.081     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.571     ; 2.664     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.988     ; 3.081     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.801     ; 2.894     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.722     ; 2.787     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.968     ; 3.061     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.425     ; 2.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.452     ; 2.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.262     ; 2.355     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.454     ; 2.547     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.454     ; 2.547     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.620     ; 2.713     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.425     ; 2.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.443     ; 2.536     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.968     ; 3.061     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.106     ; 2.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.106     ; 2.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.106     ; 2.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.376     ; 3.469     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.351     ; 3.444     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.376     ; 3.469     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.170     ; 3.263     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.771     ; 2.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.193     ; 3.267     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.409     ; 3.483     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.486     ; 3.560     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.486     ; 3.560     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.390     ; 3.464     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.503     ; 3.577     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.503     ; 3.577     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.771     ; 2.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.403     ; 3.496     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.422     ; 3.515     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.208     ; 3.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.217     ; 3.310     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.384     ; 3.477     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.416     ; 3.490     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.390     ; 3.464     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.416     ; 3.490     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.111 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                           ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -15.964    ; 0.109 ; -4.181   ; 0.559   ; 4.678               ;
;  CLOCK2_50                                      ; -15.964    ; 0.115 ; 14.640   ; 0.559   ; 9.204               ;
;  CLOCK3_50                                      ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A        ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.487      ; 0.109 ; 1.685    ; 2.736   ; 4.678               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 4.123      ; 0.165 ; -4.181   ; 0.890   ; 12.180              ;
; Design-wide TNS                                 ; -10755.544 ; 0.0   ; -363.998 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; -10755.544 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000      ; 0.000 ; -363.998 ; 0.000   ; 0.000               ;
+-------------------------------------------------+------------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.493 ; 5.065 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.493 ; 5.065 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.947 ; 4.475 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.947 ; 4.475 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.198 ; 5.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.914 ; 5.355 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.911 ; 5.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.731 ; 5.116 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.448 ; 4.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.056 ; 4.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.830 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.363 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.057 ; 4.459 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.928 ; 5.312 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.021 ; 5.437 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.702 ; 5.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.198 ; 5.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.756 ; 5.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.807 ; 5.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.834 ; 5.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.495 ; 4.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.770 ; 5.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.428 ; 4.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.974 ; 5.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.796 ; 4.217 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.985 ; 4.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.366 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.409 ; 4.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.999 ; 4.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.781 ; 4.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.811 ; 4.232 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.930 ; 9.585 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.930 ; 9.585 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.692 ; 5.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.505 ; 4.982 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.692 ; 5.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.222 ; 4.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.543 ; 4.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.606 ; 5.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.274 ; 4.757 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.348 ; 4.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.523 ; 4.987 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.888 ; 4.275 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.968 ; 4.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.992 ; 4.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.330 ; 4.753 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.364 ; 4.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.654 ; 5.180 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.506 ; 4.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.626 ; 5.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.986 ; -1.816 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.986 ; -1.816 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.831 ; -1.629 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.831 ; -1.629 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.124 ; -2.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.133 ; -2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.035 ; -2.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.912 ; -2.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.741 ; -2.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.872 ; -2.607 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.740 ; -2.455 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.148 ; -2.901 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.173 ; -2.968 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.039 ; -2.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.292 ; -3.060 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.075 ; -2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.075 ; -2.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.088 ; -2.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.922 ; -2.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.068 ; -2.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.890 ; -2.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.137 ; -2.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.602 ; -2.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.670 ; -2.385 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.856 ; -2.595 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.870 ; -2.613 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.684 ; -2.399 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.617 ; -2.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.200 ; -4.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.200 ; -4.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -1.688 ; -2.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.009 ; -2.818 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.101 ; -2.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -1.875 ; -2.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.015 ; -2.815 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.051 ; -2.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -1.901 ; -2.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -1.932 ; -2.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -1.997 ; -2.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -1.688 ; -2.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -1.733 ; -2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -1.756 ; -2.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -1.912 ; -2.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -1.928 ; -2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.081 ; -2.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -1.998 ; -2.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.065 ; -2.892 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.461  ; 9.321  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.424  ; 9.300  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 13.428 ; 13.208 ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 13.428 ; 13.208 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.006  ; 5.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.505  ; 4.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.351  ; 5.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.616  ; 4.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.102  ; 4.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.167  ; 5.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.285  ; 5.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.481  ; 5.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.461  ; 5.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.221  ; 5.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.242  ; 5.187  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.063  ; 3.984  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.006  ; 5.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.275  ; 5.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.275  ; 5.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.230  ; 4.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.572  ; 5.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.323  ; 5.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.554  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.336  ; 8.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.266  ; 7.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.805  ; 6.628  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.301  ; 6.150  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.632  ; 6.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.069  ; 5.953  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.564  ; 6.432  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.316  ; 7.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.102  ; 6.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.805  ; 6.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.991  ; 6.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.988  ; 6.809  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.865  ; 6.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.803  ; 6.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.820  ; 6.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.738  ; 6.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.806  ; 6.652  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.226  ; 7.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.105  ; 6.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.267  ; 7.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.009  ; 7.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.668  ; 7.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.788  ; 7.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.339  ; 6.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.962  ; 6.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.830  ; 7.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.928  ; 6.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.765  ; 7.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.768  ; 7.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.857  ; 6.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.677  ; 6.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.042  ; 6.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.336  ; 8.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.183  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.804  ; 3.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.183  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.174  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.747  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.691  ; 4.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.579  ; 5.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 13.353 ; 13.283 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 12.541 ; 12.732 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 13.353 ; 13.283 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.702 ; 11.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.607  ; 8.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 8.185  ; 7.943  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.742  ; 8.578  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.084  ; 7.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 8.163  ; 8.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 8.327  ; 8.235  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 8.241  ; 8.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 8.505  ; 8.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 8.136  ; 8.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 11.702 ; 11.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 8.574  ; 8.458  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 9.058  ; 8.975  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 10.474 ; 10.121 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 9.691  ; 9.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.520  ; 8.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 11.594 ; 11.046 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 10.172 ; 9.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 8.479  ; 8.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 8.317  ; 8.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.880 ; 10.490 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.149  ; 7.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 6.857  ; 6.689  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.818  ; 6.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 6.067  ; 5.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 5.675  ; 5.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.833  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.857  ; 6.689  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.684  ; 6.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.206  ; 6.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.820  ; 5.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.582  ; 5.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 5.528  ; 5.363  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.507  ; 5.383  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 5.870  ; 5.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.709  ; 5.630  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.929  ; 5.810  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.556  ; 6.365  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.308  ; 6.261  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.131  ; 5.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.548  ; 5.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.634  ; 4.525  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.915  ; 4.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.797  ; 4.664  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.897  ; 4.766  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.920  ; 4.785  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.548  ; 5.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.935  ; 4.855  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.039  ; 4.962  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.328  ; 4.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.389  ; 5.286  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.186  ; 5.104  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.755  ; 4.636  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.389  ; 5.286  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.756  ; 4.630  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.259  ; 5.180  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.294  ; 5.214  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.026  ; 4.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.983  ; 4.918  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.238  ; 4.140  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.463  ; 5.379  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.256  ; 4.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.351  ; 4.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.519  ; 4.401  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.526  ; 4.404  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.104  ; 4.989  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.919  ; 4.794  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.463  ; 5.379  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.192  ; 5.106  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.325  ; 4.215  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.755  ; 4.910  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.831  ; 4.765  ; Rise       ; CLOCK2_50                                      ;
; LEDG[*]        ; CLOCK2_50  ; 5.646  ; 5.977  ; Rise       ; CLOCK2_50                                      ;
;  LEDG[6]       ; CLOCK2_50  ; 5.646  ; 5.977  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.759  ; 1.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.977  ; 1.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.371  ; 2.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.011  ; 2.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.284  ; 2.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.294  ; 2.349  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.349  ; 2.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.443  ; 2.562  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.423  ; 2.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.321  ; 2.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.347  ; 2.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.759  ; 1.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.703  ; 2.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.835  ; 1.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.328  ; 2.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.835  ; 1.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.495  ; 2.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.386  ; 2.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.000  ; 2.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.537  ; 2.508  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.976  ; 3.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.601  ; 2.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.634  ; 2.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.799  ; 2.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.537  ; 2.508  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.684  ; 2.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.078  ; 3.181  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.792  ; 2.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.606  ; 2.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.793  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.861  ; 2.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.705  ; 2.766  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.658  ; 2.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.693  ; 2.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.594  ; 2.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.849  ; 2.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 2.981  ; 3.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 2.891  ; 2.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.795  ; 2.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.169  ; 3.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.245  ; 3.378  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.043  ; 3.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 2.719  ; 2.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.710  ; 2.765  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.903  ; 2.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.807  ; 2.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.139  ; 3.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.142  ; 3.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.745  ; 2.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.692  ; 2.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.870  ; 2.949  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.948  ; 2.963  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.337  ; 2.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.359  ; 2.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.083  ; 2.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.070  ; 2.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.494  ; 2.585  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 4.544  ; 4.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 4.544  ; 4.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 5.236  ; 5.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 1.989  ; 1.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.418  ; 2.470  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 1.989  ; 1.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.441  ; 2.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.102  ; 2.128  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.035  ; 2.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.146  ; 2.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.002  ; 2.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.289  ; 2.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.073  ; 2.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.226  ; 4.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.108  ; 2.128  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.482  ; 2.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.766  ; 3.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.819  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.498  ; 2.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 4.187  ; 4.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 2.933  ; 3.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.355  ; 2.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.308  ; 2.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 3.822  ; 3.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.264  ; 3.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 2.495  ; 2.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.114  ; 3.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 2.779  ; 2.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 2.611  ; 2.685  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.159  ; 3.288  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 3.172  ; 3.295  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 3.099  ; 3.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 2.834  ; 2.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.634  ; 2.702  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 2.539  ; 2.565  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 2.502  ; 2.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 2.495  ; 2.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 2.671  ; 2.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 2.598  ; 2.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 2.702  ; 2.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 2.985  ; 3.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 2.900  ; 3.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.754  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.100  ; 2.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.100  ; 2.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.222  ; 2.234  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.144  ; 2.154  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.214  ; 2.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.222  ; 2.234  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.506  ; 2.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.209  ; 2.245  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.293  ; 2.330  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 1.916  ; 1.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.108  ; 2.119  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.341  ; 2.392  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.116  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.431  ; 2.485  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.108  ; 2.119  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.382  ; 2.441  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.402  ; 2.464  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.252  ; 2.303  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.266  ; 2.314  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 1.882  ; 1.864  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 1.889  ; 1.874  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[0]      ; CLOCK2_50  ; 1.889  ; 1.874  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[1]      ; CLOCK2_50  ; 1.947  ; 1.945  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.021  ; 2.012  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.005  ; 2.001  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.289  ; 2.323  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.209  ; 2.226  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.470  ; 2.540  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.321  ; 2.376  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 1.951  ; 1.933  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50                                      ; 2524637      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 56           ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 33527        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 9029         ; 40       ; 7337     ; 1704     ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50                                      ; 2524637      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 56           ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 33527        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 9            ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 9029         ; 40       ; 7337     ; 1704     ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 7282     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 506      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 113      ; 0        ; 56       ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 24       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 7282     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 506      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 113      ; 0        ; 56       ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 24       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 63    ; 63   ;
; Unconstrained Input Port Paths  ; 357   ; 357  ;
; Unconstrained Output Ports      ; 186   ; 186  ;
; Unconstrained Output Port Paths ; 544   ; 544  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Jun 17 22:12:49 2023
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9lj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_ejj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ohj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'Test/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Corner_Finder:corner_finder|last_success_r is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: Corner_Finder:corner_finder|col_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Corner_Finder:corner_finder|last_dl_addr_w[0][11] is being clocked by Corner_Finder:corner_finder|col_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.964          -10755.544 CLOCK2_50 
    Info (332119):     1.487               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.123               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.307               0.000 CLOCK2_50 
    Info (332119):     0.385               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -4.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.181            -363.998 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.685               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.640               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.199               0.000 CLOCK2_50 
    Info (332119):     1.883               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.116               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.688               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 CLOCK2_50 
    Info (332119):    12.187               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.159 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Corner_Finder:corner_finder|last_success_r is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: Corner_Finder:corner_finder|col_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Corner_Finder:corner_finder|last_dl_addr_w[0][11] is being clocked by Corner_Finder:corner_finder|col_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.501           -7855.129 CLOCK2_50 
    Info (332119):     2.178               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.843               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.314               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.319               0.000 CLOCK2_50 
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -3.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.417            -239.599 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.596               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.078               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.101               0.000 CLOCK2_50 
    Info (332119):     1.708               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.495               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.678               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.443               0.000 CLOCK2_50 
    Info (332119):    12.180               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.646 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Corner_Finder:corner_finder|last_success_r is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: Corner_Finder:corner_finder|col_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Corner_Finder:corner_finder|last_dl_addr_w[0][11] is being clocked by Corner_Finder:corner_finder|col_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.834
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.834               0.000 CLOCK2_50 
    Info (332119):     5.460               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.174               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.115               0.000 CLOCK2_50 
    Info (332119):     0.165               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.121             -50.776 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.454               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.208               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.559               0.000 CLOCK2_50 
    Info (332119):     0.890               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.736               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.758               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.204               0.000 CLOCK2_50 
    Info (332119):    12.258               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.111 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5302 megabytes
    Info: Processing ended: Sat Jun 17 22:13:07 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:21


