;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	ADD -10, 60
	ADD -10, 60
	SUB @10, -7
	SUB @10, -7
	SLT @-150, 100
	SLT 121, 50
	JMP 12, <10
	SUB #72, @200
	SUB 1, 0
	MOV -7, <-20
	DAT #30, #9
	SUB #12, @5
	SUB -1, <-0
	SUB 20, @12
	SUB #72, @200
	MOV -7, <-20
	JMP 12, <10
	SUB #100, 600
	MOV -7, <-20
	ADD #270, <1
	JMP <127, 106
	JMP <-127, 100
	CMP @127, 106
	JMZ 1, 200
	JMZ 1, 200
	MOV 20, <14
	CMP 12, @10
	ADD @270, 61
	MOV -7, <-20
	CMP -207, <-126
	SLT -10, 60
	SLT -10, 60
	CMP @121, 106
	JMP @72, #200
	JMP @-72, #206
	JMP @-72, #206
	JMZ 1, 0
	CMP -207, <-126
	JMP @72, #200
	JMP -7, @-620
	SUB @127, 106
	SUB @10, -7
	SUB #72, @200
	CMP -207, <-126
	CMP -207, <-126
	SUB @10, -7
	SUB @70, -27
	SUB @10, -7
